-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Wed Sep  2 13:43:56 2020
-- Host        : IITICUBLAP127 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Progetti/electronics/projects/boards/P2017_08_UZCB_UltraZynqCarrierBoard/fpga/Vivado/UZCB.srcs/sources_1/ip/mipi_dphy_0/mipi_dphy_0_sim_netlist.vhdl
-- Design      : mipi_dphy_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu5ev-sfvc784-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_ctrl_top is
  port (
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]\ : out STD_LOGIC;
    n0_vtc_rdy_out : out STD_LOGIC;
    n1_vtc_rdy_out : out STD_LOGIC;
    n2_vtc_rdy_out : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]_0\ : out STD_LOGIC;
    core_rdy : out STD_LOGIC;
    dly_rdy_bsc0 : out STD_LOGIC;
    dly_rdy_bsc1 : out STD_LOGIC;
    dly_rdy_bsc2 : out STD_LOGIC;
    clkoutphy_in : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    riu_valid_bg0_bs0 : out STD_LOGIC;
    riu_rd_data_bg0_bs0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    n0_rx_bit_ctrl_out0 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    n0_rx_bit_ctrl_out2 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    n0_rx_bit_ctrl_out4 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    n0_tx_bit_ctrl_out0 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    n0_tx_bit_ctrl_out2 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    n0_tx_bit_ctrl_out4 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    riu_valid_bg0_bs1 : out STD_LOGIC;
    riu_rd_data_bg0_bs1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    n1_rx_bit_ctrl_out2 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    n1_tx_bit_ctrl_out2 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    riu_valid_bg1_bs2 : out STD_LOGIC;
    riu_rd_data_bg1_bs2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    n2_rx_bit_ctrl_out2 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    n2_tx_bit_ctrl_out2 : out STD_LOGIC_VECTOR ( 39 downto 0 );
    riu_valid_bg0 : out STD_LOGIC;
    riu_rd_data_bg0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    n0_en_vtc_in : in STD_LOGIC;
    shared_pll0_clkoutphy_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    riu_nibble_sel_bg0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_en_bg0 : in STD_LOGIC;
    bsctrl_rst : in STD_LOGIC;
    riu_wr_data_bg0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_bs0_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs0_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    n0_tbyte_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    riu_addr_bg0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    n1_en_vtc_in : in STD_LOGIC;
    tx_bs8_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs8_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    n1_tbyte_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    n2_en_vtc_in : in STD_LOGIC;
    riu_nibble_sel_bg1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_wr_en_bg1 : in STD_LOGIC;
    riu_wr_data_bg1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_bs15_rx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs15_tx_bit_ctrl_out : in STD_LOGIC_VECTOR ( 39 downto 0 );
    n2_tbyte_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    riu_addr_bg1 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_ctrl_top : entity is "high_speed_selectio_wiz_v3_5_1_bs_ctrl_top";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_ctrl_top;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_ctrl_top is
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_263\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_264\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_265\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_266\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_267\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_268\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_269\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_270\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_271\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_272\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_273\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_274\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_275\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_276\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_277\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_278\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_279\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_280\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_281\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_282\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_283\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_284\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_285\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_286\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_287\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_288\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_289\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_290\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_291\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_292\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_293\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_294\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_295\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_296\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_297\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_298\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_299\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_300\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_301\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_302\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_543\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_544\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_545\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_546\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_547\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_548\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_549\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_550\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_551\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_552\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_553\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_554\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_555\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_556\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_557\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_558\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_559\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_560\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_561\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_562\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_563\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_564\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_565\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_566\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_567\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_568\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_569\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_570\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_571\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_572\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_573\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_574\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_575\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_576\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_577\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_578\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_579\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_580\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_581\ : STD_LOGIC;
  signal \BITSLICE_CTRL[0].bs_ctrl_inst_n_582\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_263\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_264\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_265\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_266\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_267\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_268\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_269\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_270\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_271\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_272\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_273\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_274\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_275\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_276\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_277\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_278\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_279\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_280\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_281\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_282\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_283\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_284\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_285\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_286\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_287\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_288\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_289\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_290\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_291\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_292\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_293\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_294\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_295\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_296\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_297\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_298\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_299\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_300\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_301\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_302\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_543\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_544\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_545\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_546\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_547\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_548\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_549\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_550\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_551\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_552\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_553\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_554\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_555\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_556\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_557\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_558\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_559\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_560\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_561\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_562\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_563\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_564\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_565\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_566\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_567\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_568\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_569\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_570\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_571\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_572\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_573\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_574\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_575\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_576\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_577\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_578\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_579\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_580\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_581\ : STD_LOGIC;
  signal \BITSLICE_CTRL[2].bs_ctrl_inst_n_582\ : STD_LOGIC;
  signal \^dly_rdy_bsc0\ : STD_LOGIC;
  signal \^dly_rdy_bsc1\ : STD_LOGIC;
  signal \^dly_rdy_bsc2\ : STD_LOGIC;
  signal n0_rx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out_tri : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n0_vtc_rdy_out\ : STD_LOGIC;
  signal n1_rx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_rx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_rx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_rx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_rx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_rx_bit_ctrl_out6 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out6 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out_tri : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n1_vtc_rdy_out\ : STD_LOGIC;
  signal n2_rx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_rx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_rx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_rx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_rx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tx_bit_ctrl_out1 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tx_bit_ctrl_out3 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tx_bit_ctrl_out5 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tx_bit_ctrl_out_tri : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n2_vtc_rdy_out\ : STD_LOGIC;
  signal nclk_nibble_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pclk_nibble_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^riu_rd_data_bg0_bs0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^riu_rd_data_bg0_bs1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^riu_valid_bg0_bs0\ : STD_LOGIC;
  signal \^riu_valid_bg0_bs1\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_BITSLICE_CTRL[1].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[1].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[1].bs_ctrl_inst_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_NCLK_NIBBLE_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_PCLK_NIBBLE_OUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_DYN_DCI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \BITSLICE_CTRL[0].bs_ctrl_inst\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \BITSLICE_CTRL[1].bs_ctrl_inst\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \BITSLICE_CTRL[2].bs_ctrl_inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_7\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_9\ : label is "soft_lutpair133";
  attribute BOX_TYPE of \RIU_OR[0].riu_or_inst\ : label is "PRIMITIVE";
begin
  dly_rdy_bsc0 <= \^dly_rdy_bsc0\;
  dly_rdy_bsc1 <= \^dly_rdy_bsc1\;
  dly_rdy_bsc2 <= \^dly_rdy_bsc2\;
  n0_vtc_rdy_out <= \^n0_vtc_rdy_out\;
  n1_vtc_rdy_out <= \^n1_vtc_rdy_out\;
  n2_vtc_rdy_out <= \^n2_vtc_rdy_out\;
  riu_rd_data_bg0_bs0(15 downto 0) <= \^riu_rd_data_bg0_bs0\(15 downto 0);
  riu_rd_data_bg0_bs1(15 downto 0) <= \^riu_rd_data_bg0_bs1\(15 downto 0);
  riu_valid_bg0_bs0 <= \^riu_valid_bg0_bs0\;
  riu_valid_bg0_bs1 <= \^riu_valid_bg0_bs1\;
\BITSLICE_CTRL[0].bs_ctrl_inst\: unisim.vcomponents.BITSLICE_CONTROL
    generic map(
      CTRL_CLK => "EXTERNAL",
      DIV_MODE => "DIV4",
      EN_CLK_TO_EXT_NORTH => "DISABLE",
      EN_CLK_TO_EXT_SOUTH => "DISABLE",
      EN_DYN_ODLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      IDLY_VT_TRACK => "TRUE",
      INV_RXCLK => "FALSE",
      ODLY_VT_TRACK => "TRUE",
      QDLY_VT_TRACK => "TRUE",
      READ_IDLE_COUNT => B"00" & X"0",
      REFCLK_SRC => "PLLCLK",
      ROUNDING_FACTOR => 16,
      RXGATE_EXTEND => "FALSE",
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_SPEEDUP => "FAST",
      SIM_VERSION => 2.000000,
      TX_GATING => "ENABLE"
    )
        port map (
      CLK_FROM_EXT => '1',
      CLK_TO_EXT_NORTH => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\,
      CLK_TO_EXT_SOUTH => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\,
      DLY_RDY => \^dly_rdy_bsc0\,
      DYN_DCI(6 downto 0) => \NLW_BITSLICE_CTRL[0].bs_ctrl_inst_DYN_DCI_UNCONNECTED\(6 downto 0),
      EN_VTC => n0_en_vtc_in,
      NCLK_NIBBLE_IN => nclk_nibble_out(1),
      NCLK_NIBBLE_OUT => nclk_nibble_out(0),
      PCLK_NIBBLE_IN => pclk_nibble_out(1),
      PCLK_NIBBLE_OUT => pclk_nibble_out(0),
      PHY_RDCS0(3 downto 0) => B"0000",
      PHY_RDCS1(3 downto 0) => B"0000",
      PHY_RDEN(3 downto 0) => B"0000",
      PHY_WRCS0(3 downto 0) => B"0000",
      PHY_WRCS1(3 downto 0) => B"0000",
      PLL_CLK => shared_pll0_clkoutphy_in,
      REFCLK => '0',
      RIU_ADDR(5 downto 0) => riu_addr_bg0(5 downto 0),
      RIU_CLK => riu_clk,
      RIU_NIBBLE_SEL => riu_nibble_sel_bg0(0),
      RIU_RD_DATA(15 downto 0) => \^riu_rd_data_bg0_bs0\(15 downto 0),
      RIU_VALID => \^riu_valid_bg0_bs0\,
      RIU_WR_DATA(15 downto 0) => riu_wr_data_bg0(15 downto 0),
      RIU_WR_EN => riu_wr_en_bg0,
      RST => bsctrl_rst,
      RX_BIT_CTRL_IN0(39 downto 0) => tx_bs0_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN1(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN2(39 downto 0) => tx_bs2_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN3(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN4(39 downto 0) => tx_bs4_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN5(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_OUT0(39 downto 0) => n0_rx_bit_ctrl_out0(39 downto 0),
      RX_BIT_CTRL_OUT1(39 downto 0) => n0_rx_bit_ctrl_out1(39 downto 0),
      RX_BIT_CTRL_OUT2(39 downto 0) => n0_rx_bit_ctrl_out2(39 downto 0),
      RX_BIT_CTRL_OUT3(39 downto 0) => n0_rx_bit_ctrl_out3(39 downto 0),
      RX_BIT_CTRL_OUT4(39 downto 0) => n0_rx_bit_ctrl_out4(39 downto 0),
      RX_BIT_CTRL_OUT5(39 downto 0) => n0_rx_bit_ctrl_out5(39 downto 0),
      RX_BIT_CTRL_OUT6(39) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_263\,
      RX_BIT_CTRL_OUT6(38) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_264\,
      RX_BIT_CTRL_OUT6(37) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_265\,
      RX_BIT_CTRL_OUT6(36) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_266\,
      RX_BIT_CTRL_OUT6(35) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_267\,
      RX_BIT_CTRL_OUT6(34) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_268\,
      RX_BIT_CTRL_OUT6(33) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_269\,
      RX_BIT_CTRL_OUT6(32) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_270\,
      RX_BIT_CTRL_OUT6(31) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_271\,
      RX_BIT_CTRL_OUT6(30) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_272\,
      RX_BIT_CTRL_OUT6(29) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_273\,
      RX_BIT_CTRL_OUT6(28) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_274\,
      RX_BIT_CTRL_OUT6(27) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_275\,
      RX_BIT_CTRL_OUT6(26) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_276\,
      RX_BIT_CTRL_OUT6(25) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_277\,
      RX_BIT_CTRL_OUT6(24) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_278\,
      RX_BIT_CTRL_OUT6(23) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_279\,
      RX_BIT_CTRL_OUT6(22) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_280\,
      RX_BIT_CTRL_OUT6(21) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_281\,
      RX_BIT_CTRL_OUT6(20) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_282\,
      RX_BIT_CTRL_OUT6(19) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_283\,
      RX_BIT_CTRL_OUT6(18) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_284\,
      RX_BIT_CTRL_OUT6(17) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_285\,
      RX_BIT_CTRL_OUT6(16) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_286\,
      RX_BIT_CTRL_OUT6(15) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_287\,
      RX_BIT_CTRL_OUT6(14) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_288\,
      RX_BIT_CTRL_OUT6(13) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_289\,
      RX_BIT_CTRL_OUT6(12) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_290\,
      RX_BIT_CTRL_OUT6(11) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_291\,
      RX_BIT_CTRL_OUT6(10) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_292\,
      RX_BIT_CTRL_OUT6(9) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_293\,
      RX_BIT_CTRL_OUT6(8) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_294\,
      RX_BIT_CTRL_OUT6(7) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_295\,
      RX_BIT_CTRL_OUT6(6) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_296\,
      RX_BIT_CTRL_OUT6(5) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_297\,
      RX_BIT_CTRL_OUT6(4) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_298\,
      RX_BIT_CTRL_OUT6(3) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_299\,
      RX_BIT_CTRL_OUT6(2) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_300\,
      RX_BIT_CTRL_OUT6(1) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_301\,
      RX_BIT_CTRL_OUT6(0) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_302\,
      TBYTE_IN(3 downto 0) => n0_tbyte_in(3 downto 0),
      TX_BIT_CTRL_IN0(39 downto 0) => tx_bs0_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN1(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN2(39 downto 0) => tx_bs2_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN3(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN4(39 downto 0) => tx_bs4_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN5(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN_TRI(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_OUT0(39 downto 0) => n0_tx_bit_ctrl_out0(39 downto 0),
      TX_BIT_CTRL_OUT1(39 downto 0) => n0_tx_bit_ctrl_out1(39 downto 0),
      TX_BIT_CTRL_OUT2(39 downto 0) => n0_tx_bit_ctrl_out2(39 downto 0),
      TX_BIT_CTRL_OUT3(39 downto 0) => n0_tx_bit_ctrl_out3(39 downto 0),
      TX_BIT_CTRL_OUT4(39 downto 0) => n0_tx_bit_ctrl_out4(39 downto 0),
      TX_BIT_CTRL_OUT5(39 downto 0) => n0_tx_bit_ctrl_out5(39 downto 0),
      TX_BIT_CTRL_OUT6(39) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_543\,
      TX_BIT_CTRL_OUT6(38) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_544\,
      TX_BIT_CTRL_OUT6(37) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_545\,
      TX_BIT_CTRL_OUT6(36) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_546\,
      TX_BIT_CTRL_OUT6(35) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_547\,
      TX_BIT_CTRL_OUT6(34) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_548\,
      TX_BIT_CTRL_OUT6(33) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_549\,
      TX_BIT_CTRL_OUT6(32) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_550\,
      TX_BIT_CTRL_OUT6(31) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_551\,
      TX_BIT_CTRL_OUT6(30) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_552\,
      TX_BIT_CTRL_OUT6(29) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_553\,
      TX_BIT_CTRL_OUT6(28) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_554\,
      TX_BIT_CTRL_OUT6(27) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_555\,
      TX_BIT_CTRL_OUT6(26) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_556\,
      TX_BIT_CTRL_OUT6(25) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_557\,
      TX_BIT_CTRL_OUT6(24) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_558\,
      TX_BIT_CTRL_OUT6(23) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_559\,
      TX_BIT_CTRL_OUT6(22) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_560\,
      TX_BIT_CTRL_OUT6(21) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_561\,
      TX_BIT_CTRL_OUT6(20) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_562\,
      TX_BIT_CTRL_OUT6(19) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_563\,
      TX_BIT_CTRL_OUT6(18) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_564\,
      TX_BIT_CTRL_OUT6(17) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_565\,
      TX_BIT_CTRL_OUT6(16) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_566\,
      TX_BIT_CTRL_OUT6(15) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_567\,
      TX_BIT_CTRL_OUT6(14) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_568\,
      TX_BIT_CTRL_OUT6(13) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_569\,
      TX_BIT_CTRL_OUT6(12) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_570\,
      TX_BIT_CTRL_OUT6(11) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_571\,
      TX_BIT_CTRL_OUT6(10) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_572\,
      TX_BIT_CTRL_OUT6(9) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_573\,
      TX_BIT_CTRL_OUT6(8) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_574\,
      TX_BIT_CTRL_OUT6(7) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_575\,
      TX_BIT_CTRL_OUT6(6) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_576\,
      TX_BIT_CTRL_OUT6(5) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_577\,
      TX_BIT_CTRL_OUT6(4) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_578\,
      TX_BIT_CTRL_OUT6(3) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_579\,
      TX_BIT_CTRL_OUT6(2) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_580\,
      TX_BIT_CTRL_OUT6(1) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_581\,
      TX_BIT_CTRL_OUT6(0) => \BITSLICE_CTRL[0].bs_ctrl_inst_n_582\,
      TX_BIT_CTRL_OUT_TRI(39 downto 0) => n0_tx_bit_ctrl_out_tri(39 downto 0),
      VTC_RDY => \^n0_vtc_rdy_out\
    );
\BITSLICE_CTRL[1].bs_ctrl_inst\: unisim.vcomponents.BITSLICE_CONTROL
    generic map(
      CTRL_CLK => "EXTERNAL",
      DIV_MODE => "DIV4",
      EN_CLK_TO_EXT_NORTH => "DISABLE",
      EN_CLK_TO_EXT_SOUTH => "DISABLE",
      EN_DYN_ODLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      IDLY_VT_TRACK => "TRUE",
      INV_RXCLK => "FALSE",
      ODLY_VT_TRACK => "TRUE",
      QDLY_VT_TRACK => "TRUE",
      READ_IDLE_COUNT => B"00" & X"0",
      REFCLK_SRC => "PLLCLK",
      ROUNDING_FACTOR => 16,
      RXGATE_EXTEND => "FALSE",
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_SPEEDUP => "FAST",
      SIM_VERSION => 2.000000,
      TX_GATING => "ENABLE"
    )
        port map (
      CLK_FROM_EXT => '1',
      CLK_TO_EXT_NORTH => \NLW_BITSLICE_CTRL[1].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\,
      CLK_TO_EXT_SOUTH => \NLW_BITSLICE_CTRL[1].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\,
      DLY_RDY => \^dly_rdy_bsc1\,
      DYN_DCI(6 downto 0) => \NLW_BITSLICE_CTRL[1].bs_ctrl_inst_DYN_DCI_UNCONNECTED\(6 downto 0),
      EN_VTC => n1_en_vtc_in,
      NCLK_NIBBLE_IN => nclk_nibble_out(0),
      NCLK_NIBBLE_OUT => nclk_nibble_out(1),
      PCLK_NIBBLE_IN => pclk_nibble_out(0),
      PCLK_NIBBLE_OUT => pclk_nibble_out(1),
      PHY_RDCS0(3 downto 0) => B"0000",
      PHY_RDCS1(3 downto 0) => B"0000",
      PHY_RDEN(3 downto 0) => B"0000",
      PHY_WRCS0(3 downto 0) => B"0000",
      PHY_WRCS1(3 downto 0) => B"0000",
      PLL_CLK => shared_pll0_clkoutphy_in,
      REFCLK => '0',
      RIU_ADDR(5 downto 0) => riu_addr_bg0(5 downto 0),
      RIU_CLK => riu_clk,
      RIU_NIBBLE_SEL => riu_nibble_sel_bg0(1),
      RIU_RD_DATA(15 downto 0) => \^riu_rd_data_bg0_bs1\(15 downto 0),
      RIU_VALID => \^riu_valid_bg0_bs1\,
      RIU_WR_DATA(15 downto 2) => B"00000000000000",
      RIU_WR_DATA(1 downto 0) => riu_nibble_sel_bg0(1 downto 0),
      RIU_WR_EN => riu_wr_en_bg0,
      RST => bsctrl_rst,
      RX_BIT_CTRL_IN0(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN1(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN2(39 downto 0) => tx_bs8_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN3(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN4(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN5(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_OUT0(39 downto 0) => n1_rx_bit_ctrl_out0(39 downto 0),
      RX_BIT_CTRL_OUT1(39 downto 0) => n1_rx_bit_ctrl_out1(39 downto 0),
      RX_BIT_CTRL_OUT2(39 downto 0) => n1_rx_bit_ctrl_out2(39 downto 0),
      RX_BIT_CTRL_OUT3(39 downto 0) => n1_rx_bit_ctrl_out3(39 downto 0),
      RX_BIT_CTRL_OUT4(39 downto 0) => n1_rx_bit_ctrl_out4(39 downto 0),
      RX_BIT_CTRL_OUT5(39 downto 0) => n1_rx_bit_ctrl_out5(39 downto 0),
      RX_BIT_CTRL_OUT6(39 downto 0) => n1_rx_bit_ctrl_out6(39 downto 0),
      TBYTE_IN(3 downto 0) => n1_tbyte_in(3 downto 0),
      TX_BIT_CTRL_IN0(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN1(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN2(39 downto 0) => tx_bs8_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN3(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN4(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN5(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN_TRI(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_OUT0(39 downto 0) => n1_tx_bit_ctrl_out0(39 downto 0),
      TX_BIT_CTRL_OUT1(39 downto 0) => n1_tx_bit_ctrl_out1(39 downto 0),
      TX_BIT_CTRL_OUT2(39 downto 0) => n1_tx_bit_ctrl_out2(39 downto 0),
      TX_BIT_CTRL_OUT3(39 downto 0) => n1_tx_bit_ctrl_out3(39 downto 0),
      TX_BIT_CTRL_OUT4(39 downto 0) => n1_tx_bit_ctrl_out4(39 downto 0),
      TX_BIT_CTRL_OUT5(39 downto 0) => n1_tx_bit_ctrl_out5(39 downto 0),
      TX_BIT_CTRL_OUT6(39 downto 0) => n1_tx_bit_ctrl_out6(39 downto 0),
      TX_BIT_CTRL_OUT_TRI(39 downto 0) => n1_tx_bit_ctrl_out_tri(39 downto 0),
      VTC_RDY => \^n1_vtc_rdy_out\
    );
\BITSLICE_CTRL[2].bs_ctrl_inst\: unisim.vcomponents.BITSLICE_CONTROL
    generic map(
      CTRL_CLK => "EXTERNAL",
      DIV_MODE => "DIV4",
      EN_CLK_TO_EXT_NORTH => "DISABLE",
      EN_CLK_TO_EXT_SOUTH => "DISABLE",
      EN_DYN_ODLY_MODE => "FALSE",
      EN_OTHER_NCLK => "FALSE",
      EN_OTHER_PCLK => "FALSE",
      IDLY_VT_TRACK => "TRUE",
      INV_RXCLK => "FALSE",
      ODLY_VT_TRACK => "TRUE",
      QDLY_VT_TRACK => "TRUE",
      READ_IDLE_COUNT => B"00" & X"0",
      REFCLK_SRC => "PLLCLK",
      ROUNDING_FACTOR => 16,
      RXGATE_EXTEND => "FALSE",
      RX_CLK_PHASE_N => "SHIFT_0",
      RX_CLK_PHASE_P => "SHIFT_0",
      RX_GATING => "DISABLE",
      SELF_CALIBRATE => "ENABLE",
      SERIAL_MODE => "FALSE",
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_SPEEDUP => "FAST",
      SIM_VERSION => 2.000000,
      TX_GATING => "ENABLE"
    )
        port map (
      CLK_FROM_EXT => '1',
      CLK_TO_EXT_NORTH => \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_CLK_TO_EXT_NORTH_UNCONNECTED\,
      CLK_TO_EXT_SOUTH => \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_CLK_TO_EXT_SOUTH_UNCONNECTED\,
      DLY_RDY => \^dly_rdy_bsc2\,
      DYN_DCI(6 downto 0) => \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_DYN_DCI_UNCONNECTED\(6 downto 0),
      EN_VTC => n2_en_vtc_in,
      NCLK_NIBBLE_IN => '0',
      NCLK_NIBBLE_OUT => \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_NCLK_NIBBLE_OUT_UNCONNECTED\,
      PCLK_NIBBLE_IN => '0',
      PCLK_NIBBLE_OUT => \NLW_BITSLICE_CTRL[2].bs_ctrl_inst_PCLK_NIBBLE_OUT_UNCONNECTED\,
      PHY_RDCS0(3 downto 0) => B"0000",
      PHY_RDCS1(3 downto 0) => B"0000",
      PHY_RDEN(3 downto 0) => B"0000",
      PHY_WRCS0(3 downto 0) => B"0000",
      PHY_WRCS1(3 downto 0) => B"0000",
      PLL_CLK => shared_pll0_clkoutphy_in,
      REFCLK => '0',
      RIU_ADDR(5 downto 0) => riu_addr_bg1(5 downto 0),
      RIU_CLK => riu_clk,
      RIU_NIBBLE_SEL => riu_nibble_sel_bg1(0),
      RIU_RD_DATA(15 downto 0) => riu_rd_data_bg1_bs2(15 downto 0),
      RIU_VALID => riu_valid_bg1_bs2,
      RIU_WR_DATA(15 downto 0) => riu_wr_data_bg1(15 downto 0),
      RIU_WR_EN => riu_wr_en_bg1,
      RST => bsctrl_rst,
      RX_BIT_CTRL_IN0(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN1(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN2(39 downto 0) => tx_bs15_rx_bit_ctrl_out(39 downto 0),
      RX_BIT_CTRL_IN3(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN4(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN5(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      RX_BIT_CTRL_OUT0(39 downto 0) => n2_rx_bit_ctrl_out0(39 downto 0),
      RX_BIT_CTRL_OUT1(39 downto 0) => n2_rx_bit_ctrl_out1(39 downto 0),
      RX_BIT_CTRL_OUT2(39 downto 0) => n2_rx_bit_ctrl_out2(39 downto 0),
      RX_BIT_CTRL_OUT3(39 downto 0) => n2_rx_bit_ctrl_out3(39 downto 0),
      RX_BIT_CTRL_OUT4(39 downto 0) => n2_rx_bit_ctrl_out4(39 downto 0),
      RX_BIT_CTRL_OUT5(39 downto 0) => n2_rx_bit_ctrl_out5(39 downto 0),
      RX_BIT_CTRL_OUT6(39) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_263\,
      RX_BIT_CTRL_OUT6(38) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_264\,
      RX_BIT_CTRL_OUT6(37) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_265\,
      RX_BIT_CTRL_OUT6(36) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_266\,
      RX_BIT_CTRL_OUT6(35) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_267\,
      RX_BIT_CTRL_OUT6(34) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_268\,
      RX_BIT_CTRL_OUT6(33) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_269\,
      RX_BIT_CTRL_OUT6(32) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_270\,
      RX_BIT_CTRL_OUT6(31) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_271\,
      RX_BIT_CTRL_OUT6(30) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_272\,
      RX_BIT_CTRL_OUT6(29) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_273\,
      RX_BIT_CTRL_OUT6(28) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_274\,
      RX_BIT_CTRL_OUT6(27) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_275\,
      RX_BIT_CTRL_OUT6(26) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_276\,
      RX_BIT_CTRL_OUT6(25) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_277\,
      RX_BIT_CTRL_OUT6(24) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_278\,
      RX_BIT_CTRL_OUT6(23) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_279\,
      RX_BIT_CTRL_OUT6(22) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_280\,
      RX_BIT_CTRL_OUT6(21) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_281\,
      RX_BIT_CTRL_OUT6(20) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_282\,
      RX_BIT_CTRL_OUT6(19) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_283\,
      RX_BIT_CTRL_OUT6(18) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_284\,
      RX_BIT_CTRL_OUT6(17) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_285\,
      RX_BIT_CTRL_OUT6(16) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_286\,
      RX_BIT_CTRL_OUT6(15) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_287\,
      RX_BIT_CTRL_OUT6(14) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_288\,
      RX_BIT_CTRL_OUT6(13) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_289\,
      RX_BIT_CTRL_OUT6(12) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_290\,
      RX_BIT_CTRL_OUT6(11) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_291\,
      RX_BIT_CTRL_OUT6(10) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_292\,
      RX_BIT_CTRL_OUT6(9) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_293\,
      RX_BIT_CTRL_OUT6(8) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_294\,
      RX_BIT_CTRL_OUT6(7) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_295\,
      RX_BIT_CTRL_OUT6(6) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_296\,
      RX_BIT_CTRL_OUT6(5) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_297\,
      RX_BIT_CTRL_OUT6(4) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_298\,
      RX_BIT_CTRL_OUT6(3) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_299\,
      RX_BIT_CTRL_OUT6(2) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_300\,
      RX_BIT_CTRL_OUT6(1) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_301\,
      RX_BIT_CTRL_OUT6(0) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_302\,
      TBYTE_IN(3 downto 0) => n2_tbyte_in(3 downto 0),
      TX_BIT_CTRL_IN0(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN1(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN2(39 downto 0) => tx_bs15_tx_bit_ctrl_out(39 downto 0),
      TX_BIT_CTRL_IN3(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN4(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN5(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN6(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_IN_TRI(39 downto 0) => B"0000000000000000000000000000000000000000",
      TX_BIT_CTRL_OUT0(39 downto 0) => n2_tx_bit_ctrl_out0(39 downto 0),
      TX_BIT_CTRL_OUT1(39 downto 0) => n2_tx_bit_ctrl_out1(39 downto 0),
      TX_BIT_CTRL_OUT2(39 downto 0) => n2_tx_bit_ctrl_out2(39 downto 0),
      TX_BIT_CTRL_OUT3(39 downto 0) => n2_tx_bit_ctrl_out3(39 downto 0),
      TX_BIT_CTRL_OUT4(39 downto 0) => n2_tx_bit_ctrl_out4(39 downto 0),
      TX_BIT_CTRL_OUT5(39 downto 0) => n2_tx_bit_ctrl_out5(39 downto 0),
      TX_BIT_CTRL_OUT6(39) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_543\,
      TX_BIT_CTRL_OUT6(38) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_544\,
      TX_BIT_CTRL_OUT6(37) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_545\,
      TX_BIT_CTRL_OUT6(36) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_546\,
      TX_BIT_CTRL_OUT6(35) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_547\,
      TX_BIT_CTRL_OUT6(34) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_548\,
      TX_BIT_CTRL_OUT6(33) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_549\,
      TX_BIT_CTRL_OUT6(32) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_550\,
      TX_BIT_CTRL_OUT6(31) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_551\,
      TX_BIT_CTRL_OUT6(30) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_552\,
      TX_BIT_CTRL_OUT6(29) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_553\,
      TX_BIT_CTRL_OUT6(28) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_554\,
      TX_BIT_CTRL_OUT6(27) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_555\,
      TX_BIT_CTRL_OUT6(26) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_556\,
      TX_BIT_CTRL_OUT6(25) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_557\,
      TX_BIT_CTRL_OUT6(24) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_558\,
      TX_BIT_CTRL_OUT6(23) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_559\,
      TX_BIT_CTRL_OUT6(22) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_560\,
      TX_BIT_CTRL_OUT6(21) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_561\,
      TX_BIT_CTRL_OUT6(20) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_562\,
      TX_BIT_CTRL_OUT6(19) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_563\,
      TX_BIT_CTRL_OUT6(18) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_564\,
      TX_BIT_CTRL_OUT6(17) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_565\,
      TX_BIT_CTRL_OUT6(16) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_566\,
      TX_BIT_CTRL_OUT6(15) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_567\,
      TX_BIT_CTRL_OUT6(14) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_568\,
      TX_BIT_CTRL_OUT6(13) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_569\,
      TX_BIT_CTRL_OUT6(12) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_570\,
      TX_BIT_CTRL_OUT6(11) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_571\,
      TX_BIT_CTRL_OUT6(10) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_572\,
      TX_BIT_CTRL_OUT6(9) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_573\,
      TX_BIT_CTRL_OUT6(8) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_574\,
      TX_BIT_CTRL_OUT6(7) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_575\,
      TX_BIT_CTRL_OUT6(6) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_576\,
      TX_BIT_CTRL_OUT6(5) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_577\,
      TX_BIT_CTRL_OUT6(4) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_578\,
      TX_BIT_CTRL_OUT6(3) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_579\,
      TX_BIT_CTRL_OUT6(2) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_580\,
      TX_BIT_CTRL_OUT6(1) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_581\,
      TX_BIT_CTRL_OUT6(0) => \BITSLICE_CTRL[2].bs_ctrl_inst_n_582\,
      TX_BIT_CTRL_OUT_TRI(39 downto 0) => n2_tx_bit_ctrl_out_tri(39 downto 0),
      VTC_RDY => \^n2_vtc_rdy_out\
    );
\CORE_RDY_GEN[0].core_rdy_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^dly_rdy_bsc0\,
      I1 => \^dly_rdy_bsc1\,
      I2 => \^dly_rdy_bsc2\,
      I3 => \^n0_vtc_rdy_out\,
      I4 => \^n1_vtc_rdy_out\,
      I5 => \^n2_vtc_rdy_out\,
      O => core_rdy
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^n2_vtc_rdy_out\,
      I1 => \^n1_vtc_rdy_out\,
      I2 => \^n0_vtc_rdy_out\,
      O => clkoutphy_in
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(0),
      I1 => \^n0_vtc_rdy_out\,
      I2 => \^n1_vtc_rdy_out\,
      I3 => \^n2_vtc_rdy_out\,
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^n0_vtc_rdy_out\,
      I1 => \^n1_vtc_rdy_out\,
      I2 => \^n2_vtc_rdy_out\,
      I3 => Q(0),
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]\
    );
\RIU_OR[0].riu_or_inst\: unisim.vcomponents.RIU_OR
    generic map(
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000
    )
        port map (
      RIU_RD_DATA(15 downto 0) => riu_rd_data_bg0(15 downto 0),
      RIU_RD_DATA_LOW(15 downto 0) => \^riu_rd_data_bg0_bs0\(15 downto 0),
      RIU_RD_DATA_UPP(15 downto 0) => \^riu_rd_data_bg0_bs1\(15 downto 0),
      RIU_RD_VALID => riu_valid_bg0,
      RIU_RD_VALID_LOW => \^riu_valid_bg0_bs0\,
      RIU_RD_VALID_UPP => \^riu_valid_bg0_bs1\
    );
src_data_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dly_rdy_bsc2\,
      I1 => \^dly_rdy_bsc1\,
      I2 => \^dly_rdy_bsc0\,
      O => in0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    shared_pll0_clkout0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
\GEN_NIB0_TBYTE.n0_tbyte_d[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_flop_1,
      O => SR(0)
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => \out\,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_0 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    bs_rst_dphy_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_0 : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_0;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_0 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  SS(0) <= sync_flop_1;
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_dphy_in,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_1 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_clk : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_3\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_4\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_5\ : in STD_LOGIC;
    timeout_cntr_rst : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_0\ : in STD_LOGIC;
    bsc_en_vtc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_1 : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_1;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_1 is
  signal \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6_n_0\ : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBFFAF888800A0"
    )
        port map (
      I0 => Q(6),
      I1 => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\,
      I2 => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2_n_0\,
      I3 => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_0\,
      I4 => Q(0),
      I5 => bsc_en_vtc,
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\
    );
\GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(1),
      I3 => Q(2),
      I4 => sync_flop_1,
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\,
      O => \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_i_2_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\,
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\,
      I3 => Q(5),
      O => D(0)
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFE00"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_3\,
      I1 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_4\,
      I2 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4_n_0\,
      I3 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_5\,
      I4 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6_n_0\,
      I5 => timeout_cntr_rst,
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFC0FFEAC0FF"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(2),
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\,
      I3 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\,
      I4 => Q(5),
      I5 => Q(7),
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_4_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80CC808080CC"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\,
      I2 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\,
      I3 => Q(6),
      I4 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\,
      I5 => Q(3),
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_6_n_0\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_2 is
  port (
    multi_intf_lock_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_2 : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_2;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_2 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => multi_intf_lock_in,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_3 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sync_flop_1_reg[0]_0\ : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\ : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\ : out STD_LOGIC;
    shared_pll0_locked_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    n0_vtc_rdy_out : in STD_LOGIC;
    n1_vtc_rdy_out : in STD_LOGIC;
    n2_vtc_rdy_out : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ : in STD_LOGIC;
    rst_seq_done : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_2\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_3\ : in STD_LOGIC;
    bs_dly_rst : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_3 : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_3;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_3 is
  signal \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.hssio_state[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3_n_0\ : STD_LOGIC;
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABBBAAAAA888"
    )
        port map (
      I0 => bs_dly_rst,
      I1 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\,
      I2 => Q(2),
      I3 => sync_flop_1,
      I4 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\,
      I5 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_1\,
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFDFDFDD"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\,
      I2 => sync_flop_1,
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\,
      I4 => Q(5),
      I5 => Q(3),
      O => D(0)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FFFF4040FF40"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\,
      I2 => Q(1),
      I3 => Q(6),
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\,
      I5 => Q(5),
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_2_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB00AA00"
    )
        port map (
      I0 => Q(0),
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\,
      I2 => sync_flop_1,
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      I4 => Q(1),
      O => D(1)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      I2 => Q(1),
      O => D(2)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080C080"
    )
        port map (
      I0 => Q(2),
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      I2 => sync_flop_1,
      I3 => Q(3),
      I4 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\,
      O => D(3)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFAAAA00000000"
    )
        port map (
      I0 => Q(5),
      I1 => n0_vtc_rdy_out,
      I2 => n1_vtc_rdy_out,
      I3 => n2_vtc_rdy_out,
      I4 => Q(6),
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state[7]_i_2_n_0\,
      O => D(4)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\,
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state[7]_i_2_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080C0808080"
    )
        port map (
      I0 => Q(7),
      I1 => sync_flop_1,
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\,
      I4 => Q(6),
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_1\,
      O => D(5)
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => rst_seq_done,
      I1 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3_n_0\,
      I2 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_1\,
      I3 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_2\,
      I4 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_3\,
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFFCFCE2"
    )
        port map (
      I0 => sync_flop_1,
      I1 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_0\,
      I2 => Q(7),
      I3 => Q(2),
      I4 => Q(6),
      I5 => Q(4),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(5),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\,
      O => \sync_flop_1_reg[0]_0\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => shared_pll0_locked_in,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_4 is
  port (
    \out\ : out STD_LOGIC;
    rst : in STD_LOGIC;
    riu_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_4 : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_4;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_4 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => rst,
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_5 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    shared_pll0_clkout0_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pll0_fab_clk_cntr_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_5 : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_5;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_5 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
\pll0_fab_clk_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(0),
      I2 => \pll0_fab_clk_cntr_reg[0]\,
      O => SR(0)
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_6 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_flop_1_reg[0]_0\ : out STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ : out STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_6 : entity is "high_speed_selectio_wiz_v3_5_1_sync_cell";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_6;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_6 is
  signal sync_flop_0 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of sync_flop_0 : signal is "true";
  signal sync_flop_1 : STD_LOGIC;
  attribute async_reg of sync_flop_1 : signal is "true";
  signal sync_flop_2 : STD_LOGIC;
  attribute async_reg of sync_flop_2 : signal is "true";
  signal sync_flop_3 : STD_LOGIC;
  attribute async_reg of sync_flop_3 : signal is "true";
  signal sync_flop_4 : STD_LOGIC;
  attribute async_reg of sync_flop_4 : signal is "true";
  signal sync_flop_5 : STD_LOGIC;
  attribute async_reg of sync_flop_5 : signal is "true";
  signal sync_flop_6 : STD_LOGIC;
  attribute async_reg of sync_flop_6 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync_flop_0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync_flop_0_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_3_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_3_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_4_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_4_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_5_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_5_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sync_flop_6_reg[0]\ : label is std.standard.true;
  attribute KEEP of \sync_flop_6_reg[0]\ : label is "yes";
begin
  \out\ <= sync_flop_1;
\GEN_RIU_NOT_FROM_PLL.hssio_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008000F0008000"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(2),
      I2 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\,
      I3 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_0\,
      I4 => Q(3),
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_1\,
      O => D(0)
    );
\GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF20222000"
    )
        port map (
      I0 => Q(2),
      I1 => sync_flop_1,
      I2 => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\,
      I3 => Q(0),
      I4 => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_0\,
      I5 => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_1\(0),
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => sync_flop_1,
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(1),
      O => \sync_flop_1_reg[0]_0\
    );
\sync_flop_0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => in0(0),
      Q => sync_flop_0,
      R => '0'
    );
\sync_flop_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_0,
      Q => sync_flop_1,
      R => '0'
    );
\sync_flop_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_1,
      Q => sync_flop_2,
      R => '0'
    );
\sync_flop_3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_2,
      Q => sync_flop_3,
      R => '0'
    );
\sync_flop_4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_3,
      Q => sync_flop_4,
      R => '0'
    );
\sync_flop_5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_4,
      Q => sync_flop_5,
      R => '0'
    );
\sync_flop_6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_flop_5,
      Q => sync_flop_6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_tx_bs is
  port (
    bs_to_buf_data_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    hs_tx_t : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_bs0_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs0_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs8_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs8_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs15_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs15_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs_rst_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_bs_rst_dly_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tri_t_0 : in STD_LOGIC;
    tx_bs0_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs0_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_2 : in STD_LOGIC;
    tx_bs2_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_4 : in STD_LOGIC;
    tx_bs4_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_8 : in STD_LOGIC;
    tx_bs8_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs8_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_15 : in STD_LOGIC;
    tx_bs15_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs15_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_clk_txp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_tx_bs : entity is "high_speed_selectio_wiz_v3_5_1_tx_bs";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_tx_bs;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_tx_bs is
  signal \NLW_TX_BS[0].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_TX_BS[15].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_TX_BS[2].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_TX_BS[4].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_TX_BS[8].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \TX_BS[0].u_tx_bitslice_if_bs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \TX_BS[15].u_tx_bitslice_if_bs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \TX_BS[2].u_tx_bitslice_if_bs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \TX_BS[4].u_tx_bitslice_if_bs\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \TX_BS[8].u_tx_bitslice_if_bs\ : label is "PRIMITIVE";
begin
\TX_BS[0].u_tx_bitslice_if_bs\: unisim.vcomponents.TX_BITSLICE
    generic map(
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      ENABLE_PRE_EMPHASIS => "FALSE",
      INIT => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      NATIVE_ODELAY_BYPASS => "FALSE",
      OUTPUT_PHASE_90 => "FALSE",
      REFCLK_FREQUENCY => 1000.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      TBYTE_CTL => "T",
      UPDATE_MODE => "ASYNC"
    )
        port map (
      CE => '0',
      CLK => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_TX_BS[0].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      D(7 downto 0) => data_from_fabric_data_txp0(7 downto 0),
      EN_VTC => '1',
      INC => '0',
      LOAD => '0',
      O => bs_to_buf_data_in(0),
      RST => tx_bs_rst_in(0),
      RST_DLY => tx_bs_rst_dly_in(0),
      RX_BIT_CTRL_IN(39 downto 0) => tx_bs0_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => tx_bs0_rx_bit_ctrl_out(39 downto 0),
      T => tri_t_0,
      TBYTE_IN => '0',
      TX_BIT_CTRL_IN(39 downto 0) => tx_bs0_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => tx_bs0_tx_bit_ctrl_out(39 downto 0),
      T_OUT => hs_tx_t(0)
    );
\TX_BS[15].u_tx_bitslice_if_bs\: unisim.vcomponents.TX_BITSLICE
    generic map(
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      ENABLE_PRE_EMPHASIS => "FALSE",
      INIT => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      NATIVE_ODELAY_BYPASS => "FALSE",
      OUTPUT_PHASE_90 => "TRUE",
      REFCLK_FREQUENCY => 1000.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      TBYTE_CTL => "T",
      UPDATE_MODE => "ASYNC"
    )
        port map (
      CE => '0',
      CLK => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_TX_BS[15].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      D(7 downto 0) => data_from_fabric_clk_txp(7 downto 0),
      EN_VTC => '1',
      INC => '0',
      LOAD => '0',
      O => bs_to_buf_data_in(4),
      RST => tx_bs_rst_in(4),
      RST_DLY => tx_bs_rst_dly_in(4),
      RX_BIT_CTRL_IN(39 downto 0) => tx_bs15_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => tx_bs15_rx_bit_ctrl_out(39 downto 0),
      T => tri_t_15,
      TBYTE_IN => '0',
      TX_BIT_CTRL_IN(39 downto 0) => tx_bs15_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => tx_bs15_tx_bit_ctrl_out(39 downto 0),
      T_OUT => hs_tx_t(4)
    );
\TX_BS[2].u_tx_bitslice_if_bs\: unisim.vcomponents.TX_BITSLICE
    generic map(
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      ENABLE_PRE_EMPHASIS => "FALSE",
      INIT => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      NATIVE_ODELAY_BYPASS => "FALSE",
      OUTPUT_PHASE_90 => "FALSE",
      REFCLK_FREQUENCY => 1000.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      TBYTE_CTL => "T",
      UPDATE_MODE => "ASYNC"
    )
        port map (
      CE => '0',
      CLK => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_TX_BS[2].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      D(7 downto 0) => data_from_fabric_data_txp2(7 downto 0),
      EN_VTC => '1',
      INC => '0',
      LOAD => '0',
      O => bs_to_buf_data_in(1),
      RST => tx_bs_rst_in(1),
      RST_DLY => tx_bs_rst_dly_in(1),
      RX_BIT_CTRL_IN(39 downto 0) => tx_bs2_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => tx_bs2_rx_bit_ctrl_out(39 downto 0),
      T => tri_t_2,
      TBYTE_IN => '0',
      TX_BIT_CTRL_IN(39 downto 0) => tx_bs2_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => tx_bs2_tx_bit_ctrl_out(39 downto 0),
      T_OUT => hs_tx_t(1)
    );
\TX_BS[4].u_tx_bitslice_if_bs\: unisim.vcomponents.TX_BITSLICE
    generic map(
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      ENABLE_PRE_EMPHASIS => "FALSE",
      INIT => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      NATIVE_ODELAY_BYPASS => "FALSE",
      OUTPUT_PHASE_90 => "FALSE",
      REFCLK_FREQUENCY => 1000.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      TBYTE_CTL => "T",
      UPDATE_MODE => "ASYNC"
    )
        port map (
      CE => '0',
      CLK => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_TX_BS[4].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      D(7 downto 0) => data_from_fabric_data_txp1(7 downto 0),
      EN_VTC => '1',
      INC => '0',
      LOAD => '0',
      O => bs_to_buf_data_in(2),
      RST => tx_bs_rst_in(2),
      RST_DLY => tx_bs_rst_dly_in(2),
      RX_BIT_CTRL_IN(39 downto 0) => tx_bs4_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => tx_bs4_rx_bit_ctrl_out(39 downto 0),
      T => tri_t_4,
      TBYTE_IN => '0',
      TX_BIT_CTRL_IN(39 downto 0) => tx_bs4_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => tx_bs4_tx_bit_ctrl_out(39 downto 0),
      T_OUT => hs_tx_t(2)
    );
\TX_BS[8].u_tx_bitslice_if_bs\: unisim.vcomponents.TX_BITSLICE
    generic map(
      DATA_WIDTH => 8,
      DELAY_FORMAT => "TIME",
      DELAY_TYPE => "FIXED",
      DELAY_VALUE => 0,
      ENABLE_PRE_EMPHASIS => "FALSE",
      INIT => '0',
      IS_CLK_INVERTED => '0',
      IS_RST_DLY_INVERTED => '0',
      IS_RST_INVERTED => '0',
      NATIVE_ODELAY_BYPASS => "FALSE",
      OUTPUT_PHASE_90 => "FALSE",
      REFCLK_FREQUENCY => 1000.000000,
      SIM_DEVICE => "ULTRASCALE_PLUS_ES1",
      SIM_VERSION => 2.000000,
      TBYTE_CTL => "T",
      UPDATE_MODE => "ASYNC"
    )
        port map (
      CE => '0',
      CLK => '0',
      CNTVALUEIN(8 downto 0) => B"000000000",
      CNTVALUEOUT(8 downto 0) => \NLW_TX_BS[8].u_tx_bitslice_if_bs_CNTVALUEOUT_UNCONNECTED\(8 downto 0),
      D(7 downto 0) => data_from_fabric_data_txp3(7 downto 0),
      EN_VTC => '1',
      INC => '0',
      LOAD => '0',
      O => bs_to_buf_data_in(3),
      RST => tx_bs_rst_in(3),
      RST_DLY => tx_bs_rst_dly_in(3),
      RX_BIT_CTRL_IN(39 downto 0) => tx_bs8_rx_bit_ctrl_in(39 downto 0),
      RX_BIT_CTRL_OUT(39 downto 0) => tx_bs8_rx_bit_ctrl_out(39 downto 0),
      T => tri_t_8,
      TBYTE_IN => '0',
      TX_BIT_CTRL_IN(39 downto 0) => tx_bs8_tx_bit_ctrl_in(39 downto 0),
      TX_BIT_CTRL_OUT(39 downto 0) => tx_bs8_tx_bit_ctrl_out(39 downto 0),
      T_OUT => hs_tx_t(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_0_hssio_tx65_mipi_iobuf_tx is
  port (
    data_to_pins : out STD_LOGIC_VECTOR ( 9 downto 0 );
    bs_to_buf_data_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    hs_tx_t : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_i_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_i_p : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_t : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_0_hssio_tx65_mipi_iobuf_tx : entity is "mipi_dphy_0_hssio_tx65_mipi_iobuf_tx";
end mipi_dphy_0_mipi_dphy_0_hssio_tx65_mipi_iobuf_tx;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_mipi_iobuf_tx is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \io_gen[0].obufds_inst\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \io_gen[15].obufds_inst\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \io_gen[2].obufds_inst\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \io_gen[4].obufds_inst\ : label is "PRIMITIVE";
  attribute BOX_TYPE of \io_gen[8].obufds_inst\ : label is "PRIMITIVE";
begin
\io_gen[0].obufds_inst\: unisim.vcomponents.OBUFDS_DPHY
     port map (
      HSTX_I => bs_to_buf_data_in(0),
      HSTX_T => hs_tx_t(0),
      LPTX_I_N => lptx_i_n(0),
      LPTX_I_P => lptx_i_p(0),
      LPTX_T => lptx_t(0),
      O => data_to_pins(0),
      OB => data_to_pins(1)
    );
\io_gen[15].obufds_inst\: unisim.vcomponents.OBUFDS_DPHY
     port map (
      HSTX_I => bs_to_buf_data_in(4),
      HSTX_T => hs_tx_t(4),
      LPTX_I_N => lptx_i_n(4),
      LPTX_I_P => lptx_i_p(4),
      LPTX_T => lptx_t(4),
      O => data_to_pins(8),
      OB => data_to_pins(9)
    );
\io_gen[2].obufds_inst\: unisim.vcomponents.OBUFDS_DPHY
     port map (
      HSTX_I => bs_to_buf_data_in(1),
      HSTX_T => hs_tx_t(1),
      LPTX_I_N => lptx_i_n(1),
      LPTX_I_P => lptx_i_p(1),
      LPTX_T => lptx_t(1),
      O => data_to_pins(2),
      OB => data_to_pins(3)
    );
\io_gen[4].obufds_inst\: unisim.vcomponents.OBUFDS_DPHY
     port map (
      HSTX_I => bs_to_buf_data_in(2),
      HSTX_T => hs_tx_t(2),
      LPTX_I_N => lptx_i_n(2),
      LPTX_I_P => lptx_i_p(2),
      LPTX_T => lptx_t(2),
      O => data_to_pins(4),
      OB => data_to_pins(5)
    );
\io_gen[8].obufds_inst\: unisim.vcomponents.OBUFDS_DPHY
     port map (
      HSTX_I => bs_to_buf_data_in(3),
      HSTX_T => hs_tx_t(3),
      LPTX_I_N => lptx_i_n(3),
      LPTX_I_P => lptx_i_p(3),
      LPTX_T => lptx_t(3),
      O => data_to_pins(6),
      OB => data_to_pins(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath is
  port (
    tx_dl3_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hs_xfer_done_i : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ : out STD_LOGIC;
    tx_dl3_en_lp_tst : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\ : in STD_LOGIC;
    dl3_txrequesths : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC;
    \zero_count_reg[31]_0\ : in STD_LOGIC;
    \zero_count_reg[31]_1\ : in STD_LOGIC;
    dl3_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timeout_zero_out_i_0 : in STD_LOGIC;
    en_hs_datapath_r : in STD_LOGIC;
    esc_ctrl_i : in STD_LOGIC;
    hs_xfer_done_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath : entity is "mipi_dphy_v4_1_3_tx_hs_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath is
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__2_n_0\ : STD_LOGIC;
  signal \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\ : STD_LOGIC;
  signal data_hs : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of data_hs : signal is std.standard.true;
  signal dl_tx_cal_st : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dl_txrequesths_posedge_r : STD_LOGIC;
  signal \dl_txrequesths_posedge_r_i_1__2_n_0\ : STD_LOGIC;
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_hs_datapath_posedge_r : STD_LOGIC;
  signal \en_hs_datapath_posedge_r_i_1__2_n_0\ : STD_LOGIC;
  signal gen_eot_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of gen_eot_r : signal is std.standard.true;
  signal \gen_skewcal_cnt.time_out_trail_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.time_out_trail_reg_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal hs_dp_quadtrature_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of hs_dp_quadtrature_r : signal is std.standard.true;
  signal \^hs_xfer_done_i\ : STD_LOGIC;
  signal \hs_xfer_done_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_1__3_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_2__2_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_3__2_n_0\ : STD_LOGIC;
  signal time_out_zero_reg_n_0 : STD_LOGIC;
  signal \trail_count__0\ : STD_LOGIC;
  signal \^tx_dl3_hs_dp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of \^tx_dl3_hs_dp\ : signal is std.standard.true;
  signal \zero_count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_14__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \zero_count__0\ : STD_LOGIC;
  signal zero_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zero_count_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_10\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_11\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_12\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_13\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_14\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_15\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_4\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_5\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_6\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_7\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_8\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__2_n_9\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_10\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_11\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_12\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_13\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_14\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_15\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_8\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__2_n_9\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_10\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_11\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_12\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_13\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_14\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_15\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_8\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__2_n_9\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_10\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_11\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_12\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_13\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_14\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_15\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_8\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__2_n_9\ : STD_LOGIC;
  signal \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_zero_count_reg[24]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__2\ : label is "soft_lutpair101";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2\ : label is "soft_lutpair104";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2\ : label is "soft_lutpair102";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \hs_xfer_done_i_1__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of tx_dl3_en_lp_tst_INST_0 : label is "soft_lutpair103";
begin
  \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ <= \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\;
  hs_xfer_done_i <= \^hs_xfer_done_i\;
  tx_dl3_hs_dp(7 downto 0) <= \^tx_dl3_hs_dp\(7 downto 0);
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F7F0F0F0F0"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl3_txrequesths,
      I2 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__2_n_0\,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => dl_tx_cal_st(0),
      I5 => dl_tx_cal_st(1),
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__2_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFAFC0A0CFAFC"
    )
        port map (
      I0 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I1 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__2_n_0\,
      I2 => dl_tx_cal_st(1),
      I3 => dl_tx_cal_st(0),
      I4 => dl3_txrequesths,
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__2_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__2_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80008080"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl_tx_cal_st(1),
      I2 => dl3_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => dl_tx_cal_st(0),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__2_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__2_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => time_out_zero_reg_n_0,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__2_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl_tx_cal_st(0),
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__2_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      I2 => en_hs_datapath_posedge_r,
      I3 => time_out_zero_reg_n_0,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__2_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__2_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__2_n_0\,
      Q => dl_tx_cal_st(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__2_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__2_n_0\,
      Q => dl_tx_cal_st(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(0),
      I3 => \^tx_dl3_hs_dp\(0),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(1),
      I3 => \^tx_dl3_hs_dp\(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(2),
      I3 => \^tx_dl3_hs_dp\(2),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(3),
      I3 => \^tx_dl3_hs_dp\(3),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(4),
      I3 => \^tx_dl3_hs_dp\(4),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(5),
      I3 => \^tx_dl3_hs_dp\(5),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(6),
      I3 => \^tx_dl3_hs_dp\(6),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040444"
    )
        port map (
      I0 => gen_eot_r(7),
      I1 => dl_tx_cal_st(1),
      I2 => dl3_txrequesths,
      I3 => dl_tx_cal_st(0),
      I4 => hs_dp_sync_out,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000015"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => time_out_zero_reg_n_0,
      I3 => dl_tx_cal_st(0),
      I4 => dl_tx_cal_st(1),
      I5 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      I2 => dl3_txdatahs(7),
      I3 => \^tx_dl3_hs_dp\(7),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => time_out_zero_reg_n_0,
      I1 => en_hs_datapath_posedge_r,
      I2 => dl_tx_cal_st(0),
      I3 => dl_tx_cal_st(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl_tx_cal_st(1),
      I2 => dl3_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      I3 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707000FF40400000"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl3_txrequesths,
      I3 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(2),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(3),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(4),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(5),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(6),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__2_n_0\,
      Q => \^tx_dl3_hs_dp\(7),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000554000000000"
    )
        port map (
      I0 => \out\,
      I1 => en_hs_datapath_posedge_r,
      I2 => timeout_zero_out_i_0,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I5 => dl3_txrequesths,
      O => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__2_n_0\,
      Q => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      R => '0'
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(0),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(0),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(1),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(1),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(2),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(2),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(3),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(3),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(4),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(4),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(5),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(5),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(6),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(6),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl3_txdatahs(7),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\,
      I2 => gen_eot_r(7),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5444"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_txrequesths_posedge_r,
      I2 => en_hs_datapath_posedge_r,
      I3 => time_out_zero_reg_n_0,
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740000007400FFFF"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl_tx_cal_st(0),
      I3 => dl3_txrequesths,
      I4 => dl_tx_cal_st(1),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__2_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__2_n_0\,
      Q => gen_eot_r(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__2_n_0\,
      Q => gen_eot_r(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__2_n_0\,
      Q => gen_eot_r(2),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__2_n_0\,
      Q => gen_eot_r(3),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__2_n_0\,
      Q => gen_eot_r(4),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__2_n_0\,
      Q => gen_eot_r(5),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__2_n_0\,
      Q => gen_eot_r(6),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__2_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__2_n_0\,
      Q => gen_eot_r(7),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\dl_txrequesths_posedge_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => dl_txrequesths_r,
      I2 => dl3_txrequesths,
      I3 => dl_txrequesths_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \dl_txrequesths_posedge_r_i_1__2_n_0\
    );
dl_txrequesths_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \dl_txrequesths_posedge_r_i_1__2_n_0\,
      Q => dl_txrequesths_posedge_r,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl3_txrequesths,
      Q => dl_txrequesths_r,
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\en_hs_datapath_posedge_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => en_hs_datapath_r,
      I2 => hs_dp_sync_out,
      I3 => en_hs_datapath_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \en_hs_datapath_posedge_r_i_1__2_n_0\
    );
en_hs_datapath_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \en_hs_datapath_posedge_r_i_1__2_n_0\,
      Q => en_hs_datapath_posedge_r,
      R => '0'
    );
\gen_skewcal_cnt.time_out_trail_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50515000"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_4__2_n_0\,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => dl_tx_cal_st(1),
      I4 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.time_out_trail_i_1__2_n_0\
    );
\gen_skewcal_cnt.time_out_trail_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \gen_skewcal_cnt.time_out_trail_i_1__2_n_0\,
      Q => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      R => '0'
    );
\gen_skewcal_cnt.trail_count[0]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(13),
      I1 => \gen_skewcal_cnt.trail_count_reg\(12),
      I2 => \gen_skewcal_cnt.trail_count_reg\(15),
      I3 => \gen_skewcal_cnt.trail_count_reg\(14),
      O => \gen_skewcal_cnt.trail_count[0]_i_10__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(5),
      I1 => \gen_skewcal_cnt.trail_count_reg\(4),
      I2 => \gen_skewcal_cnt.trail_count_reg\(7),
      I3 => \gen_skewcal_cnt.trail_count_reg\(6),
      O => \gen_skewcal_cnt.trail_count[0]_i_11__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(29),
      I1 => \gen_skewcal_cnt.trail_count_reg\(28),
      I2 => \gen_skewcal_cnt.trail_count_reg\(31),
      I3 => \gen_skewcal_cnt.trail_count_reg\(30),
      O => \gen_skewcal_cnt.trail_count[0]_i_12__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(21),
      I1 => \gen_skewcal_cnt.trail_count_reg\(20),
      I2 => \gen_skewcal_cnt.trail_count_reg\(23),
      I3 => \gen_skewcal_cnt.trail_count_reg\(22),
      O => \gen_skewcal_cnt.trail_count[0]_i_13__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_4__2_n_0\,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      O => \trail_count__0\
    );
\gen_skewcal_cnt.trail_count[0]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_6__2_n_0\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_7__2_n_0\,
      I2 => \gen_skewcal_cnt.trail_count[0]_i_8__2_n_0\,
      I3 => \gen_skewcal_cnt.trail_count[0]_i_9__2_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_4__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_5__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(10),
      I1 => \gen_skewcal_cnt.trail_count_reg\(11),
      I2 => \gen_skewcal_cnt.trail_count_reg\(8),
      I3 => \gen_skewcal_cnt.trail_count_reg\(9),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_10__2_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_6__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(2),
      I1 => \gen_skewcal_cnt.trail_count_reg\(3),
      I2 => \gen_skewcal_cnt.trail_count_reg\(0),
      I3 => \gen_skewcal_cnt.trail_count_reg\(1),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_11__2_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_7__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(26),
      I1 => \gen_skewcal_cnt.trail_count_reg\(27),
      I2 => \gen_skewcal_cnt.trail_count_reg\(24),
      I3 => \gen_skewcal_cnt.trail_count_reg\(25),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_12__2_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_8__2_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(18),
      I1 => \gen_skewcal_cnt.trail_count_reg\(19),
      I2 => \gen_skewcal_cnt.trail_count_reg\(16),
      I3 => \gen_skewcal_cnt.trail_count_reg\(17),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_13__2_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_9__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(0),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]_i_3__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_15\,
      S(7 downto 1) => \gen_skewcal_cnt.trail_count_reg\(7 downto 1),
      S(0) => \gen_skewcal_cnt.trail_count[0]_i_5__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(10),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(11),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(12),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(13),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(14),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(15),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(16),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(23 downto 16)
    );
\gen_skewcal_cnt.trail_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(17),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(18),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(19),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(1),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(20),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(21),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(22),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(23),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(24),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[16]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(31 downto 24)
    );
\gen_skewcal_cnt.trail_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(25),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(26),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(27),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(28),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(29),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(2),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(30),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__2_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(31),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(3),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(4),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(5),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(6),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(7),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(8),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[0]_i_3__2_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(15 downto 8)
    );
\gen_skewcal_cnt.trail_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__2_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(9),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__2_n_0\
    );
\hs_xfer_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8FF"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => hs_dp_sync_out,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => hs_xfer_done_reg_0,
      O => \hs_xfer_done_i_1__2_n_0\
    );
hs_xfer_done_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \hs_xfer_done_i_1__2_n_0\,
      Q => \^hs_xfer_done_i\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(6)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(13)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(12)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(11)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(10)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(9)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(7)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(6)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(5)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(15)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(14)
    );
\time_out_zero_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555504000000000"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => \zero_count[0]_i_7__2_n_0\,
      I2 => \zero_count[0]_i_6__2_n_0\,
      I3 => \time_out_zero_i_2__2_n_0\,
      I4 => time_out_zero_reg_n_0,
      I5 => \time_out_zero_i_3__2_n_0\,
      O => \time_out_zero_i_1__3_n_0\
    );
\time_out_zero_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => zero_count_reg(0),
      I1 => zero_count_reg(1),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(3),
      O => \time_out_zero_i_2__2_n_0\
    );
\time_out_zero_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE0E0E0E0EAE0E0E"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => \out\,
      I2 => time_out_zero_reg_n_0,
      I3 => dl_tx_cal_st(1),
      I4 => dl3_txrequesths,
      I5 => dl_tx_cal_st(0),
      O => \time_out_zero_i_3__2_n_0\
    );
time_out_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \time_out_zero_i_1__3_n_0\,
      Q => time_out_zero_reg_n_0,
      R => '0'
    );
tx_dl3_en_lp_tst_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => hs_dp_sync_out,
      I2 => esc_ctrl_i,
      O => tx_dl3_en_lp_tst
    );
\zero_count[0]_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(10),
      I1 => zero_count_reg(11),
      I2 => zero_count_reg(8),
      I3 => zero_count_reg(9),
      I4 => \zero_count[0]_i_13__2_n_0\,
      O => \zero_count[0]_i_10__2_n_0\
    );
\zero_count[0]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \zero_count[0]_i_14__2_n_0\,
      I1 => zero_count_reg(25),
      I2 => zero_count_reg(24),
      I3 => zero_count_reg(27),
      I4 => zero_count_reg(26),
      I5 => \zero_count[0]_i_15__2_n_0\,
      O => \zero_count[0]_i_11__2_n_0\
    );
\zero_count[0]_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(21),
      I1 => zero_count_reg(20),
      I2 => zero_count_reg(23),
      I3 => zero_count_reg(22),
      O => \zero_count[0]_i_12__2_n_0\
    );
\zero_count[0]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(13),
      I1 => zero_count_reg(12),
      I2 => zero_count_reg(15),
      I3 => zero_count_reg(14),
      O => \zero_count[0]_i_13__2_n_0\
    );
\zero_count[0]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(29),
      I1 => zero_count_reg(28),
      I2 => zero_count_reg(31),
      I3 => zero_count_reg(30),
      O => \zero_count[0]_i_14__2_n_0\
    );
\zero_count[0]_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(5),
      I1 => zero_count_reg(4),
      I2 => zero_count_reg(7),
      I3 => zero_count_reg(6),
      O => \zero_count[0]_i_15__2_n_0\
    );
\zero_count[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFF28FF"
    )
        port map (
      I0 => time_out_zero_reg_n_0,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      I3 => \zero_count_reg[31]_0\,
      I4 => \zero_count_reg[31]_1\,
      I5 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      O => \zero_count[0]_i_1__2_n_0\
    );
\zero_count[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A2A2A"
    )
        port map (
      I0 => \zero_count[0]_i_6__2_n_0\,
      I1 => zero_count_reg(3),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(1),
      I4 => zero_count_reg(0),
      I5 => \zero_count[0]_i_7__2_n_0\,
      O => \zero_count__0\
    );
\zero_count[0]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => en_hs_datapath_posedge_r,
      I1 => dl_txrequesths_posedge_r,
      I2 => \out\,
      O => \zero_count[0]_i_6__2_n_0\
    );
\zero_count[0]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \zero_count[0]_i_9__2_n_0\,
      I1 => \zero_count[0]_i_10__2_n_0\,
      I2 => \zero_count[0]_i_11__2_n_0\,
      O => \zero_count[0]_i_7__2_n_0\
    );
\zero_count[0]_i_8__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zero_count_reg(0),
      O => \zero_count[0]_i_8__2_n_0\
    );
\zero_count[0]_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(18),
      I1 => zero_count_reg(19),
      I2 => zero_count_reg(16),
      I3 => zero_count_reg(17),
      I4 => \zero_count[0]_i_12__2_n_0\,
      O => \zero_count[0]_i_9__2_n_0\
    );
\zero_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_15\,
      Q => zero_count_reg(0),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[0]_i_3__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zero_count_reg[0]_i_3__2_n_0\,
      CO(6) => \zero_count_reg[0]_i_3__2_n_1\,
      CO(5) => \zero_count_reg[0]_i_3__2_n_2\,
      CO(4) => \zero_count_reg[0]_i_3__2_n_3\,
      CO(3) => \zero_count_reg[0]_i_3__2_n_4\,
      CO(2) => \zero_count_reg[0]_i_3__2_n_5\,
      CO(1) => \zero_count_reg[0]_i_3__2_n_6\,
      CO(0) => \zero_count_reg[0]_i_3__2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \zero_count_reg[0]_i_3__2_n_8\,
      O(6) => \zero_count_reg[0]_i_3__2_n_9\,
      O(5) => \zero_count_reg[0]_i_3__2_n_10\,
      O(4) => \zero_count_reg[0]_i_3__2_n_11\,
      O(3) => \zero_count_reg[0]_i_3__2_n_12\,
      O(2) => \zero_count_reg[0]_i_3__2_n_13\,
      O(1) => \zero_count_reg[0]_i_3__2_n_14\,
      O(0) => \zero_count_reg[0]_i_3__2_n_15\,
      S(7 downto 1) => zero_count_reg(7 downto 1),
      S(0) => \zero_count[0]_i_8__2_n_0\
    );
\zero_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_13\,
      Q => zero_count_reg(10),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_12\,
      Q => zero_count_reg(11),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_11\,
      Q => zero_count_reg(12),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_10\,
      Q => zero_count_reg(13),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_9\,
      Q => zero_count_reg(14),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_8\,
      Q => zero_count_reg(15),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_15\,
      Q => zero_count_reg(16),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[16]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[8]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[16]_i_1__2_n_0\,
      CO(6) => \zero_count_reg[16]_i_1__2_n_1\,
      CO(5) => \zero_count_reg[16]_i_1__2_n_2\,
      CO(4) => \zero_count_reg[16]_i_1__2_n_3\,
      CO(3) => \zero_count_reg[16]_i_1__2_n_4\,
      CO(2) => \zero_count_reg[16]_i_1__2_n_5\,
      CO(1) => \zero_count_reg[16]_i_1__2_n_6\,
      CO(0) => \zero_count_reg[16]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[16]_i_1__2_n_8\,
      O(6) => \zero_count_reg[16]_i_1__2_n_9\,
      O(5) => \zero_count_reg[16]_i_1__2_n_10\,
      O(4) => \zero_count_reg[16]_i_1__2_n_11\,
      O(3) => \zero_count_reg[16]_i_1__2_n_12\,
      O(2) => \zero_count_reg[16]_i_1__2_n_13\,
      O(1) => \zero_count_reg[16]_i_1__2_n_14\,
      O(0) => \zero_count_reg[16]_i_1__2_n_15\,
      S(7 downto 0) => zero_count_reg(23 downto 16)
    );
\zero_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_14\,
      Q => zero_count_reg(17),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_13\,
      Q => zero_count_reg(18),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_12\,
      Q => zero_count_reg(19),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_14\,
      Q => zero_count_reg(1),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_11\,
      Q => zero_count_reg(20),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_10\,
      Q => zero_count_reg(21),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_9\,
      Q => zero_count_reg(22),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__2_n_8\,
      Q => zero_count_reg(23),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_15\,
      Q => zero_count_reg(24),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[24]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[16]_i_1__2_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_zero_count_reg[24]_i_1__2_CO_UNCONNECTED\(7),
      CO(6) => \zero_count_reg[24]_i_1__2_n_1\,
      CO(5) => \zero_count_reg[24]_i_1__2_n_2\,
      CO(4) => \zero_count_reg[24]_i_1__2_n_3\,
      CO(3) => \zero_count_reg[24]_i_1__2_n_4\,
      CO(2) => \zero_count_reg[24]_i_1__2_n_5\,
      CO(1) => \zero_count_reg[24]_i_1__2_n_6\,
      CO(0) => \zero_count_reg[24]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[24]_i_1__2_n_8\,
      O(6) => \zero_count_reg[24]_i_1__2_n_9\,
      O(5) => \zero_count_reg[24]_i_1__2_n_10\,
      O(4) => \zero_count_reg[24]_i_1__2_n_11\,
      O(3) => \zero_count_reg[24]_i_1__2_n_12\,
      O(2) => \zero_count_reg[24]_i_1__2_n_13\,
      O(1) => \zero_count_reg[24]_i_1__2_n_14\,
      O(0) => \zero_count_reg[24]_i_1__2_n_15\,
      S(7 downto 0) => zero_count_reg(31 downto 24)
    );
\zero_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_14\,
      Q => zero_count_reg(25),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_13\,
      Q => zero_count_reg(26),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_12\,
      Q => zero_count_reg(27),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_11\,
      Q => zero_count_reg(28),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_10\,
      Q => zero_count_reg(29),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_13\,
      Q => zero_count_reg(2),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_9\,
      Q => zero_count_reg(30),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__2_n_8\,
      Q => zero_count_reg(31),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_12\,
      Q => zero_count_reg(3),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_11\,
      Q => zero_count_reg(4),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_10\,
      Q => zero_count_reg(5),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_9\,
      Q => zero_count_reg(6),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__2_n_8\,
      Q => zero_count_reg(7),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_15\,
      Q => zero_count_reg(8),
      R => \zero_count[0]_i_1__2_n_0\
    );
\zero_count_reg[8]_i_1__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[0]_i_3__2_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[8]_i_1__2_n_0\,
      CO(6) => \zero_count_reg[8]_i_1__2_n_1\,
      CO(5) => \zero_count_reg[8]_i_1__2_n_2\,
      CO(4) => \zero_count_reg[8]_i_1__2_n_3\,
      CO(3) => \zero_count_reg[8]_i_1__2_n_4\,
      CO(2) => \zero_count_reg[8]_i_1__2_n_5\,
      CO(1) => \zero_count_reg[8]_i_1__2_n_6\,
      CO(0) => \zero_count_reg[8]_i_1__2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[8]_i_1__2_n_8\,
      O(6) => \zero_count_reg[8]_i_1__2_n_9\,
      O(5) => \zero_count_reg[8]_i_1__2_n_10\,
      O(4) => \zero_count_reg[8]_i_1__2_n_11\,
      O(3) => \zero_count_reg[8]_i_1__2_n_12\,
      O(2) => \zero_count_reg[8]_i_1__2_n_13\,
      O(1) => \zero_count_reg[8]_i_1__2_n_14\,
      O(0) => \zero_count_reg[8]_i_1__2_n_15\,
      S(7 downto 0) => zero_count_reg(15 downto 8)
    );
\zero_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__2_n_14\,
      Q => zero_count_reg(9),
      R => \zero_count[0]_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_52 is
  port (
    tx_dl2_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hs_xfer_done_i : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ : out STD_LOGIC;
    tx_dl2_en_lp_tst : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\ : in STD_LOGIC;
    dl2_txrequesths : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC;
    \zero_count_reg[31]_0\ : in STD_LOGIC;
    \zero_count_reg[31]_1\ : in STD_LOGIC;
    dl2_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timeout_zero_out_i_0 : in STD_LOGIC;
    en_hs_datapath_r : in STD_LOGIC;
    esc_ctrl_i : in STD_LOGIC;
    hs_xfer_done_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_52 : entity is "mipi_dphy_v4_1_3_tx_hs_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_52;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_52 is
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__1_n_0\ : STD_LOGIC;
  signal \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\ : STD_LOGIC;
  signal data_hs : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of data_hs : signal is std.standard.true;
  signal dl_tx_cal_st : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dl_txrequesths_posedge_r : STD_LOGIC;
  signal \dl_txrequesths_posedge_r_i_1__1_n_0\ : STD_LOGIC;
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_hs_datapath_posedge_r : STD_LOGIC;
  signal \en_hs_datapath_posedge_r_i_1__1_n_0\ : STD_LOGIC;
  signal gen_eot_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of gen_eot_r : signal is std.standard.true;
  signal \gen_skewcal_cnt.time_out_trail_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.time_out_trail_reg_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal hs_dp_quadtrature_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of hs_dp_quadtrature_r : signal is std.standard.true;
  signal \^hs_xfer_done_i\ : STD_LOGIC;
  signal \hs_xfer_done_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_1__2_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_2__1_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_3__1_n_0\ : STD_LOGIC;
  signal time_out_zero_reg_n_0 : STD_LOGIC;
  signal \trail_count__0\ : STD_LOGIC;
  signal \^tx_dl2_hs_dp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of \^tx_dl2_hs_dp\ : signal is std.standard.true;
  signal \zero_count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_14__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \zero_count__0\ : STD_LOGIC;
  signal zero_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zero_count_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_10\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_11\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_12\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_13\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_14\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_15\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_4\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_6\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_7\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_8\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__1_n_9\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_10\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_11\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_12\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_13\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_14\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_15\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_8\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__1_n_9\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_10\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_11\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_12\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_13\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_14\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_15\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_8\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__1_n_9\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_10\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_11\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_12\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_13\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_14\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_15\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_8\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__1_n_9\ : STD_LOGIC;
  signal \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_zero_count_reg[24]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__1\ : label is "soft_lutpair75";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1\ : label is "soft_lutpair78";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1\ : label is "soft_lutpair76";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \hs_xfer_done_i_1__1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of tx_dl2_en_lp_tst_INST_0 : label is "soft_lutpair77";
begin
  \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ <= \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\;
  hs_xfer_done_i <= \^hs_xfer_done_i\;
  tx_dl2_hs_dp(7 downto 0) <= \^tx_dl2_hs_dp\(7 downto 0);
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F7F0F0F0F0"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl2_txrequesths,
      I2 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__1_n_0\,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => dl_tx_cal_st(0),
      I5 => dl_tx_cal_st(1),
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFAFC0A0CFAFC"
    )
        port map (
      I0 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I1 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__1_n_0\,
      I2 => dl_tx_cal_st(1),
      I3 => dl_tx_cal_st(0),
      I4 => dl2_txrequesths,
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__1_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80008080"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl_tx_cal_st(1),
      I2 => dl2_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => dl_tx_cal_st(0),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__1_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => time_out_zero_reg_n_0,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl_tx_cal_st(0),
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      I2 => en_hs_datapath_posedge_r,
      I3 => time_out_zero_reg_n_0,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__1_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__1_n_0\,
      Q => dl_tx_cal_st(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__1_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__1_n_0\,
      Q => dl_tx_cal_st(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(0),
      I3 => \^tx_dl2_hs_dp\(0),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(1),
      I3 => \^tx_dl2_hs_dp\(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(2),
      I3 => \^tx_dl2_hs_dp\(2),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(3),
      I3 => \^tx_dl2_hs_dp\(3),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(4),
      I3 => \^tx_dl2_hs_dp\(4),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(5),
      I3 => \^tx_dl2_hs_dp\(5),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(6),
      I3 => \^tx_dl2_hs_dp\(6),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040444"
    )
        port map (
      I0 => gen_eot_r(7),
      I1 => dl_tx_cal_st(1),
      I2 => dl2_txrequesths,
      I3 => dl_tx_cal_st(0),
      I4 => hs_dp_sync_out,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000015"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => time_out_zero_reg_n_0,
      I3 => dl_tx_cal_st(0),
      I4 => dl_tx_cal_st(1),
      I5 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      I2 => dl2_txdatahs(7),
      I3 => \^tx_dl2_hs_dp\(7),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => time_out_zero_reg_n_0,
      I1 => en_hs_datapath_posedge_r,
      I2 => dl_tx_cal_st(0),
      I3 => dl_tx_cal_st(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl_tx_cal_st(1),
      I2 => dl2_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      I3 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707000FF40400000"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl2_txrequesths,
      I3 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(2),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(3),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(4),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(5),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(6),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__1_n_0\,
      Q => \^tx_dl2_hs_dp\(7),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000554000000000"
    )
        port map (
      I0 => \out\,
      I1 => en_hs_datapath_posedge_r,
      I2 => timeout_zero_out_i_0,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I5 => dl2_txrequesths,
      O => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__1_n_0\,
      Q => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      R => '0'
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(0),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(0),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(1),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(1),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(2),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(2),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(3),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(3),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(4),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(4),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(5),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(5),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(6),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(6),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl2_txdatahs(7),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\,
      I2 => gen_eot_r(7),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5444"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_txrequesths_posedge_r,
      I2 => en_hs_datapath_posedge_r,
      I3 => time_out_zero_reg_n_0,
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740000007400FFFF"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl_tx_cal_st(0),
      I3 => dl2_txrequesths,
      I4 => dl_tx_cal_st(1),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__1_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__1_n_0\,
      Q => gen_eot_r(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__1_n_0\,
      Q => gen_eot_r(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__1_n_0\,
      Q => gen_eot_r(2),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__1_n_0\,
      Q => gen_eot_r(3),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__1_n_0\,
      Q => gen_eot_r(4),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__1_n_0\,
      Q => gen_eot_r(5),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__1_n_0\,
      Q => gen_eot_r(6),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__1_n_0\,
      Q => gen_eot_r(7),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\dl_txrequesths_posedge_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => dl_txrequesths_r,
      I2 => dl2_txrequesths,
      I3 => dl_txrequesths_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \dl_txrequesths_posedge_r_i_1__1_n_0\
    );
dl_txrequesths_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \dl_txrequesths_posedge_r_i_1__1_n_0\,
      Q => dl_txrequesths_posedge_r,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl2_txrequesths,
      Q => dl_txrequesths_r,
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\en_hs_datapath_posedge_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => en_hs_datapath_r,
      I2 => hs_dp_sync_out,
      I3 => en_hs_datapath_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \en_hs_datapath_posedge_r_i_1__1_n_0\
    );
en_hs_datapath_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \en_hs_datapath_posedge_r_i_1__1_n_0\,
      Q => en_hs_datapath_posedge_r,
      R => '0'
    );
\gen_skewcal_cnt.time_out_trail_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50515000"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_4__1_n_0\,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => dl_tx_cal_st(1),
      I4 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.time_out_trail_i_1__1_n_0\
    );
\gen_skewcal_cnt.time_out_trail_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \gen_skewcal_cnt.time_out_trail_i_1__1_n_0\,
      Q => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      R => '0'
    );
\gen_skewcal_cnt.trail_count[0]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(13),
      I1 => \gen_skewcal_cnt.trail_count_reg\(12),
      I2 => \gen_skewcal_cnt.trail_count_reg\(15),
      I3 => \gen_skewcal_cnt.trail_count_reg\(14),
      O => \gen_skewcal_cnt.trail_count[0]_i_10__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(5),
      I1 => \gen_skewcal_cnt.trail_count_reg\(4),
      I2 => \gen_skewcal_cnt.trail_count_reg\(7),
      I3 => \gen_skewcal_cnt.trail_count_reg\(6),
      O => \gen_skewcal_cnt.trail_count[0]_i_11__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(29),
      I1 => \gen_skewcal_cnt.trail_count_reg\(28),
      I2 => \gen_skewcal_cnt.trail_count_reg\(31),
      I3 => \gen_skewcal_cnt.trail_count_reg\(30),
      O => \gen_skewcal_cnt.trail_count[0]_i_12__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(21),
      I1 => \gen_skewcal_cnt.trail_count_reg\(20),
      I2 => \gen_skewcal_cnt.trail_count_reg\(23),
      I3 => \gen_skewcal_cnt.trail_count_reg\(22),
      O => \gen_skewcal_cnt.trail_count[0]_i_13__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_4__1_n_0\,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      O => \trail_count__0\
    );
\gen_skewcal_cnt.trail_count[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_6__1_n_0\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_7__1_n_0\,
      I2 => \gen_skewcal_cnt.trail_count[0]_i_8__1_n_0\,
      I3 => \gen_skewcal_cnt.trail_count[0]_i_9__1_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_4__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_5__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(10),
      I1 => \gen_skewcal_cnt.trail_count_reg\(11),
      I2 => \gen_skewcal_cnt.trail_count_reg\(8),
      I3 => \gen_skewcal_cnt.trail_count_reg\(9),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_10__1_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_6__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(2),
      I1 => \gen_skewcal_cnt.trail_count_reg\(3),
      I2 => \gen_skewcal_cnt.trail_count_reg\(0),
      I3 => \gen_skewcal_cnt.trail_count_reg\(1),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_11__1_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_7__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(26),
      I1 => \gen_skewcal_cnt.trail_count_reg\(27),
      I2 => \gen_skewcal_cnt.trail_count_reg\(24),
      I3 => \gen_skewcal_cnt.trail_count_reg\(25),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_12__1_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_8__1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(18),
      I1 => \gen_skewcal_cnt.trail_count_reg\(19),
      I2 => \gen_skewcal_cnt.trail_count_reg\(16),
      I3 => \gen_skewcal_cnt.trail_count_reg\(17),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_13__1_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_9__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(0),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_15\,
      S(7 downto 1) => \gen_skewcal_cnt.trail_count_reg\(7 downto 1),
      S(0) => \gen_skewcal_cnt.trail_count[0]_i_5__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(10),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(11),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(12),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(13),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(14),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(15),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(16),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(23 downto 16)
    );
\gen_skewcal_cnt.trail_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(17),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(18),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(19),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(1),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(20),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(21),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(22),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(23),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(24),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[16]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(31 downto 24)
    );
\gen_skewcal_cnt.trail_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(25),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(26),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(27),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(28),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(29),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(2),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(30),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__1_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(31),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(3),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(4),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(5),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(6),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(7),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(8),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[0]_i_3__1_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(15 downto 8)
    );
\gen_skewcal_cnt.trail_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__1_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(9),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__1_n_0\
    );
\hs_xfer_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8FF"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => hs_dp_sync_out,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => hs_xfer_done_reg_0,
      O => \hs_xfer_done_i_1__1_n_0\
    );
hs_xfer_done_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \hs_xfer_done_i_1__1_n_0\,
      Q => \^hs_xfer_done_i\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(6)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(13)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(12)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(11)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(10)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(9)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(7)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(6)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(5)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(15)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(14)
    );
\time_out_zero_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555504000000000"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => \zero_count[0]_i_7__1_n_0\,
      I2 => \zero_count[0]_i_6__1_n_0\,
      I3 => \time_out_zero_i_2__1_n_0\,
      I4 => time_out_zero_reg_n_0,
      I5 => \time_out_zero_i_3__1_n_0\,
      O => \time_out_zero_i_1__2_n_0\
    );
\time_out_zero_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => zero_count_reg(0),
      I1 => zero_count_reg(1),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(3),
      O => \time_out_zero_i_2__1_n_0\
    );
\time_out_zero_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE0E0E0E0EAE0E0E"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => \out\,
      I2 => time_out_zero_reg_n_0,
      I3 => dl_tx_cal_st(1),
      I4 => dl2_txrequesths,
      I5 => dl_tx_cal_st(0),
      O => \time_out_zero_i_3__1_n_0\
    );
time_out_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \time_out_zero_i_1__2_n_0\,
      Q => time_out_zero_reg_n_0,
      R => '0'
    );
tx_dl2_en_lp_tst_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => hs_dp_sync_out,
      I2 => esc_ctrl_i,
      O => tx_dl2_en_lp_tst
    );
\zero_count[0]_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(10),
      I1 => zero_count_reg(11),
      I2 => zero_count_reg(8),
      I3 => zero_count_reg(9),
      I4 => \zero_count[0]_i_13__1_n_0\,
      O => \zero_count[0]_i_10__1_n_0\
    );
\zero_count[0]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \zero_count[0]_i_14__1_n_0\,
      I1 => zero_count_reg(25),
      I2 => zero_count_reg(24),
      I3 => zero_count_reg(27),
      I4 => zero_count_reg(26),
      I5 => \zero_count[0]_i_15__1_n_0\,
      O => \zero_count[0]_i_11__1_n_0\
    );
\zero_count[0]_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(21),
      I1 => zero_count_reg(20),
      I2 => zero_count_reg(23),
      I3 => zero_count_reg(22),
      O => \zero_count[0]_i_12__1_n_0\
    );
\zero_count[0]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(13),
      I1 => zero_count_reg(12),
      I2 => zero_count_reg(15),
      I3 => zero_count_reg(14),
      O => \zero_count[0]_i_13__1_n_0\
    );
\zero_count[0]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(29),
      I1 => zero_count_reg(28),
      I2 => zero_count_reg(31),
      I3 => zero_count_reg(30),
      O => \zero_count[0]_i_14__1_n_0\
    );
\zero_count[0]_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(5),
      I1 => zero_count_reg(4),
      I2 => zero_count_reg(7),
      I3 => zero_count_reg(6),
      O => \zero_count[0]_i_15__1_n_0\
    );
\zero_count[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFF28FF"
    )
        port map (
      I0 => time_out_zero_reg_n_0,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      I3 => \zero_count_reg[31]_0\,
      I4 => \zero_count_reg[31]_1\,
      I5 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      O => \zero_count[0]_i_1__1_n_0\
    );
\zero_count[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A2A2A"
    )
        port map (
      I0 => \zero_count[0]_i_6__1_n_0\,
      I1 => zero_count_reg(3),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(1),
      I4 => zero_count_reg(0),
      I5 => \zero_count[0]_i_7__1_n_0\,
      O => \zero_count__0\
    );
\zero_count[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => en_hs_datapath_posedge_r,
      I1 => dl_txrequesths_posedge_r,
      I2 => \out\,
      O => \zero_count[0]_i_6__1_n_0\
    );
\zero_count[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \zero_count[0]_i_9__1_n_0\,
      I1 => \zero_count[0]_i_10__1_n_0\,
      I2 => \zero_count[0]_i_11__1_n_0\,
      O => \zero_count[0]_i_7__1_n_0\
    );
\zero_count[0]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zero_count_reg(0),
      O => \zero_count[0]_i_8__1_n_0\
    );
\zero_count[0]_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(18),
      I1 => zero_count_reg(19),
      I2 => zero_count_reg(16),
      I3 => zero_count_reg(17),
      I4 => \zero_count[0]_i_12__1_n_0\,
      O => \zero_count[0]_i_9__1_n_0\
    );
\zero_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_15\,
      Q => zero_count_reg(0),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[0]_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zero_count_reg[0]_i_3__1_n_0\,
      CO(6) => \zero_count_reg[0]_i_3__1_n_1\,
      CO(5) => \zero_count_reg[0]_i_3__1_n_2\,
      CO(4) => \zero_count_reg[0]_i_3__1_n_3\,
      CO(3) => \zero_count_reg[0]_i_3__1_n_4\,
      CO(2) => \zero_count_reg[0]_i_3__1_n_5\,
      CO(1) => \zero_count_reg[0]_i_3__1_n_6\,
      CO(0) => \zero_count_reg[0]_i_3__1_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \zero_count_reg[0]_i_3__1_n_8\,
      O(6) => \zero_count_reg[0]_i_3__1_n_9\,
      O(5) => \zero_count_reg[0]_i_3__1_n_10\,
      O(4) => \zero_count_reg[0]_i_3__1_n_11\,
      O(3) => \zero_count_reg[0]_i_3__1_n_12\,
      O(2) => \zero_count_reg[0]_i_3__1_n_13\,
      O(1) => \zero_count_reg[0]_i_3__1_n_14\,
      O(0) => \zero_count_reg[0]_i_3__1_n_15\,
      S(7 downto 1) => zero_count_reg(7 downto 1),
      S(0) => \zero_count[0]_i_8__1_n_0\
    );
\zero_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_13\,
      Q => zero_count_reg(10),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_12\,
      Q => zero_count_reg(11),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_11\,
      Q => zero_count_reg(12),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_10\,
      Q => zero_count_reg(13),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_9\,
      Q => zero_count_reg(14),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_8\,
      Q => zero_count_reg(15),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_15\,
      Q => zero_count_reg(16),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[16]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[8]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[16]_i_1__1_n_0\,
      CO(6) => \zero_count_reg[16]_i_1__1_n_1\,
      CO(5) => \zero_count_reg[16]_i_1__1_n_2\,
      CO(4) => \zero_count_reg[16]_i_1__1_n_3\,
      CO(3) => \zero_count_reg[16]_i_1__1_n_4\,
      CO(2) => \zero_count_reg[16]_i_1__1_n_5\,
      CO(1) => \zero_count_reg[16]_i_1__1_n_6\,
      CO(0) => \zero_count_reg[16]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[16]_i_1__1_n_8\,
      O(6) => \zero_count_reg[16]_i_1__1_n_9\,
      O(5) => \zero_count_reg[16]_i_1__1_n_10\,
      O(4) => \zero_count_reg[16]_i_1__1_n_11\,
      O(3) => \zero_count_reg[16]_i_1__1_n_12\,
      O(2) => \zero_count_reg[16]_i_1__1_n_13\,
      O(1) => \zero_count_reg[16]_i_1__1_n_14\,
      O(0) => \zero_count_reg[16]_i_1__1_n_15\,
      S(7 downto 0) => zero_count_reg(23 downto 16)
    );
\zero_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_14\,
      Q => zero_count_reg(17),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_13\,
      Q => zero_count_reg(18),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_12\,
      Q => zero_count_reg(19),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_14\,
      Q => zero_count_reg(1),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_11\,
      Q => zero_count_reg(20),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_10\,
      Q => zero_count_reg(21),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_9\,
      Q => zero_count_reg(22),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__1_n_8\,
      Q => zero_count_reg(23),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_15\,
      Q => zero_count_reg(24),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[24]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[16]_i_1__1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_zero_count_reg[24]_i_1__1_CO_UNCONNECTED\(7),
      CO(6) => \zero_count_reg[24]_i_1__1_n_1\,
      CO(5) => \zero_count_reg[24]_i_1__1_n_2\,
      CO(4) => \zero_count_reg[24]_i_1__1_n_3\,
      CO(3) => \zero_count_reg[24]_i_1__1_n_4\,
      CO(2) => \zero_count_reg[24]_i_1__1_n_5\,
      CO(1) => \zero_count_reg[24]_i_1__1_n_6\,
      CO(0) => \zero_count_reg[24]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[24]_i_1__1_n_8\,
      O(6) => \zero_count_reg[24]_i_1__1_n_9\,
      O(5) => \zero_count_reg[24]_i_1__1_n_10\,
      O(4) => \zero_count_reg[24]_i_1__1_n_11\,
      O(3) => \zero_count_reg[24]_i_1__1_n_12\,
      O(2) => \zero_count_reg[24]_i_1__1_n_13\,
      O(1) => \zero_count_reg[24]_i_1__1_n_14\,
      O(0) => \zero_count_reg[24]_i_1__1_n_15\,
      S(7 downto 0) => zero_count_reg(31 downto 24)
    );
\zero_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_14\,
      Q => zero_count_reg(25),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_13\,
      Q => zero_count_reg(26),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_12\,
      Q => zero_count_reg(27),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_11\,
      Q => zero_count_reg(28),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_10\,
      Q => zero_count_reg(29),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_13\,
      Q => zero_count_reg(2),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_9\,
      Q => zero_count_reg(30),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__1_n_8\,
      Q => zero_count_reg(31),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_12\,
      Q => zero_count_reg(3),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_11\,
      Q => zero_count_reg(4),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_10\,
      Q => zero_count_reg(5),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_9\,
      Q => zero_count_reg(6),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__1_n_8\,
      Q => zero_count_reg(7),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_15\,
      Q => zero_count_reg(8),
      R => \zero_count[0]_i_1__1_n_0\
    );
\zero_count_reg[8]_i_1__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[0]_i_3__1_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[8]_i_1__1_n_0\,
      CO(6) => \zero_count_reg[8]_i_1__1_n_1\,
      CO(5) => \zero_count_reg[8]_i_1__1_n_2\,
      CO(4) => \zero_count_reg[8]_i_1__1_n_3\,
      CO(3) => \zero_count_reg[8]_i_1__1_n_4\,
      CO(2) => \zero_count_reg[8]_i_1__1_n_5\,
      CO(1) => \zero_count_reg[8]_i_1__1_n_6\,
      CO(0) => \zero_count_reg[8]_i_1__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[8]_i_1__1_n_8\,
      O(6) => \zero_count_reg[8]_i_1__1_n_9\,
      O(5) => \zero_count_reg[8]_i_1__1_n_10\,
      O(4) => \zero_count_reg[8]_i_1__1_n_11\,
      O(3) => \zero_count_reg[8]_i_1__1_n_12\,
      O(2) => \zero_count_reg[8]_i_1__1_n_13\,
      O(1) => \zero_count_reg[8]_i_1__1_n_14\,
      O(0) => \zero_count_reg[8]_i_1__1_n_15\,
      S(7 downto 0) => zero_count_reg(15 downto 8)
    );
\zero_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__1_n_14\,
      Q => zero_count_reg(9),
      R => \zero_count[0]_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_71 is
  port (
    tx_dl1_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hs_xfer_done_i : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ : out STD_LOGIC;
    tx_dl1_en_lp_tst : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\ : in STD_LOGIC;
    dl1_txrequesths : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC;
    \zero_count_reg[31]_0\ : in STD_LOGIC;
    \zero_count_reg[31]_1\ : in STD_LOGIC;
    dl1_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timeout_zero_out_i_0 : in STD_LOGIC;
    en_hs_datapath_r : in STD_LOGIC;
    esc_ctrl_i : in STD_LOGIC;
    hs_xfer_done_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_71 : entity is "mipi_dphy_v4_1_3_tx_hs_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_71;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_71 is
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__0_n_0\ : STD_LOGIC;
  signal \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\ : STD_LOGIC;
  signal data_hs : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of data_hs : signal is std.standard.true;
  signal dl_tx_cal_st : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dl_txrequesths_posedge_r : STD_LOGIC;
  signal \dl_txrequesths_posedge_r_i_1__0_n_0\ : STD_LOGIC;
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_hs_datapath_posedge_r : STD_LOGIC;
  signal \en_hs_datapath_posedge_r_i_1__0_n_0\ : STD_LOGIC;
  signal gen_eot_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of gen_eot_r : signal is std.standard.true;
  signal \gen_skewcal_cnt.time_out_trail_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.time_out_trail_reg_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal hs_dp_quadtrature_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of hs_dp_quadtrature_r : signal is std.standard.true;
  signal \^hs_xfer_done_i\ : STD_LOGIC;
  signal \hs_xfer_done_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_1__1_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_zero_i_3__0_n_0\ : STD_LOGIC;
  signal time_out_zero_reg_n_0 : STD_LOGIC;
  signal \trail_count__0\ : STD_LOGIC;
  signal \^tx_dl1_hs_dp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of \^tx_dl1_hs_dp\ : signal is std.standard.true;
  signal \zero_count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \zero_count__0\ : STD_LOGIC;
  signal zero_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zero_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_10\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_11\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_12\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_13\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_14\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_15\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_8\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3__0_n_9\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_10\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_11\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_12\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_13\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_14\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_15\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_8\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1__0_n_9\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_10\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_11\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_12\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_13\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_14\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_15\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_8\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1__0_n_9\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_10\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_11\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_12\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_13\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_14\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_15\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_8\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1__0_n_9\ : STD_LOGIC;
  signal \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_zero_count_reg[24]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__0\ : label is "soft_lutpair49";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0\ : label is "soft_lutpair52";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0\ : label is "soft_lutpair50";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \hs_xfer_done_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of tx_dl1_en_lp_tst_INST_0 : label is "soft_lutpair51";
begin
  \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ <= \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\;
  hs_xfer_done_i <= \^hs_xfer_done_i\;
  tx_dl1_hs_dp(7 downto 0) <= \^tx_dl1_hs_dp\(7 downto 0);
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F7F0F0F0F0"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl1_txrequesths,
      I2 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__0_n_0\,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => dl_tx_cal_st(0),
      I5 => dl_tx_cal_st(1),
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__0_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFAFC0A0CFAFC"
    )
        port map (
      I0 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I1 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__0_n_0\,
      I2 => dl_tx_cal_st(1),
      I3 => dl_tx_cal_st(0),
      I4 => dl1_txrequesths,
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__0_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__0_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80008080"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl_tx_cal_st(1),
      I2 => dl1_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => dl_tx_cal_st(0),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__0_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__0_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => time_out_zero_reg_n_0,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__0_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl_tx_cal_st(0),
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4__0_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      I2 => en_hs_datapath_posedge_r,
      I3 => time_out_zero_reg_n_0,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5__0_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__0_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1__0_n_0\,
      Q => dl_tx_cal_st(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1__0_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2__0_n_0\,
      Q => dl_tx_cal_st(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(0),
      I3 => \^tx_dl1_hs_dp\(0),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(1),
      I3 => \^tx_dl1_hs_dp\(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(2),
      I3 => \^tx_dl1_hs_dp\(2),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(3),
      I3 => \^tx_dl1_hs_dp\(3),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(4),
      I3 => \^tx_dl1_hs_dp\(4),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(5),
      I3 => \^tx_dl1_hs_dp\(5),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(6),
      I3 => \^tx_dl1_hs_dp\(6),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040444"
    )
        port map (
      I0 => gen_eot_r(7),
      I1 => dl_tx_cal_st(1),
      I2 => dl1_txrequesths,
      I3 => dl_tx_cal_st(0),
      I4 => hs_dp_sync_out,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000015"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => time_out_zero_reg_n_0,
      I3 => dl_tx_cal_st(0),
      I4 => dl_tx_cal_st(1),
      I5 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      I2 => dl1_txdatahs(7),
      I3 => \^tx_dl1_hs_dp\(7),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => time_out_zero_reg_n_0,
      I1 => en_hs_datapath_posedge_r,
      I2 => dl_tx_cal_st(0),
      I3 => dl_tx_cal_st(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => dl_tx_cal_st(1),
      I2 => dl1_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      I3 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707000FF40400000"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl1_txrequesths,
      I3 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(2),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(3),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(4),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(5),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(6),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__0_n_0\,
      Q => \^tx_dl1_hs_dp\(7),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000554000000000"
    )
        port map (
      I0 => \out\,
      I1 => en_hs_datapath_posedge_r,
      I2 => timeout_zero_out_i_0,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I5 => dl1_txrequesths,
      O => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1__0_n_0\,
      Q => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      R => '0'
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(0),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(0),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(1),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(1),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(2),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(2),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(3),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(3),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(4),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(4),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(5),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(5),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(6),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(6),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl1_txdatahs(7),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\,
      I2 => gen_eot_r(7),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5444"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_txrequesths_posedge_r,
      I2 => en_hs_datapath_posedge_r,
      I3 => time_out_zero_reg_n_0,
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740000007400FFFF"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => hs_dp_sync_out,
      I2 => dl_tx_cal_st(0),
      I3 => dl1_txrequesths,
      I4 => dl_tx_cal_st(1),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3__0_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4__0_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1__0_n_0\,
      Q => gen_eot_r(0),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1__0_n_0\,
      Q => gen_eot_r(1),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1__0_n_0\,
      Q => gen_eot_r(2),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1__0_n_0\,
      Q => gen_eot_r(3),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1__0_n_0\,
      Q => gen_eot_r(4),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1__0_n_0\,
      Q => gen_eot_r(5),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1__0_n_0\,
      Q => gen_eot_r(6),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1__0_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2__0_n_0\,
      Q => gen_eot_r(7),
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\dl_txrequesths_posedge_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => dl_txrequesths_r,
      I2 => dl1_txrequesths,
      I3 => dl_txrequesths_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \dl_txrequesths_posedge_r_i_1__0_n_0\
    );
dl_txrequesths_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \dl_txrequesths_posedge_r_i_1__0_n_0\,
      Q => dl_txrequesths_posedge_r,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl1_txrequesths,
      Q => dl_txrequesths_r,
      R => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\
    );
\en_hs_datapath_posedge_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => en_hs_datapath_r,
      I2 => hs_dp_sync_out,
      I3 => en_hs_datapath_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \en_hs_datapath_posedge_r_i_1__0_n_0\
    );
en_hs_datapath_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \en_hs_datapath_posedge_r_i_1__0_n_0\,
      Q => en_hs_datapath_posedge_r,
      R => '0'
    );
\gen_skewcal_cnt.time_out_trail_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50515000"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_4__0_n_0\,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => dl_tx_cal_st(1),
      I4 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.time_out_trail_i_1__0_n_0\
    );
\gen_skewcal_cnt.time_out_trail_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \gen_skewcal_cnt.time_out_trail_i_1__0_n_0\,
      Q => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      R => '0'
    );
\gen_skewcal_cnt.trail_count[0]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(13),
      I1 => \gen_skewcal_cnt.trail_count_reg\(12),
      I2 => \gen_skewcal_cnt.trail_count_reg\(15),
      I3 => \gen_skewcal_cnt.trail_count_reg\(14),
      O => \gen_skewcal_cnt.trail_count[0]_i_10__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(5),
      I1 => \gen_skewcal_cnt.trail_count_reg\(4),
      I2 => \gen_skewcal_cnt.trail_count_reg\(7),
      I3 => \gen_skewcal_cnt.trail_count_reg\(6),
      O => \gen_skewcal_cnt.trail_count[0]_i_11__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(29),
      I1 => \gen_skewcal_cnt.trail_count_reg\(28),
      I2 => \gen_skewcal_cnt.trail_count_reg\(31),
      I3 => \gen_skewcal_cnt.trail_count_reg\(30),
      O => \gen_skewcal_cnt.trail_count[0]_i_12__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(21),
      I1 => \gen_skewcal_cnt.trail_count_reg\(20),
      I2 => \gen_skewcal_cnt.trail_count_reg\(23),
      I3 => \gen_skewcal_cnt.trail_count_reg\(22),
      O => \gen_skewcal_cnt.trail_count[0]_i_13__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_4__0_n_0\,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      O => \trail_count__0\
    );
\gen_skewcal_cnt.trail_count[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_6__0_n_0\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_7__0_n_0\,
      I2 => \gen_skewcal_cnt.trail_count[0]_i_8__0_n_0\,
      I3 => \gen_skewcal_cnt.trail_count[0]_i_9__0_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_4__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_5__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(10),
      I1 => \gen_skewcal_cnt.trail_count_reg\(11),
      I2 => \gen_skewcal_cnt.trail_count_reg\(8),
      I3 => \gen_skewcal_cnt.trail_count_reg\(9),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_10__0_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_6__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(2),
      I1 => \gen_skewcal_cnt.trail_count_reg\(3),
      I2 => \gen_skewcal_cnt.trail_count_reg\(0),
      I3 => \gen_skewcal_cnt.trail_count_reg\(1),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_11__0_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_7__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(26),
      I1 => \gen_skewcal_cnt.trail_count_reg\(27),
      I2 => \gen_skewcal_cnt.trail_count_reg\(24),
      I3 => \gen_skewcal_cnt.trail_count_reg\(25),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_12__0_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_8__0_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(18),
      I1 => \gen_skewcal_cnt.trail_count_reg\(19),
      I2 => \gen_skewcal_cnt.trail_count_reg\(16),
      I3 => \gen_skewcal_cnt.trail_count_reg\(17),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_13__0_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_9__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(0),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_15\,
      S(7 downto 1) => \gen_skewcal_cnt.trail_count_reg\(7 downto 1),
      S(0) => \gen_skewcal_cnt.trail_count[0]_i_5__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(10),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(11),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(12),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(13),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(14),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(15),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(16),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(23 downto 16)
    );
\gen_skewcal_cnt.trail_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(17),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(18),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(19),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(1),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(20),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(21),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(22),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(23),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(24),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[16]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(31 downto 24)
    );
\gen_skewcal_cnt.trail_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(25),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(26),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(27),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(28),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(29),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(2),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(30),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1__0_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(31),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(3),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(4),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(5),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(6),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(7),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(8),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[0]_i_3__0_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(15 downto 8)
    );
\gen_skewcal_cnt.trail_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1__0_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(9),
      R => \gen_skewcal_cnt.trail_count[0]_i_1__0_n_0\
    );
\hs_xfer_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8FF"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => hs_dp_sync_out,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => hs_xfer_done_reg_0,
      O => \hs_xfer_done_i_1__0_n_0\
    );
hs_xfer_done_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \hs_xfer_done_i_1__0_n_0\,
      Q => \^hs_xfer_done_i\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(6)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(13)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(12)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(11)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(10)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(9)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(7)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(6)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(5)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(15)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(14)
    );
\time_out_zero_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555504000000000"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      I1 => \zero_count[0]_i_7__0_n_0\,
      I2 => \zero_count[0]_i_6__0_n_0\,
      I3 => \time_out_zero_i_2__0_n_0\,
      I4 => time_out_zero_reg_n_0,
      I5 => \time_out_zero_i_3__0_n_0\,
      O => \time_out_zero_i_1__1_n_0\
    );
\time_out_zero_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => zero_count_reg(0),
      I1 => zero_count_reg(1),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(3),
      O => \time_out_zero_i_2__0_n_0\
    );
\time_out_zero_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE0E0E0E0EAE0E0E"
    )
        port map (
      I0 => hs_dp_sync_out,
      I1 => \out\,
      I2 => time_out_zero_reg_n_0,
      I3 => dl_tx_cal_st(1),
      I4 => dl1_txrequesths,
      I5 => dl_tx_cal_st(0),
      O => \time_out_zero_i_3__0_n_0\
    );
time_out_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \time_out_zero_i_1__1_n_0\,
      Q => time_out_zero_reg_n_0,
      R => '0'
    );
tx_dl1_en_lp_tst_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => hs_dp_sync_out,
      I2 => esc_ctrl_i,
      O => tx_dl1_en_lp_tst
    );
\zero_count[0]_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(10),
      I1 => zero_count_reg(11),
      I2 => zero_count_reg(8),
      I3 => zero_count_reg(9),
      I4 => \zero_count[0]_i_13__0_n_0\,
      O => \zero_count[0]_i_10__0_n_0\
    );
\zero_count[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \zero_count[0]_i_14__0_n_0\,
      I1 => zero_count_reg(25),
      I2 => zero_count_reg(24),
      I3 => zero_count_reg(27),
      I4 => zero_count_reg(26),
      I5 => \zero_count[0]_i_15__0_n_0\,
      O => \zero_count[0]_i_11__0_n_0\
    );
\zero_count[0]_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(21),
      I1 => zero_count_reg(20),
      I2 => zero_count_reg(23),
      I3 => zero_count_reg(22),
      O => \zero_count[0]_i_12__0_n_0\
    );
\zero_count[0]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(13),
      I1 => zero_count_reg(12),
      I2 => zero_count_reg(15),
      I3 => zero_count_reg(14),
      O => \zero_count[0]_i_13__0_n_0\
    );
\zero_count[0]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(29),
      I1 => zero_count_reg(28),
      I2 => zero_count_reg(31),
      I3 => zero_count_reg(30),
      O => \zero_count[0]_i_14__0_n_0\
    );
\zero_count[0]_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(5),
      I1 => zero_count_reg(4),
      I2 => zero_count_reg(7),
      I3 => zero_count_reg(6),
      O => \zero_count[0]_i_15__0_n_0\
    );
\zero_count[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFF28FF"
    )
        port map (
      I0 => time_out_zero_reg_n_0,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      I3 => \zero_count_reg[31]_0\,
      I4 => \zero_count_reg[31]_1\,
      I5 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\,
      O => \zero_count[0]_i_1__0_n_0\
    );
\zero_count[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A2A2A"
    )
        port map (
      I0 => \zero_count[0]_i_6__0_n_0\,
      I1 => zero_count_reg(3),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(1),
      I4 => zero_count_reg(0),
      I5 => \zero_count[0]_i_7__0_n_0\,
      O => \zero_count__0\
    );
\zero_count[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => en_hs_datapath_posedge_r,
      I1 => dl_txrequesths_posedge_r,
      I2 => \out\,
      O => \zero_count[0]_i_6__0_n_0\
    );
\zero_count[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \zero_count[0]_i_9__0_n_0\,
      I1 => \zero_count[0]_i_10__0_n_0\,
      I2 => \zero_count[0]_i_11__0_n_0\,
      O => \zero_count[0]_i_7__0_n_0\
    );
\zero_count[0]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zero_count_reg(0),
      O => \zero_count[0]_i_8__0_n_0\
    );
\zero_count[0]_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(18),
      I1 => zero_count_reg(19),
      I2 => zero_count_reg(16),
      I3 => zero_count_reg(17),
      I4 => \zero_count[0]_i_12__0_n_0\,
      O => \zero_count[0]_i_9__0_n_0\
    );
\zero_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_15\,
      Q => zero_count_reg(0),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zero_count_reg[0]_i_3__0_n_0\,
      CO(6) => \zero_count_reg[0]_i_3__0_n_1\,
      CO(5) => \zero_count_reg[0]_i_3__0_n_2\,
      CO(4) => \zero_count_reg[0]_i_3__0_n_3\,
      CO(3) => \zero_count_reg[0]_i_3__0_n_4\,
      CO(2) => \zero_count_reg[0]_i_3__0_n_5\,
      CO(1) => \zero_count_reg[0]_i_3__0_n_6\,
      CO(0) => \zero_count_reg[0]_i_3__0_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \zero_count_reg[0]_i_3__0_n_8\,
      O(6) => \zero_count_reg[0]_i_3__0_n_9\,
      O(5) => \zero_count_reg[0]_i_3__0_n_10\,
      O(4) => \zero_count_reg[0]_i_3__0_n_11\,
      O(3) => \zero_count_reg[0]_i_3__0_n_12\,
      O(2) => \zero_count_reg[0]_i_3__0_n_13\,
      O(1) => \zero_count_reg[0]_i_3__0_n_14\,
      O(0) => \zero_count_reg[0]_i_3__0_n_15\,
      S(7 downto 1) => zero_count_reg(7 downto 1),
      S(0) => \zero_count[0]_i_8__0_n_0\
    );
\zero_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_13\,
      Q => zero_count_reg(10),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_12\,
      Q => zero_count_reg(11),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_11\,
      Q => zero_count_reg(12),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_10\,
      Q => zero_count_reg(13),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_9\,
      Q => zero_count_reg(14),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_8\,
      Q => zero_count_reg(15),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_15\,
      Q => zero_count_reg(16),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[8]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[16]_i_1__0_n_0\,
      CO(6) => \zero_count_reg[16]_i_1__0_n_1\,
      CO(5) => \zero_count_reg[16]_i_1__0_n_2\,
      CO(4) => \zero_count_reg[16]_i_1__0_n_3\,
      CO(3) => \zero_count_reg[16]_i_1__0_n_4\,
      CO(2) => \zero_count_reg[16]_i_1__0_n_5\,
      CO(1) => \zero_count_reg[16]_i_1__0_n_6\,
      CO(0) => \zero_count_reg[16]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[16]_i_1__0_n_8\,
      O(6) => \zero_count_reg[16]_i_1__0_n_9\,
      O(5) => \zero_count_reg[16]_i_1__0_n_10\,
      O(4) => \zero_count_reg[16]_i_1__0_n_11\,
      O(3) => \zero_count_reg[16]_i_1__0_n_12\,
      O(2) => \zero_count_reg[16]_i_1__0_n_13\,
      O(1) => \zero_count_reg[16]_i_1__0_n_14\,
      O(0) => \zero_count_reg[16]_i_1__0_n_15\,
      S(7 downto 0) => zero_count_reg(23 downto 16)
    );
\zero_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_14\,
      Q => zero_count_reg(17),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_13\,
      Q => zero_count_reg(18),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_12\,
      Q => zero_count_reg(19),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_14\,
      Q => zero_count_reg(1),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_11\,
      Q => zero_count_reg(20),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_10\,
      Q => zero_count_reg(21),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_9\,
      Q => zero_count_reg(22),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1__0_n_8\,
      Q => zero_count_reg(23),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_15\,
      Q => zero_count_reg(24),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[24]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[16]_i_1__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_zero_count_reg[24]_i_1__0_CO_UNCONNECTED\(7),
      CO(6) => \zero_count_reg[24]_i_1__0_n_1\,
      CO(5) => \zero_count_reg[24]_i_1__0_n_2\,
      CO(4) => \zero_count_reg[24]_i_1__0_n_3\,
      CO(3) => \zero_count_reg[24]_i_1__0_n_4\,
      CO(2) => \zero_count_reg[24]_i_1__0_n_5\,
      CO(1) => \zero_count_reg[24]_i_1__0_n_6\,
      CO(0) => \zero_count_reg[24]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[24]_i_1__0_n_8\,
      O(6) => \zero_count_reg[24]_i_1__0_n_9\,
      O(5) => \zero_count_reg[24]_i_1__0_n_10\,
      O(4) => \zero_count_reg[24]_i_1__0_n_11\,
      O(3) => \zero_count_reg[24]_i_1__0_n_12\,
      O(2) => \zero_count_reg[24]_i_1__0_n_13\,
      O(1) => \zero_count_reg[24]_i_1__0_n_14\,
      O(0) => \zero_count_reg[24]_i_1__0_n_15\,
      S(7 downto 0) => zero_count_reg(31 downto 24)
    );
\zero_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_14\,
      Q => zero_count_reg(25),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_13\,
      Q => zero_count_reg(26),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_12\,
      Q => zero_count_reg(27),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_11\,
      Q => zero_count_reg(28),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_10\,
      Q => zero_count_reg(29),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_13\,
      Q => zero_count_reg(2),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_9\,
      Q => zero_count_reg(30),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1__0_n_8\,
      Q => zero_count_reg(31),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_12\,
      Q => zero_count_reg(3),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_11\,
      Q => zero_count_reg(4),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_10\,
      Q => zero_count_reg(5),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_9\,
      Q => zero_count_reg(6),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3__0_n_8\,
      Q => zero_count_reg(7),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_15\,
      Q => zero_count_reg(8),
      R => \zero_count[0]_i_1__0_n_0\
    );
\zero_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[0]_i_3__0_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[8]_i_1__0_n_0\,
      CO(6) => \zero_count_reg[8]_i_1__0_n_1\,
      CO(5) => \zero_count_reg[8]_i_1__0_n_2\,
      CO(4) => \zero_count_reg[8]_i_1__0_n_3\,
      CO(3) => \zero_count_reg[8]_i_1__0_n_4\,
      CO(2) => \zero_count_reg[8]_i_1__0_n_5\,
      CO(1) => \zero_count_reg[8]_i_1__0_n_6\,
      CO(0) => \zero_count_reg[8]_i_1__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[8]_i_1__0_n_8\,
      O(6) => \zero_count_reg[8]_i_1__0_n_9\,
      O(5) => \zero_count_reg[8]_i_1__0_n_10\,
      O(4) => \zero_count_reg[8]_i_1__0_n_11\,
      O(3) => \zero_count_reg[8]_i_1__0_n_12\,
      O(2) => \zero_count_reg[8]_i_1__0_n_13\,
      O(1) => \zero_count_reg[8]_i_1__0_n_14\,
      O(0) => \zero_count_reg[8]_i_1__0_n_15\,
      S(7 downto 0) => zero_count_reg(15 downto 8)
    );
\zero_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1__0_n_14\,
      Q => zero_count_reg(9),
      R => \zero_count[0]_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_90 is
  port (
    en_hs_datapath_r : out STD_LOGIC;
    tx_dl0_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    hs_xfer_done_i : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ : out STD_LOGIC;
    time_out_zero_reg_0 : out STD_LOGIC;
    tx_dl0_en_lp_tst : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    en_hs_datapath_r_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    dl0_txrequesths : in STD_LOGIC;
    hs_xfer_done_reg_0 : in STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_1\ : in STD_LOGIC;
    \zero_count_reg[31]_0\ : in STD_LOGIC;
    \zero_count_reg[31]_1\ : in STD_LOGIC;
    dl0_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    esc_ctrl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_90 : entity is "mipi_dphy_v4_1_3_tx_hs_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_90;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_90 is
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1_n_0\ : STD_LOGIC;
  signal \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\ : STD_LOGIC;
  signal data_hs : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of data_hs : signal is std.standard.true;
  signal dl_tx_cal_st : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dl_txrequesths_posedge_r : STD_LOGIC;
  signal dl_txrequesths_posedge_r_i_1_n_0 : STD_LOGIC;
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_hs_datapath_posedge_r : STD_LOGIC;
  signal en_hs_datapath_posedge_r_i_1_n_0 : STD_LOGIC;
  signal \^en_hs_datapath_r\ : STD_LOGIC;
  signal gen_eot_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of gen_eot_r : signal is std.standard.true;
  signal \gen_skewcal_cnt.time_out_trail_i_1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.time_out_trail_reg_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal hs_dp_quadtrature_r : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of hs_dp_quadtrature_r : signal is std.standard.true;
  signal \^hs_xfer_done_i\ : STD_LOGIC;
  signal hs_xfer_done_i_1_n_0 : STD_LOGIC;
  signal \time_out_zero_i_1__0_n_0\ : STD_LOGIC;
  signal time_out_zero_i_2_n_0 : STD_LOGIC;
  signal time_out_zero_i_3_n_0 : STD_LOGIC;
  signal \^time_out_zero_reg_0\ : STD_LOGIC;
  signal \trail_count__0\ : STD_LOGIC;
  signal \^tx_dl0_hs_dp\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of \^tx_dl0_hs_dp\ : signal is std.standard.true;
  signal \zero_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_14_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_15_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \zero_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \zero_count__0\ : STD_LOGIC;
  signal zero_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \zero_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \zero_count_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_zero_count_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\ : label is "DL_TX_CAL_SOT2:101,DL_TX_CAL_SOT1:110,DL_TX_CAL_ZERO:000,DL_TX_HS_ST_SOT:011,DL_TX_CAL_DATA:100,DL_TX_HS_ST_DATA:010,DL_TX_CAL_EOT:001";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3\ : label is "soft_lutpair26";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3\ : label is "soft_lutpair24";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\ : label is "yes";
  attribute DONT_TOUCH of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is std.standard.true;
  attribute KEEP of \HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM of hs_xfer_done_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of tx_dl0_en_lp_tst_INST_0 : label is "soft_lutpair25";
begin
  \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ <= \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\;
  en_hs_datapath_r <= \^en_hs_datapath_r\;
  hs_xfer_done_i <= \^hs_xfer_done_i\;
  time_out_zero_reg_0 <= \^time_out_zero_reg_0\;
  tx_dl0_hs_dp(7 downto 0) <= \^tx_dl0_hs_dp\(7 downto 0);
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070F070"
    )
        port map (
      I0 => en_hs_datapath_r_reg_0,
      I1 => dl0_txrequesths,
      I2 => dl_tx_cal_st(1),
      I3 => dl_tx_cal_st(0),
      I4 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCFAFC0A0CFAFC"
    )
        port map (
      I0 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I1 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3_n_0\,
      I2 => dl_tx_cal_st(1),
      I3 => dl_tx_cal_st(0),
      I4 => dl0_txrequesths,
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80008080"
    )
        port map (
      I0 => en_hs_datapath_r_reg_0,
      I1 => dl_tx_cal_st(1),
      I2 => dl0_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I4 => dl_tx_cal_st(0),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5_n_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => \^time_out_zero_reg_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => en_hs_datapath_r_reg_0,
      I2 => dl_tx_cal_st(0),
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_4_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      I2 => en_hs_datapath_posedge_r,
      I3 => \^time_out_zero_reg_0\,
      O => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_5_n_0\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[0]_i_1_n_0\,
      Q => dl_tx_cal_st(0),
      R => \out\
    );
\FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_1_n_0\,
      D => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_2_n_0\,
      Q => dl_tx_cal_st(1),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(0),
      I3 => \^tx_dl0_hs_dp\(0),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(1),
      I3 => \^tx_dl0_hs_dp\(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(2),
      I3 => \^tx_dl0_hs_dp\(2),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(3),
      I3 => \^tx_dl0_hs_dp\(3),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(4),
      I3 => \^tx_dl0_hs_dp\(4),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(5),
      I3 => \^tx_dl0_hs_dp\(5),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(6),
      I3 => \^tx_dl0_hs_dp\(6),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040444"
    )
        port map (
      I0 => gen_eot_r(7),
      I1 => dl_tx_cal_st(1),
      I2 => dl0_txrequesths,
      I3 => dl_tx_cal_st(0),
      I4 => en_hs_datapath_r_reg_0,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000015"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => \^time_out_zero_reg_0\,
      I3 => dl_tx_cal_st(0),
      I4 => dl_tx_cal_st(1),
      I5 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_3_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2_n_0\,
      I1 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      I2 => dl0_txdatahs(7),
      I3 => \^tx_dl0_hs_dp\(7),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0008"
    )
        port map (
      I0 => \^time_out_zero_reg_0\,
      I1 => en_hs_datapath_posedge_r,
      I2 => dl_tx_cal_st(0),
      I3 => dl_tx_cal_st(1),
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_2_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_2_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => en_hs_datapath_r_reg_0,
      I1 => dl_tx_cal_st(1),
      I2 => dl0_txrequesths,
      I3 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      I3 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5_n_0\,
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_4_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707000FF40400000"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => en_hs_datapath_r_reg_0,
      I2 => dl0_txrequesths,
      I3 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_5_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[0]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(0),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[1]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(1),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[2]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(2),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[3]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(3),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[4]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(4),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[5]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(5),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[6]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(6),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1_n_0\,
      Q => \^tx_dl0_hs_dp\(7),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000544400000000"
    )
        port map (
      I0 => \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_1\,
      I1 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I2 => en_hs_datapath_posedge_r,
      I3 => \^time_out_zero_reg_0\,
      I4 => \out\,
      I5 => dl0_txrequesths,
      O => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \HS_BYTE_XFER_BLK2.dl_txreadyhs_i_1_n_0\,
      Q => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      R => '0'
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(0),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(0),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(1),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(1),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(2),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(2),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(3),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(3),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(4),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(4),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(5),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(5),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(6),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(6),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_tx_cal_st(0),
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => dl0_txdatahs(7),
      I1 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\,
      I2 => gen_eot_r(7),
      I3 => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5444"
    )
        port map (
      I0 => dl_tx_cal_st(1),
      I1 => dl_txrequesths_posedge_r,
      I2 => en_hs_datapath_posedge_r,
      I3 => \^time_out_zero_reg_0\,
      I4 => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_3_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_3_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"740000007400FFFF"
    )
        port map (
      I0 => \^hs_byte_xfer_blk2.dl_txreadyhs_reg_0\,
      I1 => en_hs_datapath_r_reg_0,
      I2 => dl_tx_cal_st(0),
      I3 => dl0_txrequesths,
      I4 => dl_tx_cal_st(1),
      I5 => \FSM_sequential_HS_BYTE_XFER_BLK2.dl_tx_cal_st[1]_i_3_n_0\,
      O => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_4_n_0\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[0]_i_1_n_0\,
      Q => gen_eot_r(0),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[1]_i_1_n_0\,
      Q => gen_eot_r(1),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[2]_i_1_n_0\,
      Q => gen_eot_r(2),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[3]_i_1_n_0\,
      Q => gen_eot_r(3),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[4]_i_1_n_0\,
      Q => gen_eot_r(4),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[5]_i_1_n_0\,
      Q => gen_eot_r(5),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[6]_i_1_n_0\,
      Q => gen_eot_r(6),
      R => \out\
    );
\HS_BYTE_XFER_BLK2.gen_eot_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_1_n_0\,
      D => \HS_BYTE_XFER_BLK2.gen_eot_r[7]_i_2_n_0\,
      Q => gen_eot_r(7),
      R => \out\
    );
dl_txrequesths_posedge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \out\,
      I1 => dl_txrequesths_r,
      I2 => dl0_txrequesths,
      I3 => dl_txrequesths_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => dl_txrequesths_posedge_r_i_1_n_0
    );
dl_txrequesths_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl_txrequesths_posedge_r_i_1_n_0,
      Q => dl_txrequesths_posedge_r,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl0_txrequesths,
      Q => dl_txrequesths_r,
      R => \out\
    );
en_hs_datapath_posedge_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000551055105510"
    )
        port map (
      I0 => \out\,
      I1 => \^en_hs_datapath_r\,
      I2 => en_hs_datapath_r_reg_0,
      I3 => en_hs_datapath_posedge_r,
      I4 => dl_tx_cal_st(1),
      I5 => dl_tx_cal_st(0),
      O => en_hs_datapath_posedge_r_i_1_n_0
    );
en_hs_datapath_posedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => en_hs_datapath_posedge_r_i_1_n_0,
      Q => en_hs_datapath_posedge_r,
      R => '0'
    );
en_hs_datapath_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => en_hs_datapath_r_reg_0,
      Q => \^en_hs_datapath_r\,
      R => \out\
    );
\gen_skewcal_cnt.time_out_trail_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50515000"
    )
        port map (
      I0 => \out\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_4_n_0\,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => dl_tx_cal_st(1),
      I4 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.time_out_trail_i_1_n_0\
    );
\gen_skewcal_cnt.time_out_trail_reg\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \gen_skewcal_cnt.time_out_trail_i_1_n_0\,
      Q => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      R => '0'
    );
\gen_skewcal_cnt.trail_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \out\,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(13),
      I1 => \gen_skewcal_cnt.trail_count_reg\(12),
      I2 => \gen_skewcal_cnt.trail_count_reg\(15),
      I3 => \gen_skewcal_cnt.trail_count_reg\(14),
      O => \gen_skewcal_cnt.trail_count[0]_i_10_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(5),
      I1 => \gen_skewcal_cnt.trail_count_reg\(4),
      I2 => \gen_skewcal_cnt.trail_count_reg\(7),
      I3 => \gen_skewcal_cnt.trail_count_reg\(6),
      O => \gen_skewcal_cnt.trail_count[0]_i_11_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(29),
      I1 => \gen_skewcal_cnt.trail_count_reg\(28),
      I2 => \gen_skewcal_cnt.trail_count_reg\(31),
      I3 => \gen_skewcal_cnt.trail_count_reg\(30),
      O => \gen_skewcal_cnt.trail_count[0]_i_12_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(21),
      I1 => \gen_skewcal_cnt.trail_count_reg\(20),
      I2 => \gen_skewcal_cnt.trail_count_reg\(23),
      I3 => \gen_skewcal_cnt.trail_count_reg\(22),
      O => \gen_skewcal_cnt.trail_count[0]_i_13_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_4_n_0\,
      I1 => dl_tx_cal_st(0),
      I2 => dl_tx_cal_st(1),
      O => \trail_count__0\
    );
\gen_skewcal_cnt.trail_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count[0]_i_6_n_0\,
      I1 => \gen_skewcal_cnt.trail_count[0]_i_7_n_0\,
      I2 => \gen_skewcal_cnt.trail_count[0]_i_8_n_0\,
      I3 => \gen_skewcal_cnt.trail_count[0]_i_9_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_4_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(0),
      O => \gen_skewcal_cnt.trail_count[0]_i_5_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(10),
      I1 => \gen_skewcal_cnt.trail_count_reg\(11),
      I2 => \gen_skewcal_cnt.trail_count_reg\(8),
      I3 => \gen_skewcal_cnt.trail_count_reg\(9),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_10_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_6_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(2),
      I1 => \gen_skewcal_cnt.trail_count_reg\(3),
      I2 => \gen_skewcal_cnt.trail_count_reg\(0),
      I3 => \gen_skewcal_cnt.trail_count_reg\(1),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_11_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_7_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(26),
      I1 => \gen_skewcal_cnt.trail_count_reg\(27),
      I2 => \gen_skewcal_cnt.trail_count_reg\(24),
      I3 => \gen_skewcal_cnt.trail_count_reg\(25),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_12_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_8_n_0\
    );
\gen_skewcal_cnt.trail_count[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \gen_skewcal_cnt.trail_count_reg\(18),
      I1 => \gen_skewcal_cnt.trail_count_reg\(19),
      I2 => \gen_skewcal_cnt.trail_count_reg\(16),
      I3 => \gen_skewcal_cnt.trail_count_reg\(17),
      I4 => \gen_skewcal_cnt.trail_count[0]_i_13_n_0\,
      O => \gen_skewcal_cnt.trail_count[0]_i_9_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(0),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_15\,
      S(7 downto 1) => \gen_skewcal_cnt.trail_count_reg\(7 downto 1),
      S(0) => \gen_skewcal_cnt.trail_count[0]_i_5_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(10),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(11),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(12),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(13),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(14),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(15),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(16),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(23 downto 16)
    );
\gen_skewcal_cnt.trail_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(17),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(18),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(19),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(1),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(20),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(21),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(22),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(23),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(24),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_gen_skewcal_cnt.trail_count_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(31 downto 24)
    );
\gen_skewcal_cnt.trail_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(25),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(26),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(27),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(28),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(29),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_13\,
      Q => \gen_skewcal_cnt.trail_count_reg\(2),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(30),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[24]_i_1_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(31),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_12\,
      Q => \gen_skewcal_cnt.trail_count_reg\(3),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_11\,
      Q => \gen_skewcal_cnt.trail_count_reg\(4),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_10\,
      Q => \gen_skewcal_cnt.trail_count_reg\(5),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_9\,
      Q => \gen_skewcal_cnt.trail_count_reg\(6),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_8\,
      Q => \gen_skewcal_cnt.trail_count_reg\(7),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_15\,
      Q => \gen_skewcal_cnt.trail_count_reg\(8),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
\gen_skewcal_cnt.trail_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \gen_skewcal_cnt.trail_count_reg[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_0\,
      CO(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_1\,
      CO(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_2\,
      CO(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_3\,
      CO(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_4\,
      CO(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_5\,
      CO(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_6\,
      CO(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_8\,
      O(6) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_9\,
      O(5) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_10\,
      O(4) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_11\,
      O(3) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_12\,
      O(2) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_13\,
      O(1) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_14\,
      O(0) => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_15\,
      S(7 downto 0) => \gen_skewcal_cnt.trail_count_reg\(15 downto 8)
    );
\gen_skewcal_cnt.trail_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \trail_count__0\,
      D => \gen_skewcal_cnt.trail_count_reg[8]_i_1_n_14\,
      Q => \gen_skewcal_cnt.trail_count_reg\(9),
      R => \gen_skewcal_cnt.trail_count[0]_i_1_n_0\
    );
hs_xfer_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C8FF"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => en_hs_datapath_r_reg_0,
      I2 => \gen_skewcal_cnt.time_out_trail_reg_n_0\,
      I3 => hs_xfer_done_reg_0,
      O => hs_xfer_done_i_1_n_0
    );
hs_xfer_done_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => hs_xfer_done_i_1_n_0,
      Q => \^hs_xfer_done_i\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(7)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(6)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(13)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(12)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(11)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(10)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(9)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(7)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(6)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(5)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(4)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(5)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(3)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(2)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(1)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(4)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(3)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(2)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_hs(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(15)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => hs_dp_quadtrature_r(14)
    );
\time_out_zero_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555504000000000"
    )
        port map (
      I0 => \out\,
      I1 => \zero_count[0]_i_7_n_0\,
      I2 => \zero_count[0]_i_6_n_0\,
      I3 => time_out_zero_i_2_n_0,
      I4 => \^time_out_zero_reg_0\,
      I5 => time_out_zero_i_3_n_0,
      O => \time_out_zero_i_1__0_n_0\
    );
time_out_zero_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => zero_count_reg(0),
      I1 => zero_count_reg(1),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(3),
      O => time_out_zero_i_2_n_0
    );
time_out_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80208020FFFFAAAA"
    )
        port map (
      I0 => en_hs_datapath_r_reg_0,
      I1 => dl_tx_cal_st(1),
      I2 => dl0_txrequesths,
      I3 => dl_tx_cal_st(0),
      I4 => \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_1\,
      I5 => \^time_out_zero_reg_0\,
      O => time_out_zero_i_3_n_0
    );
time_out_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \time_out_zero_i_1__0_n_0\,
      Q => \^time_out_zero_reg_0\,
      R => '0'
    );
tx_dl0_en_lp_tst_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^hs_xfer_done_i\,
      I1 => en_hs_datapath_r_reg_0,
      I2 => esc_ctrl_i,
      O => tx_dl0_en_lp_tst
    );
\zero_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFF28FF"
    )
        port map (
      I0 => \^time_out_zero_reg_0\,
      I1 => dl_tx_cal_st(1),
      I2 => dl_tx_cal_st(0),
      I3 => \zero_count_reg[31]_0\,
      I4 => \zero_count_reg[31]_1\,
      I5 => \out\,
      O => \zero_count[0]_i_1_n_0\
    );
\zero_count[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(10),
      I1 => zero_count_reg(11),
      I2 => zero_count_reg(8),
      I3 => zero_count_reg(9),
      I4 => \zero_count[0]_i_13_n_0\,
      O => \zero_count[0]_i_10_n_0\
    );
\zero_count[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \zero_count[0]_i_14_n_0\,
      I1 => zero_count_reg(25),
      I2 => zero_count_reg(24),
      I3 => zero_count_reg(27),
      I4 => zero_count_reg(26),
      I5 => \zero_count[0]_i_15_n_0\,
      O => \zero_count[0]_i_11_n_0\
    );
\zero_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(21),
      I1 => zero_count_reg(20),
      I2 => zero_count_reg(23),
      I3 => zero_count_reg(22),
      O => \zero_count[0]_i_12_n_0\
    );
\zero_count[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(13),
      I1 => zero_count_reg(12),
      I2 => zero_count_reg(15),
      I3 => zero_count_reg(14),
      O => \zero_count[0]_i_13_n_0\
    );
\zero_count[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(29),
      I1 => zero_count_reg(28),
      I2 => zero_count_reg(31),
      I3 => zero_count_reg(30),
      O => \zero_count[0]_i_14_n_0\
    );
\zero_count[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => zero_count_reg(5),
      I1 => zero_count_reg(4),
      I2 => zero_count_reg(7),
      I3 => zero_count_reg(6),
      O => \zero_count[0]_i_15_n_0\
    );
\zero_count[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222A2A2A"
    )
        port map (
      I0 => \zero_count[0]_i_6_n_0\,
      I1 => zero_count_reg(3),
      I2 => zero_count_reg(2),
      I3 => zero_count_reg(1),
      I4 => zero_count_reg(0),
      I5 => \zero_count[0]_i_7_n_0\,
      O => \zero_count__0\
    );
\zero_count[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => dl_txrequesths_posedge_r,
      I1 => en_hs_datapath_posedge_r,
      I2 => \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_1\,
      O => \zero_count[0]_i_6_n_0\
    );
\zero_count[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \zero_count[0]_i_9_n_0\,
      I1 => \zero_count[0]_i_10_n_0\,
      I2 => \zero_count[0]_i_11_n_0\,
      O => \zero_count[0]_i_7_n_0\
    );
\zero_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zero_count_reg(0),
      O => \zero_count[0]_i_8_n_0\
    );
\zero_count[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => zero_count_reg(18),
      I1 => zero_count_reg(19),
      I2 => zero_count_reg(16),
      I3 => zero_count_reg(17),
      I4 => \zero_count[0]_i_12_n_0\,
      O => \zero_count[0]_i_9_n_0\
    );
\zero_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_15\,
      Q => zero_count_reg(0),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zero_count_reg[0]_i_3_n_0\,
      CO(6) => \zero_count_reg[0]_i_3_n_1\,
      CO(5) => \zero_count_reg[0]_i_3_n_2\,
      CO(4) => \zero_count_reg[0]_i_3_n_3\,
      CO(3) => \zero_count_reg[0]_i_3_n_4\,
      CO(2) => \zero_count_reg[0]_i_3_n_5\,
      CO(1) => \zero_count_reg[0]_i_3_n_6\,
      CO(0) => \zero_count_reg[0]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \zero_count_reg[0]_i_3_n_8\,
      O(6) => \zero_count_reg[0]_i_3_n_9\,
      O(5) => \zero_count_reg[0]_i_3_n_10\,
      O(4) => \zero_count_reg[0]_i_3_n_11\,
      O(3) => \zero_count_reg[0]_i_3_n_12\,
      O(2) => \zero_count_reg[0]_i_3_n_13\,
      O(1) => \zero_count_reg[0]_i_3_n_14\,
      O(0) => \zero_count_reg[0]_i_3_n_15\,
      S(7 downto 1) => zero_count_reg(7 downto 1),
      S(0) => \zero_count[0]_i_8_n_0\
    );
\zero_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_13\,
      Q => zero_count_reg(10),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_12\,
      Q => zero_count_reg(11),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_11\,
      Q => zero_count_reg(12),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_10\,
      Q => zero_count_reg(13),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_9\,
      Q => zero_count_reg(14),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_8\,
      Q => zero_count_reg(15),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_15\,
      Q => zero_count_reg(16),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[16]_i_1_n_0\,
      CO(6) => \zero_count_reg[16]_i_1_n_1\,
      CO(5) => \zero_count_reg[16]_i_1_n_2\,
      CO(4) => \zero_count_reg[16]_i_1_n_3\,
      CO(3) => \zero_count_reg[16]_i_1_n_4\,
      CO(2) => \zero_count_reg[16]_i_1_n_5\,
      CO(1) => \zero_count_reg[16]_i_1_n_6\,
      CO(0) => \zero_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[16]_i_1_n_8\,
      O(6) => \zero_count_reg[16]_i_1_n_9\,
      O(5) => \zero_count_reg[16]_i_1_n_10\,
      O(4) => \zero_count_reg[16]_i_1_n_11\,
      O(3) => \zero_count_reg[16]_i_1_n_12\,
      O(2) => \zero_count_reg[16]_i_1_n_13\,
      O(1) => \zero_count_reg[16]_i_1_n_14\,
      O(0) => \zero_count_reg[16]_i_1_n_15\,
      S(7 downto 0) => zero_count_reg(23 downto 16)
    );
\zero_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_14\,
      Q => zero_count_reg(17),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_13\,
      Q => zero_count_reg(18),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_12\,
      Q => zero_count_reg(19),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_14\,
      Q => zero_count_reg(1),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_11\,
      Q => zero_count_reg(20),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_10\,
      Q => zero_count_reg(21),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_9\,
      Q => zero_count_reg(22),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[16]_i_1_n_8\,
      Q => zero_count_reg(23),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_15\,
      Q => zero_count_reg(24),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_zero_count_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \zero_count_reg[24]_i_1_n_1\,
      CO(5) => \zero_count_reg[24]_i_1_n_2\,
      CO(4) => \zero_count_reg[24]_i_1_n_3\,
      CO(3) => \zero_count_reg[24]_i_1_n_4\,
      CO(2) => \zero_count_reg[24]_i_1_n_5\,
      CO(1) => \zero_count_reg[24]_i_1_n_6\,
      CO(0) => \zero_count_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[24]_i_1_n_8\,
      O(6) => \zero_count_reg[24]_i_1_n_9\,
      O(5) => \zero_count_reg[24]_i_1_n_10\,
      O(4) => \zero_count_reg[24]_i_1_n_11\,
      O(3) => \zero_count_reg[24]_i_1_n_12\,
      O(2) => \zero_count_reg[24]_i_1_n_13\,
      O(1) => \zero_count_reg[24]_i_1_n_14\,
      O(0) => \zero_count_reg[24]_i_1_n_15\,
      S(7 downto 0) => zero_count_reg(31 downto 24)
    );
\zero_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_14\,
      Q => zero_count_reg(25),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_13\,
      Q => zero_count_reg(26),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_12\,
      Q => zero_count_reg(27),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_11\,
      Q => zero_count_reg(28),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_10\,
      Q => zero_count_reg(29),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_13\,
      Q => zero_count_reg(2),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_9\,
      Q => zero_count_reg(30),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[24]_i_1_n_8\,
      Q => zero_count_reg(31),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_12\,
      Q => zero_count_reg(3),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_11\,
      Q => zero_count_reg(4),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_10\,
      Q => zero_count_reg(5),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_9\,
      Q => zero_count_reg(6),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[0]_i_3_n_8\,
      Q => zero_count_reg(7),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_15\,
      Q => zero_count_reg(8),
      R => \zero_count[0]_i_1_n_0\
    );
\zero_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[8]_i_1_n_0\,
      CO(6) => \zero_count_reg[8]_i_1_n_1\,
      CO(5) => \zero_count_reg[8]_i_1_n_2\,
      CO(4) => \zero_count_reg[8]_i_1_n_3\,
      CO(3) => \zero_count_reg[8]_i_1_n_4\,
      CO(2) => \zero_count_reg[8]_i_1_n_5\,
      CO(1) => \zero_count_reg[8]_i_1_n_6\,
      CO(0) => \zero_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \zero_count_reg[8]_i_1_n_8\,
      O(6) => \zero_count_reg[8]_i_1_n_9\,
      O(5) => \zero_count_reg[8]_i_1_n_10\,
      O(4) => \zero_count_reg[8]_i_1_n_11\,
      O(3) => \zero_count_reg[8]_i_1_n_12\,
      O(2) => \zero_count_reg[8]_i_1_n_13\,
      O(1) => \zero_count_reg[8]_i_1_n_14\,
      O(0) => \zero_count_reg[8]_i_1_n_15\,
      S(7 downto 0) => zero_count_reg(15 downto 8)
    );
\zero_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => \zero_count__0\,
      D => \zero_count_reg[8]_i_1_n_14\,
      Q => zero_count_reg(9),
      R => \zero_count[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell is
  port (
    system_rst_byteclk : in STD_LOGIC;
    oserdes_clkdiv_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  p_level_in_int <= system_rst_byteclk;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => oserdes_clkdiv_in,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => oserdes_clkdiv_in,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => oserdes_clkdiv_in,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => oserdes_clkdiv_in,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => oserdes_clkdiv_in,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => oserdes_clkdiv_in,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_10 is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    system_rst_byteclk : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    \post_count_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_10 : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_10;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_10 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= system_rst_byteclk;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\post_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \post_count_reg[31]\,
      O => s_level_out_d3_reg_0
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_11 is
  port (
    \out\ : out STD_LOGIC;
    system_rst_escclk : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_11 : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_11;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_11 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= system_rst_escclk;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_12 is
  port (
    \out\ : out STD_LOGIC;
    system_rst_div4clk : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_12 : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_12;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_12 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= system_rst_div4clk;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_13 is
  port (
    \out\ : out STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_13 : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_13;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_13 is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= cl_init_done_coreclk_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    cl_tx_state1 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \cl_tx_state_reg[1]\ : in STD_LOGIC;
    system_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
cl_stopstate_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => core_rst,
      I1 => s_level_out_d2,
      I2 => system_rst,
      I3 => \cl_tx_state_reg[1]\,
      O => cl_tx_state1
    );
cl_stopstate_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \cl_tx_state_reg[1]\,
      I1 => system_rst,
      I2 => s_level_out_d2,
      O => init_done_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_22\ is
  port (
    \out\ : out STD_LOGIC;
    init_done_byteclk_pos_r0 : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    init_done_byteclk_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_22\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_22\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_22\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
init_done_byteclk_pos_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => init_done_byteclk_r,
      O => init_done_byteclk_pos_r0
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_32\ is
  port (
    s_level_out_d2_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_stopstate_i : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_32\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_32\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_32\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\dl_stopstate_coreclk_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => dl_stopstate_i,
      I2 => cl_init_done_coreclk_i,
      O => s_level_out_d2_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => \out\,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_37\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    system_rst : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_37\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_37\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_37\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\FSM_sequential_dl_tx_sm_state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => cl_init_done_coreclk_i,
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
en_lp_01_cnt_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020AAAA"
    )
        port map (
      I0 => Q(1),
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => cl_init_done_coreclk_i,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl3_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_48\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_48\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_48\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_48\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_56\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    system_rst : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_56\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_56\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_56\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\FSM_sequential_dl_tx_sm_state[0]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => cl_init_done_coreclk_i,
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl2_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_67\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_67\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_67\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_67\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_75\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    system_rst : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_75\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_75\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_75\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\FSM_sequential_dl_tx_sm_state[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => cl_init_done_coreclk_i,
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl1_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_86\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_86\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_86\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_86\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_94\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    system_rst : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_94\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_94\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_94\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
\FSM_sequential_dl_tx_sm_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => system_rst,
      I2 => s_level_out_d2,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => cl_init_done_coreclk_i,
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl0_enable,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => system_rst_in,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_100\ is
  port (
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_100\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_100\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_100\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_14\ is
  port (
    s_level_out_d3_reg_0 : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    s_level_out_d3_reg_2 : out STD_LOGIC;
    s_level_out_d3_reg_3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg_4 : out STD_LOGIC;
    phy_ready : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    system_rst_escclk : in STD_LOGIC;
    system_rst_byteclk : in STD_LOGIC;
    system_rst_div4clk : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    phy_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_14\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_14\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_14\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_rst_blk_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E7"
    )
        port map (
      I0 => Q(0),
      I1 => s_level_out_d3,
      I2 => Q(1),
      O => E(0)
    );
\FSM_sequential_rst_blk_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => Q(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
phy_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3909"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => Q(0),
      I2 => Q(1),
      I3 => phy_rst,
      O => s_level_out_d3_reg_4
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => phy_ready,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
system_rst_byteclk_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3D0D"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => Q(0),
      I2 => Q(1),
      I3 => system_rst_byteclk,
      O => s_level_out_d3_reg_1
    );
system_rst_div4clk_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3D0D"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => Q(0),
      I2 => Q(1),
      I3 => system_rst_div4clk,
      O => s_level_out_d3_reg_2
    );
system_rst_escclk_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3D0D"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => Q(0),
      I2 => Q(1),
      I3 => system_rst_escclk,
      O => s_level_out_d3_reg_0
    );
system_rst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3D0D"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => Q(0),
      I2 => Q(1),
      I3 => system_rst,
      O => s_level_out_d3_reg_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_15\ is
  port (
    cl_txclkactivehs : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_15\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_15\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_15\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  cl_txclkactivehs <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_16\ is
  port (
    \out\ : out STD_LOGIC;
    \cl_tx_state_reg[3]\ : out STD_LOGIC;
    \cl_tx_state_reg[3]_0\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \cl_tx_state_reg[3]_1\ : out STD_LOGIC;
    cl_tx_state : out STD_LOGIC;
    \cl_tx_state_reg[3]_2\ : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    s_level_out_d3_reg_2 : out STD_LOGIC;
    \cl_tx_state_reg[0]\ : out STD_LOGIC;
    tx_cl_en_lp_tst_coreclk_reg : out STD_LOGIC;
    \cl_tx_state_reg[1]\ : out STD_LOGIC;
    lp_01_r_reg : out STD_LOGIC;
    \cl_tx_state_reg[3]_3\ : out STD_LOGIC;
    s_level_out_d2_reg_0 : out STD_LOGIC;
    cl_stopstate_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_txclkactivehs_reg : in STD_LOGIC;
    \cl_tx_state_reg[0]_0\ : in STD_LOGIC;
    hs_clk_state_r_reg : in STD_LOGIC;
    \cl_tx_state_reg[1]_0\ : in STD_LOGIC;
    \cl_tx_state_reg[1]_1\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_1\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_2\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_3\ : in STD_LOGIC;
    tx_cl_lp_cn_reg : in STD_LOGIC;
    \cl_tx_state_reg[0]_4\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_5\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_6\ : in STD_LOGIC;
    start_clkpost_r_reg : in STD_LOGIC;
    hs_clk_state_r_reg_0 : in STD_LOGIC;
    \cl_tx_state_reg[0]_7\ : in STD_LOGIC;
    time_out_zero : in STD_LOGIC;
    cl_txclkactivehs_reg_0 : in STD_LOGIC;
    reset_timer_r_reg : in STD_LOGIC;
    reset_timer_r_reg_0 : in STD_LOGIC;
    en_lp_01_cnt_reg : in STD_LOGIC;
    start_clkpost_r_reg_0 : in STD_LOGIC;
    reset_timer_r_reg_1 : in STD_LOGIC;
    cl_stopstate_reg_0 : in STD_LOGIC;
    cl_stopstate_reg_1 : in STD_LOGIC;
    cl_stopstate_reg_2 : in STD_LOGIC;
    \cl_tx_state_reg[0]_8\ : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    \cl_tx_state_reg[1]_2\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_9\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_10\ : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hs_clk_state_r_reg_1 : in STD_LOGIC;
    tx_cl_en_lp_tst_coreclk_reg_0 : in STD_LOGIC;
    tx_cl_en_lp_tst_coreclk_reg_1 : in STD_LOGIC;
    cl_txclkactivehs_reg_1 : in STD_LOGIC;
    en_lp_01_cnt_reg_1 : in STD_LOGIC;
    reset_timer_r_reg_2 : in STD_LOGIC;
    reset_timer_r_reg_3 : in STD_LOGIC;
    reset_timer_r_reg_4 : in STD_LOGIC;
    \cl_tx_state_reg[1]_3\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    cl_stopstate_reg_3 : in STD_LOGIC;
    cl_stopstate_reg_4 : in STD_LOGIC;
    cl_stopstate_reg_5 : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_16\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_16\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_16\ is
  signal cl_stopstate_i_5_n_0 : STD_LOGIC;
  signal \^cl_tx_state\ : STD_LOGIC;
  signal \cl_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \cl_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \cl_tx_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \cl_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \cl_tx_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \cl_tx_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \cl_tx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \cl_tx_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_15_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \^cl_tx_state_reg[3]\ : STD_LOGIC;
  signal cl_txclkactivehs_i_2_n_0 : STD_LOGIC;
  signal cl_txclkactivehs_i_3_n_0 : STD_LOGIC;
  signal cl_txclkactivehs_i_4_n_0 : STD_LOGIC;
  signal hs_clk_state_r_i_2_n_0 : STD_LOGIC;
  signal hs_clk_state_r_i_3_n_0 : STD_LOGIC;
  signal hs_clk_state_r_i_4_n_0 : STD_LOGIC;
  signal reset_timer_r_i_11_n_0 : STD_LOGIC;
  signal reset_timer_r_i_2_n_0 : STD_LOGIC;
  signal reset_timer_r_i_5_n_0 : STD_LOGIC;
  signal reset_timer_r_i_6_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal tx_cl_en_lp_tst_coreclk_i_2_n_0 : STD_LOGIC;
  signal tx_cl_lp_cp_i_4_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  cl_tx_state <= \^cl_tx_state\;
  \cl_tx_state_reg[3]\ <= \^cl_tx_state_reg[3]\;
  \out\ <= s_level_out_d3;
cl_stopstate_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFEEE0"
    )
        port map (
      I0 => cl_stopstate_reg_3,
      I1 => cl_stopstate_reg_0,
      I2 => cl_stopstate_i_5_n_0,
      I3 => cl_stopstate_reg_4,
      I4 => cl_stopstate_reg_5,
      I5 => cl_stopstate,
      O => cl_stopstate_reg
    );
cl_stopstate_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF02"
    )
        port map (
      I0 => \cl_tx_state_reg[0]_5\,
      I1 => \cl_tx_state_reg[1]_0\,
      I2 => s_level_out_d3,
      I3 => cl_stopstate_reg_0,
      I4 => cl_stopstate_reg_1,
      I5 => cl_stopstate_reg_2,
      O => cl_stopstate_i_5_n_0
    );
\cl_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCDFDCDCDCDFDCDF"
    )
        port map (
      I0 => \cl_tx_state[0]_i_2_n_0\,
      I1 => \cl_tx_state[0]_i_3_n_0\,
      I2 => cl_txclkactivehs_reg,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => \cl_tx_state[0]_i_4_n_0\,
      I5 => \cl_tx_state_reg[0]_1\,
      O => \cl_tx_state_reg[3]_0\
    );
\cl_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3F0FAF003F0FA"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \cl_tx_state_reg[0]_2\,
      I2 => hs_clk_state_r_reg,
      I3 => \cl_tx_state_reg[1]_0\,
      I4 => \cl_tx_state_reg[0]_0\,
      I5 => \cl_tx_state_reg[0]_3\,
      O => \cl_tx_state[0]_i_2_n_0\
    );
\cl_tx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F00000F0008080"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \cl_tx_state_reg[0]_9\,
      I2 => \cl_tx_state_reg[0]_5\,
      I3 => \cl_tx_state_reg[0]_10\,
      I4 => \cl_tx_state_reg[1]_0\,
      I5 => hs_clk_state_r_reg,
      O => \cl_tx_state[0]_i_3_n_0\
    );
\cl_tx_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => hs_clk_state_r_reg,
      O => \cl_tx_state[0]_i_4_n_0\
    );
\cl_tx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFBBBBFF8F8888"
    )
        port map (
      I0 => \cl_tx_state[1]_i_2_n_0\,
      I1 => \^cl_tx_state\,
      I2 => \cl_tx_state_reg[1]_3\,
      I3 => system_rst,
      I4 => \cl_tx_state_reg[1]_2\,
      I5 => \cl_tx_state_reg[1]_0\,
      O => s_level_out_d2_reg_0
    );
\cl_tx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55C0000055C0"
    )
        port map (
      I0 => \cl_tx_state_reg[1]_1\,
      I1 => \cl_tx_state[1]_i_4_n_0\,
      I2 => \cl_tx_state_reg[0]_1\,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => cl_txclkactivehs_reg,
      I5 => \cl_tx_state[1]_i_5_n_0\,
      O => \cl_tx_state[1]_i_2_n_0\
    );
\cl_tx_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7CFF"
    )
        port map (
      I0 => en_lp_01_cnt_reg,
      I1 => s_level_out_d3,
      I2 => hs_clk_state_r_reg,
      I3 => \cl_tx_state_reg[1]_0\,
      O => \cl_tx_state[1]_i_4_n_0\
    );
\cl_tx_state[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF5FC"
    )
        port map (
      I0 => \cl_tx_state_reg[0]_2\,
      I1 => s_level_out_d3,
      I2 => \cl_tx_state_reg[1]_0\,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => hs_clk_state_r_reg,
      O => \cl_tx_state[1]_i_5_n_0\
    );
\cl_tx_state[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40040004"
    )
        port map (
      I0 => \cl_tx_state_reg[0]_0\,
      I1 => \cl_tx_state_reg[1]_0\,
      I2 => hs_clk_state_r_reg,
      I3 => s_level_out_d3,
      I4 => en_lp_01_cnt_reg,
      O => \cl_tx_state[2]_i_5_n_0\
    );
\cl_tx_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F00FA0C"
    )
        port map (
      I0 => \cl_tx_state_reg[0]_2\,
      I1 => s_level_out_d3,
      I2 => hs_clk_state_r_reg,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => \cl_tx_state_reg[1]_0\,
      O => \cl_tx_state[2]_i_6_n_0\
    );
\cl_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFE00"
    )
        port map (
      I0 => \cl_tx_state[3]_i_3_n_0\,
      I1 => \cl_tx_state[3]_i_4_n_0\,
      I2 => \cl_tx_state_reg[0]_4\,
      I3 => \cl_tx_state_reg[0]_5\,
      I4 => \cl_tx_state[3]_i_7_n_0\,
      I5 => \cl_tx_state_reg[0]_6\,
      O => \^cl_tx_state\
    );
\cl_tx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFD0FF1"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \cl_tx_state_reg[0]_0\,
      I2 => hs_clk_state_r_reg,
      I3 => \cl_tx_state_reg[1]_0\,
      I4 => \cl_tx_state_reg[0]_2\,
      O => s_level_out_d3_reg_0
    );
\cl_tx_state[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => hs_clk_state_r_reg,
      O => \cl_tx_state[3]_i_13_n_0\
    );
\cl_tx_state[3]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \cl_tx_state_reg[1]_0\,
      I1 => hs_clk_state_r_reg,
      I2 => s_level_out_d3,
      I3 => en_lp_01_cnt_reg,
      O => \cl_tx_state[3]_i_15_n_0\
    );
\cl_tx_state[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl_hs_exit_done_i(2),
      I2 => dl_hs_exit_done_i(1),
      I3 => dl_hs_exit_done_i(3),
      I4 => dl_hs_exit_done_i(0),
      O => s_level_out_d3_reg_2
    );
\cl_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040100010001000"
    )
        port map (
      I0 => \cl_tx_state_reg[1]_0\,
      I1 => hs_clk_state_r_reg,
      I2 => s_level_out_d3,
      I3 => \cl_tx_state_reg[0]_9\,
      I4 => time_out_zero,
      I5 => cl_txclkactivehs_reg_0,
      O => \cl_tx_state[3]_i_3_n_0\
    );
\cl_tx_state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FC5555"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \cl_tx_state_reg[0]_10\,
      I2 => \cl_tx_state_reg[0]_7\,
      I3 => hs_clk_state_r_reg,
      I4 => \cl_tx_state_reg[1]_0\,
      O => \cl_tx_state[3]_i_4_n_0\
    );
\cl_tx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE00F000"
    )
        port map (
      I0 => \cl_tx_state[3]_i_13_n_0\,
      I1 => \cl_tx_state_reg[0]_3\,
      I2 => \cl_tx_state_reg[0]_8\,
      I3 => en_lp_01_cnt_reg_0,
      I4 => \cl_tx_state[3]_i_15_n_0\,
      I5 => cl_stopstate_reg_0,
      O => \cl_tx_state[3]_i_7_n_0\
    );
\cl_tx_state_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cl_tx_state[2]_i_5_n_0\,
      I1 => \cl_tx_state[2]_i_6_n_0\,
      O => \cl_tx_state_reg[3]_2\,
      S => cl_txclkactivehs_reg
    );
cl_txclkactivehs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAA0000"
    )
        port map (
      I0 => cl_txclkactivehs_i_2_n_0,
      I1 => \cl_tx_state_reg[1]_0\,
      I2 => s_level_out_d3,
      I3 => cl_txclkactivehs_reg,
      I4 => cl_txclkactivehs_i_3_n_0,
      I5 => cl_txclkactivehs_reg_1,
      O => \cl_tx_state_reg[1]\
    );
cl_txclkactivehs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \cl_tx_state_reg[1]_0\,
      I1 => \cl_tx_state_reg[0]_0\,
      I2 => time_out_zero,
      I3 => s_level_out_d3,
      I4 => cl_txclkactivehs_reg_0,
      O => cl_txclkactivehs_i_2_n_0
    );
cl_txclkactivehs_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF450505"
    )
        port map (
      I0 => cl_txclkactivehs_i_4_n_0,
      I1 => start_clkpost_r_reg,
      I2 => \cl_tx_state_reg[1]_0\,
      I3 => \cl_tx_state_reg[0]_4\,
      I4 => \cl_tx_state_reg[0]_5\,
      I5 => hs_clk_state_r_reg_0,
      O => cl_txclkactivehs_i_3_n_0
    );
cl_txclkactivehs_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \cl_tx_state_reg[0]_7\,
      I1 => s_level_out_d3,
      I2 => cl_txclkactivehs_reg,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => \cl_tx_state_reg[1]_0\,
      I5 => hs_clk_state_r_reg,
      O => cl_txclkactivehs_i_4_n_0
    );
en_lp_01_cnt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFF5500A00000"
    )
        port map (
      I0 => en_lp_01_cnt_reg_0,
      I1 => en_lp_01_cnt_reg,
      I2 => s_level_out_d3,
      I3 => hs_clk_state_r_reg,
      I4 => \cl_tx_state_reg[1]_0\,
      I5 => en_lp_01_cnt_reg_1,
      O => lp_01_r_reg
    );
hs_clk_state_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5DFDFF5D5D0D00"
    )
        port map (
      I0 => hs_clk_state_r_i_2_n_0,
      I1 => hs_clk_state_r_i_3_n_0,
      I2 => hs_clk_state_r_reg,
      I3 => hs_clk_state_r_i_4_n_0,
      I4 => hs_clk_state_r_reg_0,
      I5 => hs_clk_state_r_reg_1,
      O => \cl_tx_state_reg[0]\
    );
hs_clk_state_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => time_out_zero,
      I1 => s_level_out_d3,
      I2 => cl_txclkactivehs_reg_0,
      I3 => hs_clk_state_r_reg,
      O => hs_clk_state_r_i_2_n_0
    );
hs_clk_state_r_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => cl_txclkactivehs_reg,
      O => hs_clk_state_r_i_3_n_0
    );
hs_clk_state_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005FFC000000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \cl_tx_state_reg[0]_10\,
      I2 => \cl_tx_state_reg[0]_7\,
      I3 => \cl_tx_state_reg[1]_0\,
      I4 => \cl_tx_state_reg[0]_0\,
      I5 => cl_txclkactivehs_reg,
      O => hs_clk_state_r_i_4_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
reset_timer_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAABFFA8AAA800"
    )
        port map (
      I0 => reset_timer_r_i_2_n_0,
      I1 => reset_timer_r_reg_2,
      I2 => reset_timer_r_reg_3,
      I3 => cl_txclkactivehs_reg,
      I4 => reset_timer_r_i_5_n_0,
      I5 => reset_timer_r_reg_4,
      O => \cl_tx_state_reg[3]_3\
    );
reset_timer_r_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_lp_01_cnt_reg,
      O => reset_timer_r_i_11_n_0
    );
reset_timer_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAAAAAAAAAA"
    )
        port map (
      I0 => reset_timer_r_i_6_n_0,
      I1 => reset_timer_r_reg,
      I2 => \cl_tx_state_reg[0]_3\,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => cl_txclkactivehs_reg,
      I5 => reset_timer_r_reg_0,
      O => reset_timer_r_i_2_n_0
    );
reset_timer_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EFEFEFE0E0EFEF"
    )
        port map (
      I0 => \cl_tx_state[3]_i_3_n_0\,
      I1 => reset_timer_r_reg_1,
      I2 => \cl_tx_state_reg[0]_0\,
      I3 => reset_timer_r_i_11_n_0,
      I4 => hs_clk_state_r_reg,
      I5 => \cl_tx_state_reg[1]_0\,
      O => reset_timer_r_i_5_n_0
    );
reset_timer_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000007FFFFF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_lp_01_cnt_reg,
      I2 => hs_clk_state_r_reg,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => \cl_tx_state_reg[1]_0\,
      I5 => cl_txclkactivehs_reg,
      O => reset_timer_r_i_6_n_0
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
start_clkpost_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500115055551150"
    )
        port map (
      I0 => \cl_tx_state_reg[0]_4\,
      I1 => start_clkpost_r_reg,
      I2 => s_level_out_d3,
      I3 => \cl_tx_state_reg[1]_0\,
      I4 => hs_clk_state_r_reg,
      I5 => start_clkpost_r_reg_0,
      O => s_level_out_d3_reg_1
    );
tx_cl_en_lp_tst_coreclk_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => tx_cl_en_lp_tst_coreclk_i_2_n_0,
      I1 => \^cl_tx_state_reg[3]\,
      I2 => tx_cl_en_lp_tst_coreclk_reg_0,
      I3 => tx_cl_en_lp_tst_coreclk_reg_1,
      O => tx_cl_en_lp_tst_coreclk_reg
    );
tx_cl_en_lp_tst_coreclk_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAA00AA00800080"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => hs_clk_state_r_reg,
      I2 => \cl_tx_state_reg[1]_0\,
      I3 => cl_txclkactivehs_reg,
      I4 => \cl_tx_state_reg[0]_3\,
      I5 => \cl_tx_state_reg[0]_0\,
      O => tx_cl_en_lp_tst_coreclk_i_2_n_0
    );
tx_cl_en_lp_tst_coreclk_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01110145"
    )
        port map (
      I0 => cl_txclkactivehs_reg,
      I1 => \cl_tx_state_reg[0]_0\,
      I2 => hs_clk_state_r_reg,
      I3 => s_level_out_d3,
      I4 => \cl_tx_state_reg[1]_0\,
      O => \^cl_tx_state_reg[3]\
    );
tx_cl_lp_cp_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888888B8"
    )
        port map (
      I0 => tx_cl_lp_cn_reg,
      I1 => cl_txclkactivehs_reg,
      I2 => \cl_tx_state_reg[0]_0\,
      I3 => \cl_tx_state_reg[1]_0\,
      I4 => s_level_out_d3,
      I5 => tx_cl_lp_cp_i_4_n_0,
      O => \cl_tx_state_reg[3]_1\
    );
tx_cl_lp_cp_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA8A8A0A8A"
    )
        port map (
      I0 => en_lp_01_cnt_reg_0,
      I1 => \cl_tx_state_reg[1]_0\,
      I2 => hs_clk_state_r_reg,
      I3 => s_level_out_d3,
      I4 => en_lp_01_cnt_reg,
      I5 => \cl_tx_state_reg[1]_2\,
      O => tx_cl_lp_cp_i_4_n_0
    );
tx_cl_lp_cp_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0004444C0C00000"
    )
        port map (
      I0 => \cl_tx_state_reg[1]_2\,
      I1 => en_lp_01_cnt_reg_0,
      I2 => s_level_out_d3,
      I3 => en_lp_01_cnt_reg,
      I4 => \cl_tx_state_reg[1]_0\,
      I5 => hs_clk_state_r_reg,
      O => init_done_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_17\ is
  port (
    \out\ : out STD_LOGIC;
    \cl_tx_state_reg[3]\ : out STD_LOGIC;
    \cl_tx_state_reg[1]\ : out STD_LOGIC;
    \cl_tx_state_reg[0]\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \cl_tx_state_reg[1]_0\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_txrequesths_negedge_r : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    start_clkpost_r_reg : in STD_LOGIC;
    \cl_tx_state_reg[3]_0\ : in STD_LOGIC;
    start_clkpost_r_reg_0 : in STD_LOGIC;
    \cl_tx_state_reg[2]\ : in STD_LOGIC;
    start_clkpost_r_reg_1 : in STD_LOGIC;
    \cl_tx_state_reg[2]_0\ : in STD_LOGIC;
    hs_active_all : in STD_LOGIC;
    \cl_tx_state_reg[3]_1\ : in STD_LOGIC;
    start_clkpost_r_reg_2 : in STD_LOGIC;
    \cl_tx_state_reg[3]_2\ : in STD_LOGIC;
    \cl_tx_state[1]_i_2\ : in STD_LOGIC;
    start_clkpost_r_reg_3 : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 3 downto 0 );
    start_clkpost_r_reg_4 : in STD_LOGIC;
    start_clkpost_r_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_17\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_17\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_17\ is
  signal \cl_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal start_clkpost_r_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\cl_tx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BFF0B0F0B0F0B0"
    )
        port map (
      I0 => start_clkpost_r_reg_2,
      I1 => s_level_out_d3,
      I2 => start_clkpost_r_reg_0,
      I3 => \cl_tx_state_reg[3]_1\,
      I4 => \cl_tx_state_reg[3]_2\,
      I5 => \cl_tx_state[1]_i_2\,
      O => s_level_out_d3_reg_0
    );
\cl_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004700"
    )
        port map (
      I0 => \cl_tx_state[2]_i_2_n_0\,
      I1 => start_clkpost_r_reg_0,
      I2 => \cl_tx_state_reg[2]\,
      I3 => start_clkpost_r_reg_1,
      I4 => start_clkpost_r_reg,
      I5 => \cl_tx_state_reg[2]_0\,
      O => \cl_tx_state_reg[1]\
    );
\cl_tx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000FFFF"
    )
        port map (
      I0 => dl_hs_exit_done_i(2),
      I1 => dl_hs_exit_done_i(1),
      I2 => dl_hs_exit_done_i(3),
      I3 => dl_hs_exit_done_i(0),
      I4 => s_level_out_d3,
      I5 => \cl_tx_state_reg[3]_1\,
      O => \cl_tx_state[2]_i_2_n_0\
    );
\cl_tx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBB0000000F0000"
    )
        port map (
      I0 => start_clkpost_r_reg_2,
      I1 => s_level_out_d3,
      I2 => \cl_tx_state_reg[3]_2\,
      I3 => \cl_tx_state_reg[3]_1\,
      I4 => start_clkpost_r_reg_0,
      I5 => start_clkpost_r_reg_1,
      O => \cl_tx_state[3]_i_9_n_0\
    );
\cl_tx_state_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cl_tx_state[3]_i_9_n_0\,
      I1 => \cl_tx_state_reg[3]_0\,
      O => \cl_tx_state_reg[3]\,
      S => start_clkpost_r_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
reset_timer_r_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC440000FC44FFFF"
    )
        port map (
      I0 => hs_active_all,
      I1 => \cl_tx_state_reg[3]_1\,
      I2 => s_level_out_d3,
      I3 => start_clkpost_r_reg_2,
      I4 => start_clkpost_r_reg_0,
      I5 => \cl_tx_state_reg[3]_2\,
      O => \cl_tx_state_reg[0]\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_negedge_r,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
start_clkpost_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEBF00000280"
    )
        port map (
      I0 => start_clkpost_r_i_2_n_0,
      I1 => start_clkpost_r_reg_0,
      I2 => start_clkpost_r_reg_1,
      I3 => start_clkpost_r_reg,
      I4 => start_clkpost_r_reg_4,
      I5 => start_clkpost_r_reg_5,
      O => \cl_tx_state_reg[1]_0\
    );
start_clkpost_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F1010101F1F1F1F"
    )
        port map (
      I0 => start_clkpost_r_reg,
      I1 => start_clkpost_r_reg_3,
      I2 => \cl_tx_state_reg[3]_1\,
      I3 => s_level_out_d3,
      I4 => start_clkpost_r_reg_2,
      I5 => start_clkpost_r_reg_0,
      O => start_clkpost_r_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_18\ is
  port (
    \out\ : out STD_LOGIC;
    time_out_trail_reg : out STD_LOGIC;
    \cl_tx_state_reg[3]\ : out STD_LOGIC;
    \cl_tx_state_reg[1]\ : out STD_LOGIC;
    \cl_tx_state_reg[2]\ : out STD_LOGIC;
    time_out_prepare_reg : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \cl_tx_state_reg[1]_0\ : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    time_out_hsexit_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_txulpsclk : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    en_lp_10_cnt_reg : in STD_LOGIC;
    en_lp_11_cnt_reg : in STD_LOGIC;
    en_lp_11_cnt_reg_0 : in STD_LOGIC;
    en_lp_11_cnt_reg_1 : in STD_LOGIC;
    en_lp_11_cnt_reg_2 : in STD_LOGIC;
    time_out_trail : in STD_LOGIC;
    en_lp_11_cnt_reg_3 : in STD_LOGIC;
    en_lp_10_cnt_reg_0 : in STD_LOGIC;
    \cl_tx_state_reg[0]\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_0\ : in STD_LOGIC;
    \cl_tx_state_reg[0]_1\ : in STD_LOGIC;
    tx_cl_lp_cp_i_3_0 : in STD_LOGIC;
    en_lp_10_cnt_reg_1 : in STD_LOGIC;
    tx_cl_lp_cn_reg : in STD_LOGIC;
    tx_cl_lp_cn_reg_0 : in STD_LOGIC;
    tx_cl_lp_cn_reg_1 : in STD_LOGIC;
    tx_cl_lp_cn_reg_2 : in STD_LOGIC;
    en_lp_11_cnt_i_3_0 : in STD_LOGIC;
    tx_cl_en_lp_tst_coreclk_reg : in STD_LOGIC;
    tx_cl_en_lp_tst_coreclk_reg_0 : in STD_LOGIC;
    en_lp_10_cnt_reg_2 : in STD_LOGIC;
    en_lp_11_cnt_reg_4 : in STD_LOGIC;
    en_lp_11_cnt_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_18\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_18\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_18\ is
  signal \^cl_tx_state_reg[2]\ : STD_LOGIC;
  signal en_lp_10_cnt_i_2_n_0 : STD_LOGIC;
  signal en_lp_10_cnt_i_3_n_0 : STD_LOGIC;
  signal en_lp_11_cnt : STD_LOGIC;
  signal en_lp_11_cnt_i_4_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal tx_cl_lp_cn_i_2_n_0 : STD_LOGIC;
  signal tx_cl_lp_cp_i_7_n_0 : STD_LOGIC;
  signal tx_cl_lp_cp_i_8_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \cl_tx_state_reg[2]\ <= \^cl_tx_state_reg[2]\;
  \out\ <= s_level_out_d3;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
cl_stopstate_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20882088A888A800"
    )
        port map (
      I0 => tx_cl_lp_cn_reg,
      I1 => en_lp_10_cnt_reg_0,
      I2 => tx_cl_lp_cn_reg_0,
      I3 => en_lp_11_cnt_reg_3,
      I4 => s_level_out_d3,
      I5 => tx_cl_lp_cn_reg_1,
      O => \cl_tx_state_reg[1]_0\
    );
cl_stopstate_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_lp_10_cnt_reg,
      I2 => en_lp_11_cnt_reg,
      I3 => en_lp_10_cnt_reg_1,
      I4 => en_lp_11_cnt_reg_3,
      I5 => en_lp_10_cnt_reg_0,
      O => \^s_level_out_d3_reg_0\
    );
\cl_tx_state[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A8A8AAA"
    )
        port map (
      I0 => en_lp_11_cnt_reg,
      I1 => tx_cl_lp_cp_i_7_n_0,
      I2 => \cl_tx_state_reg[0]\,
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => \cl_tx_state_reg[0]_1\,
      I5 => en_lp_10_cnt_reg,
      O => \cl_tx_state_reg[3]\
    );
en_lp_10_cnt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08FFFFAA080000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_lp_10_cnt_reg,
      I2 => en_lp_10_cnt_reg_1,
      I3 => en_lp_10_cnt_reg_0,
      I4 => en_lp_10_cnt_i_2_n_0,
      I5 => en_lp_10_cnt_reg_2,
      O => s_level_out_d3_reg_1
    );
en_lp_10_cnt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555F755"
    )
        port map (
      I0 => en_lp_10_cnt_reg,
      I1 => s_level_out_d3,
      I2 => en_lp_10_cnt_reg_1,
      I3 => en_lp_11_cnt_reg,
      I4 => en_lp_10_cnt_reg_0,
      I5 => en_lp_10_cnt_i_3_n_0,
      O => en_lp_10_cnt_i_2_n_0
    );
en_lp_10_cnt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FFD0"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => tx_cl_lp_cn_reg_1,
      I2 => en_lp_10_cnt_reg_0,
      I3 => en_lp_11_cnt_reg,
      I4 => en_lp_10_cnt_reg,
      I5 => en_lp_11_cnt_reg_3,
      O => en_lp_10_cnt_i_3_n_0
    );
en_lp_11_cnt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFE0FFFFAFE00000"
    )
        port map (
      I0 => en_lp_11_cnt_reg_4,
      I1 => en_lp_11_cnt_reg_1,
      I2 => en_lp_11_cnt_reg_3,
      I3 => en_lp_10_cnt_reg,
      I4 => en_lp_11_cnt,
      I5 => en_lp_11_cnt_reg_5,
      O => time_out_hsexit_reg
    );
en_lp_11_cnt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40704040"
    )
        port map (
      I0 => en_lp_11_cnt_i_4_n_0,
      I1 => en_lp_10_cnt_reg,
      I2 => en_lp_11_cnt_reg,
      I3 => en_lp_11_cnt_reg_0,
      I4 => en_lp_11_cnt_reg_1,
      I5 => en_lp_11_cnt_reg_2,
      O => en_lp_11_cnt
    );
en_lp_11_cnt_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55CCCCFC"
    )
        port map (
      I0 => en_lp_11_cnt_i_3_0,
      I1 => s_level_out_d3,
      I2 => en_lp_10_cnt_reg_1,
      I3 => en_lp_11_cnt_reg_3,
      I4 => en_lp_10_cnt_reg_0,
      O => en_lp_11_cnt_i_4_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_txulpsclk,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
tx_cl_en_lp_tst_coreclk_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00400F40"
    )
        port map (
      I0 => \cl_tx_state_reg[0]_0\,
      I1 => tx_cl_en_lp_tst_coreclk_reg,
      I2 => en_lp_10_cnt_reg,
      I3 => en_lp_11_cnt_reg,
      I4 => tx_cl_en_lp_tst_coreclk_reg_0,
      I5 => \^s_level_out_d3_reg_0\,
      O => time_out_prepare_reg
    );
tx_cl_lp_cn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8AAA8A8A8AAA"
    )
        port map (
      I0 => \^cl_tx_state_reg[2]\,
      I1 => tx_cl_lp_cn_i_2_n_0,
      I2 => tx_cl_lp_cn_reg,
      I3 => en_lp_10_cnt_reg_0,
      I4 => en_lp_11_cnt_reg_3,
      I5 => tx_cl_lp_cn_reg_0,
      O => \cl_tx_state_reg[1]\
    );
tx_cl_lp_cn_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CC4CCC4"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_lp_10_cnt_reg_0,
      I2 => en_lp_11_cnt_reg_3,
      I3 => tx_cl_lp_cn_reg_1,
      I4 => tx_cl_lp_cn_reg_2,
      O => tx_cl_lp_cn_i_2_n_0
    );
tx_cl_lp_cp_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAAAAEAAAA"
    )
        port map (
      I0 => tx_cl_lp_cp_i_7_n_0,
      I1 => time_out_trail,
      I2 => en_lp_11_cnt_reg_3,
      I3 => en_lp_10_cnt_reg,
      I4 => en_lp_10_cnt_reg_0,
      I5 => en_lp_11_cnt_reg_1,
      O => time_out_trail_reg
    );
tx_cl_lp_cp_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5140"
    )
        port map (
      I0 => en_lp_10_cnt_reg,
      I1 => en_lp_11_cnt_reg_3,
      I2 => en_lp_11_cnt_reg_1,
      I3 => time_out_trail,
      I4 => tx_cl_lp_cp_i_8_n_0,
      O => \^cl_tx_state_reg[2]\
    );
tx_cl_lp_cp_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A022A0A220222"
    )
        port map (
      I0 => en_lp_10_cnt_reg,
      I1 => s_level_out_d3,
      I2 => en_lp_10_cnt_reg_0,
      I3 => en_lp_11_cnt_reg_3,
      I4 => tx_cl_lp_cp_i_3_0,
      I5 => en_lp_10_cnt_reg_1,
      O => tx_cl_lp_cp_i_7_n_0
    );
tx_cl_lp_cp_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FAFAF8FAF8FAF"
    )
        port map (
      I0 => en_lp_10_cnt_reg,
      I1 => en_lp_10_cnt_reg_0,
      I2 => en_lp_11_cnt_reg,
      I3 => en_lp_10_cnt_reg_1,
      I4 => s_level_out_d3,
      I5 => en_lp_11_cnt_reg_3,
      O => tx_cl_lp_cp_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_19\ is
  port (
    \out\ : out STD_LOGIC;
    \cl_tx_state_reg[0]\ : out STD_LOGIC;
    lp_10_r_reg : out STD_LOGIC;
    \cl_tx_state_reg[3]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_txulpsexit : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_ulpsactivenot_reg : in STD_LOGIC;
    cl_ulpsactivenot_reg_0 : in STD_LOGIC;
    cl_ulpsactivenot_reg_1 : in STD_LOGIC;
    tx_cl_lp_cp_reg : in STD_LOGIC;
    tx_cl_lp_cp_reg_0 : in STD_LOGIC;
    tx_cl_lp_cp_reg_1 : in STD_LOGIC;
    reset_timer_r_reg : in STD_LOGIC;
    cl_ulpsactivenot_reg_2 : in STD_LOGIC;
    cl_ulpsactivenot_reg_3 : in STD_LOGIC;
    cl_ulpsactivenot : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_19\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_19\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_19\ is
  signal cl_ulpsactivenot_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
cl_ulpsactivenot_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD1FF0000D100"
    )
        port map (
      I0 => cl_ulpsactivenot_reg_2,
      I1 => cl_ulpsactivenot_reg_0,
      I2 => s_level_out_d3,
      I3 => cl_ulpsactivenot_i_3_n_0,
      I4 => cl_ulpsactivenot_reg_3,
      I5 => cl_ulpsactivenot,
      O => \cl_tx_state_reg[3]\
    );
cl_ulpsactivenot_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F800F0F"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => cl_ulpsactivenot_reg,
      I2 => cl_ulpsactivenot_reg_0,
      I3 => cl_ulpsactivenot_reg_1,
      I4 => tx_cl_lp_cp_reg,
      O => cl_ulpsactivenot_i_3_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
reset_timer_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30003D3D00000000"
    )
        port map (
      I0 => cl_ulpsactivenot_reg_1,
      I1 => reset_timer_r_reg,
      I2 => cl_ulpsactivenot_reg_0,
      I3 => s_level_out_d3,
      I4 => cl_ulpsactivenot_reg,
      I5 => tx_cl_lp_cp_reg,
      O => lp_10_r_reg
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_txulpsexit,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
tx_cl_lp_cp_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => cl_ulpsactivenot_reg_0,
      I1 => s_level_out_d3,
      I2 => tx_cl_lp_cp_reg,
      I3 => tx_cl_lp_cp_reg_0,
      I4 => tx_cl_lp_cp_reg_1,
      O => \cl_tx_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_20\ is
  port (
    \out\ : out STD_LOGIC;
    cl_txrequesths_0 : out STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    \prepare_zero_cnt_reg[0]\ : in STD_LOGIC;
    \prepare_zero_cnt_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_20\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_20\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_20\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\prepare_zero_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => cl_txrequesths,
      I1 => s_level_out_d3,
      I2 => \prepare_zero_cnt_reg[0]\,
      I3 => \prepare_zero_cnt_reg[0]_0\,
      O => cl_txrequesths_0
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_21\ is
  port (
    cl_txrequesths_0 : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    cl_txrequesths_r : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cl_txrequesths_negedge_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_21\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_21\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_21\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
cl_txrequesths_negedge_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => cl_txrequesths,
      I1 => cl_txrequesths_r,
      I2 => s_level_out_d3,
      I3 => \out\,
      I4 => cl_txrequesths_negedge_r,
      O => cl_txrequesths_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_23\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    time_out_post_reg : in STD_LOGIC;
    time_out_post_reg_0 : in STD_LOGIC;
    time_out_post_reg_1 : in STD_LOGIC;
    time_out_post_reg_2 : in STD_LOGIC;
    time_out_post : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_23\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_23\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_23\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
time_out_post_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001000000"
    )
        port map (
      I0 => time_out_post_reg,
      I1 => time_out_post_reg_0,
      I2 => time_out_post_reg_1,
      I3 => time_out_post_reg_2,
      I4 => s_level_out_d3,
      I5 => time_out_post,
      O => s_level_out_d3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_24\ is
  port (
    \out\ : out STD_LOGIC;
    xmit_clk_r0 : out STD_LOGIC;
    xmit_clk_r_reg : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    \prepare_zero_cnt_reg[31]\ : in STD_LOGIC;
    time_out_post : in STD_LOGIC;
    init_done_byteclk_pos_r : in STD_LOGIC;
    start_clkzero_byteclk_sync_r : in STD_LOGIC;
    xmit_clk_r_reg_0 : in STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    xmit_clk_r_reg_1 : in STD_LOGIC;
    xmit_clk_r_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_24\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_24\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_24\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \^xmit_clk_r0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  xmit_clk_r0 <= \^xmit_clk_r0\;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
\prepare_zero_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFEFE"
    )
        port map (
      I0 => \prepare_zero_cnt_reg[31]\,
      I1 => time_out_post,
      I2 => init_done_byteclk_pos_r,
      I3 => start_clkzero_byteclk_sync_r,
      I4 => s_level_out_d3,
      O => \^xmit_clk_r0\
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
xmit_clk_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAFEAA"
    )
        port map (
      I0 => xmit_clk_r_reg_0,
      I1 => cl_txrequesths,
      I2 => xmit_clk_r_reg_1,
      I3 => s_level_out_d3,
      I4 => xmit_clk_r_reg_2,
      I5 => \^xmit_clk_r0\,
      O => xmit_clk_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_25\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    time_out_trail_reg : out STD_LOGIC;
    time_out_trail_reg_0 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trail_count_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trail_count_reg[23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trail_count_reg[31]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    time_out_trail_reg_1 : out STD_LOGIC;
    \cl_tx_state_reg[0]\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    time_out_post : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \trail_count_reg[31]_0\ : in STD_LOGIC;
    \trail_count_reg[31]_1\ : in STD_LOGIC;
    \trail_count_reg[31]_2\ : in STD_LOGIC;
    \trail_count_reg[31]_3\ : in STD_LOGIC;
    trail_count_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_timer_r_i_3_0 : in STD_LOGIC;
    reset_timer_r_i_2 : in STD_LOGIC;
    time_out_trail : in STD_LOGIC;
    reset_timer_r_reg : in STD_LOGIC;
    time_out_trail_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_25\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_25\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_25\ is
  signal reset_timer_r_i_9_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal time_out_trail0 : STD_LOGIC;
  signal time_out_trail_i_2_n_0 : STD_LOGIC;
  signal \trail_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_6_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_7_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_8_n_0\ : STD_LOGIC;
  signal \trail_count[16]_i_9_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_2_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_3_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_4_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_5_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_6_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_7_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_8_n_0\ : STD_LOGIC;
  signal \trail_count[24]_i_9_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_6_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_7_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_8_n_0\ : STD_LOGIC;
  signal \trail_count[8]_i_9_n_0\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \trail_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \trail_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \trail_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trail_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trail_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trail_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \trail_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \trail_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \trail_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \trail_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_trail_count_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\cl_tx_state[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"053FF53F"
    )
        port map (
      I0 => time_out_trail,
      I1 => s_level_out_d3,
      I2 => \trail_count_reg[31]_0\,
      I3 => \trail_count_reg[31]_3\,
      I4 => reset_timer_r_i_3_0,
      O => time_out_trail_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
reset_timer_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF20FF23"
    )
        port map (
      I0 => time_out_trail,
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_3\,
      I3 => reset_timer_r_i_9_n_0,
      I4 => reset_timer_r_reg,
      I5 => \trail_count_reg[31]_1\,
      O => time_out_trail_reg
    );
reset_timer_r_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0C0AFA0"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => reset_timer_r_i_3_0,
      I2 => \trail_count_reg[31]_0\,
      I3 => reset_timer_r_i_2,
      I4 => \trail_count_reg[31]_3\,
      I5 => \trail_count_reg[31]_1\,
      O => s_level_out_d3_reg_0
    );
reset_timer_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => reset_timer_r_i_3_0,
      I1 => \trail_count_reg[31]_3\,
      I2 => \trail_count_reg[31]_0\,
      I3 => s_level_out_d3,
      O => reset_timer_r_i_9_n_0
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => time_out_post,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
time_out_trail_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => time_out_trail_i_2_n_0,
      I1 => time_out_trail_reg_2,
      I2 => time_out_trail,
      O => time_out_trail_reg_1
    );
time_out_trail_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555515"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \trail_count_reg[31]_3\,
      I2 => \trail_count_reg[31]_2\,
      I3 => \trail_count_reg[31]_1\,
      I4 => \trail_count_reg[31]_0\,
      O => time_out_trail_i_2_n_0
    );
\trail_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EFFFFFFFFFFF"
    )
        port map (
      I0 => \trail_count_reg[31]_0\,
      I1 => \trail_count_reg[31]_1\,
      I2 => \trail_count_reg[31]_2\,
      I3 => \trail_count_reg[31]_3\,
      I4 => s_level_out_d3,
      I5 => time_out_trail_reg_2,
      O => \cl_tx_state_reg[0]\
    );
\trail_count[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(2),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_10_n_0\
    );
\trail_count[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(1),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_11_n_0\
    );
\trail_count[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555501000000"
    )
        port map (
      I0 => trail_count_reg(0),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_12_n_0\
    );
\trail_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \trail_count_reg[31]_0\,
      I1 => \trail_count_reg[31]_1\,
      I2 => \trail_count_reg[31]_2\,
      I3 => \trail_count_reg[31]_3\,
      I4 => s_level_out_d3,
      O => time_out_trail0
    );
\trail_count[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(7),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_5_n_0\
    );
\trail_count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(6),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_6_n_0\
    );
\trail_count[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(5),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_7_n_0\
    );
\trail_count[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(4),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_8_n_0\
    );
\trail_count[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(3),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[0]_i_9_n_0\
    );
\trail_count[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(23),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_2_n_0\
    );
\trail_count[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(22),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_3_n_0\
    );
\trail_count[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(21),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_4_n_0\
    );
\trail_count[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(20),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_5_n_0\
    );
\trail_count[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(19),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_6_n_0\
    );
\trail_count[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(18),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_7_n_0\
    );
\trail_count[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(17),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_8_n_0\
    );
\trail_count[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(16),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[16]_i_9_n_0\
    );
\trail_count[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(31),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_2_n_0\
    );
\trail_count[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(30),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_3_n_0\
    );
\trail_count[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(29),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_4_n_0\
    );
\trail_count[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(28),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_5_n_0\
    );
\trail_count[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(27),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_6_n_0\
    );
\trail_count[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(26),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_7_n_0\
    );
\trail_count[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(25),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_8_n_0\
    );
\trail_count[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(24),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[24]_i_9_n_0\
    );
\trail_count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(15),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_2_n_0\
    );
\trail_count[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(14),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_3_n_0\
    );
\trail_count[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(13),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_4_n_0\
    );
\trail_count[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(12),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_5_n_0\
    );
\trail_count[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(11),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_6_n_0\
    );
\trail_count[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(10),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_7_n_0\
    );
\trail_count[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(9),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_8_n_0\
    );
\trail_count[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA02000000"
    )
        port map (
      I0 => trail_count_reg(8),
      I1 => \trail_count_reg[31]_0\,
      I2 => \trail_count_reg[31]_1\,
      I3 => \trail_count_reg[31]_2\,
      I4 => \trail_count_reg[31]_3\,
      I5 => s_level_out_d3,
      O => \trail_count[8]_i_9_n_0\
    );
\trail_count_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trail_count_reg[0]_i_2_n_0\,
      CO(6) => \trail_count_reg[0]_i_2_n_1\,
      CO(5) => \trail_count_reg[0]_i_2_n_2\,
      CO(4) => \trail_count_reg[0]_i_2_n_3\,
      CO(3) => \trail_count_reg[0]_i_2_n_4\,
      CO(2) => \trail_count_reg[0]_i_2_n_5\,
      CO(1) => \trail_count_reg[0]_i_2_n_6\,
      CO(0) => \trail_count_reg[0]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => time_out_trail0,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \trail_count[0]_i_5_n_0\,
      S(6) => \trail_count[0]_i_6_n_0\,
      S(5) => \trail_count[0]_i_7_n_0\,
      S(4) => \trail_count[0]_i_8_n_0\,
      S(3) => \trail_count[0]_i_9_n_0\,
      S(2) => \trail_count[0]_i_10_n_0\,
      S(1) => \trail_count[0]_i_11_n_0\,
      S(0) => \trail_count[0]_i_12_n_0\
    );
\trail_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trail_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \trail_count_reg[16]_i_1_n_0\,
      CO(6) => \trail_count_reg[16]_i_1_n_1\,
      CO(5) => \trail_count_reg[16]_i_1_n_2\,
      CO(4) => \trail_count_reg[16]_i_1_n_3\,
      CO(3) => \trail_count_reg[16]_i_1_n_4\,
      CO(2) => \trail_count_reg[16]_i_1_n_5\,
      CO(1) => \trail_count_reg[16]_i_1_n_6\,
      CO(0) => \trail_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \trail_count_reg[23]\(7 downto 0),
      S(7) => \trail_count[16]_i_2_n_0\,
      S(6) => \trail_count[16]_i_3_n_0\,
      S(5) => \trail_count[16]_i_4_n_0\,
      S(4) => \trail_count[16]_i_5_n_0\,
      S(3) => \trail_count[16]_i_6_n_0\,
      S(2) => \trail_count[16]_i_7_n_0\,
      S(1) => \trail_count[16]_i_8_n_0\,
      S(0) => \trail_count[16]_i_9_n_0\
    );
\trail_count_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trail_count_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_trail_count_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trail_count_reg[24]_i_1_n_1\,
      CO(5) => \trail_count_reg[24]_i_1_n_2\,
      CO(4) => \trail_count_reg[24]_i_1_n_3\,
      CO(3) => \trail_count_reg[24]_i_1_n_4\,
      CO(2) => \trail_count_reg[24]_i_1_n_5\,
      CO(1) => \trail_count_reg[24]_i_1_n_6\,
      CO(0) => \trail_count_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \trail_count_reg[31]\(7 downto 0),
      S(7) => \trail_count[24]_i_2_n_0\,
      S(6) => \trail_count[24]_i_3_n_0\,
      S(5) => \trail_count[24]_i_4_n_0\,
      S(4) => \trail_count[24]_i_5_n_0\,
      S(3) => \trail_count[24]_i_6_n_0\,
      S(2) => \trail_count[24]_i_7_n_0\,
      S(1) => \trail_count[24]_i_8_n_0\,
      S(0) => \trail_count[24]_i_9_n_0\
    );
\trail_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trail_count_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \trail_count_reg[8]_i_1_n_0\,
      CO(6) => \trail_count_reg[8]_i_1_n_1\,
      CO(5) => \trail_count_reg[8]_i_1_n_2\,
      CO(4) => \trail_count_reg[8]_i_1_n_3\,
      CO(3) => \trail_count_reg[8]_i_1_n_4\,
      CO(2) => \trail_count_reg[8]_i_1_n_5\,
      CO(1) => \trail_count_reg[8]_i_1_n_6\,
      CO(0) => \trail_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \trail_count_reg[15]\(7 downto 0),
      S(7) => \trail_count[8]_i_2_n_0\,
      S(6) => \trail_count[8]_i_3_n_0\,
      S(5) => \trail_count[8]_i_4_n_0\,
      S(4) => \trail_count[8]_i_5_n_0\,
      S(3) => \trail_count[8]_i_6_n_0\,
      S(2) => \trail_count[8]_i_7_n_0\,
      S(1) => \trail_count[8]_i_8_n_0\,
      S(0) => \trail_count[8]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_26\ is
  port (
    tx_cl_en_lp_tst : out STD_LOGIC;
    tx_cl_en_hs_tst : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_26\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_26\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_26\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  tx_cl_en_lp_tst <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
tx_cl_en_hs_tst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d3,
      O => tx_cl_en_hs_tst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_27\ is
  port (
    \out\ : out STD_LOGIC;
    \cl_tx_state_reg[3]\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    xmit_clk_pre_r : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    hs_clk_state_r_reg : in STD_LOGIC;
    hs_clk_state_r_reg_0 : in STD_LOGIC;
    hs_clk_state_r_reg_1 : in STD_LOGIC;
    time_out_zero : in STD_LOGIC;
    hs_clk_state_r_reg_2 : in STD_LOGIC;
    \cl_tx_state_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_27\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_27\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_27\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\cl_tx_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77FF0FFF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => time_out_zero,
      I2 => \cl_tx_state_reg[2]\,
      I3 => hs_clk_state_r_reg_1,
      I4 => hs_clk_state_r_reg_0,
      O => s_level_out_d3_reg_0
    );
hs_clk_state_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => hs_clk_state_r_reg,
      I1 => hs_clk_state_r_reg_0,
      I2 => s_level_out_d3,
      I3 => hs_clk_state_r_reg_1,
      I4 => time_out_zero,
      I5 => hs_clk_state_r_reg_2,
      O => \cl_tx_state_reg[3]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => xmit_clk_pre_r,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_28\ is
  port (
    \out\ : out STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_28\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_28\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_28\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_29\ is
  port (
    \out\ : out STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_29\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_29\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_29\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_30\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    en_cal_hs_datapath : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_30\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_30\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_30\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => en_cal_hs_datapath,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\zero_count[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => hs_dp_sync_out,
      O => s_level_out_d3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_31\ is
  port (
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_31\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_31\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_31\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_33\ is
  port (
    \out\ : out STD_LOGIC;
    cl_txclkactivehs_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    hs_xfer_done_i : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_dl_tx_sm_state[2]_i_6__2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_33\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_33\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_33\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[2]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555555500000000"
    )
        port map (
      I0 => cl_txclkactivehs_i,
      I1 => dl_hs_exit_done_i(1),
      I2 => dl_hs_exit_done_i(0),
      I3 => s_level_out_d3,
      I4 => dl_hs_exit_done_i(2),
      I5 => \FSM_sequential_dl_tx_sm_state[2]_i_6__2\,
      O => cl_txclkactivehs_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => hs_xfer_done_i,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_34\ is
  port (
    s_level_out_d3_reg_0 : out STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    esc_ctrl_all_sm_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_34\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_34\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_34\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_ctrl_all_sm_reg,
      O => s_level_out_d3_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => dl3_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_35\ is
  port (
    \out\ : out STD_LOGIC;
    esc_start : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_35\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_35\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_35\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => esc_start,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_36\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \esc_cmd_data_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]\ : out STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dl3_txdataesc[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txvalidesc_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl3_txvalidesc_1 : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dl3_txtriggeresc[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[1]_0\ : out STD_LOGIC;
    dl3_txulpsesc_0 : out STD_LOGIC;
    dl3_txlpdtesc_0 : out STD_LOGIC;
    esc_ctrl_t_reg : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_tx_state[2]_i_4__2_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_1\ : in STD_LOGIC;
    txlpdtesc_r : in STD_LOGIC;
    txulpsesc_r : in STD_LOGIC;
    \bit_cnt_reg[0]_0\ : in STD_LOGIC;
    \bit_cnt_reg[0]_1\ : in STD_LOGIC;
    \bit_cnt_reg[0]_2\ : in STD_LOGIC;
    esc_ctrl_t_reg_0 : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    \bit_cnt_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[3]\ : in STD_LOGIC;
    \bit_cnt_reg[3]_0\ : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    \esc_cmd_data_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl_lp_dn_reg_1 : in STD_LOGIC;
    tx_dl_lp_dn_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC;
    tx_dl_lp_dp_reg_0 : in STD_LOGIC;
    tx_dl_lp_dp_reg_1 : in STD_LOGIC;
    tx_dl_lp_dp_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_3\ : in STD_LOGIC;
    esc_ctrl_all_sm_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    esc_ctrl_lane_sm_reg : in STD_LOGIC;
    esc_ctrl_axi_if_reg : in STD_LOGIC;
    \bit_cnt_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \esc_cmd_data_reg[7]\ : in STD_LOGIC;
    dl3_txvalidesc : in STD_LOGIC;
    dl3_txulpsexit : in STD_LOGIC;
    \esc_cmd_data_reg[6]_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]_0\ : in STD_LOGIC;
    dl3_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \esc_cmd_data_reg[6]_1\ : in STD_LOGIC;
    \esc_cmd_data_reg[3]\ : in STD_LOGIC;
    txulpsesc_r_reg : in STD_LOGIC;
    tx_dl_lp_dn_esc_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_5\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_2\ : in STD_LOGIC;
    dl_txreadyesc_reg : in STD_LOGIC;
    dl_txreadyesc_reg_0 : in STD_LOGIC;
    txulpsesc_r_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg_3 : in STD_LOGIC;
    dl3_ulpsactivenot : in STD_LOGIC;
    dl3_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl3_txulpsesc : in STD_LOGIC;
    dl3_txlpdtesc : in STD_LOGIC;
    esc_ctrl_t_reg_1 : in STD_LOGIC;
    esc_ctrl_t_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_36\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_36\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_36\ is
  signal \FSM_sequential_dl_tx_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_12__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_13__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_14__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_13__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_6__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_8__2_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_3__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \esc_ctrl_t_i_2__2_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \tx_dl_lp_dn_i_10__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_11__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_13__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_14__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_5__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_8__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_9__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_2__5_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_4__2_n_0\ : STD_LOGIC;
  signal \txtriggeresc_r[3]_i_3__2_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0604"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[0]_i_2__2_n_0\,
      I5 => \FSM_sequential_dl_tx_state[0]_i_3__2_n_0\,
      O => D(0)
    );
\FSM_sequential_dl_tx_state[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => esc_ctrl_t_reg_0,
      I1 => \FSM_sequential_dl_tx_state[0]_i_4__2_n_0\,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[0]_i_2__2_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003000FF0030AA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_dl_tx_state[0]_i_5__2_n_0\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_state[0]_i_3__2_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FBFBF3F3FBFFF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => dl3_txrequestesc,
      I3 => txulpsesc_r,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[0]_i_4__2_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F7F7F"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl3_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl3_txvalidesc,
      O => \FSM_sequential_dl_tx_state[0]_i_5__2_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEEEEEFEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_2__2_n_0\,
      I1 => \FSM_sequential_dl_tx_state[1]_i_3__2_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \dl_ulpsactivenot_i_3__2_n_0\,
      I5 => Q(1),
      O => D(1)
    );
\FSM_sequential_dl_tx_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEFAE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_4__2_n_0\,
      I1 => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \FSM_sequential_dl_tx_state[1]_i_5__2_n_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_2__2_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I1 => Q(2),
      I2 => \bit_cnt_reg[0]_2\,
      I3 => \dl_ulpsactivenot_i_3__2_n_0\,
      I4 => txulpsesc_r,
      I5 => txlpdtesc_r,
      O => \FSM_sequential_dl_tx_state[1]_i_3__2_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => dl3_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => \bit_cnt[3]_i_5__2_n_0\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_state[1]_i_4__2_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A0C0A000A00"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_4__2_0\,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => \dl_ulpsactivenot_i_3__2_n_0\,
      I3 => txlpdtesc_r,
      I4 => txulpsesc_r,
      I5 => \bit_cnt_reg[0]_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_5__2_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFAAABAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_2__2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4__2_n_0\,
      O => D(2)
    );
\FSM_sequential_dl_tx_state[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AA0000000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\,
      I1 => \bit_cnt_reg[0]_2\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => Q(0),
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[2]_i_2__2_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => txlpdtesc_r,
      I3 => s_level_out_d3,
      I4 => dl3_txrequestesc,
      O => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07000000"
    )
        port map (
      I0 => Q(0),
      I1 => txlpdtesc_r,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_state[2]_i_6__2_n_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_4__2_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000455550004"
    )
        port map (
      I0 => \bit_cnt_reg[0]_1\,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => \bit_cnt_reg[0]_2\,
      I4 => \dl_ulpsactivenot_i_3__2_n_0\,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4__2_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_6__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0FFFE"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => Q(2),
      I2 => txulpsesc_r_reg,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => \bit_cnt[3]_i_5__2_n_0\,
      I5 => \bit_cnt_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[3]_i_10__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \FSM_sequential_dl_tx_state_reg[3]_0\(3),
      I4 => txulpsesc_r,
      I5 => \dl_ulpsactivenot_i_3__2_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_12__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl3_txrequestesc,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_dl_tx_state[3]_i_13__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D55070D0D5505"
    )
        port map (
      I0 => Q(1),
      I1 => \bit_cnt[3]_i_5__2_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state[3]_i_14__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_4__2_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_2\,
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_8__2_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_9__2_n_0\,
      O => E(0)
    );
\FSM_sequential_dl_tx_state[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAAAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_10__2_n_0\,
      I1 => esc_ctrl_t_reg_0,
      I2 => Q(2),
      I3 => txlpdtesc_r,
      I4 => \FSM_sequential_dl_tx_state[3]_i_12__2_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_13__2_n_0\,
      O => D(3)
    );
\FSM_sequential_dl_tx_state[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12__2_n_0\,
      I1 => Q(0),
      I2 => \out\,
      I3 => txlpdtesc_r,
      I4 => Q(3),
      I5 => \tx_dl_lp_dn_i_5__2_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_4__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFFFF"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl3_txrequestesc,
      I4 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => dl3_txrequestesc,
      I3 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_8__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_14__2_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_4\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_state_reg[0]_5\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state[3]_i_9__2_n_0\
    );
\bit_cnt[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000EF"
    )
        port map (
      I0 => \bit_cnt_reg[0]_3\(2),
      I1 => \bit_cnt_reg[0]_3\(1),
      I2 => \bit_cnt_reg[0]_3\(3),
      I3 => \bit_cnt_reg[0]_1\,
      I4 => \bit_cnt_reg[0]_3\(0),
      I5 => \bit_cnt[0]_i_2__2_n_0\,
      O => \bit_cnt_reg[0]\(0)
    );
\bit_cnt[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl3_txrequestesc,
      I4 => s_level_out_d3,
      O => \bit_cnt[0]_i_2__2_n_0\
    );
\bit_cnt[3]_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001F0"
    )
        port map (
      I0 => \bit_cnt[3]_i_5__2_n_0\,
      I1 => \esc_cmd_data_reg[6]_0\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \bit_cnt[3]_i_13__2_n_0\
    );
\bit_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFFFEEEE"
    )
        port map (
      I0 => \bit_cnt[3]_i_3__2_n_0\,
      I1 => \bit_cnt[3]_i_4__2_n_0\,
      I2 => \bit_cnt[3]_i_5__2_n_0\,
      I3 => \bit_cnt[3]_i_6__2_n_0\,
      I4 => \bit_cnt_reg[0]_0\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state_reg[2]\(0)
    );
\bit_cnt[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA300000CA00"
    )
        port map (
      I0 => \bit_cnt[3]_i_8__2_n_0\,
      I1 => \bit_cnt_reg[3]\,
      I2 => \bit_cnt_reg[0]_3\(0),
      I3 => \bit_cnt_reg[0]_3\(3),
      I4 => \bit_cnt_reg[0]_1\,
      I5 => \bit_cnt_reg[3]_0\,
      O => \bit_cnt_reg[0]\(1)
    );
\bit_cnt[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020F0300020003"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12__2_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => Q(1),
      I4 => \bit_cnt[3]_i_5__2_n_0\,
      I5 => \bit_cnt_reg[0]_4\,
      O => \bit_cnt[3]_i_3__2_n_0\
    );
\bit_cnt[3]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_5__2_n_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => Q(2),
      I4 => tx_dl_lp_dp_reg_2,
      I5 => \bit_cnt[3]_i_13__2_n_0\,
      O => \bit_cnt[3]_i_4__2_n_0\
    );
\bit_cnt[3]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl3_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txlpdtesc_r,
      O => \bit_cnt[3]_i_5__2_n_0\
    );
\bit_cnt[3]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl3_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txulpsesc_r,
      O => \bit_cnt[3]_i_6__2_n_0\
    );
\bit_cnt[3]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__2_n_0\,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => Q(2),
      I4 => \bit_cnt_reg[0]_3\(2),
      I5 => \bit_cnt_reg[0]_3\(1),
      O => \bit_cnt[3]_i_8__2_n_0\
    );
\dl_txreadyesc_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070400000000"
    )
        port map (
      I0 => dl3_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => dl_txreadyesc_reg,
      I3 => dl_txreadyesc_reg_0,
      I4 => \dl_ulpsactivenot_i_3__2_n_0\,
      I5 => txulpsesc_r_reg_0,
      O => dl3_txvalidesc_1
    );
\dl_ulpsactivenot_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFEEEEEEEE"
    )
        port map (
      I0 => dl_txreadyesc_reg,
      I1 => dl3_txulpsexit,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => txulpsesc_r,
      I4 => \dl_ulpsactivenot_i_3__2_n_0\,
      I5 => dl3_ulpsactivenot,
      O => s_level_out_d3_reg_0
    );
\dl_ulpsactivenot_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl3_txrequestesc,
      O => \dl_ulpsactivenot_i_3__2_n_0\
    );
\esc_cmd_data[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(1),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl3_txdataesc(0),
      I4 => \esc_cmd_data[0]_i_2__2_n_0\,
      I5 => \esc_cmd_data[0]_i_3__2_n_0\,
      O => \dl3_txdataesc[7]\(0)
    );
\esc_cmd_data[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \esc_cmd_data[0]_i_4__2_n_0\,
      I4 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[0]_i_2__2_n_0\
    );
\esc_cmd_data[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_1\,
      I1 => dl3_txvalidesc,
      I2 => \esc_cmd_data_reg[7]\,
      I3 => dl3_txrequestesc,
      I4 => s_level_out_d3,
      I5 => txlpdtesc_r,
      O => \esc_cmd_data[0]_i_3__2_n_0\
    );
\esc_cmd_data[0]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F7F7F"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => s_level_out_d3,
      I2 => dl3_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl3_txvalidesc,
      O => \esc_cmd_data[0]_i_4__2_n_0\
    );
\esc_cmd_data[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(2),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl3_txdataesc(1),
      I4 => \esc_cmd_data[1]_i_2__2_n_0\,
      O => \dl3_txdataesc[7]\(1)
    );
\esc_cmd_data[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6__2_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5__2_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[1]_i_2__2_n_0\
    );
\esc_cmd_data[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(3),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl3_txdataesc(2),
      I4 => \esc_cmd_data[2]_i_2__2_n_0\,
      O => \dl3_txdataesc[7]\(2)
    );
\esc_cmd_data[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6__2_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5__2_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[2]_i_2__2_n_0\
    );
\esc_cmd_data[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(4),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__2_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl3_txdataesc(3),
      O => \dl3_txdataesc[7]\(3)
    );
\esc_cmd_data[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(5),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__2_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl3_txdataesc(4),
      O => \dl3_txdataesc[7]\(4)
    );
\esc_cmd_data[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(6),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__2_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl3_txdataesc(5),
      O => \dl3_txdataesc[7]\(5)
    );
\esc_cmd_data[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008088008888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[6]_1\,
      I2 => txulpsesc_r,
      I3 => \dl_ulpsactivenot_i_3__2_n_0\,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[3]\,
      O => \esc_cmd_data[5]_i_2__2_n_0\
    );
\esc_cmd_data[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888F88F8888888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(7),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => \esc_cmd_data_reg[6]_1\,
      I4 => \esc_cmd_data[6]_i_2__2_n_0\,
      I5 => dl3_txdataesc(6),
      O => \dl3_txdataesc[7]\(6)
    );
\esc_cmd_data[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAA2AAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => txlpdtesc_r,
      I2 => dl3_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r,
      O => \esc_cmd_data[6]_i_2__2_n_0\
    );
\esc_cmd_data[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFFDDDDD"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[7]_i_5__2_n_0\,
      I3 => \esc_cmd_data_reg[0]_1\,
      I4 => \esc_cmd_data_reg[0]_2\,
      I5 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      O => dl3_txvalidesc_0(0)
    );
\esc_cmd_data[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAFAFAF00000000"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_8__2_n_0\,
      I1 => dl3_txdataesc(7),
      I2 => \bit_cnt[3]_i_5__2_n_0\,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl3_txvalidesc,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \dl3_txdataesc[7]\(7)
    );
\esc_cmd_data[7]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      I2 => s_level_out_d3,
      I3 => dl3_txrequestesc,
      O => \esc_cmd_data[7]_i_5__2_n_0\
    );
\esc_cmd_data[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000054005400"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => \dl_ulpsactivenot_i_3__2_n_0\,
      I5 => txulpsesc_r,
      O => \esc_cmd_data[7]_i_8__2_n_0\
    );
\esc_ctrl_all_sm_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_all_sm_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]\
    );
\esc_ctrl_axi_if_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_axi_if_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]_1\
    );
\esc_ctrl_lane_sm_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_lane_sm_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]_0\
    );
\esc_ctrl_t_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => esc_ctrl_t_reg_1,
      I1 => \esc_ctrl_t_i_2__2_n_0\,
      I2 => esc_ctrl_t_reg_0,
      I3 => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\,
      I4 => \out\,
      I5 => esc_ctrl_t_reg_2,
      O => esc_ctrl_t_reg
    );
\esc_ctrl_t_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00032E0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \esc_ctrl_t_i_2__2_n_0\
    );
\esc_stopstate_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_dl_tx_state[2]_i_3__2_n_0\,
      I3 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[1]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\tx_dl_lp_dn_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => \dl_ulpsactivenot_i_3__2_n_0\,
      I2 => tx_dl_lp_dn_reg_0,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_2,
      O => \tx_dl_lp_dn_i_10__2_n_0\
    );
\tx_dl_lp_dn_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl3_txrequestesc,
      I3 => \esc_cmd_data_reg[6]\(0),
      O => \tx_dl_lp_dn_i_11__2_n_0\
    );
\tx_dl_lp_dn_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F4000000040"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__2_n_0\,
      I1 => txlpdtesc_r,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \tx_dl_lp_dn_i_13__2_n_0\
    );
\tx_dl_lp_dn_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F777"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl3_txrequestesc,
      I2 => Q(2),
      I3 => dl3_txulpsexit,
      I4 => Q(1),
      I5 => Q(0),
      O => \tx_dl_lp_dn_i_14__2_n_0\
    );
\tx_dl_lp_dn_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_3__2_n_0\,
      I1 => Q(3),
      I2 => tx_dl_lp_dp_reg,
      I3 => \tx_dl_lp_dn_i_5__2_n_0\,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => tx_dl_lp_dp_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[3]\
    );
\tx_dl_lp_dn_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_8__2_n_0\,
      I1 => \tx_dl_lp_dn_i_9__2_n_0\,
      I2 => \tx_dl_lp_dn_i_10__2_n_0\,
      I3 => \tx_dl_lp_dn_i_11__2_n_0\,
      I4 => tx_dl_lp_dn_reg,
      I5 => \tx_dl_lp_dn_i_13__2_n_0\,
      O => \esc_cmd_data_reg[0]\
    );
\tx_dl_lp_dn_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF2222E222"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__2_n_0\,
      I1 => Q(2),
      I2 => tx_dl_lp_dp_reg_2,
      I3 => Q(0),
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[0]_i_4__2_n_0\,
      O => \tx_dl_lp_dn_i_3__2_n_0\
    );
\tx_dl_lp_dn_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABABABAB"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_14__2_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl3_txvalidesc,
      I5 => txlpdtesc_r,
      O => \tx_dl_lp_dn_i_5__2_n_0\
    );
\tx_dl_lp_dn_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => \bit_cnt[3]_i_6__2_n_0\,
      I2 => tx_dl_lp_dn_reg_2,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_3,
      O => \tx_dl_lp_dn_i_8__2_n_0\
    );
\tx_dl_lp_dn_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080A0A00F80A0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \dl_ulpsactivenot_i_3__2_n_0\,
      O => \tx_dl_lp_dn_i_9__2_n_0\
    );
\tx_dl_lp_dp_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_2__5_n_0\,
      I1 => tx_dl_lp_dp_reg_3,
      I2 => tx_dl_lp_dn_reg,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => \tx_dl_lp_dp_i_4__2_n_0\,
      O => \esc_cmd_data_reg[0]_0\
    );
\tx_dl_lp_dp_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000808"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => dl3_txulpsexit,
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[3]_i_7__2_n_0\,
      O => \tx_dl_lp_dp_i_2__5_n_0\
    );
\tx_dl_lp_dp_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \dl_ulpsactivenot_i_3__2_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \tx_dl_lp_dp_i_4__2_n_0\
    );
\txlpdtesc_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl3_txlpdtesc,
      I1 => txulpsesc_r_reg,
      I2 => dl3_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txlpdtesc_r,
      O => dl3_txlpdtesc_0
    );
\txtriggeresc_r[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl3_txtriggeresc(0),
      O => \FSM_sequential_dl_tx_state_reg[1]\(0)
    );
\txtriggeresc_r[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl3_txtriggeresc(1),
      O => \FSM_sequential_dl_tx_state_reg[1]\(1)
    );
\txtriggeresc_r[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl3_txtriggeresc(2),
      O => \FSM_sequential_dl_tx_state_reg[1]\(2)
    );
\txtriggeresc_r[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0FEF0F"
    )
        port map (
      I0 => dl3_txtriggeresc(0),
      I1 => dl3_txtriggeresc(3),
      I2 => txulpsesc_r_reg_0,
      I3 => \txtriggeresc_r[3]_i_3__2_n_0\,
      I4 => dl3_txtriggeresc(2),
      I5 => dl3_txtriggeresc(1),
      O => \dl3_txtriggeresc[0]\(0)
    );
\txtriggeresc_r[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__2_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl3_txtriggeresc(3),
      O => \FSM_sequential_dl_tx_state_reg[1]\(3)
    );
\txtriggeresc_r[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => dl3_txrequestesc,
      I5 => s_level_out_d3,
      O => \txtriggeresc_r[3]_i_3__2_n_0\
    );
\txulpsesc_r_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl3_txulpsesc,
      I1 => txulpsesc_r_reg,
      I2 => dl3_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txulpsesc_r,
      O => dl3_txulpsesc_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_38\ is
  port (
    \out\ : out STD_LOGIC;
    dl_stopstate_reg : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    dl_stopstate_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl_stopstate_reg_1 : in STD_LOGIC;
    dl_stopstate_reg_2 : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    en_hs_datapath_reg_0 : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    hs_xfer_done_all : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_2\ : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC;
    system_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_38\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_38\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_38\ is
  signal \FSM_sequential_dl_tx_sm_state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_tx_sm_state_reg[0]\ : STD_LOGIC;
  signal \dl_stopstate_i_2__2_n_0\ : STD_LOGIC;
  signal \dl_stopstate_i_4__2_n_0\ : STD_LOGIC;
  signal \en_cal_hs_datapath_i_3__2_n_0\ : STD_LOGIC;
  signal \^init_done_reg\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_tx_sm_state_reg[0]\ <= \^fsm_sequential_dl_tx_sm_state_reg[0]\;
  init_done_reg <= \^init_done_reg\;
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFECCCCCCCC"
    )
        port map (
      I0 => en_hs_datapath_reg_0,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I2 => Q(1),
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      I4 => \FSM_sequential_dl_tx_sm_state[2]_i_5__2_n_0\,
      I5 => \^fsm_sequential_dl_tx_sm_state_reg[0]\,
      O => E(0)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFFF"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => Q(0),
      I2 => cl_txclkactivehs_i,
      I3 => tx_dl_lp_dn_reg,
      I4 => tx_dl_lp_dn_reg_0,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_5__2_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFEFEFEEEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[0]_2\,
      I1 => \^init_done_reg\,
      I2 => Q(0),
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      I4 => Q(1),
      I5 => Q(2),
      O => \^fsm_sequential_dl_tx_sm_state_reg[0]\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => s_level_out_d3,
      I2 => esc_start_reg,
      I3 => system_rst,
      O => \^init_done_reg\
    );
\dl_stopstate_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \dl_stopstate_i_2__2_n_0\,
      I1 => dl_stopstate_reg_0,
      I2 => \dl_stopstate_i_4__2_n_0\,
      I3 => dl_stopstate_i,
      O => dl_stopstate_reg
    );
\dl_stopstate_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFAABF"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => dl_stopstate_reg_1,
      I4 => dl_stopstate_reg_2,
      O => \dl_stopstate_i_2__2_n_0\
    );
\dl_stopstate_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAFEA"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => en_hs_datapath_reg,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => \dl_stopstate_i_4__2_n_0\
    );
\en_cal_hs_datapath_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFAAAE"
    )
        port map (
      I0 => \en_cal_hs_datapath_i_3__2_n_0\,
      I1 => en_hs_datapath_reg,
      I2 => Q(1),
      I3 => Q(0),
      I4 => en_hs_datapath_reg_0,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
\en_cal_hs_datapath_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBBBEEAEBBBB"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => Q(0),
      I2 => cl_txclkactivehs_i,
      I3 => hs_xfer_done_all,
      I4 => Q(2),
      I5 => Q(1),
      O => \en_cal_hs_datapath_i_3__2_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl3_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
\tx_dl_lp_dp_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A88"
    )
        port map (
      I0 => \^fsm_sequential_dl_tx_sm_state_reg[0]\,
      I1 => \FSM_sequential_dl_tx_sm_state[2]_i_5__2_n_0\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      I3 => Q(1),
      I4 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_39\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    s_level_out_d3_reg_2 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_status_bit_6_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    dl_status_bit_6_reg_1 : in STD_LOGIC;
    dl_status_bit_6_reg_2 : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC;
    \dl_stopstate_i_2__2\ : in STD_LOGIC;
    esc_active_sync_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_39\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_39\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_39\ is
  signal \dl_status_bit_6_i_3__2_n_0\ : STD_LOGIC;
  signal \dl_status_bit_6_i_4__2_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
\FSM_sequential_dl_tx_sm_state[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_start_reg,
      O => s_level_out_d3_reg_2
    );
\dl_status_bit_6_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD1D111D1"
    )
        port map (
      I0 => dl_status_bit_6_reg,
      I1 => Q(2),
      I2 => dl_status_bit_6_reg_0,
      I3 => Q(1),
      I4 => \dl_status_bit_6_i_3__2_n_0\,
      I5 => \dl_status_bit_6_i_4__2_n_0\,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]\
    );
\dl_status_bit_6_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(0),
      I1 => esc_start_reg,
      I2 => s_level_out_d3,
      O => \dl_status_bit_6_i_3__2_n_0\
    );
\dl_status_bit_6_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCCCCCEECCFCCC"
    )
        port map (
      I0 => \^s_level_out_d3_reg_0\,
      I1 => dl_status_bit_6_reg_1,
      I2 => dl_status_bit_6_reg_2,
      I3 => Q(2),
      I4 => Q(1),
      I5 => Q(0),
      O => \dl_status_bit_6_i_4__2_n_0\
    );
\dl_status_bit_6_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070FF7000700070"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_start_reg,
      I2 => timeout_hsexit_all,
      I3 => Q(0),
      I4 => \dl_stopstate_i_2__2\,
      I5 => esc_active_sync_r,
      O => \^s_level_out_d3_reg_0\
    );
esc_start_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_start_reg,
      I2 => Q(2),
      I3 => Q(0),
      O => s_level_out_d3_reg_1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl3_txrequestesc,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_40\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : out STD_LOGIC;
    en_hs_datapath14_out : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    timeout_prepare_reg : out STD_LOGIC;
    dl_status_bit_6_reg : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en_lp_01_cnt_reg : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_lp_01_cnt_reg_1 : in STD_LOGIC;
    en_lp_01_cnt_reg_2 : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    en_lp_01_cnt_reg_3 : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_40\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_40\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_40\ is
  signal \FSM_sequential_dl_tx_sm_state[2]_i_10__1_n_0\ : STD_LOGIC;
  signal en_lp_01_cnt15_out : STD_LOGIC;
  signal \en_lp_01_cnt_i_3__2_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal \^s_level_out_d3_reg_1\ : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \tx_dl_lp_dp_i_3__6_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_4__3_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
  s_level_out_d3_reg_1 <= \^s_level_out_d3_reg_1\;
\FSM_sequential_dl_tx_sm_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF1FFFFFFFFF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_hs_datapath_reg,
      I2 => cl_txclkactivehs_i,
      I3 => en_lp_01_cnt_reg_2,
      I4 => tx_dl_lp_dp_reg,
      I5 => tx_dl_lp_dn_reg_0,
      O => \^s_level_out_d3_reg_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0FFFFFFFFFFFF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_hs_datapath_reg,
      I2 => cl_txclkactivehs_i,
      I3 => en_lp_01_cnt_reg_1,
      I4 => Q(1),
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_sm_state[2]_i_10__1_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000033BB00003FFF"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => \FSM_sequential_dl_tx_sm_state[2]_i_10__1_n_0\,
      I2 => \^s_level_out_d3_reg_0\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => init_done_reg
    );
\FSM_sequential_dl_tx_sm_state[2]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFC3F7F3FFF3F7"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^s_level_out_d3_reg_1\,
      I5 => en_lp_01_cnt_reg_1,
      O => timeout_prepare_reg
    );
\dl_status_bit_6_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505111100FF5555"
    )
        port map (
      I0 => dl_status_bit_6_reg_0,
      I1 => cl_init_done_coreclk_i,
      I2 => \^s_level_out_d3_reg_1\,
      I3 => \^s_level_out_d3_reg_0\,
      I4 => Q(1),
      I5 => Q(0),
      O => dl_status_bit_6_reg
    );
\dl_stopstate_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00008080C0C0"
    )
        port map (
      I0 => \^s_level_out_d3_reg_1\,
      I1 => Q(0),
      I2 => cl_init_done_coreclk_i,
      I3 => dl_stopstate_reg,
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
dl_stopstate_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010151"
    )
        port map (
      I0 => Q(2),
      I1 => cl_init_done_coreclk_i,
      I2 => Q(1),
      I3 => \^s_level_out_d3_reg_0\,
      I4 => Q(0),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
\en_cal_hs_datapath_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_hs_datapath_reg,
      I2 => cl_txclkactivehs_i,
      O => \^s_level_out_d3_reg_1\
    );
\en_hs_datapath_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A800"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => en_hs_datapath_reg,
      I3 => cl_txclkactivehs_i,
      I4 => Q(0),
      I5 => en_lp_01_cnt_reg,
      O => en_hs_datapath14_out
    );
\en_lp_01_cnt_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFEAA02"
    )
        port map (
      I0 => en_lp_01_cnt15_out,
      I1 => Q(2),
      I2 => \en_lp_01_cnt_i_3__2_n_0\,
      I3 => en_lp_01_cnt_reg,
      I4 => en_lp_01_cnt_reg_0,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]\
    );
\en_lp_01_cnt_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0407040400000000"
    )
        port map (
      I0 => en_lp_01_cnt_reg_1,
      I1 => Q(0),
      I2 => \^s_level_out_d3_reg_1\,
      I3 => en_lp_01_cnt_reg_2,
      I4 => tx_dl_lp_dn_reg_0,
      I5 => en_lp_01_cnt_reg_3,
      O => en_lp_01_cnt15_out
    );
\en_lp_01_cnt_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF00BF0FBF0"
    )
        port map (
      I0 => en_lp_01_cnt_reg_2,
      I1 => tx_dl_lp_dn_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => en_lp_01_cnt_reg_1,
      I5 => \^s_level_out_d3_reg_1\,
      O => \en_lp_01_cnt_i_3__2_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl_txrequesths_r,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
\tx_dl_lp_dn_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => tx_dl_lp_dn_reg,
      I1 => \tx_dl_lp_dp_i_4__3_n_0\,
      I2 => \^s_level_out_d3_reg_0\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
\tx_dl_lp_dp_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0008"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_3__6_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => tx_dl_lp_dn_reg,
      I5 => \tx_dl_lp_dp_i_4__3_n_0\,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_0\
    );
\tx_dl_lp_dp_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1F000000000000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => en_hs_datapath_reg,
      I2 => cl_txclkactivehs_i,
      I3 => en_lp_01_cnt_reg_2,
      I4 => tx_dl_lp_dp_reg,
      I5 => tx_dl_lp_dn_reg_0,
      O => \tx_dl_lp_dp_i_3__6_n_0\
    );
\tx_dl_lp_dp_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF0FB00F"
    )
        port map (
      I0 => \^s_level_out_d3_reg_1\,
      I1 => en_lp_01_cnt_reg_1,
      I2 => Q(1),
      I3 => Q(0),
      I4 => cl_init_done_coreclk_i,
      I5 => Q(2),
      O => \tx_dl_lp_dp_i_4__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_41\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    en_cal_hs_datapath13_out : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC;
    esc_start_reg_0 : in STD_LOGIC;
    esc_start_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    esc_start : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    en_cal_hs_datapath_reg : in STD_LOGIC;
    en_cal_hs_datapath_reg_0 : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state[1]_i_2__2_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state[2]_i_7__2_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_41\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_41\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_41\ is
  signal \FSM_sequential_dl_tx_sm_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_7__2_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033AA0FFF"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[0]_i_2__2_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[1]_0\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      O => D(0)
    );
\FSM_sequential_dl_tx_sm_state[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => en_cal_hs_datapath_reg,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => \FSM_sequential_dl_tx_sm_state[0]_i_2__2_n_0\
    );
\FSM_sequential_dl_tx_sm_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA2"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2__2_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[1]_0\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => esc_start_reg,
      O => D(1)
    );
\FSM_sequential_dl_tx_sm_state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDCFFCFFFC"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[0]_i_2__2_n_0\,
      I1 => esc_start_reg,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_sm_state[1]_i_4__2_n_0\,
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_sm_state[1]_i_2__2_n_0\
    );
\FSM_sequential_dl_tx_sm_state[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2__2_0\,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => \FSM_sequential_dl_tx_sm_state[1]_i_4__2_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDFFF"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[2]_0\,
      I1 => \FSM_sequential_dl_tx_sm_state[2]_i_7__2_0\,
      I2 => cl_txclkactivehs_i,
      I3 => s_level_out_d3,
      I4 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_12__0_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040F"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_7__2_n_0\,
      I1 => Q(1),
      I2 => esc_start_reg,
      I3 => \FSM_sequential_dl_tx_sm_state_reg[2]\,
      O => D(2)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F7FFF7FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_12__0_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[2]_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_2\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_7__2_n_0\
    );
\en_cal_hs_datapath_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => en_cal_hs_datapath_reg,
      I1 => s_level_out_d3,
      I2 => Q(2),
      I3 => en_cal_hs_datapath_reg_0,
      I4 => Q(0),
      I5 => esc_start_reg,
      O => en_cal_hs_datapath13_out
    );
\esc_start_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1311131310111010"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_7__2_n_0\,
      I1 => esc_start_reg,
      I2 => esc_start_reg_0,
      I3 => esc_start_reg_1,
      I4 => Q(1),
      I5 => esc_start,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_42\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    esc_active_sync_r : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_42\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_42\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_42\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B0B0BFBFBF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_active_sync_r,
      I2 => Q(0),
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]\,
      I4 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I5 => timeout_hsexit_all,
      O => s_level_out_d3_reg_0
    );
\esc_start_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => s_level_out_d3,
      I4 => esc_active_sync_r,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_43\ is
  port (
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_43\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_43\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_43\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_44\ is
  port (
    \out\ : out STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_44\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_44\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_44\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_45\ is
  port (
    \out\ : out STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_45\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_45\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_45\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_46\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    en_cal_hs_datapath : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_46\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_46\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_46\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => en_cal_hs_datapath,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\zero_count[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => hs_dp_sync_out,
      O => s_level_out_d3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_47\ is
  port (
    dl_status_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_47\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_47\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_47\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl_status_reg(0),
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_49\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    hs_xfer_done_i : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_txclkactivehs_i_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_49\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_49\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_49\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => hs_xfer_done_i,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
start_clkpost_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl_hs_exit_done_i(1),
      I2 => dl_hs_exit_done_i(2),
      I3 => dl_hs_exit_done_i(0),
      I4 => cl_txclkactivehs_i_3,
      O => s_level_out_d3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_53\ is
  port (
    s_level_out_d3_reg_0 : out STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    esc_ctrl_all_sm_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_53\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_53\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_53\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_ctrl_all_sm_reg,
      O => s_level_out_d3_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => dl2_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_54\ is
  port (
    \out\ : out STD_LOGIC;
    esc_start : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_54\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_54\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_54\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => esc_start,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_55\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \esc_cmd_data_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]\ : out STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dl2_txdataesc[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txvalidesc_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl2_txvalidesc_1 : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dl2_txtriggeresc[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[1]_0\ : out STD_LOGIC;
    dl2_txulpsesc_0 : out STD_LOGIC;
    dl2_txlpdtesc_0 : out STD_LOGIC;
    esc_ctrl_t_reg : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_tx_state[2]_i_4__1_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_1\ : in STD_LOGIC;
    txlpdtesc_r : in STD_LOGIC;
    txulpsesc_r : in STD_LOGIC;
    \bit_cnt_reg[0]_0\ : in STD_LOGIC;
    \bit_cnt_reg[0]_1\ : in STD_LOGIC;
    \bit_cnt_reg[0]_2\ : in STD_LOGIC;
    esc_ctrl_t_reg_0 : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    \bit_cnt_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[3]\ : in STD_LOGIC;
    \bit_cnt_reg[3]_0\ : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    \esc_cmd_data_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl_lp_dn_reg_1 : in STD_LOGIC;
    tx_dl_lp_dn_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC;
    tx_dl_lp_dp_reg_0 : in STD_LOGIC;
    tx_dl_lp_dp_reg_1 : in STD_LOGIC;
    tx_dl_lp_dp_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_3\ : in STD_LOGIC;
    esc_ctrl_all_sm_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    esc_ctrl_lane_sm_reg : in STD_LOGIC;
    esc_ctrl_axi_if_reg : in STD_LOGIC;
    \bit_cnt_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \esc_cmd_data_reg[7]\ : in STD_LOGIC;
    dl2_txvalidesc : in STD_LOGIC;
    dl2_txulpsexit : in STD_LOGIC;
    \esc_cmd_data_reg[6]_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]_0\ : in STD_LOGIC;
    dl2_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \esc_cmd_data_reg[6]_1\ : in STD_LOGIC;
    \esc_cmd_data_reg[3]\ : in STD_LOGIC;
    txulpsesc_r_reg : in STD_LOGIC;
    tx_dl_lp_dn_esc_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_5\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_2\ : in STD_LOGIC;
    dl_txreadyesc_reg : in STD_LOGIC;
    dl_txreadyesc_reg_0 : in STD_LOGIC;
    txulpsesc_r_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg_3 : in STD_LOGIC;
    dl2_ulpsactivenot : in STD_LOGIC;
    dl2_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl2_txulpsesc : in STD_LOGIC;
    dl2_txlpdtesc : in STD_LOGIC;
    esc_ctrl_t_reg_1 : in STD_LOGIC;
    esc_ctrl_t_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_55\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_55\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_55\ is
  signal \FSM_sequential_dl_tx_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_12__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_13__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_14__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_13__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_8__1_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_3__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \esc_ctrl_t_i_2__1_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \tx_dl_lp_dn_i_10__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_11__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_13__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_14__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_5__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_8__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_9__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_2__3_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_4__1_n_0\ : STD_LOGIC;
  signal \txtriggeresc_r[3]_i_3__1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0604"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[0]_i_2__1_n_0\,
      I5 => \FSM_sequential_dl_tx_state[0]_i_3__1_n_0\,
      O => D(0)
    );
\FSM_sequential_dl_tx_state[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => esc_ctrl_t_reg_0,
      I1 => \FSM_sequential_dl_tx_state[0]_i_4__1_n_0\,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[0]_i_2__1_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003000FF0030AA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_dl_tx_state[0]_i_5__1_n_0\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_state[0]_i_3__1_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FBFBF3F3FBFFF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => dl2_txrequestesc,
      I3 => txulpsesc_r,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[0]_i_4__1_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F7F7F"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl2_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl2_txvalidesc,
      O => \FSM_sequential_dl_tx_state[0]_i_5__1_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEEEEEFEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_2__1_n_0\,
      I1 => \FSM_sequential_dl_tx_state[1]_i_3__1_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \dl_ulpsactivenot_i_3__1_n_0\,
      I5 => Q(1),
      O => D(1)
    );
\FSM_sequential_dl_tx_state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEFAE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_4__1_n_0\,
      I1 => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \FSM_sequential_dl_tx_state[1]_i_5__1_n_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_2__1_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I1 => Q(2),
      I2 => \bit_cnt_reg[0]_2\,
      I3 => \dl_ulpsactivenot_i_3__1_n_0\,
      I4 => txulpsesc_r,
      I5 => txlpdtesc_r,
      O => \FSM_sequential_dl_tx_state[1]_i_3__1_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => dl2_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => \bit_cnt[3]_i_5__1_n_0\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_state[1]_i_4__1_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A0C0A000A00"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_4__1_0\,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => \dl_ulpsactivenot_i_3__1_n_0\,
      I3 => txlpdtesc_r,
      I4 => txulpsesc_r,
      I5 => \bit_cnt_reg[0]_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_5__1_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFAAABAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_2__1_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4__1_n_0\,
      O => D(2)
    );
\FSM_sequential_dl_tx_state[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AA0000000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\,
      I1 => \bit_cnt_reg[0]_2\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => Q(0),
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[2]_i_2__1_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => txlpdtesc_r,
      I3 => s_level_out_d3,
      I4 => dl2_txrequestesc,
      O => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07000000"
    )
        port map (
      I0 => Q(0),
      I1 => txlpdtesc_r,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_state[2]_i_6__1_n_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_4__1_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000455550004"
    )
        port map (
      I0 => \bit_cnt_reg[0]_1\,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => \bit_cnt_reg[0]_2\,
      I4 => \dl_ulpsactivenot_i_3__1_n_0\,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4__1_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_6__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0FFFE"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => Q(2),
      I2 => txulpsesc_r_reg,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => \bit_cnt[3]_i_5__1_n_0\,
      I5 => \bit_cnt_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[3]_i_10__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \FSM_sequential_dl_tx_state_reg[3]_0\(3),
      I4 => txulpsesc_r,
      I5 => \dl_ulpsactivenot_i_3__1_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_12__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl2_txrequestesc,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_dl_tx_state[3]_i_13__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D55070D0D5505"
    )
        port map (
      I0 => Q(1),
      I1 => \bit_cnt[3]_i_5__1_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state[3]_i_14__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_4__1_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_2\,
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_8__1_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_9__1_n_0\,
      O => E(0)
    );
\FSM_sequential_dl_tx_state[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAAAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_10__1_n_0\,
      I1 => esc_ctrl_t_reg_0,
      I2 => Q(2),
      I3 => txlpdtesc_r,
      I4 => \FSM_sequential_dl_tx_state[3]_i_12__1_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_13__1_n_0\,
      O => D(3)
    );
\FSM_sequential_dl_tx_state[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12__1_n_0\,
      I1 => Q(0),
      I2 => \out\,
      I3 => txlpdtesc_r,
      I4 => Q(3),
      I5 => \tx_dl_lp_dn_i_5__1_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_4__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFFFF"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl2_txrequestesc,
      I4 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => dl2_txrequestesc,
      I3 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_8__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_14__1_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_4\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_state_reg[0]_5\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state[3]_i_9__1_n_0\
    );
\bit_cnt[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000EF"
    )
        port map (
      I0 => \bit_cnt_reg[0]_3\(2),
      I1 => \bit_cnt_reg[0]_3\(1),
      I2 => \bit_cnt_reg[0]_3\(3),
      I3 => \bit_cnt_reg[0]_1\,
      I4 => \bit_cnt_reg[0]_3\(0),
      I5 => \bit_cnt[0]_i_2__1_n_0\,
      O => \bit_cnt_reg[0]\(0)
    );
\bit_cnt[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl2_txrequestesc,
      I4 => s_level_out_d3,
      O => \bit_cnt[0]_i_2__1_n_0\
    );
\bit_cnt[3]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001F0"
    )
        port map (
      I0 => \bit_cnt[3]_i_5__1_n_0\,
      I1 => \esc_cmd_data_reg[6]_0\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \bit_cnt[3]_i_13__1_n_0\
    );
\bit_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFFFEEEE"
    )
        port map (
      I0 => \bit_cnt[3]_i_3__1_n_0\,
      I1 => \bit_cnt[3]_i_4__1_n_0\,
      I2 => \bit_cnt[3]_i_5__1_n_0\,
      I3 => \bit_cnt[3]_i_6__1_n_0\,
      I4 => \bit_cnt_reg[0]_0\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state_reg[2]\(0)
    );
\bit_cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA300000CA00"
    )
        port map (
      I0 => \bit_cnt[3]_i_8__1_n_0\,
      I1 => \bit_cnt_reg[3]\,
      I2 => \bit_cnt_reg[0]_3\(0),
      I3 => \bit_cnt_reg[0]_3\(3),
      I4 => \bit_cnt_reg[0]_1\,
      I5 => \bit_cnt_reg[3]_0\,
      O => \bit_cnt_reg[0]\(1)
    );
\bit_cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020F0300020003"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12__1_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => Q(1),
      I4 => \bit_cnt[3]_i_5__1_n_0\,
      I5 => \bit_cnt_reg[0]_4\,
      O => \bit_cnt[3]_i_3__1_n_0\
    );
\bit_cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_5__1_n_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => Q(2),
      I4 => tx_dl_lp_dp_reg_2,
      I5 => \bit_cnt[3]_i_13__1_n_0\,
      O => \bit_cnt[3]_i_4__1_n_0\
    );
\bit_cnt[3]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl2_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txlpdtesc_r,
      O => \bit_cnt[3]_i_5__1_n_0\
    );
\bit_cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl2_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txulpsesc_r,
      O => \bit_cnt[3]_i_6__1_n_0\
    );
\bit_cnt[3]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__1_n_0\,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => Q(2),
      I4 => \bit_cnt_reg[0]_3\(2),
      I5 => \bit_cnt_reg[0]_3\(1),
      O => \bit_cnt[3]_i_8__1_n_0\
    );
\dl_txreadyesc_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070400000000"
    )
        port map (
      I0 => dl2_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => dl_txreadyesc_reg,
      I3 => dl_txreadyesc_reg_0,
      I4 => \dl_ulpsactivenot_i_3__1_n_0\,
      I5 => txulpsesc_r_reg_0,
      O => dl2_txvalidesc_1
    );
\dl_ulpsactivenot_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFEEEEEEEE"
    )
        port map (
      I0 => dl_txreadyesc_reg,
      I1 => dl2_txulpsexit,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => txulpsesc_r,
      I4 => \dl_ulpsactivenot_i_3__1_n_0\,
      I5 => dl2_ulpsactivenot,
      O => s_level_out_d3_reg_0
    );
\dl_ulpsactivenot_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl2_txrequestesc,
      O => \dl_ulpsactivenot_i_3__1_n_0\
    );
\esc_cmd_data[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(1),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl2_txdataesc(0),
      I4 => \esc_cmd_data[0]_i_2__1_n_0\,
      I5 => \esc_cmd_data[0]_i_3__1_n_0\,
      O => \dl2_txdataesc[7]\(0)
    );
\esc_cmd_data[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \esc_cmd_data[0]_i_4__1_n_0\,
      I4 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[0]_i_2__1_n_0\
    );
\esc_cmd_data[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_1\,
      I1 => dl2_txvalidesc,
      I2 => \esc_cmd_data_reg[7]\,
      I3 => dl2_txrequestesc,
      I4 => s_level_out_d3,
      I5 => txlpdtesc_r,
      O => \esc_cmd_data[0]_i_3__1_n_0\
    );
\esc_cmd_data[0]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F7F7F"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => s_level_out_d3,
      I2 => dl2_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl2_txvalidesc,
      O => \esc_cmd_data[0]_i_4__1_n_0\
    );
\esc_cmd_data[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(2),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl2_txdataesc(1),
      I4 => \esc_cmd_data[1]_i_2__1_n_0\,
      O => \dl2_txdataesc[7]\(1)
    );
\esc_cmd_data[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6__1_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5__1_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[1]_i_2__1_n_0\
    );
\esc_cmd_data[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(3),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl2_txdataesc(2),
      I4 => \esc_cmd_data[2]_i_2__1_n_0\,
      O => \dl2_txdataesc[7]\(2)
    );
\esc_cmd_data[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6__1_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5__1_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[2]_i_2__1_n_0\
    );
\esc_cmd_data[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(4),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__1_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl2_txdataesc(3),
      O => \dl2_txdataesc[7]\(3)
    );
\esc_cmd_data[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(5),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__1_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl2_txdataesc(4),
      O => \dl2_txdataesc[7]\(4)
    );
\esc_cmd_data[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(6),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__1_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl2_txdataesc(5),
      O => \dl2_txdataesc[7]\(5)
    );
\esc_cmd_data[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008088008888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[6]_1\,
      I2 => txulpsesc_r,
      I3 => \dl_ulpsactivenot_i_3__1_n_0\,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[3]\,
      O => \esc_cmd_data[5]_i_2__1_n_0\
    );
\esc_cmd_data[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888F88F8888888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(7),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => \esc_cmd_data_reg[6]_1\,
      I4 => \esc_cmd_data[6]_i_2__1_n_0\,
      I5 => dl2_txdataesc(6),
      O => \dl2_txdataesc[7]\(6)
    );
\esc_cmd_data[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAA2AAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => txlpdtesc_r,
      I2 => dl2_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r,
      O => \esc_cmd_data[6]_i_2__1_n_0\
    );
\esc_cmd_data[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFFDDDDD"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[7]_i_5__1_n_0\,
      I3 => \esc_cmd_data_reg[0]_1\,
      I4 => \esc_cmd_data_reg[0]_2\,
      I5 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      O => dl2_txvalidesc_0(0)
    );
\esc_cmd_data[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAFAFAF00000000"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_8__1_n_0\,
      I1 => dl2_txdataesc(7),
      I2 => \bit_cnt[3]_i_5__1_n_0\,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl2_txvalidesc,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \dl2_txdataesc[7]\(7)
    );
\esc_cmd_data[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      I2 => s_level_out_d3,
      I3 => dl2_txrequestesc,
      O => \esc_cmd_data[7]_i_5__1_n_0\
    );
\esc_cmd_data[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000054005400"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => \dl_ulpsactivenot_i_3__1_n_0\,
      I5 => txulpsesc_r,
      O => \esc_cmd_data[7]_i_8__1_n_0\
    );
\esc_ctrl_all_sm_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_all_sm_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]\
    );
\esc_ctrl_axi_if_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_axi_if_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]_1\
    );
\esc_ctrl_lane_sm_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_lane_sm_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]_0\
    );
\esc_ctrl_t_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => esc_ctrl_t_reg_1,
      I1 => \esc_ctrl_t_i_2__1_n_0\,
      I2 => esc_ctrl_t_reg_0,
      I3 => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\,
      I4 => \out\,
      I5 => esc_ctrl_t_reg_2,
      O => esc_ctrl_t_reg
    );
\esc_ctrl_t_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00032E0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \esc_ctrl_t_i_2__1_n_0\
    );
\esc_stopstate_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_dl_tx_state[2]_i_3__1_n_0\,
      I3 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[1]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\tx_dl_lp_dn_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => \dl_ulpsactivenot_i_3__1_n_0\,
      I2 => tx_dl_lp_dn_reg_0,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_2,
      O => \tx_dl_lp_dn_i_10__1_n_0\
    );
\tx_dl_lp_dn_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl2_txrequestesc,
      I3 => \esc_cmd_data_reg[6]\(0),
      O => \tx_dl_lp_dn_i_11__1_n_0\
    );
\tx_dl_lp_dn_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F4000000040"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__1_n_0\,
      I1 => txlpdtesc_r,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \tx_dl_lp_dn_i_13__1_n_0\
    );
\tx_dl_lp_dn_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F777"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl2_txrequestesc,
      I2 => Q(2),
      I3 => dl2_txulpsexit,
      I4 => Q(1),
      I5 => Q(0),
      O => \tx_dl_lp_dn_i_14__1_n_0\
    );
\tx_dl_lp_dn_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_3__1_n_0\,
      I1 => Q(3),
      I2 => tx_dl_lp_dp_reg,
      I3 => \tx_dl_lp_dn_i_5__1_n_0\,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => tx_dl_lp_dp_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[3]\
    );
\tx_dl_lp_dn_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_8__1_n_0\,
      I1 => \tx_dl_lp_dn_i_9__1_n_0\,
      I2 => \tx_dl_lp_dn_i_10__1_n_0\,
      I3 => \tx_dl_lp_dn_i_11__1_n_0\,
      I4 => tx_dl_lp_dn_reg,
      I5 => \tx_dl_lp_dn_i_13__1_n_0\,
      O => \esc_cmd_data_reg[0]\
    );
\tx_dl_lp_dn_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF2222E222"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__1_n_0\,
      I1 => Q(2),
      I2 => tx_dl_lp_dp_reg_2,
      I3 => Q(0),
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[0]_i_4__1_n_0\,
      O => \tx_dl_lp_dn_i_3__1_n_0\
    );
\tx_dl_lp_dn_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABABABAB"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_14__1_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl2_txvalidesc,
      I5 => txlpdtesc_r,
      O => \tx_dl_lp_dn_i_5__1_n_0\
    );
\tx_dl_lp_dn_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => \bit_cnt[3]_i_6__1_n_0\,
      I2 => tx_dl_lp_dn_reg_2,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_3,
      O => \tx_dl_lp_dn_i_8__1_n_0\
    );
\tx_dl_lp_dn_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080A0A00F80A0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \dl_ulpsactivenot_i_3__1_n_0\,
      O => \tx_dl_lp_dn_i_9__1_n_0\
    );
\tx_dl_lp_dp_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_2__3_n_0\,
      I1 => tx_dl_lp_dp_reg_3,
      I2 => tx_dl_lp_dn_reg,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => \tx_dl_lp_dp_i_4__1_n_0\,
      O => \esc_cmd_data_reg[0]_0\
    );
\tx_dl_lp_dp_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000808"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => dl2_txulpsexit,
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[3]_i_7__1_n_0\,
      O => \tx_dl_lp_dp_i_2__3_n_0\
    );
\tx_dl_lp_dp_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \dl_ulpsactivenot_i_3__1_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \tx_dl_lp_dp_i_4__1_n_0\
    );
\txlpdtesc_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl2_txlpdtesc,
      I1 => txulpsesc_r_reg,
      I2 => dl2_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txlpdtesc_r,
      O => dl2_txlpdtesc_0
    );
\txtriggeresc_r[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl2_txtriggeresc(0),
      O => \FSM_sequential_dl_tx_state_reg[1]\(0)
    );
\txtriggeresc_r[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl2_txtriggeresc(1),
      O => \FSM_sequential_dl_tx_state_reg[1]\(1)
    );
\txtriggeresc_r[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl2_txtriggeresc(2),
      O => \FSM_sequential_dl_tx_state_reg[1]\(2)
    );
\txtriggeresc_r[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0FEF0F"
    )
        port map (
      I0 => dl2_txtriggeresc(0),
      I1 => dl2_txtriggeresc(3),
      I2 => txulpsesc_r_reg_0,
      I3 => \txtriggeresc_r[3]_i_3__1_n_0\,
      I4 => dl2_txtriggeresc(2),
      I5 => dl2_txtriggeresc(1),
      O => \dl2_txtriggeresc[0]\(0)
    );
\txtriggeresc_r[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__1_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl2_txtriggeresc(3),
      O => \FSM_sequential_dl_tx_state_reg[1]\(3)
    );
\txtriggeresc_r[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => dl2_txrequestesc,
      I5 => s_level_out_d3,
      O => \txtriggeresc_r[3]_i_3__1_n_0\
    );
\txulpsesc_r_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl2_txulpsesc,
      I1 => txulpsesc_r_reg,
      I2 => dl2_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txulpsesc_r,
      O => dl2_txulpsesc_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_57\ is
  port (
    \out\ : out STD_LOGIC;
    dl_stopstate_reg : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    en_hs_datapath14_out : out STD_LOGIC;
    cl_txclkactivehs_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    dl_stopstate_reg_1 : in STD_LOGIC;
    dl_stopstate_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl_stopstate_reg_2 : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    en_hs_datapath_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl_stopstate_reg_3 : in STD_LOGIC;
    system_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_57\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_57\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_57\ is
  signal \dl_stopstate_i_4__1_n_0\ : STD_LOGIC;
  signal \^init_done_reg\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  init_done_reg <= \^init_done_reg\;
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[2]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => s_level_out_d3,
      I2 => dl_stopstate_reg_3,
      I3 => system_rst,
      O => \^init_done_reg\
    );
\dl_status_bit_6_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABBB"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => SR(0),
      I2 => cl_txclkactivehs_i,
      I3 => en_hs_datapath_reg,
      I4 => en_hs_datapath_reg_0,
      O => cl_txclkactivehs_reg
    );
\dl_stopstate_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => dl_stopstate_reg_0,
      I2 => dl_stopstate_reg_1,
      I3 => \dl_stopstate_i_4__1_n_0\,
      I4 => dl_stopstate_i,
      O => dl_stopstate_reg
    );
\dl_stopstate_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBFEEEAAAABAEE"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => Q(1),
      I2 => cl_init_done_coreclk_i,
      I3 => Q(0),
      I4 => Q(2),
      I5 => dl_stopstate_reg_2,
      O => \dl_stopstate_i_4__1_n_0\
    );
\en_hs_datapath_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \^init_done_reg\,
      I3 => cl_txclkactivehs_i,
      I4 => en_hs_datapath_reg,
      I5 => en_hs_datapath_reg_0,
      O => en_hs_datapath14_out
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl2_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_58\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    timeout_hsexit_reg : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl_status_bit_6_reg : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    esc_active_sync_r : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_58\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_58\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_58\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl_status_bit_6_reg,
      O => s_level_out_d3_reg_0
    );
\dl_status_bit_6_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => dl_status_bit_6_reg,
      I3 => s_level_out_d3,
      I4 => Q(2),
      I5 => dl_status_bit_6_reg_0,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
\esc_start_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F7777FFFF0000"
    )
        port map (
      I0 => dl_status_bit_6_reg,
      I1 => s_level_out_d3,
      I2 => esc_active_sync_r,
      I3 => esc_start_reg,
      I4 => Q(0),
      I5 => Q(2),
      O => timeout_hsexit_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl2_txrequestesc,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_59\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    cl_txclkactivehs_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    s_level_out_d2_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : out STD_LOGIC;
    en_cal_hs_datapath13_out : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en_lp_01_cnt_reg : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_2\ : in STD_LOGIC;
    en_cal_hs_datapath_reg : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_cal_hs_datapath_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    dl_status_bit_6_reg : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    dl_status_bit_6_reg_1 : in STD_LOGIC;
    dl_status_bit_6_reg_2 : in STD_LOGIC;
    en_lp_01_cnt_reg_1 : in STD_LOGIC;
    en_lp_01_cnt_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_59\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_59\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_59\ is
  signal \FSM_sequential_dl_tx_sm_state[2]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \^cl_txclkactivehs_reg\ : STD_LOGIC;
  signal \dl_status_bit_6_i_2__1_n_0\ : STD_LOGIC;
  signal \en_cal_hs_datapath_i_3__1_n_0\ : STD_LOGIC;
  signal \en_lp_01_cnt_i_2__1_n_0\ : STD_LOGIC;
  signal \en_lp_01_cnt_i_3__1_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal \^s_level_out_d2_reg_0\ : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \tx_dl_lp_dp_i_3__4_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_4__6_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_5__5_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_6__1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  cl_txclkactivehs_reg <= \^cl_txclkactivehs_reg\;
  \out\ <= s_level_out_d3;
  s_level_out_d2_reg_0 <= \^s_level_out_d2_reg_0\;
\FSM_sequential_dl_tx_sm_state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBBFFFFFFFFF"
    )
        port map (
      I0 => en_lp_01_cnt_reg_2,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => en_cal_hs_datapath_reg_0,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => en_lp_01_cnt_reg_1,
      O => \^s_level_out_d2_reg_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777F7F7F777"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => cl_txclkactivehs_i,
      I3 => s_level_out_d3,
      I4 => en_cal_hs_datapath_reg_0,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_10__0_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_7__1_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[2]_2\,
      I2 => Q(1),
      I3 => en_lp_01_cnt_reg,
      O => D(0)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050D050F050D0F0F"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_10__0_n_0\,
      I1 => cl_init_done_coreclk_i,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^s_level_out_d2_reg_0\,
      O => init_done_reg
    );
\FSM_sequential_dl_tx_sm_state[2]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFFFC3DFCFDF"
    )
        port map (
      I0 => en_cal_hs_datapath_reg,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I5 => \^cl_txclkactivehs_reg\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_7__1_n_0\
    );
\dl_status_bit_6_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFDFDFCFCFDFD"
    )
        port map (
      I0 => \dl_status_bit_6_i_2__1_n_0\,
      I1 => dl_status_bit_6_reg,
      I2 => dl_status_bit_6_reg_0,
      I3 => dl_status_bit_6_reg_1,
      I4 => Q(2),
      I5 => Q(1),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
\dl_status_bit_6_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030503F5F3F"
    )
        port map (
      I0 => \^cl_txclkactivehs_reg\,
      I1 => \^s_level_out_d2_reg_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => cl_init_done_coreclk_i,
      I5 => dl_status_bit_6_reg_2,
      O => \dl_status_bit_6_i_2__1_n_0\
    );
\en_cal_hs_datapath_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAFF"
    )
        port map (
      I0 => \en_cal_hs_datapath_i_3__1_n_0\,
      I1 => Q(1),
      I2 => en_hs_datapath_reg,
      I3 => Q(0),
      I4 => Q(2),
      I5 => en_lp_01_cnt_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_0\
    );
\en_cal_hs_datapath_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => \^cl_txclkactivehs_reg\,
      I1 => en_lp_01_cnt_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => en_cal_hs_datapath_reg_0,
      I5 => en_cal_hs_datapath_reg,
      O => en_cal_hs_datapath13_out
    );
\en_cal_hs_datapath_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF57"
    )
        port map (
      I0 => cl_txclkactivehs_i,
      I1 => s_level_out_d3,
      I2 => en_cal_hs_datapath_reg_0,
      I3 => en_cal_hs_datapath_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => \en_cal_hs_datapath_i_3__1_n_0\
    );
\en_cal_hs_datapath_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => cl_txclkactivehs_i,
      I1 => s_level_out_d3,
      I2 => en_cal_hs_datapath_reg_0,
      O => \^cl_txclkactivehs_reg\
    );
\en_lp_01_cnt_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0200000002"
    )
        port map (
      I0 => Q(1),
      I1 => \en_lp_01_cnt_i_2__1_n_0\,
      I2 => en_lp_01_cnt_reg,
      I3 => \en_lp_01_cnt_i_3__1_n_0\,
      I4 => Q(2),
      I5 => en_lp_01_cnt_reg_0,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
\en_lp_01_cnt_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBF8FB"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I1 => Q(0),
      I2 => \^cl_txclkactivehs_reg\,
      I3 => en_lp_01_cnt_reg_1,
      I4 => en_lp_01_cnt_reg_2,
      O => \en_lp_01_cnt_i_2__1_n_0\
    );
\en_lp_01_cnt_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FD00FF0FFD0"
    )
        port map (
      I0 => en_lp_01_cnt_reg_1,
      I1 => en_lp_01_cnt_reg_2,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^cl_txclkactivehs_reg\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \en_lp_01_cnt_i_3__1_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl_txrequesths_r,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
\tx_dl_lp_dn_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_5__5_n_0\,
      I1 => tx_dl_lp_dp_reg,
      I2 => \^s_level_out_d2_reg_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
\tx_dl_lp_dp_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEEEEEEEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_3__4_n_0\,
      I1 => \tx_dl_lp_dp_i_4__6_n_0\,
      I2 => Q(1),
      I3 => tx_dl_lp_dn_reg,
      I4 => tx_dl_lp_dn_reg_0,
      I5 => tx_dl_lp_dp_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_1\
    );
\tx_dl_lp_dp_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEAA"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_5__5_n_0\,
      I1 => \tx_dl_lp_dp_i_6__1_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tx_dl_lp_dp_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]\
    );
\tx_dl_lp_dp_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^s_level_out_d2_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \tx_dl_lp_dp_i_3__4_n_0\
    );
\tx_dl_lp_dp_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4541454145410501"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cl_init_done_coreclk_i,
      I4 => \^cl_txclkactivehs_reg\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \tx_dl_lp_dp_i_4__6_n_0\
    );
\tx_dl_lp_dp_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555005545000055"
    )
        port map (
      I0 => Q(2),
      I1 => \^cl_txclkactivehs_reg\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => cl_init_done_coreclk_i,
      O => \tx_dl_lp_dp_i_5__5_n_0\
    );
\tx_dl_lp_dp_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF000000000000"
    )
        port map (
      I0 => en_lp_01_cnt_reg_2,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => en_cal_hs_datapath_reg_0,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => en_lp_01_cnt_reg_1,
      O => \tx_dl_lp_dp_i_6__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_60\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC;
    esc_start_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    esc_start : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_1\ : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_2\ : in STD_LOGIC;
    esc_start_reg_1 : in STD_LOGIC;
    esc_start_reg_2 : in STD_LOGIC;
    esc_start_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state[2]_i_8__1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_60\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_60\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_60\ is
  signal \FSM_sequential_dl_tx_sm_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_11__1_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_tx_sm_state_reg[0]\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_tx_sm_state_reg[0]\ <= \^fsm_sequential_dl_tx_sm_state_reg[0]\;
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033AA0FFF"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2__1_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_2\,
      O => D(0)
    );
\FSM_sequential_dl_tx_sm_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFDF0FFFCFDFC"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2__1_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state[1]_i_3__1_n_0\,
      I2 => esc_start_reg,
      I3 => Q(2),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => D(1)
    );
\FSM_sequential_dl_tx_sm_state[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[1]_0\,
      I1 => s_level_out_d3,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I3 => cl_txclkactivehs_i,
      O => \FSM_sequential_dl_tx_sm_state[1]_i_2__1_n_0\
    );
\FSM_sequential_dl_tx_sm_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6E6EEEEEEEEEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \FSM_sequential_dl_tx_sm_state_reg[1]_2\,
      I3 => s_level_out_d3,
      I4 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I5 => cl_txclkactivehs_i,
      O => \FSM_sequential_dl_tx_sm_state[1]_i_3__1_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FFF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I2 => cl_txclkactivehs_i,
      I3 => esc_start_reg_3,
      I4 => \FSM_sequential_dl_tx_sm_state[2]_i_8__1_0\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_11__1_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I2 => cl_txclkactivehs_i,
      I3 => esc_start_reg,
      I4 => Q(0),
      O => s_level_out_d3_reg_0
    );
\FSM_sequential_dl_tx_sm_state[2]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBBFFAFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => esc_start_reg_1,
      I2 => \FSM_sequential_dl_tx_sm_state[2]_i_11__1_n_0\,
      I3 => esc_start_reg_2,
      I4 => esc_start_reg_3,
      I5 => Q(2),
      O => \^fsm_sequential_dl_tx_sm_state_reg[0]\
    );
\esc_start_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31330100"
    )
        port map (
      I0 => \^fsm_sequential_dl_tx_sm_state_reg[0]\,
      I1 => esc_start_reg,
      I2 => esc_start_reg_0,
      I3 => Q(1),
      I4 => esc_start,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_61\ is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_3\ : in STD_LOGIC;
    esc_active_sync_r : in STD_LOGIC;
    dl_status_bit_6_reg : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_61\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_61\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_61\ is
  signal \^fsm_sequential_dl_tx_sm_state_reg[2]\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal \^s_level_out_d3_reg_1\ : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_tx_sm_state_reg[2]\ <= \^fsm_sequential_dl_tx_sm_state_reg[2]\;
  \out\ <= s_level_out_d3;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
  s_level_out_d3_reg_1 <= \^s_level_out_d3_reg_1\;
\FSM_sequential_dl_tx_sm_state[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFBAFF00"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[0]\,
      I1 => \^s_level_out_d3_reg_0\,
      I2 => Q(1),
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => \^fsm_sequential_dl_tx_sm_state_reg[2]\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => E(0)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B0B0BFBFBF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_active_sync_r,
      I2 => Q(0),
      I3 => dl_status_bit_6_reg_0,
      I4 => dl_status_bit_6_reg,
      I5 => timeout_hsexit_all,
      O => \^s_level_out_d3_reg_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF503050F0"
    )
        port map (
      I0 => \^s_level_out_d3_reg_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]_2\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_3\,
      O => \^fsm_sequential_dl_tx_sm_state_reg[2]\
    );
\dl_status_bit_6_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440FFF44440000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_active_sync_r,
      I2 => dl_status_bit_6_reg,
      I3 => dl_status_bit_6_reg_0,
      I4 => Q(0),
      I5 => timeout_hsexit_all,
      O => \^s_level_out_d3_reg_1\
    );
\dl_stopstate_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCBFBCBFBC8F8C"
    )
        port map (
      I0 => \^s_level_out_d3_reg_1\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => cl_init_done_coreclk_i,
      I4 => dl_stopstate_reg,
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
\dl_stopstate_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \^s_level_out_d3_reg_0\,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_62\ is
  port (
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_62\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_62\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_62\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_63\ is
  port (
    \out\ : out STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_63\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_63\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_63\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_64\ is
  port (
    \out\ : out STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_64\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_64\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_64\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_65\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    en_cal_hs_datapath : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_65\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_65\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_65\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => en_cal_hs_datapath,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\zero_count[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => hs_dp_sync_out,
      O => s_level_out_d3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_66\ is
  port (
    dl_status_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_66\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_66\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_66\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl_status_reg(0),
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_68\ is
  port (
    \out\ : out STD_LOGIC;
    hs_xfer_done_all : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    hs_xfer_done_i : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_68\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_68\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_68\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\en_cal_hs_datapath_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl_hs_exit_done_i(0),
      I2 => dl_hs_exit_done_i(2),
      I3 => dl_hs_exit_done_i(1),
      O => hs_xfer_done_all
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => hs_xfer_done_i,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_72\ is
  port (
    s_level_out_d3_reg_0 : out STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    esc_ctrl_all_sm_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_72\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_72\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_72\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_ctrl_all_sm_reg,
      O => s_level_out_d3_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => dl1_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_73\ is
  port (
    \out\ : out STD_LOGIC;
    esc_start : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_73\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_73\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_73\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => esc_start,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_74\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \esc_cmd_data_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]\ : out STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dl1_txdataesc[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txvalidesc_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl1_txvalidesc_1 : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dl1_txtriggeresc[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[1]_0\ : out STD_LOGIC;
    dl1_txulpsesc_0 : out STD_LOGIC;
    dl1_txlpdtesc_0 : out STD_LOGIC;
    esc_ctrl_t_reg : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_tx_state[2]_i_4__0_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_1\ : in STD_LOGIC;
    txlpdtesc_r : in STD_LOGIC;
    txulpsesc_r : in STD_LOGIC;
    \bit_cnt_reg[0]_0\ : in STD_LOGIC;
    \bit_cnt_reg[0]_1\ : in STD_LOGIC;
    \bit_cnt_reg[0]_2\ : in STD_LOGIC;
    esc_ctrl_t_reg_0 : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    \bit_cnt_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[3]\ : in STD_LOGIC;
    \bit_cnt_reg[3]_0\ : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    \esc_cmd_data_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl_lp_dn_reg_1 : in STD_LOGIC;
    tx_dl_lp_dn_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC;
    tx_dl_lp_dp_reg_0 : in STD_LOGIC;
    tx_dl_lp_dp_reg_1 : in STD_LOGIC;
    tx_dl_lp_dp_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_3\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    esc_ctrl_t_reg_1 : in STD_LOGIC;
    esc_ctrl_lane_sm_reg : in STD_LOGIC;
    esc_ctrl_axi_if_reg : in STD_LOGIC;
    \bit_cnt_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \esc_cmd_data_reg[7]\ : in STD_LOGIC;
    dl1_txvalidesc : in STD_LOGIC;
    dl1_txulpsexit : in STD_LOGIC;
    \esc_cmd_data_reg[6]_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]_0\ : in STD_LOGIC;
    dl1_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \esc_cmd_data_reg[6]_1\ : in STD_LOGIC;
    \esc_cmd_data_reg[3]\ : in STD_LOGIC;
    txulpsesc_r_reg : in STD_LOGIC;
    tx_dl_lp_dn_esc_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_5\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_2\ : in STD_LOGIC;
    dl_txreadyesc_reg : in STD_LOGIC;
    dl_txreadyesc_reg_0 : in STD_LOGIC;
    txulpsesc_r_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg_3 : in STD_LOGIC;
    dl1_ulpsactivenot : in STD_LOGIC;
    dl1_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_txulpsesc : in STD_LOGIC;
    dl1_txlpdtesc : in STD_LOGIC;
    esc_ctrl_t_reg_2 : in STD_LOGIC;
    esc_ctrl_t_reg_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_74\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_74\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_74\ is
  signal \FSM_sequential_dl_tx_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_14__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_13__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_8__0_n_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_3__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \esc_ctrl_t_i_2__0_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \tx_dl_lp_dn_i_10__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_11__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_13__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_14__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_5__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_8__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_9__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_2__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_4__0_n_0\ : STD_LOGIC;
  signal \txtriggeresc_r[3]_i_3__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0604"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[0]_i_2__0_n_0\,
      I5 => \FSM_sequential_dl_tx_state[0]_i_3__0_n_0\,
      O => D(0)
    );
\FSM_sequential_dl_tx_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => esc_ctrl_t_reg_0,
      I1 => \FSM_sequential_dl_tx_state[0]_i_4__0_n_0\,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[0]_i_2__0_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003000FF0030AA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_dl_tx_state[0]_i_5__0_n_0\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_state[0]_i_3__0_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FBFBF3F3FBFFF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => dl1_txrequestesc,
      I3 => txulpsesc_r,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[0]_i_4__0_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F7F7F"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl1_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl1_txvalidesc,
      O => \FSM_sequential_dl_tx_state[0]_i_5__0_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEEEEEFEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_2__0_n_0\,
      I1 => \FSM_sequential_dl_tx_state[1]_i_3__0_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => \dl_ulpsactivenot_i_3__0_n_0\,
      I5 => Q(1),
      O => D(1)
    );
\FSM_sequential_dl_tx_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEFAE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_4__0_n_0\,
      I1 => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \FSM_sequential_dl_tx_state[1]_i_5__0_n_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_2__0_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I1 => Q(2),
      I2 => \bit_cnt_reg[0]_2\,
      I3 => \dl_ulpsactivenot_i_3__0_n_0\,
      I4 => txulpsesc_r,
      I5 => txlpdtesc_r,
      O => \FSM_sequential_dl_tx_state[1]_i_3__0_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => dl1_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => \bit_cnt[3]_i_5__0_n_0\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_state[1]_i_4__0_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A0C0A000A00"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_4__0_0\,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => \dl_ulpsactivenot_i_3__0_n_0\,
      I3 => txlpdtesc_r,
      I4 => txulpsesc_r,
      I5 => \bit_cnt_reg[0]_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_5__0_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFAAABAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_2__0_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4__0_n_0\,
      O => D(2)
    );
\FSM_sequential_dl_tx_state[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AA0000000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\,
      I1 => \bit_cnt_reg[0]_2\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => Q(0),
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[2]_i_2__0_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => txlpdtesc_r,
      I3 => s_level_out_d3,
      I4 => dl1_txrequestesc,
      O => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07000000"
    )
        port map (
      I0 => Q(0),
      I1 => txlpdtesc_r,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_state[2]_i_6__0_n_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_4__0_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000455550004"
    )
        port map (
      I0 => \bit_cnt_reg[0]_1\,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => \bit_cnt_reg[0]_2\,
      I4 => \dl_ulpsactivenot_i_3__0_n_0\,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4__0_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_6__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0FFFE"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => Q(2),
      I2 => txulpsesc_r_reg,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => \bit_cnt[3]_i_5__0_n_0\,
      I5 => \bit_cnt_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[3]_i_10__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \FSM_sequential_dl_tx_state_reg[3]_0\(3),
      I4 => txulpsesc_r,
      I5 => \dl_ulpsactivenot_i_3__0_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_12__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl1_txrequestesc,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_dl_tx_state[3]_i_13__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D55070D0D5505"
    )
        port map (
      I0 => Q(1),
      I1 => \bit_cnt[3]_i_5__0_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => esc_ctrl_t_reg_1,
      O => \FSM_sequential_dl_tx_state[3]_i_14__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_4__0_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_2\,
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_8__0_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_9__0_n_0\,
      O => E(0)
    );
\FSM_sequential_dl_tx_state[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAAAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_10__0_n_0\,
      I1 => esc_ctrl_t_reg_0,
      I2 => Q(2),
      I3 => txlpdtesc_r,
      I4 => \FSM_sequential_dl_tx_state[3]_i_12__0_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_13__0_n_0\,
      O => D(3)
    );
\FSM_sequential_dl_tx_state[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12__0_n_0\,
      I1 => Q(0),
      I2 => esc_ctrl_t_reg_1,
      I3 => txlpdtesc_r,
      I4 => Q(3),
      I5 => \tx_dl_lp_dn_i_5__0_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_4__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFFFF"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl1_txrequestesc,
      I4 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => dl1_txrequestesc,
      I3 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_8__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_14__0_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_4\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_state_reg[0]_5\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state[3]_i_9__0_n_0\
    );
\bit_cnt[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000EF"
    )
        port map (
      I0 => \bit_cnt_reg[0]_3\(2),
      I1 => \bit_cnt_reg[0]_3\(1),
      I2 => \bit_cnt_reg[0]_3\(3),
      I3 => \bit_cnt_reg[0]_1\,
      I4 => \bit_cnt_reg[0]_3\(0),
      I5 => \bit_cnt[0]_i_2__0_n_0\,
      O => \bit_cnt_reg[0]\(0)
    );
\bit_cnt[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl1_txrequestesc,
      I4 => s_level_out_d3,
      O => \bit_cnt[0]_i_2__0_n_0\
    );
\bit_cnt[3]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001F0"
    )
        port map (
      I0 => \bit_cnt[3]_i_5__0_n_0\,
      I1 => \esc_cmd_data_reg[6]_0\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \bit_cnt[3]_i_13__0_n_0\
    );
\bit_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFFFEEEE"
    )
        port map (
      I0 => \bit_cnt[3]_i_3__0_n_0\,
      I1 => \bit_cnt[3]_i_4__0_n_0\,
      I2 => \bit_cnt[3]_i_5__0_n_0\,
      I3 => \bit_cnt[3]_i_6__0_n_0\,
      I4 => \bit_cnt_reg[0]_0\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state_reg[2]\(0)
    );
\bit_cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA300000CA00"
    )
        port map (
      I0 => \bit_cnt[3]_i_8__0_n_0\,
      I1 => \bit_cnt_reg[3]\,
      I2 => \bit_cnt_reg[0]_3\(0),
      I3 => \bit_cnt_reg[0]_3\(3),
      I4 => \bit_cnt_reg[0]_1\,
      I5 => \bit_cnt_reg[3]_0\,
      O => \bit_cnt_reg[0]\(1)
    );
\bit_cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020F0300020003"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12__0_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => Q(1),
      I4 => \bit_cnt[3]_i_5__0_n_0\,
      I5 => \bit_cnt_reg[0]_4\,
      O => \bit_cnt[3]_i_3__0_n_0\
    );
\bit_cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_5__0_n_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => Q(2),
      I4 => tx_dl_lp_dp_reg_2,
      I5 => \bit_cnt[3]_i_13__0_n_0\,
      O => \bit_cnt[3]_i_4__0_n_0\
    );
\bit_cnt[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl1_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txlpdtesc_r,
      O => \bit_cnt[3]_i_5__0_n_0\
    );
\bit_cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl1_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txulpsesc_r,
      O => \bit_cnt[3]_i_6__0_n_0\
    );
\bit_cnt[3]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => Q(2),
      I4 => \bit_cnt_reg[0]_3\(2),
      I5 => \bit_cnt_reg[0]_3\(1),
      O => \bit_cnt[3]_i_8__0_n_0\
    );
\dl_txreadyesc_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070400000000"
    )
        port map (
      I0 => dl1_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => dl_txreadyesc_reg,
      I3 => dl_txreadyesc_reg_0,
      I4 => \dl_ulpsactivenot_i_3__0_n_0\,
      I5 => txulpsesc_r_reg_0,
      O => dl1_txvalidesc_1
    );
\dl_ulpsactivenot_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFEEEEEEEE"
    )
        port map (
      I0 => dl_txreadyesc_reg,
      I1 => dl1_txulpsexit,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => txulpsesc_r,
      I4 => \dl_ulpsactivenot_i_3__0_n_0\,
      I5 => dl1_ulpsactivenot,
      O => s_level_out_d3_reg_0
    );
\dl_ulpsactivenot_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl1_txrequestesc,
      O => \dl_ulpsactivenot_i_3__0_n_0\
    );
\esc_cmd_data[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(1),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl1_txdataesc(0),
      I4 => \esc_cmd_data[0]_i_2__0_n_0\,
      I5 => \esc_cmd_data[0]_i_3__0_n_0\,
      O => \dl1_txdataesc[7]\(0)
    );
\esc_cmd_data[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \esc_cmd_data[0]_i_4__0_n_0\,
      I4 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[0]_i_2__0_n_0\
    );
\esc_cmd_data[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_1\,
      I1 => dl1_txvalidesc,
      I2 => \esc_cmd_data_reg[7]\,
      I3 => dl1_txrequestesc,
      I4 => s_level_out_d3,
      I5 => txlpdtesc_r,
      O => \esc_cmd_data[0]_i_3__0_n_0\
    );
\esc_cmd_data[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F7F7F"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => s_level_out_d3,
      I2 => dl1_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl1_txvalidesc,
      O => \esc_cmd_data[0]_i_4__0_n_0\
    );
\esc_cmd_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(2),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl1_txdataesc(1),
      I4 => \esc_cmd_data[1]_i_2__0_n_0\,
      O => \dl1_txdataesc[7]\(1)
    );
\esc_cmd_data[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6__0_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5__0_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[1]_i_2__0_n_0\
    );
\esc_cmd_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(3),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl1_txdataesc(2),
      I4 => \esc_cmd_data[2]_i_2__0_n_0\,
      O => \dl1_txdataesc[7]\(2)
    );
\esc_cmd_data[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6__0_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5__0_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[2]_i_2__0_n_0\
    );
\esc_cmd_data[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(4),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__0_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl1_txdataesc(3),
      O => \dl1_txdataesc[7]\(3)
    );
\esc_cmd_data[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(5),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__0_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl1_txdataesc(4),
      O => \dl1_txdataesc[7]\(4)
    );
\esc_cmd_data[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(6),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2__0_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl1_txdataesc(5),
      O => \dl1_txdataesc[7]\(5)
    );
\esc_cmd_data[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008088008888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[6]_1\,
      I2 => txulpsesc_r,
      I3 => \dl_ulpsactivenot_i_3__0_n_0\,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[3]\,
      O => \esc_cmd_data[5]_i_2__0_n_0\
    );
\esc_cmd_data[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888F88F8888888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(7),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => \esc_cmd_data_reg[6]_1\,
      I4 => \esc_cmd_data[6]_i_2__0_n_0\,
      I5 => dl1_txdataesc(6),
      O => \dl1_txdataesc[7]\(6)
    );
\esc_cmd_data[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAA2AAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => txlpdtesc_r,
      I2 => dl1_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r,
      O => \esc_cmd_data[6]_i_2__0_n_0\
    );
\esc_cmd_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFFDDDDD"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[7]_i_5__0_n_0\,
      I3 => \esc_cmd_data_reg[0]_1\,
      I4 => \esc_cmd_data_reg[0]_2\,
      I5 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      O => dl1_txvalidesc_0(0)
    );
\esc_cmd_data[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAFAFAF00000000"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_8__0_n_0\,
      I1 => dl1_txdataesc(7),
      I2 => \bit_cnt[3]_i_5__0_n_0\,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl1_txvalidesc,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \dl1_txdataesc[7]\(7)
    );
\esc_cmd_data[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      I2 => s_level_out_d3,
      I3 => dl1_txrequestesc,
      O => \esc_cmd_data[7]_i_5__0_n_0\
    );
\esc_cmd_data[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000054005400"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => \dl_ulpsactivenot_i_3__0_n_0\,
      I5 => txulpsesc_r,
      O => \esc_cmd_data[7]_i_8__0_n_0\
    );
\esc_ctrl_all_sm_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => \out\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\,
      I5 => esc_ctrl_t_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[0]\
    );
\esc_ctrl_axi_if_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_axi_if_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\,
      I5 => esc_ctrl_t_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[0]_1\
    );
\esc_ctrl_lane_sm_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_lane_sm_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\,
      I5 => esc_ctrl_t_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[0]_0\
    );
\esc_ctrl_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => esc_ctrl_t_reg_2,
      I1 => \esc_ctrl_t_i_2__0_n_0\,
      I2 => esc_ctrl_t_reg_0,
      I3 => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\,
      I4 => esc_ctrl_t_reg_1,
      I5 => esc_ctrl_t_reg_3,
      O => esc_ctrl_t_reg
    );
\esc_ctrl_t_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00032E0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => \esc_ctrl_t_i_2__0_n_0\
    );
\esc_stopstate_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_dl_tx_state[2]_i_3__0_n_0\,
      I3 => esc_ctrl_t_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[1]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\tx_dl_lp_dn_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => \dl_ulpsactivenot_i_3__0_n_0\,
      I2 => tx_dl_lp_dn_reg_0,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_2,
      O => \tx_dl_lp_dn_i_10__0_n_0\
    );
\tx_dl_lp_dn_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl1_txrequestesc,
      I3 => \esc_cmd_data_reg[6]\(0),
      O => \tx_dl_lp_dn_i_11__0_n_0\
    );
\tx_dl_lp_dn_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F4000000040"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => txlpdtesc_r,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => \tx_dl_lp_dn_i_13__0_n_0\
    );
\tx_dl_lp_dn_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F777"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl1_txrequestesc,
      I2 => Q(2),
      I3 => dl1_txulpsexit,
      I4 => Q(1),
      I5 => Q(0),
      O => \tx_dl_lp_dn_i_14__0_n_0\
    );
\tx_dl_lp_dn_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_3__0_n_0\,
      I1 => Q(3),
      I2 => tx_dl_lp_dp_reg,
      I3 => \tx_dl_lp_dn_i_5__0_n_0\,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => tx_dl_lp_dp_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[3]\
    );
\tx_dl_lp_dn_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_8__0_n_0\,
      I1 => \tx_dl_lp_dn_i_9__0_n_0\,
      I2 => \tx_dl_lp_dn_i_10__0_n_0\,
      I3 => \tx_dl_lp_dn_i_11__0_n_0\,
      I4 => tx_dl_lp_dn_reg,
      I5 => \tx_dl_lp_dn_i_13__0_n_0\,
      O => \esc_cmd_data_reg[0]\
    );
\tx_dl_lp_dn_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF2222E222"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => Q(2),
      I2 => tx_dl_lp_dp_reg_2,
      I3 => Q(0),
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[0]_i_4__0_n_0\,
      O => \tx_dl_lp_dn_i_3__0_n_0\
    );
\tx_dl_lp_dn_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABABABAB"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_14__0_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl1_txvalidesc,
      I5 => txlpdtesc_r,
      O => \tx_dl_lp_dn_i_5__0_n_0\
    );
\tx_dl_lp_dn_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => \bit_cnt[3]_i_6__0_n_0\,
      I2 => tx_dl_lp_dn_reg_2,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_3,
      O => \tx_dl_lp_dn_i_8__0_n_0\
    );
\tx_dl_lp_dn_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080A0A00F80A0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => \dl_ulpsactivenot_i_3__0_n_0\,
      O => \tx_dl_lp_dn_i_9__0_n_0\
    );
\tx_dl_lp_dp_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_2__1_n_0\,
      I1 => tx_dl_lp_dp_reg_3,
      I2 => tx_dl_lp_dn_reg,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => \tx_dl_lp_dp_i_4__0_n_0\,
      O => \esc_cmd_data_reg[0]_0\
    );
\tx_dl_lp_dp_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000808"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => dl1_txulpsexit,
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[3]_i_7__0_n_0\,
      O => \tx_dl_lp_dp_i_2__1_n_0\
    );
\tx_dl_lp_dp_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \dl_ulpsactivenot_i_3__0_n_0\,
      I4 => Q(0),
      I5 => Q(1),
      O => \tx_dl_lp_dp_i_4__0_n_0\
    );
\txlpdtesc_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl1_txlpdtesc,
      I1 => txulpsesc_r_reg,
      I2 => dl1_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txlpdtesc_r,
      O => dl1_txlpdtesc_0
    );
\txtriggeresc_r[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl1_txtriggeresc(0),
      O => \FSM_sequential_dl_tx_state_reg[1]\(0)
    );
\txtriggeresc_r[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl1_txtriggeresc(1),
      O => \FSM_sequential_dl_tx_state_reg[1]\(1)
    );
\txtriggeresc_r[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl1_txtriggeresc(2),
      O => \FSM_sequential_dl_tx_state_reg[1]\(2)
    );
\txtriggeresc_r[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0FEF0F"
    )
        port map (
      I0 => dl1_txtriggeresc(0),
      I1 => dl1_txtriggeresc(3),
      I2 => txulpsesc_r_reg_0,
      I3 => \txtriggeresc_r[3]_i_3__0_n_0\,
      I4 => dl1_txtriggeresc(2),
      I5 => dl1_txtriggeresc(1),
      O => \dl1_txtriggeresc[0]\(0)
    );
\txtriggeresc_r[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => \dl_ulpsactivenot_i_3__0_n_0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl1_txtriggeresc(3),
      O => \FSM_sequential_dl_tx_state_reg[1]\(3)
    );
\txtriggeresc_r[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => dl1_txrequestesc,
      I5 => s_level_out_d3,
      O => \txtriggeresc_r[3]_i_3__0_n_0\
    );
\txulpsesc_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl1_txulpsesc,
      I1 => txulpsesc_r_reg,
      I2 => dl1_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txulpsesc_r,
      O => dl1_txulpsesc_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_76\ is
  port (
    \out\ : out STD_LOGIC;
    dl_stopstate_reg : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    en_hs_datapath14_out : out STD_LOGIC;
    cl_txclkactivehs_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    dl_stopstate_reg_1 : in STD_LOGIC;
    dl_stopstate_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl_stopstate_reg_2 : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    en_hs_datapath_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl_stopstate_reg_3 : in STD_LOGIC;
    system_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_76\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_76\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_76\ is
  signal \dl_stopstate_i_4__0_n_0\ : STD_LOGIC;
  signal \^init_done_reg\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  init_done_reg <= \^init_done_reg\;
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[2]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => s_level_out_d3,
      I2 => dl_stopstate_reg_3,
      I3 => system_rst,
      O => \^init_done_reg\
    );
\dl_status_bit_6_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABBB"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => SR(0),
      I2 => cl_txclkactivehs_i,
      I3 => en_hs_datapath_reg,
      I4 => en_hs_datapath_reg_0,
      O => cl_txclkactivehs_reg
    );
\dl_stopstate_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => dl_stopstate_reg_0,
      I2 => dl_stopstate_reg_1,
      I3 => \dl_stopstate_i_4__0_n_0\,
      I4 => dl_stopstate_i,
      O => dl_stopstate_reg
    );
\dl_stopstate_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBFEEEAAAABAEE"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => Q(1),
      I2 => cl_init_done_coreclk_i,
      I3 => Q(0),
      I4 => Q(2),
      I5 => dl_stopstate_reg_2,
      O => \dl_stopstate_i_4__0_n_0\
    );
\en_hs_datapath_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \^init_done_reg\,
      I3 => cl_txclkactivehs_i,
      I4 => en_hs_datapath_reg,
      I5 => en_hs_datapath_reg_0,
      O => en_hs_datapath14_out
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl1_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_77\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    timeout_hsexit_reg : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    timeout_hsexit : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl_status_bit_6_reg : in STD_LOGIC;
    esc_active_sync_r : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_77\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_77\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_77\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => timeout_hsexit(0),
      O => s_level_out_d3_reg_0
    );
\dl_status_bit_6_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => timeout_hsexit(0),
      I3 => s_level_out_d3,
      I4 => Q(2),
      I5 => dl_status_bit_6_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
\esc_start_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F7777FFFF0000"
    )
        port map (
      I0 => timeout_hsexit(0),
      I1 => s_level_out_d3,
      I2 => esc_active_sync_r,
      I3 => esc_start_reg,
      I4 => Q(0),
      I5 => Q(2),
      O => timeout_hsexit_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl1_txrequestesc,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_78\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    cl_txclkactivehs_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    s_level_out_d2_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : out STD_LOGIC;
    en_cal_hs_datapath13_out : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    en_lp_01_cnt_reg : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_2\ : in STD_LOGIC;
    en_cal_hs_datapath_reg : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_cal_hs_datapath_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    dl_status_bit_6_reg : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    dl_status_bit_6_reg_1 : in STD_LOGIC;
    dl_status_bit_6_reg_2 : in STD_LOGIC;
    en_lp_01_cnt_reg_1 : in STD_LOGIC;
    en_lp_01_cnt_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_78\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_78\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_78\ is
  signal \FSM_sequential_dl_tx_sm_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \^cl_txclkactivehs_reg\ : STD_LOGIC;
  signal \dl_status_bit_6_i_2__0_n_0\ : STD_LOGIC;
  signal \en_cal_hs_datapath_i_3__0_n_0\ : STD_LOGIC;
  signal \en_lp_01_cnt_i_2__0_n_0\ : STD_LOGIC;
  signal \en_lp_01_cnt_i_3__0_n_0\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal \^s_level_out_d2_reg_0\ : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \tx_dl_lp_dp_i_3__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_4__5_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_5__4_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_6__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  cl_txclkactivehs_reg <= \^cl_txclkactivehs_reg\;
  \out\ <= s_level_out_d3;
  s_level_out_d2_reg_0 <= \^s_level_out_d2_reg_0\;
\FSM_sequential_dl_tx_sm_state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBBFFFFFFFFF"
    )
        port map (
      I0 => en_lp_01_cnt_reg_2,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => en_cal_hs_datapath_reg_0,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => en_lp_01_cnt_reg_1,
      O => \^s_level_out_d2_reg_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777F7F7F777"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => cl_txclkactivehs_i,
      I3 => s_level_out_d3,
      I4 => en_cal_hs_datapath_reg_0,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_10_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_7__0_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[2]_2\,
      I2 => Q(1),
      I3 => en_lp_01_cnt_reg,
      O => D(0)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050D050F050D0F0F"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_10_n_0\,
      I1 => cl_init_done_coreclk_i,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^s_level_out_d2_reg_0\,
      O => init_done_reg
    );
\FSM_sequential_dl_tx_sm_state[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFFFC3DFCFDF"
    )
        port map (
      I0 => en_cal_hs_datapath_reg,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I5 => \^cl_txclkactivehs_reg\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_7__0_n_0\
    );
\dl_status_bit_6_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFDFDFCFCFDFD"
    )
        port map (
      I0 => \dl_status_bit_6_i_2__0_n_0\,
      I1 => dl_status_bit_6_reg,
      I2 => dl_status_bit_6_reg_0,
      I3 => dl_status_bit_6_reg_1,
      I4 => Q(2),
      I5 => Q(1),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
\dl_status_bit_6_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030503F5F3F"
    )
        port map (
      I0 => \^cl_txclkactivehs_reg\,
      I1 => \^s_level_out_d2_reg_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => cl_init_done_coreclk_i,
      I5 => dl_status_bit_6_reg_2,
      O => \dl_status_bit_6_i_2__0_n_0\
    );
\en_cal_hs_datapath_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAFF"
    )
        port map (
      I0 => \en_cal_hs_datapath_i_3__0_n_0\,
      I1 => Q(1),
      I2 => en_hs_datapath_reg,
      I3 => Q(0),
      I4 => Q(2),
      I5 => en_lp_01_cnt_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_0\
    );
\en_cal_hs_datapath_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => \^cl_txclkactivehs_reg\,
      I1 => en_lp_01_cnt_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => en_cal_hs_datapath_reg_0,
      I5 => en_cal_hs_datapath_reg,
      O => en_cal_hs_datapath13_out
    );
\en_cal_hs_datapath_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF57"
    )
        port map (
      I0 => cl_txclkactivehs_i,
      I1 => s_level_out_d3,
      I2 => en_cal_hs_datapath_reg_0,
      I3 => en_cal_hs_datapath_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => \en_cal_hs_datapath_i_3__0_n_0\
    );
en_cal_hs_datapath_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => cl_txclkactivehs_i,
      I1 => s_level_out_d3,
      I2 => en_cal_hs_datapath_reg_0,
      O => \^cl_txclkactivehs_reg\
    );
\en_lp_01_cnt_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0200000002"
    )
        port map (
      I0 => Q(1),
      I1 => \en_lp_01_cnt_i_2__0_n_0\,
      I2 => en_lp_01_cnt_reg,
      I3 => \en_lp_01_cnt_i_3__0_n_0\,
      I4 => Q(2),
      I5 => en_lp_01_cnt_reg_0,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
\en_lp_01_cnt_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBF8FB"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I1 => Q(0),
      I2 => \^cl_txclkactivehs_reg\,
      I3 => en_lp_01_cnt_reg_1,
      I4 => en_lp_01_cnt_reg_2,
      O => \en_lp_01_cnt_i_2__0_n_0\
    );
\en_lp_01_cnt_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FD00FF0FFD0"
    )
        port map (
      I0 => en_lp_01_cnt_reg_1,
      I1 => en_lp_01_cnt_reg_2,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^cl_txclkactivehs_reg\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \en_lp_01_cnt_i_3__0_n_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl_txrequesths_r,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
\tx_dl_lp_dn_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_5__4_n_0\,
      I1 => tx_dl_lp_dp_reg,
      I2 => \^s_level_out_d2_reg_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
\tx_dl_lp_dp_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEEEEEEEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_3__2_n_0\,
      I1 => \tx_dl_lp_dp_i_4__5_n_0\,
      I2 => Q(1),
      I3 => tx_dl_lp_dn_reg,
      I4 => tx_dl_lp_dn_reg_0,
      I5 => tx_dl_lp_dp_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_1\
    );
\tx_dl_lp_dp_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEAA"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_5__4_n_0\,
      I1 => \tx_dl_lp_dp_i_6__0_n_0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tx_dl_lp_dp_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]\
    );
\tx_dl_lp_dp_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^s_level_out_d2_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \tx_dl_lp_dp_i_3__2_n_0\
    );
\tx_dl_lp_dp_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4541454145410501"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cl_init_done_coreclk_i,
      I4 => \^cl_txclkactivehs_reg\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \tx_dl_lp_dp_i_4__5_n_0\
    );
\tx_dl_lp_dp_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555005545000055"
    )
        port map (
      I0 => Q(2),
      I1 => \^cl_txclkactivehs_reg\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => cl_init_done_coreclk_i,
      O => \tx_dl_lp_dp_i_5__4_n_0\
    );
\tx_dl_lp_dp_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF000000000000"
    )
        port map (
      I0 => en_lp_01_cnt_reg_2,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => en_cal_hs_datapath_reg_0,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => en_lp_01_cnt_reg_1,
      O => \tx_dl_lp_dp_i_6__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_79\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC;
    esc_start_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    esc_start : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_1\ : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_2\ : in STD_LOGIC;
    timeout_hsexit : in STD_LOGIC_VECTOR ( 0 to 0 );
    esc_start_reg_1 : in STD_LOGIC;
    esc_start_reg_2 : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state[2]_i_8__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_79\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_79\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_79\ is
  signal \FSM_sequential_dl_tx_sm_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_11__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_tx_sm_state_reg[0]\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_tx_sm_state_reg[0]\ <= \^fsm_sequential_dl_tx_sm_state_reg[0]\;
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033AA0FFF"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2__0_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_2\,
      O => D(0)
    );
\FSM_sequential_dl_tx_sm_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFDF0FFFCFDFC"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2__0_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state[1]_i_3__0_n_0\,
      I2 => esc_start_reg,
      I3 => Q(2),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => D(1)
    );
\FSM_sequential_dl_tx_sm_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[1]_0\,
      I1 => s_level_out_d3,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I3 => cl_txclkactivehs_i,
      O => \FSM_sequential_dl_tx_sm_state[1]_i_2__0_n_0\
    );
\FSM_sequential_dl_tx_sm_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6E6EEEEEEEEEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \FSM_sequential_dl_tx_sm_state_reg[1]_2\,
      I3 => s_level_out_d3,
      I4 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I5 => cl_txclkactivehs_i,
      O => \FSM_sequential_dl_tx_sm_state[1]_i_3__0_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FFF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I2 => cl_txclkactivehs_i,
      I3 => esc_start_reg_2,
      I4 => \FSM_sequential_dl_tx_sm_state[2]_i_8__0_0\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_11__0_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I2 => cl_txclkactivehs_i,
      I3 => esc_start_reg,
      I4 => Q(0),
      O => s_level_out_d3_reg_0
    );
\FSM_sequential_dl_tx_sm_state[2]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBBFFAFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => timeout_hsexit(0),
      I2 => \FSM_sequential_dl_tx_sm_state[2]_i_11__0_n_0\,
      I3 => esc_start_reg_1,
      I4 => esc_start_reg_2,
      I5 => Q(2),
      O => \^fsm_sequential_dl_tx_sm_state_reg[0]\
    );
\esc_start_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31330100"
    )
        port map (
      I0 => \^fsm_sequential_dl_tx_sm_state_reg[0]\,
      I1 => esc_start_reg,
      I2 => esc_start_reg_0,
      I3 => Q(1),
      I4 => esc_start,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_80\ is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_3\ : in STD_LOGIC;
    esc_active_sync_r : in STD_LOGIC;
    dl_status_bit_6_reg : in STD_LOGIC;
    timeout_hsexit : in STD_LOGIC_VECTOR ( 0 to 0 );
    timeout_hsexit_all : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_80\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_80\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_80\ is
  signal \^fsm_sequential_dl_tx_sm_state_reg[2]\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal \^s_level_out_d3_reg_1\ : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_tx_sm_state_reg[2]\ <= \^fsm_sequential_dl_tx_sm_state_reg[2]\;
  \out\ <= s_level_out_d3;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
  s_level_out_d3_reg_1 <= \^s_level_out_d3_reg_1\;
\FSM_sequential_dl_tx_sm_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFBAFF00"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[0]\,
      I1 => \^s_level_out_d3_reg_0\,
      I2 => Q(1),
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => \^fsm_sequential_dl_tx_sm_state_reg[2]\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => E(0)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B0B0BFBFBF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_active_sync_r,
      I2 => Q(0),
      I3 => timeout_hsexit(0),
      I4 => dl_status_bit_6_reg,
      I5 => timeout_hsexit_all,
      O => \^s_level_out_d3_reg_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF503050F0"
    )
        port map (
      I0 => \^s_level_out_d3_reg_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]_2\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_3\,
      O => \^fsm_sequential_dl_tx_sm_state_reg[2]\
    );
\dl_status_bit_6_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440FFF44440000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_active_sync_r,
      I2 => dl_status_bit_6_reg,
      I3 => timeout_hsexit(0),
      I4 => Q(0),
      I5 => timeout_hsexit_all,
      O => \^s_level_out_d3_reg_1\
    );
\dl_stopstate_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCBFBCBFBC8F8C"
    )
        port map (
      I0 => \^s_level_out_d3_reg_1\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => cl_init_done_coreclk_i,
      I4 => dl_stopstate_reg,
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
\dl_stopstate_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \^s_level_out_d3_reg_0\,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_81\ is
  port (
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_81\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_81\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_81\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_82\ is
  port (
    \out\ : out STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_82\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_82\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_82\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_83\ is
  port (
    \out\ : out STD_LOGIC;
    tx_div4_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_83\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_83\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_83\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => '1',
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_84\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    en_cal_hs_datapath : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_84\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_84\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_84\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => en_cal_hs_datapath,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\zero_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => hs_dp_sync_out,
      O => s_level_out_d3_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_85\ is
  port (
    \out\ : out STD_LOGIC;
    dl1_txrequesths_0 : out STD_LOGIC;
    dl2_txrequesths_0 : out STD_LOGIC;
    dl3_txrequesths_0 : out STD_LOGIC;
    dl0_txrequesths_0 : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    dl1_txrequesths : in STD_LOGIC;
    dl2_txrequesths : in STD_LOGIC;
    dl3_txrequesths : in STD_LOGIC;
    dl0_txrequesths : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_85\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_85\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_85\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => tx_div4_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
\zero_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl0_txrequesths,
      I1 => s_level_out_d3,
      O => dl0_txrequesths_0
    );
\zero_count[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl1_txrequesths,
      I1 => s_level_out_d3,
      O => dl1_txrequesths_0
    );
\zero_count[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl2_txrequesths,
      I1 => s_level_out_d3,
      O => dl2_txrequesths_0
    );
\zero_count[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl3_txrequesths,
      I1 => s_level_out_d3,
      O => dl3_txrequesths_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_87\ is
  port (
    hs_xfer_done : out STD_LOGIC;
    en_hs_datapath_reg : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    hs_xfer_done_i : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \cl_tx_state_reg[0]\ : in STD_LOGIC;
    dl_status_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cl_tx_state_reg[0]_0\ : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_87\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_87\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_87\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  hs_xfer_done <= s_level_out_d3;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
\cl_tx_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl_hs_exit_done_i(2),
      I2 => dl_hs_exit_done_i(0),
      I3 => dl_hs_exit_done_i(1),
      O => \^s_level_out_d3_reg_0\
    );
\cl_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444445"
    )
        port map (
      I0 => \cl_tx_state_reg[0]\,
      I1 => \^s_level_out_d3_reg_0\,
      I2 => dl_status_reg(2),
      I3 => \cl_tx_state_reg[0]_0\,
      I4 => dl_status_reg(0),
      I5 => dl_status_reg(1),
      O => en_hs_datapath_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => hs_xfer_done_i,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_91\ is
  port (
    s_level_out_d3_reg_0 : out STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    esc_ctrl_all_sm_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_91\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_91\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_91\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_ctrl_all_sm_reg,
      O => s_level_out_d3_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => dl0_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_92\ is
  port (
    \out\ : out STD_LOGIC;
    esc_start : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_92\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_92\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_92\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => esc_start,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_93\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \esc_cmd_data_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]\ : out STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dl0_txdataesc[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txvalidesc_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl0_txvalidesc_1 : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dl0_txtriggeresc[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_state_reg[1]_0\ : out STD_LOGIC;
    dl0_txulpsesc_0 : out STD_LOGIC;
    dl0_txlpdtesc_0 : out STD_LOGIC;
    esc_ctrl_t_reg : out STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_dl_tx_state[2]_i_4_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_1\ : in STD_LOGIC;
    txlpdtesc_r : in STD_LOGIC;
    txulpsesc_r : in STD_LOGIC;
    \bit_cnt_reg[0]_0\ : in STD_LOGIC;
    \bit_cnt_reg[0]_1\ : in STD_LOGIC;
    \bit_cnt_reg[0]_2\ : in STD_LOGIC;
    esc_ctrl_t_reg_0 : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    \bit_cnt_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \bit_cnt_reg[3]\ : in STD_LOGIC;
    \bit_cnt_reg[3]_0\ : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    \esc_cmd_data_reg[6]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl_lp_dn_reg_1 : in STD_LOGIC;
    tx_dl_lp_dn_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC;
    tx_dl_lp_dp_reg_0 : in STD_LOGIC;
    tx_dl_lp_dp_reg_1 : in STD_LOGIC;
    tx_dl_lp_dp_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_3\ : in STD_LOGIC;
    esc_ctrl_all_sm : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    esc_ctrl_lane_sm_reg : in STD_LOGIC;
    esc_ctrl_axi_if_reg : in STD_LOGIC;
    \bit_cnt_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \esc_cmd_data_reg[7]\ : in STD_LOGIC;
    dl0_txvalidesc : in STD_LOGIC;
    dl0_txulpsexit : in STD_LOGIC;
    \esc_cmd_data_reg[6]_0\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]\ : in STD_LOGIC;
    \esc_cmd_data_reg[5]_0\ : in STD_LOGIC;
    dl0_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \esc_cmd_data_reg[6]_1\ : in STD_LOGIC;
    \esc_cmd_data_reg[3]\ : in STD_LOGIC;
    txulpsesc_r_reg : in STD_LOGIC;
    tx_dl_lp_dn_esc_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_4\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_state_reg[0]_5\ : in STD_LOGIC;
    \esc_cmd_data_reg[0]_2\ : in STD_LOGIC;
    dl_txreadyesc_reg : in STD_LOGIC;
    dl_txreadyesc_reg_0 : in STD_LOGIC;
    txulpsesc_r_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg_3 : in STD_LOGIC;
    dl0_ulpsactivenot : in STD_LOGIC;
    dl0_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_txulpsesc : in STD_LOGIC;
    dl0_txlpdtesc : in STD_LOGIC;
    esc_ctrl_t_reg_1 : in STD_LOGIC;
    esc_ctrl_t_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_93\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_93\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_93\ is
  signal \FSM_sequential_dl_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal \bit_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_13_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal dl_ulpsactivenot_i_3_n_0 : STD_LOGIC;
  signal \esc_cmd_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_5_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_8_n_0\ : STD_LOGIC;
  signal esc_ctrl_t_i_2_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal tx_dl_lp_dn_i_10_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_11_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_13_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_14_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_3_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_5_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_8_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_9_n_0 : STD_LOGIC;
  signal tx_dl_lp_dp_i_2_n_0 : STD_LOGIC;
  signal tx_dl_lp_dp_i_4_n_0 : STD_LOGIC;
  signal \txtriggeresc_r[3]_i_3_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
\FSM_sequential_dl_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0604"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[0]_i_2_n_0\,
      I5 => \FSM_sequential_dl_tx_state[0]_i_3_n_0\,
      O => D(0)
    );
\FSM_sequential_dl_tx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888888888888"
    )
        port map (
      I0 => esc_ctrl_t_reg_0,
      I1 => \FSM_sequential_dl_tx_state[0]_i_4_n_0\,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00003000FF0030AA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_dl_tx_state[0]_i_5_n_0\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_state[0]_i_3_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FBFBF3F3FBFFF"
    )
        port map (
      I0 => Q(2),
      I1 => s_level_out_d3,
      I2 => dl0_txrequestesc,
      I3 => txulpsesc_r,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[0]_i_4_n_0\
    );
\FSM_sequential_dl_tx_state[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F7F7F"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl0_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl0_txvalidesc,
      O => \FSM_sequential_dl_tx_state[0]_i_5_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEEEEEFEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_dl_tx_state[1]_i_3_n_0\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => dl_ulpsactivenot_i_3_n_0,
      I5 => Q(1),
      O => D(1)
    );
\FSM_sequential_dl_tx_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEFAE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[1]_i_4_n_0\,
      I1 => \FSM_sequential_dl_tx_state[3]_i_7_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \FSM_sequential_dl_tx_state[1]_i_5_n_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000100000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I1 => Q(2),
      I2 => \bit_cnt_reg[0]_2\,
      I3 => dl_ulpsactivenot_i_3_n_0,
      I4 => txulpsesc_r,
      I5 => txlpdtesc_r,
      O => \FSM_sequential_dl_tx_state[1]_i_3_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => dl0_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => \bit_cnt[3]_i_5_n_0\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_state[1]_i_4_n_0\
    );
\FSM_sequential_dl_tx_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A0C0A000A00"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_4_0\,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => dl_ulpsactivenot_i_3_n_0,
      I3 => txlpdtesc_r,
      I4 => txulpsesc_r,
      I5 => \bit_cnt_reg[0]_0\,
      O => \FSM_sequential_dl_tx_state[1]_i_5_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFAAABAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[2]_i_2_n_0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3_n_0\,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4_n_0\,
      O => D(2)
    );
\FSM_sequential_dl_tx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AA0000000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7_n_0\,
      I1 => \bit_cnt_reg[0]_2\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => Q(0),
      I4 => txlpdtesc_r,
      I5 => tx_dl_lp_dn_reg_2,
      O => \FSM_sequential_dl_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => \esc_cmd_data_reg[0]_1\,
      I2 => txlpdtesc_r,
      I3 => s_level_out_d3,
      I4 => dl0_txrequestesc,
      O => \FSM_sequential_dl_tx_state[2]_i_3_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF07000000"
    )
        port map (
      I0 => Q(0),
      I1 => txlpdtesc_r,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_state[2]_i_6_n_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_4_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000455550004"
    )
        port map (
      I0 => \bit_cnt_reg[0]_1\,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => \bit_cnt_reg[0]_2\,
      I4 => dl_ulpsactivenot_i_3_n_0,
      I5 => \FSM_sequential_dl_tx_state[2]_i_4_0\,
      O => \FSM_sequential_dl_tx_state[2]_i_6_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0FFFE"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => Q(2),
      I2 => txulpsesc_r_reg,
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => \bit_cnt[3]_i_5_n_0\,
      I5 => \bit_cnt_reg[0]_1\,
      O => \FSM_sequential_dl_tx_state[3]_i_10_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \FSM_sequential_dl_tx_state_reg[3]_0\(3),
      I4 => txulpsesc_r,
      I5 => dl_ulpsactivenot_i_3_n_0,
      O => \FSM_sequential_dl_tx_state[3]_i_12_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl0_txrequestesc,
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \FSM_sequential_dl_tx_state[3]_i_13_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D55070D0D5505"
    )
        port map (
      I0 => Q(1),
      I1 => \bit_cnt[3]_i_5_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(2),
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state[3]_i_14_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_4_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_2\,
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => \FSM_sequential_dl_tx_state[3]_i_7_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_8_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_9_n_0\,
      O => E(0)
    );
\FSM_sequential_dl_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAEAAAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_10_n_0\,
      I1 => esc_ctrl_t_reg_0,
      I2 => Q(2),
      I3 => txlpdtesc_r,
      I4 => \FSM_sequential_dl_tx_state[3]_i_12_n_0\,
      I5 => \FSM_sequential_dl_tx_state[3]_i_13_n_0\,
      O => D(3)
    );
\FSM_sequential_dl_tx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12_n_0\,
      I1 => Q(0),
      I2 => \out\,
      I3 => txlpdtesc_r,
      I4 => Q(3),
      I5 => tx_dl_lp_dn_i_5_n_0,
      O => \FSM_sequential_dl_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFFFF"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl0_txrequestesc,
      I4 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => dl0_txrequestesc,
      I3 => s_level_out_d3,
      O => \FSM_sequential_dl_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFEEEEEE"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_14_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[0]_4\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_state_reg[0]_5\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state[3]_i_9_n_0\
    );
\bit_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF000000EF"
    )
        port map (
      I0 => \bit_cnt_reg[0]_3\(2),
      I1 => \bit_cnt_reg[0]_3\(1),
      I2 => \bit_cnt_reg[0]_3\(3),
      I3 => \bit_cnt_reg[0]_1\,
      I4 => \bit_cnt_reg[0]_3\(0),
      I5 => \bit_cnt[0]_i_2_n_0\,
      O => \bit_cnt_reg[0]\(0)
    );
\bit_cnt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      I3 => dl0_txrequestesc,
      I4 => s_level_out_d3,
      O => \bit_cnt[0]_i_2_n_0\
    );
\bit_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEFFFEEEE"
    )
        port map (
      I0 => \bit_cnt[3]_i_3_n_0\,
      I1 => \bit_cnt[3]_i_4_n_0\,
      I2 => \bit_cnt[3]_i_5_n_0\,
      I3 => \bit_cnt[3]_i_6_n_0\,
      I4 => \bit_cnt_reg[0]_0\,
      I5 => \bit_cnt_reg[0]_2\,
      O => \FSM_sequential_dl_tx_state_reg[2]\(0)
    );
\bit_cnt[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000001F0"
    )
        port map (
      I0 => \bit_cnt[3]_i_5_n_0\,
      I1 => \esc_cmd_data_reg[6]_0\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(2),
      O => \bit_cnt[3]_i_13_n_0\
    );
\bit_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CA300000CA00"
    )
        port map (
      I0 => \bit_cnt[3]_i_8_n_0\,
      I1 => \bit_cnt_reg[3]\,
      I2 => \bit_cnt_reg[0]_3\(0),
      I3 => \bit_cnt_reg[0]_3\(3),
      I4 => \bit_cnt_reg[0]_1\,
      I5 => \bit_cnt_reg[3]_0\,
      O => \bit_cnt_reg[0]\(1)
    );
\bit_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020F0300020003"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_12_n_0\,
      I1 => Q(2),
      I2 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      I3 => Q(1),
      I4 => \bit_cnt[3]_i_5_n_0\,
      I5 => \bit_cnt_reg[0]_4\,
      O => \bit_cnt[3]_i_3_n_0\
    );
\bit_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_5_n_0\,
      I1 => \bit_cnt_reg[0]_1\,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => Q(2),
      I4 => tx_dl_lp_dp_reg_2,
      I5 => \bit_cnt[3]_i_13_n_0\,
      O => \bit_cnt[3]_i_4_n_0\
    );
\bit_cnt[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl0_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txlpdtesc_r,
      O => \bit_cnt[3]_i_5_n_0\
    );
\bit_cnt[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => dl0_txrequestesc,
      I1 => s_level_out_d3,
      I2 => txulpsesc_r,
      O => \bit_cnt[3]_i_6_n_0\
    );
\bit_cnt[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => txulpsesc_r,
      I2 => txlpdtesc_r,
      I3 => Q(2),
      I4 => \bit_cnt_reg[0]_3\(2),
      I5 => \bit_cnt_reg[0]_3\(1),
      O => \bit_cnt[3]_i_8_n_0\
    );
dl_txreadyesc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070400000000"
    )
        port map (
      I0 => dl0_txvalidesc,
      I1 => \esc_cmd_data_reg[7]\,
      I2 => dl_txreadyesc_reg,
      I3 => dl_txreadyesc_reg_0,
      I4 => dl_ulpsactivenot_i_3_n_0,
      I5 => txulpsesc_r_reg_0,
      O => dl0_txvalidesc_1
    );
dl_ulpsactivenot_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFEEEEEEEE"
    )
        port map (
      I0 => dl_txreadyesc_reg,
      I1 => dl0_txulpsexit,
      I2 => \bit_cnt_reg[0]_2\,
      I3 => txulpsesc_r,
      I4 => dl_ulpsactivenot_i_3_n_0,
      I5 => dl0_ulpsactivenot,
      O => s_level_out_d3_reg_0
    );
dl_ulpsactivenot_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl0_txrequestesc,
      O => dl_ulpsactivenot_i_3_n_0
    );
\esc_cmd_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(1),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl0_txdataesc(0),
      I4 => \esc_cmd_data[0]_i_2_n_0\,
      I5 => \esc_cmd_data[0]_i_3_n_0\,
      O => \dl0_txdataesc[7]\(0)
    );
\esc_cmd_data[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \esc_cmd_data[0]_i_4_n_0\,
      I4 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[0]_i_2_n_0\
    );
\esc_cmd_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_1\,
      I1 => dl0_txvalidesc,
      I2 => \esc_cmd_data_reg[7]\,
      I3 => dl0_txrequestesc,
      I4 => s_level_out_d3,
      I5 => txlpdtesc_r,
      O => \esc_cmd_data[0]_i_3_n_0\
    );
\esc_cmd_data[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F7F7F"
    )
        port map (
      I0 => txulpsesc_r,
      I1 => s_level_out_d3,
      I2 => dl0_txrequestesc,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl0_txvalidesc,
      O => \esc_cmd_data[0]_i_4_n_0\
    );
\esc_cmd_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(2),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl0_txdataesc(1),
      I4 => \esc_cmd_data[1]_i_2_n_0\,
      O => \dl0_txdataesc[7]\(1)
    );
\esc_cmd_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[1]_i_2_n_0\
    );
\esc_cmd_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(3),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[5]_0\,
      I3 => dl0_txdataesc(2),
      I4 => \esc_cmd_data[2]_i_2_n_0\,
      O => \dl0_txdataesc[7]\(2)
    );
\esc_cmd_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2FF000000000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_6_n_0\,
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I3 => \bit_cnt[3]_i_5_n_0\,
      I4 => \esc_cmd_data_reg[6]_0\,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \esc_cmd_data[2]_i_2_n_0\
    );
\esc_cmd_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(4),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl0_txdataesc(3),
      O => \dl0_txdataesc[7]\(3)
    );
\esc_cmd_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(5),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl0_txdataesc(4),
      O => \dl0_txdataesc[7]\(4)
    );
\esc_cmd_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(6),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[5]_i_2_n_0\,
      I3 => \esc_cmd_data_reg[5]_0\,
      I4 => dl0_txdataesc(5),
      O => \dl0_txdataesc[7]\(5)
    );
\esc_cmd_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008088008888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[6]_1\,
      I2 => txulpsesc_r,
      I3 => dl_ulpsactivenot_i_3_n_0,
      I4 => txlpdtesc_r,
      I5 => \esc_cmd_data_reg[3]\,
      O => \esc_cmd_data[5]_i_2_n_0\
    );
\esc_cmd_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888F88F8888888"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]\(7),
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data_reg[6]_0\,
      I3 => \esc_cmd_data_reg[6]_1\,
      I4 => \esc_cmd_data[6]_i_2_n_0\,
      I5 => dl0_txdataesc(6),
      O => \dl0_txdataesc[7]\(6)
    );
\esc_cmd_data[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AAA2AAA"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => txlpdtesc_r,
      I2 => dl0_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r,
      O => \esc_cmd_data[6]_i_2_n_0\
    );
\esc_cmd_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFFFDDDDD"
    )
        port map (
      I0 => \esc_cmd_data_reg[6]_0\,
      I1 => \esc_cmd_data_reg[5]\,
      I2 => \esc_cmd_data[7]_i_5_n_0\,
      I3 => \esc_cmd_data_reg[0]_1\,
      I4 => \esc_cmd_data_reg[0]_2\,
      I5 => \FSM_sequential_dl_tx_state_reg[0]_3\,
      O => dl0_txvalidesc_0(0)
    );
\esc_cmd_data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAFAFAF00000000"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_8_n_0\,
      I1 => dl0_txdataesc(7),
      I2 => \bit_cnt[3]_i_5_n_0\,
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl0_txvalidesc,
      I5 => \esc_cmd_data_reg[6]_1\,
      O => \dl0_txdataesc[7]\(7)
    );
\esc_cmd_data[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      I2 => s_level_out_d3,
      I3 => dl0_txrequestesc,
      O => \esc_cmd_data[7]_i_5_n_0\
    );
\esc_cmd_data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5400000054005400"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state_reg[3]_0\(0),
      I1 => \FSM_sequential_dl_tx_state_reg[3]_0\(1),
      I2 => \FSM_sequential_dl_tx_state_reg[3]_0\(2),
      I3 => \esc_cmd_data_reg[6]_0\,
      I4 => dl_ulpsactivenot_i_3_n_0,
      I5 => txulpsesc_r,
      O => \esc_cmd_data[7]_i_8_n_0\
    );
esc_ctrl_all_sm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_all_sm,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]\
    );
esc_ctrl_axi_if_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_axi_if_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]_1\
    );
esc_ctrl_lane_sm_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FC0000040C0000"
    )
        port map (
      I0 => Q(0),
      I1 => esc_ctrl_lane_sm_reg,
      I2 => Q(1),
      I3 => Q(2),
      I4 => \FSM_sequential_dl_tx_state[2]_i_3_n_0\,
      I5 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[0]_0\
    );
esc_ctrl_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2222222"
    )
        port map (
      I0 => esc_ctrl_t_reg_1,
      I1 => esc_ctrl_t_i_2_n_0,
      I2 => esc_ctrl_t_reg_0,
      I3 => \FSM_sequential_dl_tx_state[2]_i_3_n_0\,
      I4 => \out\,
      I5 => esc_ctrl_t_reg_2,
      O => esc_ctrl_t_reg
    );
esc_ctrl_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00032E0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7_n_0\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      O => esc_ctrl_t_i_2_n_0
    );
esc_stopstate_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E222"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_dl_tx_state[2]_i_3_n_0\,
      I3 => \out\,
      O => \FSM_sequential_dl_tx_state_reg[1]_0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
tx_dl_lp_dn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => tx_dl_lp_dn_i_3_n_0,
      I1 => Q(3),
      I2 => tx_dl_lp_dp_reg,
      I3 => tx_dl_lp_dn_i_5_n_0,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => tx_dl_lp_dp_reg_1,
      O => \FSM_sequential_dl_tx_state_reg[3]\
    );
tx_dl_lp_dn_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \esc_cmd_data_reg[0]_1\,
      I1 => dl_ulpsactivenot_i_3_n_0,
      I2 => tx_dl_lp_dn_reg_0,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_2,
      O => tx_dl_lp_dn_i_10_n_0
    );
tx_dl_lp_dn_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => s_level_out_d3,
      I2 => dl0_txrequestesc,
      I3 => \esc_cmd_data_reg[6]\(0),
      O => tx_dl_lp_dn_i_11_n_0
    );
tx_dl_lp_dn_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F4000000040"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => txlpdtesc_r,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => tx_dl_lp_dn_i_13_n_0
    );
tx_dl_lp_dn_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F777"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl0_txrequestesc,
      I2 => Q(2),
      I3 => dl0_txulpsexit,
      I4 => Q(1),
      I5 => Q(0),
      O => tx_dl_lp_dn_i_14_n_0
    );
tx_dl_lp_dn_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => tx_dl_lp_dn_i_8_n_0,
      I1 => tx_dl_lp_dn_i_9_n_0,
      I2 => tx_dl_lp_dn_i_10_n_0,
      I3 => tx_dl_lp_dn_i_11_n_0,
      I4 => tx_dl_lp_dn_reg,
      I5 => tx_dl_lp_dn_i_13_n_0,
      O => \esc_cmd_data_reg[0]\
    );
tx_dl_lp_dn_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222FFFF2222E222"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => Q(2),
      I2 => tx_dl_lp_dp_reg_2,
      I3 => Q(0),
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[0]_i_4_n_0\,
      O => tx_dl_lp_dn_i_3_n_0
    );
tx_dl_lp_dn_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAABABABAB"
    )
        port map (
      I0 => tx_dl_lp_dn_i_14_n_0,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \esc_cmd_data_reg[7]\,
      I4 => dl0_txvalidesc,
      I5 => txlpdtesc_r,
      O => tx_dl_lp_dn_i_5_n_0
    );
tx_dl_lp_dn_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \bit_cnt_reg[0]_2\,
      I1 => \bit_cnt[3]_i_6_n_0\,
      I2 => tx_dl_lp_dn_reg_2,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dn_reg_1,
      I5 => tx_dl_lp_dn_reg_3,
      O => tx_dl_lp_dn_i_8_n_0
    );
tx_dl_lp_dn_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00080A0A00F80A0A"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_7_n_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => dl_ulpsactivenot_i_3_n_0,
      O => tx_dl_lp_dn_i_9_n_0
    );
tx_dl_lp_dp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => tx_dl_lp_dp_i_2_n_0,
      I1 => tx_dl_lp_dp_reg_3,
      I2 => tx_dl_lp_dn_reg,
      I3 => \esc_cmd_data_reg[6]\(0),
      I4 => tx_dl_lp_dp_i_4_n_0,
      O => \esc_cmd_data_reg[0]_0\
    );
tx_dl_lp_dp_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000808"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => dl0_txulpsexit,
      I4 => Q(3),
      I5 => \FSM_sequential_dl_tx_state[3]_i_7_n_0\,
      O => tx_dl_lp_dp_i_2_n_0
    );
tx_dl_lp_dp_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => Q(3),
      I2 => Q(2),
      I3 => dl_ulpsactivenot_i_3_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => tx_dl_lp_dp_i_4_n_0
    );
txlpdtesc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl0_txlpdtesc,
      I1 => txulpsesc_r_reg,
      I2 => dl0_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txlpdtesc_r,
      O => dl0_txlpdtesc_0
    );
\txtriggeresc_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl0_txtriggeresc(0),
      O => \FSM_sequential_dl_tx_state_reg[1]\(0)
    );
\txtriggeresc_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl0_txtriggeresc(1),
      O => \FSM_sequential_dl_tx_state_reg[1]\(1)
    );
\txtriggeresc_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl0_txtriggeresc(2),
      O => \FSM_sequential_dl_tx_state_reg[1]\(2)
    );
\txtriggeresc_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFF0FFF0FEF0F"
    )
        port map (
      I0 => dl0_txtriggeresc(0),
      I1 => dl0_txtriggeresc(3),
      I2 => txulpsesc_r_reg_0,
      I3 => \txtriggeresc_r[3]_i_3_n_0\,
      I4 => dl0_txtriggeresc(2),
      I5 => dl0_txtriggeresc(1),
      O => \dl0_txtriggeresc[0]\(0)
    );
\txtriggeresc_r[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000400000000"
    )
        port map (
      I0 => dl_ulpsactivenot_i_3_n_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(2),
      I5 => dl0_txtriggeresc(3),
      O => \FSM_sequential_dl_tx_state_reg[1]\(3)
    );
\txtriggeresc_r[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(2),
      I4 => dl0_txrequestesc,
      I5 => s_level_out_d3,
      O => \txtriggeresc_r[3]_i_3_n_0\
    );
txulpsesc_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA0008000A000"
    )
        port map (
      I0 => dl0_txulpsesc,
      I1 => txulpsesc_r_reg,
      I2 => dl0_txrequestesc,
      I3 => s_level_out_d3,
      I4 => txulpsesc_r_reg_0,
      I5 => txulpsesc_r,
      O => dl0_txulpsesc_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_95\ is
  port (
    \out\ : out STD_LOGIC;
    dl_stopstate_reg : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    en_hs_datapath14_out : out STD_LOGIC;
    cl_txclkactivehs_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    dl_stopstate_reg_0 : in STD_LOGIC;
    dl_stopstate_reg_1 : in STD_LOGIC;
    dl_stopstate_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl_stopstate_reg_2 : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    en_hs_datapath_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl_stopstate_reg_3 : in STD_LOGIC;
    system_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_95\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_95\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_95\ is
  signal dl_stopstate_i_4_n_0 : STD_LOGIC;
  signal \^init_done_reg\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  init_done_reg <= \^init_done_reg\;
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => s_level_out_d3,
      I2 => dl_stopstate_reg_3,
      I3 => system_rst,
      O => \^init_done_reg\
    );
dl_status_bit_6_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABABABBB"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => SR(0),
      I2 => cl_txclkactivehs_i,
      I3 => en_hs_datapath_reg,
      I4 => en_hs_datapath_reg_0,
      O => cl_txclkactivehs_reg
    );
dl_stopstate_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEE0"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => dl_stopstate_reg_0,
      I2 => dl_stopstate_reg_1,
      I3 => dl_stopstate_i_4_n_0,
      I4 => dl_stopstate_i,
      O => dl_stopstate_reg
    );
dl_stopstate_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBFEEEAAAABAEE"
    )
        port map (
      I0 => \^init_done_reg\,
      I1 => Q(1),
      I2 => cl_init_done_coreclk_i,
      I3 => Q(0),
      I4 => Q(2),
      I5 => dl_stopstate_reg_2,
      O => dl_stopstate_i_4_n_0
    );
en_hs_datapath_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020002000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => \^init_done_reg\,
      I3 => cl_txclkactivehs_i,
      I4 => en_hs_datapath_reg,
      I5 => en_hs_datapath_reg_0,
      O => en_hs_datapath14_out
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl0_forcetxstopmode,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_96\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    timeout_hsexit_reg : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl_status_bit_6_reg : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    esc_active_sync_r : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_96\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_96\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_96\ is
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => dl_status_bit_6_reg,
      O => s_level_out_d3_reg_0
    );
dl_status_bit_6_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => dl_status_bit_6_reg,
      I3 => s_level_out_d3,
      I4 => Q(2),
      I5 => dl_status_bit_6_reg_0,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
esc_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0F7777FFFF0000"
    )
        port map (
      I0 => dl_status_bit_6_reg,
      I1 => s_level_out_d3,
      I2 => esc_active_sync_r,
      I3 => esc_start_reg,
      I4 => Q(0),
      I5 => Q(2),
      O => timeout_hsexit_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl0_txrequestesc,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_97\ is
  port (
    \out\ : out STD_LOGIC;
    cl_txclkactivehs_reg : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    s_level_out_d2_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : out STD_LOGIC;
    en_cal_hs_datapath13_out : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_1\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    en_lp_01_cnt_reg : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_2\ : in STD_LOGIC;
    en_cal_hs_datapath_reg : in STD_LOGIC;
    tx_dl_lp_dp_reg : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_cal_hs_datapath_reg_0 : in STD_LOGIC;
    tx_dl_lp_dn_reg : in STD_LOGIC;
    tx_dl_lp_dn_reg_0 : in STD_LOGIC;
    dl_status_bit_6_reg : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    dl_status_bit_6_reg_1 : in STD_LOGIC;
    dl_status_bit_6_reg_2 : in STD_LOGIC;
    en_lp_01_cnt_reg_1 : in STD_LOGIC;
    en_lp_01_cnt_reg_2 : in STD_LOGIC;
    tx_dl_lp_dp_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_97\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_97\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_97\ is
  signal \FSM_sequential_dl_tx_sm_state[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \^cl_txclkactivehs_reg\ : STD_LOGIC;
  signal dl_status_bit_6_i_2_n_0 : STD_LOGIC;
  signal en_cal_hs_datapath_i_3_n_0 : STD_LOGIC;
  signal en_lp_01_cnt_i_2_n_0 : STD_LOGIC;
  signal en_lp_01_cnt_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal \^s_level_out_d2_reg_0\ : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  signal \tx_dl_lp_dp_i_3__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_4__4_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_5__3_n_0\ : STD_LOGIC;
  signal tx_dl_lp_dp_i_6_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  cl_txclkactivehs_reg <= \^cl_txclkactivehs_reg\;
  \out\ <= s_level_out_d3;
  s_level_out_d2_reg_0 <= \^s_level_out_d2_reg_0\;
\FSM_sequential_dl_tx_sm_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBBFFFFFFFFF"
    )
        port map (
      I0 => en_lp_01_cnt_reg_2,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => en_cal_hs_datapath_reg_0,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => en_lp_01_cnt_reg_1,
      O => \^s_level_out_d2_reg_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777F7F7F777"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => cl_txclkactivehs_i,
      I3 => s_level_out_d3,
      I4 => en_cal_hs_datapath_reg_0,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_11_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_7_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[2]_2\,
      I2 => Q(1),
      I3 => en_lp_01_cnt_reg,
      O => D(0)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050D050F050D0F0F"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[2]_i_11_n_0\,
      I1 => cl_init_done_coreclk_i,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \^s_level_out_d2_reg_0\,
      O => init_done_reg
    );
\FSM_sequential_dl_tx_sm_state[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCFFFC3DFCFDF"
    )
        port map (
      I0 => en_cal_hs_datapath_reg,
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I5 => \^cl_txclkactivehs_reg\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_7_n_0\
    );
dl_status_bit_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFDFDFCFCFDFD"
    )
        port map (
      I0 => dl_status_bit_6_i_2_n_0,
      I1 => dl_status_bit_6_reg,
      I2 => dl_status_bit_6_reg_0,
      I3 => dl_status_bit_6_reg_1,
      I4 => Q(2),
      I5 => Q(1),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
dl_status_bit_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030503F5F3F"
    )
        port map (
      I0 => \^cl_txclkactivehs_reg\,
      I1 => \^s_level_out_d2_reg_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => cl_init_done_coreclk_i,
      I5 => dl_status_bit_6_reg_2,
      O => dl_status_bit_6_i_2_n_0
    );
en_cal_hs_datapath_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABAAAAFF"
    )
        port map (
      I0 => en_cal_hs_datapath_i_3_n_0,
      I1 => Q(1),
      I2 => en_hs_datapath_reg,
      I3 => Q(0),
      I4 => Q(2),
      I5 => en_lp_01_cnt_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_0\
    );
en_cal_hs_datapath_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001000100"
    )
        port map (
      I0 => \^cl_txclkactivehs_reg\,
      I1 => en_lp_01_cnt_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => en_cal_hs_datapath_reg_0,
      I5 => en_cal_hs_datapath_reg,
      O => en_cal_hs_datapath13_out
    );
en_cal_hs_datapath_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF57"
    )
        port map (
      I0 => cl_txclkactivehs_i,
      I1 => s_level_out_d3,
      I2 => en_cal_hs_datapath_reg_0,
      I3 => en_cal_hs_datapath_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => en_cal_hs_datapath_i_3_n_0
    );
en_cal_hs_datapath_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => cl_txclkactivehs_i,
      I1 => s_level_out_d3,
      I2 => en_cal_hs_datapath_reg_0,
      O => \^cl_txclkactivehs_reg\
    );
\en_lp_01_cnt_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0200000002"
    )
        port map (
      I0 => Q(1),
      I1 => en_lp_01_cnt_i_2_n_0,
      I2 => en_lp_01_cnt_reg,
      I3 => en_lp_01_cnt_i_3_n_0,
      I4 => Q(2),
      I5 => en_lp_01_cnt_reg_0,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
en_lp_01_cnt_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBF8FB"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I1 => Q(0),
      I2 => \^cl_txclkactivehs_reg\,
      I3 => en_lp_01_cnt_reg_1,
      I4 => en_lp_01_cnt_reg_2,
      O => en_lp_01_cnt_i_2_n_0
    );
en_lp_01_cnt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FD00FF0FFD0"
    )
        port map (
      I0 => en_lp_01_cnt_reg_1,
      I1 => en_lp_01_cnt_reg_2,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \^cl_txclkactivehs_reg\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => en_lp_01_cnt_i_3_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => dl_txrequesths_r,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
\tx_dl_lp_dn_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEFEEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_5__3_n_0\,
      I1 => tx_dl_lp_dp_reg,
      I2 => \^s_level_out_d2_reg_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \FSM_sequential_dl_tx_sm_state_reg[0]\
    );
\tx_dl_lp_dp_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEFEEEEEEEEE"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_3__0_n_0\,
      I1 => \tx_dl_lp_dp_i_4__4_n_0\,
      I2 => Q(1),
      I3 => tx_dl_lp_dn_reg,
      I4 => tx_dl_lp_dn_reg_0,
      I5 => tx_dl_lp_dp_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]_1\
    );
\tx_dl_lp_dp_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAEAA"
    )
        port map (
      I0 => \tx_dl_lp_dp_i_5__3_n_0\,
      I1 => tx_dl_lp_dp_i_6_n_0,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => tx_dl_lp_dp_reg,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]\
    );
\tx_dl_lp_dp_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^s_level_out_d2_reg_0\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \tx_dl_lp_dp_i_3__0_n_0\
    );
\tx_dl_lp_dp_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4541454145410501"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => cl_init_done_coreclk_i,
      I4 => \^cl_txclkactivehs_reg\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      O => \tx_dl_lp_dp_i_4__4_n_0\
    );
\tx_dl_lp_dp_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555005545000055"
    )
        port map (
      I0 => Q(2),
      I1 => \^cl_txclkactivehs_reg\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[2]_1\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => cl_init_done_coreclk_i,
      O => \tx_dl_lp_dp_i_5__3_n_0\
    );
tx_dl_lp_dp_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF000000000000"
    )
        port map (
      I0 => en_lp_01_cnt_reg_2,
      I1 => cl_txclkactivehs_i,
      I2 => s_level_out_d3,
      I3 => en_cal_hs_datapath_reg_0,
      I4 => tx_dl_lp_dp_reg_0,
      I5 => en_lp_01_cnt_reg_1,
      O => tx_dl_lp_dp_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_98\ is
  port (
    \out\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_level_out_d3_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    esc_start_reg : in STD_LOGIC;
    esc_start_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    esc_start : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_1\ : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[1]_2\ : in STD_LOGIC;
    esc_start_reg_1 : in STD_LOGIC;
    esc_start_reg_2 : in STD_LOGIC;
    esc_start_reg_3 : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state[2]_i_8_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_98\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_98\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_98\ is
  signal \FSM_sequential_dl_tx_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_sm_state[2]_i_12_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dl_tx_sm_state_reg[0]\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_tx_sm_state_reg[0]\ <= \^fsm_sequential_dl_tx_sm_state_reg[0]\;
  \out\ <= s_level_out_d3;
\FSM_sequential_dl_tx_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033AA0FFF"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_2\,
      O => D(0)
    );
\FSM_sequential_dl_tx_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFDF0FFFCFDFC"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state[1]_i_2_n_0\,
      I1 => \FSM_sequential_dl_tx_sm_state[1]_i_3_n_0\,
      I2 => esc_start_reg,
      I3 => Q(2),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => D(1)
    );
\FSM_sequential_dl_tx_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[1]_0\,
      I1 => s_level_out_d3,
      I2 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I3 => cl_txclkactivehs_i,
      O => \FSM_sequential_dl_tx_sm_state[1]_i_2_n_0\
    );
\FSM_sequential_dl_tx_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E6E6EEEEEEEEEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \FSM_sequential_dl_tx_sm_state_reg[1]_2\,
      I3 => s_level_out_d3,
      I4 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I5 => cl_txclkactivehs_i,
      O => \FSM_sequential_dl_tx_sm_state[1]_i_3_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FFF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I2 => cl_txclkactivehs_i,
      I3 => esc_start_reg_3,
      I4 => \FSM_sequential_dl_tx_sm_state[2]_i_8_0\,
      O => \FSM_sequential_dl_tx_sm_state[2]_i_12_n_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF1F"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[1]_1\,
      I2 => cl_txclkactivehs_i,
      I3 => esc_start_reg,
      I4 => Q(0),
      O => s_level_out_d3_reg_0
    );
\FSM_sequential_dl_tx_sm_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFFBBFFAFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => esc_start_reg_1,
      I2 => \FSM_sequential_dl_tx_sm_state[2]_i_12_n_0\,
      I3 => esc_start_reg_2,
      I4 => esc_start_reg_3,
      I5 => Q(2),
      O => \^fsm_sequential_dl_tx_sm_state_reg[0]\
    );
esc_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31330100"
    )
        port map (
      I0 => \^fsm_sequential_dl_tx_sm_state_reg[0]\,
      I1 => esc_start_reg,
      I2 => esc_start_reg_0,
      I3 => Q(1),
      I4 => esc_start,
      O => \FSM_sequential_dl_tx_sm_state_reg[1]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => '0',
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_99\ is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_level_out_d3_reg_0 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    s_level_out_d3_reg_1 : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_1\ : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg_0 : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_1\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    dl_stopstate_reg : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_3\ : in STD_LOGIC;
    esc_active_sync_r : in STD_LOGIC;
    dl_status_bit_6_reg : in STD_LOGIC;
    dl_status_bit_6_reg_0 : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_99\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_99\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_99\ is
  signal \^fsm_sequential_dl_tx_sm_state_reg[2]\ : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal \^s_level_out_d3_reg_1\ : STD_LOGIC;
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \FSM_sequential_dl_tx_sm_state_reg[2]\ <= \^fsm_sequential_dl_tx_sm_state_reg[2]\;
  \out\ <= s_level_out_d3;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
  s_level_out_d3_reg_1 <= \^s_level_out_d3_reg_1\;
\FSM_sequential_dl_tx_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00FFBAFF00"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_sm_state_reg[0]\,
      I1 => \^s_level_out_d3_reg_0\,
      I2 => Q(1),
      I3 => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      I4 => \^fsm_sequential_dl_tx_sm_state_reg[2]\,
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_1\,
      O => E(0)
    );
\FSM_sequential_dl_tx_sm_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0B0B0B0B0BFBFBF"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_active_sync_r,
      I2 => Q(0),
      I3 => dl_status_bit_6_reg_0,
      I4 => dl_status_bit_6_reg,
      I5 => timeout_hsexit_all,
      O => \^s_level_out_d3_reg_0\
    );
\FSM_sequential_dl_tx_sm_state[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF503050F0"
    )
        port map (
      I0 => \^s_level_out_d3_reg_0\,
      I1 => \FSM_sequential_dl_tx_sm_state_reg[0]_2\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \FSM_sequential_dl_tx_sm_state_reg[0]_3\,
      O => \^fsm_sequential_dl_tx_sm_state_reg[2]\
    );
dl_status_bit_6_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440FFF44440000"
    )
        port map (
      I0 => s_level_out_d3,
      I1 => esc_active_sync_r,
      I2 => dl_status_bit_6_reg,
      I3 => dl_status_bit_6_reg_0,
      I4 => Q(0),
      I5 => timeout_hsexit_all,
      O => \^s_level_out_d3_reg_1\
    );
dl_stopstate_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCBFBCBFBC8F8C"
    )
        port map (
      I0 => \^s_level_out_d3_reg_1\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => cl_init_done_coreclk_i,
      I4 => dl_stopstate_reg,
      I5 => Q(0),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
dl_stopstate_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \^s_level_out_d3_reg_0\,
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to_reg_0,
      Q => s_level_out_d1_cdc_to,
      R => core_rst
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => core_rst
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => core_rst
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => core_rst
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => core_rst
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => core_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    core_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized2\ : entity is "mipi_dphy_v4_1_3_tx_sync_cell";
end \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized2\;

architecture STRUCTURE of \mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_cdc_to : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_cdc_to : signal is "true";
  attribute shift_extract : string;
  attribute shift_extract of s_level_out_bus_d1_cdc_to : signal is "{no}";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shift_extract of s_level_out_bus_d2 : signal is "{no}";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shift_extract of s_level_out_bus_d3 : signal is "{no}";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shift_extract of s_level_out_bus_d4 : signal is "{no}";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shift_extract of s_level_out_bus_d5 : signal is "{no}";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shift_extract of s_level_out_bus_d6 : signal is "{no}";
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_level_out_d1_cdc_to : signal is "{no}";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shift_extract of s_level_out_d2 : signal is "{no}";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shift_extract of s_level_out_d3 : signal is "{no}";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shift_extract of s_level_out_d4 : signal is "{no}";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shift_extract of s_level_out_d5 : signal is "{no}";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shift_extract of s_level_out_d6 : signal is "{no}";
  signal s_out_d1_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_cdc_to : signal is "true";
  attribute shift_extract of s_out_d1_cdc_to : signal is "{no}";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shift_extract of s_out_d2 : signal is "{no}";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shift_extract of s_out_d3 : signal is "{no}";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shift_extract of s_out_d4 : signal is "{no}";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shift_extract of s_out_d5 : signal is "{no}";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shift_extract of s_out_d6 : signal is "{no}";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shift_extract of s_out_d7 : signal is "{no}";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_cdc_to_reg : label is "yes";
  attribute shift_extract of s_level_out_d1_cdc_to_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute shift_extract of s_level_out_d2_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute shift_extract of s_level_out_d3_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute shift_extract of s_level_out_d4_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute shift_extract of s_level_out_d5_reg : label is "{no}";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute shift_extract of s_level_out_d6_reg : label is "{no}";
begin
  \out\ <= s_level_out_d2;
  p_level_in_int <= in0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_cdc_to(0)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
s_level_out_d1_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_top is
  port (
    bs_to_buf_data_in : out STD_LOGIC_VECTOR ( 4 downto 0 );
    hs_tx_t : out STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_bs0_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs0_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs8_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs8_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs15_rx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs15_tx_bit_ctrl_out : out STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs_rst_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tx_bs_rst_dly_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tri_t_0 : in STD_LOGIC;
    tx_bs0_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs0_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_2 : in STD_LOGIC;
    tx_bs2_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs2_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_4 : in STD_LOGIC;
    tx_bs4_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs4_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_8 : in STD_LOGIC;
    tx_bs8_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs8_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_data_txp3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_15 : in STD_LOGIC;
    tx_bs15_rx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    tx_bs15_tx_bit_ctrl_in : in STD_LOGIC_VECTOR ( 39 downto 0 );
    data_from_fabric_clk_txp : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_top : entity is "high_speed_selectio_wiz_v3_5_1_bs_top";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_top;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_top is
begin
u_tx_bs: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_tx_bs
     port map (
      bs_to_buf_data_in(4 downto 0) => bs_to_buf_data_in(4 downto 0),
      data_from_fabric_clk_txp(7 downto 0) => data_from_fabric_clk_txp(7 downto 0),
      data_from_fabric_data_txp0(7 downto 0) => data_from_fabric_data_txp0(7 downto 0),
      data_from_fabric_data_txp1(7 downto 0) => data_from_fabric_data_txp1(7 downto 0),
      data_from_fabric_data_txp2(7 downto 0) => data_from_fabric_data_txp2(7 downto 0),
      data_from_fabric_data_txp3(7 downto 0) => data_from_fabric_data_txp3(7 downto 0),
      hs_tx_t(4 downto 0) => hs_tx_t(4 downto 0),
      tri_t_0 => tri_t_0,
      tri_t_15 => tri_t_15,
      tri_t_2 => tri_t_2,
      tri_t_4 => tri_t_4,
      tri_t_8 => tri_t_8,
      tx_bs0_rx_bit_ctrl_in(39 downto 0) => tx_bs0_rx_bit_ctrl_in(39 downto 0),
      tx_bs0_rx_bit_ctrl_out(39 downto 0) => tx_bs0_rx_bit_ctrl_out(39 downto 0),
      tx_bs0_tx_bit_ctrl_in(39 downto 0) => tx_bs0_tx_bit_ctrl_in(39 downto 0),
      tx_bs0_tx_bit_ctrl_out(39 downto 0) => tx_bs0_tx_bit_ctrl_out(39 downto 0),
      tx_bs15_rx_bit_ctrl_in(39 downto 0) => tx_bs15_rx_bit_ctrl_in(39 downto 0),
      tx_bs15_rx_bit_ctrl_out(39 downto 0) => tx_bs15_rx_bit_ctrl_out(39 downto 0),
      tx_bs15_tx_bit_ctrl_in(39 downto 0) => tx_bs15_tx_bit_ctrl_in(39 downto 0),
      tx_bs15_tx_bit_ctrl_out(39 downto 0) => tx_bs15_tx_bit_ctrl_out(39 downto 0),
      tx_bs2_rx_bit_ctrl_in(39 downto 0) => tx_bs2_rx_bit_ctrl_in(39 downto 0),
      tx_bs2_rx_bit_ctrl_out(39 downto 0) => tx_bs2_rx_bit_ctrl_out(39 downto 0),
      tx_bs2_tx_bit_ctrl_in(39 downto 0) => tx_bs2_tx_bit_ctrl_in(39 downto 0),
      tx_bs2_tx_bit_ctrl_out(39 downto 0) => tx_bs2_tx_bit_ctrl_out(39 downto 0),
      tx_bs4_rx_bit_ctrl_in(39 downto 0) => tx_bs4_rx_bit_ctrl_in(39 downto 0),
      tx_bs4_rx_bit_ctrl_out(39 downto 0) => tx_bs4_rx_bit_ctrl_out(39 downto 0),
      tx_bs4_tx_bit_ctrl_in(39 downto 0) => tx_bs4_tx_bit_ctrl_in(39 downto 0),
      tx_bs4_tx_bit_ctrl_out(39 downto 0) => tx_bs4_tx_bit_ctrl_out(39 downto 0),
      tx_bs8_rx_bit_ctrl_in(39 downto 0) => tx_bs8_rx_bit_ctrl_in(39 downto 0),
      tx_bs8_rx_bit_ctrl_out(39 downto 0) => tx_bs8_rx_bit_ctrl_out(39 downto 0),
      tx_bs8_tx_bit_ctrl_in(39 downto 0) => tx_bs8_tx_bit_ctrl_in(39 downto 0),
      tx_bs8_tx_bit_ctrl_out(39 downto 0) => tx_bs8_tx_bit_ctrl_out(39 downto 0),
      tx_bs_rst_dly_in(4 downto 0) => tx_bs_rst_dly_in(4 downto 0),
      tx_bs_rst_in(4 downto 0) => tx_bs_rst_in(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_rst_scheme is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bs_rst_int_r_reg[15]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_0\ : out STD_LOGIC;
    n0_en_vtc_in : out STD_LOGIC;
    n1_en_vtc_in : out STD_LOGIC;
    n2_en_vtc_in : out STD_LOGIC;
    shared_pll0_locked_in : in STD_LOGIC;
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_clk : in STD_LOGIC;
    shared_pll0_clkout0_in : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ : in STD_LOGIC;
    n0_vtc_rdy_out : in STD_LOGIC;
    n1_vtc_rdy_out : in STD_LOGIC;
    n2_vtc_rdy_out : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\ : in STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC;
    en_vtc_bsc1 : in STD_LOGIC;
    en_vtc_bsc2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_rst_scheme : entity is "high_speed_selectio_wiz_v3_5_1_rst_scheme";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_rst_scheme;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_rst_scheme is
  signal \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_4_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_5_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_6_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_7_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_8_n_0\ : STD_LOGIC;
  signal \^gen_riu_not_from_pll.bs_dly_rst_reg_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\ : STD_LOGIC;
  signal \^gen_riu_not_from_pll.rst_seq_done_reg_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5_n_0\ : STD_LOGIC;
  signal \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal all_bsc_dly_rdy : STD_LOGIC;
  signal bs_dly_rst : STD_LOGIC;
  signal bs_dly_rst_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of bs_dly_rst_r : signal is "true";
  signal bs_rst_dphy_sync : STD_LOGIC;
  signal bs_rst_int_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP of bs_rst_int_r : signal is "true";
  signal bs_rst_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP of bs_rst_r : signal is "true";
  signal bsc_en_vtc : STD_LOGIC;
  signal bsc_en_vtc_1 : STD_LOGIC;
  signal hssio_state : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \hssio_state_inferred__3/i___0_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i___1_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i___2_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i___3_n_0\ : STD_LOGIC;
  signal \hssio_state_inferred__3/i__n_0\ : STD_LOGIC;
  signal locked : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \pll0_fab_clk_cntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \pll0_fab_clk_cntr[6]_i_4_n_0\ : STD_LOGIC;
  signal pll0_fab_clk_cntr_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \pll0_fab_clk_cntr_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rst_in_sync : STD_LOGIC;
  signal rst_seq_done : STD_LOGIC;
  signal sync_cell_dly_rdy_inst_n_2 : STD_LOGIC;
  signal sync_cell_dly_rdy_inst_n_3 : STD_LOGIC;
  signal sync_cell_pll0lock_inst_n_7 : STD_LOGIC;
  signal sync_cell_pll0lock_inst_n_8 : STD_LOGIC;
  signal sync_cell_pll0lock_inst_n_9 : STD_LOGIC;
  signal sync_cell_start_fab_cntr_pll0_inst_n_0 : STD_LOGIC;
  signal sync_cell_wait_pll0_fab_timeout_inst_n_2 : STD_LOGIC;
  signal sync_cell_wait_pll0_fab_timeout_inst_n_3 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC;
  signal \timeout_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr[0]_i_5_n_0\ : STD_LOGIC;
  signal \timeout_cntr[0]_i_6_n_0\ : STD_LOGIC;
  signal timeout_cntr_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \timeout_cntr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \timeout_cntr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \timeout_cntr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \timeout_cntr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal timeout_cntr_rst : STD_LOGIC;
  signal wait_pll0_x_fab_clk_timeout : STD_LOGIC;
  signal wait_pll0_x_fab_clk_timeout_sync : STD_LOGIC;
  signal wait_pll_lock_timeout_i_1_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_2_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_3_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_4_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_5_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_6_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_i_7_n_0 : STD_LOGIC;
  signal wait_pll_lock_timeout_reg_n_0 : STD_LOGIC;
  signal \NLW_timeout_cntr_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_timeout_cntr_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \BITSLICE_CTRL[0].bs_ctrl_inst_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \BITSLICE_CTRL[1].bs_ctrl_inst_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_3\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_7\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3\ : label is "soft_lutpair139";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[1]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute FSM_ENCODED_STATES of \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ : label is "WAIT_FOR_PLL_LOCK:000000100,WAIT_FOR_BSC_VTC_RDY:010000000,ASSERT_BSC_EN_VTC:001000000,DEASSERT_PLL_RESET:000000010,ASSERT_PLL_CLKOUTPHYEN:000010000,ASSERT_ALL_RESETS:000000001,WAIT_FOR_BSC_DLY_RDY:000100000,DEASSERT_BS_RESETS:000001000,RESET_SEQ_DONE:100000000";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7\ : label is "soft_lutpair139";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \bs_rst_gen[0].bs_rst_r_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[10].bs_dly_rst_r_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[10].bs_rst_r_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[11].bs_dly_rst_r_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[11].bs_rst_r_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[12].bs_dly_rst_r_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[12].bs_rst_r_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[13].bs_dly_rst_r_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[13].bs_rst_r_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[14].bs_dly_rst_r_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[14].bs_rst_r_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[15].bs_dly_rst_r_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[15].bs_rst_r_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[16].bs_dly_rst_r_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[16].bs_rst_r_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[17].bs_dly_rst_r_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[17].bs_rst_r_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[18].bs_dly_rst_r_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[18].bs_rst_r_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[19].bs_dly_rst_r_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[19].bs_rst_r_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[1].bs_dly_rst_r_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[1].bs_rst_r_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[20].bs_dly_rst_r_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[20].bs_rst_r_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[21].bs_dly_rst_r_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[21].bs_rst_r_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[22].bs_dly_rst_r_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[22].bs_rst_r_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[23].bs_dly_rst_r_reg[23]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[23].bs_rst_r_reg[23]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[24].bs_dly_rst_r_reg[24]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[24].bs_rst_r_reg[24]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[25].bs_dly_rst_r_reg[25]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[25].bs_rst_r_reg[25]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[26].bs_dly_rst_r_reg[26]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[26].bs_rst_r_reg[26]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[27].bs_dly_rst_r_reg[27]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[27].bs_rst_r_reg[27]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[28].bs_dly_rst_r_reg[28]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[28].bs_rst_r_reg[28]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[29].bs_dly_rst_r_reg[29]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[29].bs_rst_r_reg[29]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[2].bs_dly_rst_r_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[2].bs_rst_r_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[30].bs_dly_rst_r_reg[30]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[30].bs_rst_r_reg[30]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[31].bs_dly_rst_r_reg[31]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[31].bs_rst_r_reg[31]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[32].bs_dly_rst_r_reg[32]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[32].bs_rst_r_reg[32]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[33].bs_dly_rst_r_reg[33]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[33].bs_rst_r_reg[33]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[34].bs_dly_rst_r_reg[34]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[34].bs_rst_r_reg[34]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[35].bs_dly_rst_r_reg[35]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[35].bs_rst_r_reg[35]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[36].bs_dly_rst_r_reg[36]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[36].bs_rst_r_reg[36]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[37].bs_dly_rst_r_reg[37]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[37].bs_rst_r_reg[37]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[38].bs_dly_rst_r_reg[38]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[38].bs_rst_r_reg[38]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[39].bs_dly_rst_r_reg[39]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[39].bs_rst_r_reg[39]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[3].bs_dly_rst_r_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[3].bs_rst_r_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[40].bs_dly_rst_r_reg[40]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[40].bs_rst_r_reg[40]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[41].bs_dly_rst_r_reg[41]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[41].bs_rst_r_reg[41]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[42].bs_dly_rst_r_reg[42]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[42].bs_rst_r_reg[42]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[43].bs_dly_rst_r_reg[43]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[43].bs_rst_r_reg[43]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[44].bs_dly_rst_r_reg[44]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[44].bs_rst_r_reg[44]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[45].bs_dly_rst_r_reg[45]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[45].bs_rst_r_reg[45]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[46].bs_dly_rst_r_reg[46]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[46].bs_rst_r_reg[46]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[47].bs_dly_rst_r_reg[47]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[47].bs_rst_r_reg[47]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[48].bs_dly_rst_r_reg[48]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[48].bs_rst_r_reg[48]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[49].bs_dly_rst_r_reg[49]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[49].bs_rst_r_reg[49]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[4].bs_dly_rst_r_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[4].bs_rst_r_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[50].bs_dly_rst_r_reg[50]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[50].bs_rst_r_reg[50]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[51].bs_dly_rst_r_reg[51]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[51].bs_rst_r_reg[51]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[5].bs_dly_rst_r_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[5].bs_rst_r_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[6].bs_dly_rst_r_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[6].bs_rst_r_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[7].bs_dly_rst_r_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[7].bs_rst_r_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[8].bs_dly_rst_r_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[8].bs_rst_r_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[9].bs_dly_rst_r_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \bs_rst_gen[9].bs_rst_r_reg[9]\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \bs_rst_int_r_reg[0]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[10]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[11]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[12]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[13]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[14]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[15]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[16]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[17]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[18]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[19]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[1]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[20]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[21]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[22]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[23]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[24]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[25]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[26]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[27]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[28]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[29]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[2]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[30]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[31]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[32]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[33]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[34]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[35]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[36]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[37]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[38]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[39]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[3]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[40]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[41]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[42]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[43]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[44]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[45]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[46]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[47]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[48]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[49]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[4]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[50]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[51]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[5]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[6]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[7]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[8]\ : label is "yes";
  attribute KEEP of \bs_rst_int_r_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i_\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i___0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i___1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \hssio_state_inferred__3/i___2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pll0_fab_clk_cntr[6]_i_4\ : label is "soft_lutpair134";
begin
  \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ <= \^gen_riu_not_from_pll.bs_dly_rst_reg_0\;
  \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_0\ <= \^gen_riu_not_from_pll.rst_seq_done_reg_0\;
  Q(0) <= \^q\(0);
  \bs_rst_int_r_reg[15]_0\(4) <= bs_rst_int_r(15);
  \bs_rst_int_r_reg[15]_0\(3) <= bs_rst_int_r(8);
  \bs_rst_int_r_reg[15]_0\(2) <= bs_rst_int_r(4);
  \bs_rst_int_r_reg[15]_0\(1) <= bs_rst_int_r(2);
  \bs_rst_int_r_reg[15]_0\(0) <= bs_rst_int_r(0);
  \out\(4) <= bs_dly_rst_r(15);
  \out\(3) <= bs_dly_rst_r(8);
  \out\(2) <= bs_dly_rst_r(4);
  \out\(1) <= bs_dly_rst_r(2);
  \out\(0) <= bs_dly_rst_r(0);
\BITSLICE_CTRL[0].bs_ctrl_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => en_vtc_bsc0,
      I1 => \^gen_riu_not_from_pll.rst_seq_done_reg_0\,
      I2 => bsc_en_vtc,
      O => n0_en_vtc_in
    );
\BITSLICE_CTRL[1].bs_ctrl_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => en_vtc_bsc1,
      I1 => \^gen_riu_not_from_pll.rst_seq_done_reg_0\,
      I2 => bsc_en_vtc,
      O => n1_en_vtc_in
    );
\BITSLICE_CTRL[2].bs_ctrl_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => en_vtc_bsc2,
      I1 => \^gen_riu_not_from_pll.rst_seq_done_reg_0\,
      I2 => bsc_en_vtc,
      O => n2_en_vtc_in
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      I1 => hssio_state(8),
      I2 => hssio_state(3),
      I3 => hssio_state(5),
      I4 => \^q\(0),
      I5 => hssio_state(0),
      O => bs_dly_rst
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE0"
    )
        port map (
      I0 => hssio_state(5),
      I1 => \^q\(0),
      I2 => hssio_state(3),
      I3 => hssio_state(8),
      I4 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      O => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEEEEEFFEEEEEF"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_5_n_0\,
      I1 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\,
      I2 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_6_n_0\,
      I3 => hssio_state(1),
      I4 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_7_n_0\,
      I5 => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_8_n_0\,
      O => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_4_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => hssio_state(2),
      I1 => bsc_en_vtc_1,
      I2 => hssio_state(4),
      O => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_5_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hssio_state(3),
      I1 => hssio_state(8),
      O => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_6_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bsc_en_vtc_1,
      I1 => hssio_state(4),
      I2 => hssio_state(2),
      O => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_7_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => hssio_state(5),
      I1 => \^q\(0),
      O => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_8_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_pll0lock_inst_n_9,
      Q => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      S => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_dly_rdy_inst_n_3,
      Q => bsc_en_vtc,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => hssio_state(5),
      I2 => hssio_state(8),
      I3 => hssio_state(3),
      O => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \hssio_state_inferred__3/i___3_n_0\,
      I1 => hssio_state(0),
      O => p_0_in_0(1)
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(0),
      Q => hssio_state(0),
      S => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(1),
      Q => hssio_state(1),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(2),
      Q => hssio_state(2),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(3),
      Q => hssio_state(3),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(4),
      Q => hssio_state(4),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(5),
      Q => hssio_state(5),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(6),
      Q => bsc_en_vtc_1,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(7),
      Q => \^q\(0),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => p_0_in_0(8),
      Q => hssio_state(8),
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^q\(0),
      I1 => hssio_state(5),
      I2 => hssio_state(3),
      I3 => hssio_state(8),
      I4 => hssio_state(0),
      I5 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      O => rst_seq_done
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(0),
      I1 => hssio_state(5),
      I2 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      I3 => hssio_state(3),
      I4 => hssio_state(8),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEEA"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\,
      I1 => hssio_state(1),
      I2 => hssio_state(4),
      I3 => bsc_en_vtc_1,
      I4 => hssio_state(2),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => hssio_state(2),
      I1 => hssio_state(4),
      I2 => bsc_en_vtc_1,
      I3 => hssio_state(1),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => hssio_state(5),
      I2 => hssio_state(0),
      O => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_pll0lock_inst_n_8,
      Q => \^gen_riu_not_from_pll.rst_seq_done_reg_0\,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_wait_pll0_fab_timeout_inst_n_3,
      Q => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\,
      R => rst_in_sync
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEEA"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\,
      I1 => hssio_state(2),
      I2 => bsc_en_vtc_1,
      I3 => hssio_state(4),
      I4 => hssio_state(1),
      I5 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_7_n_0\,
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEA"
    )
        port map (
      I0 => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\,
      I1 => \^q\(0),
      I2 => hssio_state(5),
      I3 => hssio_state(0),
      I4 => hssio_state(1),
      I5 => hssio_state(8),
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFE01"
    )
        port map (
      I0 => \^q\(0),
      I1 => hssio_state(5),
      I2 => hssio_state(3),
      I3 => hssio_state(4),
      I4 => bsc_en_vtc_1,
      I5 => hssio_state(2),
      O => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_8_n_0\
    );
\GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => sync_cell_dly_rdy_inst_n_2,
      Q => timeout_cntr_rst,
      S => rst_in_sync
    );
\bs_rst_gen[0].bs_dly_rst_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(0),
      R => '0'
    );
\bs_rst_gen[0].bs_rst_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(0),
      R => '0'
    );
\bs_rst_gen[10].bs_dly_rst_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(10),
      R => '0'
    );
\bs_rst_gen[10].bs_rst_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(10),
      R => '0'
    );
\bs_rst_gen[11].bs_dly_rst_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(11),
      R => '0'
    );
\bs_rst_gen[11].bs_rst_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(11),
      R => '0'
    );
\bs_rst_gen[12].bs_dly_rst_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(12),
      R => '0'
    );
\bs_rst_gen[12].bs_rst_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(12),
      R => '0'
    );
\bs_rst_gen[13].bs_dly_rst_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(13),
      R => '0'
    );
\bs_rst_gen[13].bs_rst_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(13),
      R => '0'
    );
\bs_rst_gen[14].bs_dly_rst_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(14),
      R => '0'
    );
\bs_rst_gen[14].bs_rst_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(14),
      R => '0'
    );
\bs_rst_gen[15].bs_dly_rst_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(15),
      R => '0'
    );
\bs_rst_gen[15].bs_rst_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(15),
      R => '0'
    );
\bs_rst_gen[16].bs_dly_rst_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(16),
      R => '0'
    );
\bs_rst_gen[16].bs_rst_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(16),
      R => '0'
    );
\bs_rst_gen[17].bs_dly_rst_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(17),
      R => '0'
    );
\bs_rst_gen[17].bs_rst_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(17),
      R => '0'
    );
\bs_rst_gen[18].bs_dly_rst_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(18),
      R => '0'
    );
\bs_rst_gen[18].bs_rst_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(18),
      R => '0'
    );
\bs_rst_gen[19].bs_dly_rst_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(19),
      R => '0'
    );
\bs_rst_gen[19].bs_rst_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(19),
      R => '0'
    );
\bs_rst_gen[1].bs_dly_rst_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(1),
      R => '0'
    );
\bs_rst_gen[1].bs_rst_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(1),
      R => '0'
    );
\bs_rst_gen[20].bs_dly_rst_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(20),
      R => '0'
    );
\bs_rst_gen[20].bs_rst_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(20),
      R => '0'
    );
\bs_rst_gen[21].bs_dly_rst_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(21),
      R => '0'
    );
\bs_rst_gen[21].bs_rst_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(21),
      R => '0'
    );
\bs_rst_gen[22].bs_dly_rst_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(22),
      R => '0'
    );
\bs_rst_gen[22].bs_rst_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(22),
      R => '0'
    );
\bs_rst_gen[23].bs_dly_rst_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(23),
      R => '0'
    );
\bs_rst_gen[23].bs_rst_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(23),
      R => '0'
    );
\bs_rst_gen[24].bs_dly_rst_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(24),
      R => '0'
    );
\bs_rst_gen[24].bs_rst_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(24),
      R => '0'
    );
\bs_rst_gen[25].bs_dly_rst_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(25),
      R => '0'
    );
\bs_rst_gen[25].bs_rst_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(25),
      R => '0'
    );
\bs_rst_gen[26].bs_dly_rst_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(26),
      R => '0'
    );
\bs_rst_gen[26].bs_rst_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(26),
      R => '0'
    );
\bs_rst_gen[27].bs_dly_rst_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(27),
      R => '0'
    );
\bs_rst_gen[27].bs_rst_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(27),
      R => '0'
    );
\bs_rst_gen[28].bs_dly_rst_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(28),
      R => '0'
    );
\bs_rst_gen[28].bs_rst_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(28),
      R => '0'
    );
\bs_rst_gen[29].bs_dly_rst_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(29),
      R => '0'
    );
\bs_rst_gen[29].bs_rst_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(29),
      R => '0'
    );
\bs_rst_gen[2].bs_dly_rst_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(2),
      R => '0'
    );
\bs_rst_gen[2].bs_rst_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(2),
      R => '0'
    );
\bs_rst_gen[30].bs_dly_rst_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(30),
      R => '0'
    );
\bs_rst_gen[30].bs_rst_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(30),
      R => '0'
    );
\bs_rst_gen[31].bs_dly_rst_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(31),
      R => '0'
    );
\bs_rst_gen[31].bs_rst_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(31),
      R => '0'
    );
\bs_rst_gen[32].bs_dly_rst_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(32),
      R => '0'
    );
\bs_rst_gen[32].bs_rst_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(32),
      R => '0'
    );
\bs_rst_gen[33].bs_dly_rst_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(33),
      R => '0'
    );
\bs_rst_gen[33].bs_rst_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(33),
      R => '0'
    );
\bs_rst_gen[34].bs_dly_rst_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(34),
      R => '0'
    );
\bs_rst_gen[34].bs_rst_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(34),
      R => '0'
    );
\bs_rst_gen[35].bs_dly_rst_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(35),
      R => '0'
    );
\bs_rst_gen[35].bs_rst_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(35),
      R => '0'
    );
\bs_rst_gen[36].bs_dly_rst_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(36),
      R => '0'
    );
\bs_rst_gen[36].bs_rst_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(36),
      R => '0'
    );
\bs_rst_gen[37].bs_dly_rst_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(37),
      R => '0'
    );
\bs_rst_gen[37].bs_rst_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(37),
      R => '0'
    );
\bs_rst_gen[38].bs_dly_rst_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(38),
      R => '0'
    );
\bs_rst_gen[38].bs_rst_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(38),
      R => '0'
    );
\bs_rst_gen[39].bs_dly_rst_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(39),
      R => '0'
    );
\bs_rst_gen[39].bs_rst_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(39),
      R => '0'
    );
\bs_rst_gen[3].bs_dly_rst_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(3),
      R => '0'
    );
\bs_rst_gen[3].bs_rst_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(3),
      R => '0'
    );
\bs_rst_gen[40].bs_dly_rst_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(40),
      R => '0'
    );
\bs_rst_gen[40].bs_rst_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(40),
      R => '0'
    );
\bs_rst_gen[41].bs_dly_rst_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(41),
      R => '0'
    );
\bs_rst_gen[41].bs_rst_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(41),
      R => '0'
    );
\bs_rst_gen[42].bs_dly_rst_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(42),
      R => '0'
    );
\bs_rst_gen[42].bs_rst_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(42),
      R => '0'
    );
\bs_rst_gen[43].bs_dly_rst_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(43),
      R => '0'
    );
\bs_rst_gen[43].bs_rst_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(43),
      R => '0'
    );
\bs_rst_gen[44].bs_dly_rst_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(44),
      R => '0'
    );
\bs_rst_gen[44].bs_rst_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(44),
      R => '0'
    );
\bs_rst_gen[45].bs_dly_rst_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(45),
      R => '0'
    );
\bs_rst_gen[45].bs_rst_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(45),
      R => '0'
    );
\bs_rst_gen[46].bs_dly_rst_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(46),
      R => '0'
    );
\bs_rst_gen[46].bs_rst_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(46),
      R => '0'
    );
\bs_rst_gen[47].bs_dly_rst_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(47),
      R => '0'
    );
\bs_rst_gen[47].bs_rst_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(47),
      R => '0'
    );
\bs_rst_gen[48].bs_dly_rst_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(48),
      R => '0'
    );
\bs_rst_gen[48].bs_rst_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(48),
      R => '0'
    );
\bs_rst_gen[49].bs_dly_rst_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(49),
      R => '0'
    );
\bs_rst_gen[49].bs_rst_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(49),
      R => '0'
    );
\bs_rst_gen[4].bs_dly_rst_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(4),
      R => '0'
    );
\bs_rst_gen[4].bs_rst_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(4),
      R => '0'
    );
\bs_rst_gen[50].bs_dly_rst_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(50),
      R => '0'
    );
\bs_rst_gen[50].bs_rst_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(50),
      R => '0'
    );
\bs_rst_gen[51].bs_dly_rst_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(51),
      R => '0'
    );
\bs_rst_gen[51].bs_rst_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(51),
      R => '0'
    );
\bs_rst_gen[5].bs_dly_rst_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(5),
      R => '0'
    );
\bs_rst_gen[5].bs_rst_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(5),
      R => '0'
    );
\bs_rst_gen[6].bs_dly_rst_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(6),
      R => '0'
    );
\bs_rst_gen[6].bs_rst_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(6),
      R => '0'
    );
\bs_rst_gen[7].bs_dly_rst_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(7),
      R => '0'
    );
\bs_rst_gen[7].bs_rst_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(7),
      R => '0'
    );
\bs_rst_gen[8].bs_dly_rst_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(8),
      R => '0'
    );
\bs_rst_gen[8].bs_rst_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(8),
      R => '0'
    );
\bs_rst_gen[9].bs_dly_rst_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_dly_rst_r(9),
      R => '0'
    );
\bs_rst_gen[9].bs_rst_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      Q => bs_rst_r(9),
      R => '0'
    );
\bs_rst_int_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(0),
      Q => bs_rst_int_r(0),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(10),
      Q => bs_rst_int_r(10),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(11),
      Q => bs_rst_int_r(11),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(12),
      Q => bs_rst_int_r(12),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(13),
      Q => bs_rst_int_r(13),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(14),
      Q => bs_rst_int_r(14),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(15),
      Q => bs_rst_int_r(15),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(16),
      Q => bs_rst_int_r(16),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(17),
      Q => bs_rst_int_r(17),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(18),
      Q => bs_rst_int_r(18),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(19),
      Q => bs_rst_int_r(19),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(1),
      Q => bs_rst_int_r(1),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(20),
      Q => bs_rst_int_r(20),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(21),
      Q => bs_rst_int_r(21),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(22),
      Q => bs_rst_int_r(22),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(23),
      Q => bs_rst_int_r(23),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(24),
      Q => bs_rst_int_r(24),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(25),
      Q => bs_rst_int_r(25),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(26),
      Q => bs_rst_int_r(26),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(27),
      Q => bs_rst_int_r(27),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(28),
      Q => bs_rst_int_r(28),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(29),
      Q => bs_rst_int_r(29),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(2),
      Q => bs_rst_int_r(2),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(30),
      Q => bs_rst_int_r(30),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(31),
      Q => bs_rst_int_r(31),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[32]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(32),
      Q => bs_rst_int_r(32),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[33]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(33),
      Q => bs_rst_int_r(33),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[34]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(34),
      Q => bs_rst_int_r(34),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[35]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(35),
      Q => bs_rst_int_r(35),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[36]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(36),
      Q => bs_rst_int_r(36),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[37]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(37),
      Q => bs_rst_int_r(37),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[38]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(38),
      Q => bs_rst_int_r(38),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[39]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(39),
      Q => bs_rst_int_r(39),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(3),
      Q => bs_rst_int_r(3),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[40]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(40),
      Q => bs_rst_int_r(40),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[41]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(41),
      Q => bs_rst_int_r(41),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[42]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(42),
      Q => bs_rst_int_r(42),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[43]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(43),
      Q => bs_rst_int_r(43),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[44]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(44),
      Q => bs_rst_int_r(44),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[45]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(45),
      Q => bs_rst_int_r(45),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[46]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(46),
      Q => bs_rst_int_r(46),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[47]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(47),
      Q => bs_rst_int_r(47),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[48]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(48),
      Q => bs_rst_int_r(48),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[49]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(49),
      Q => bs_rst_int_r(49),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(4),
      Q => bs_rst_int_r(4),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[50]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(50),
      Q => bs_rst_int_r(50),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[51]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(51),
      Q => bs_rst_int_r(51),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(5),
      Q => bs_rst_int_r(5),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(6),
      Q => bs_rst_int_r(6),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(7),
      Q => bs_rst_int_r(7),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(8),
      Q => bs_rst_int_r(8),
      S => bs_rst_dphy_sync
    );
\bs_rst_int_r_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => bs_rst_r(9),
      Q => bs_rst_int_r(9),
      S => bs_rst_dphy_sync
    );
\hssio_state_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => hssio_state(0),
      I1 => hssio_state(1),
      I2 => hssio_state(2),
      I3 => hssio_state(3),
      O => \hssio_state_inferred__3/i__n_0\
    );
\hssio_state_inferred__3/i___0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => hssio_state(0),
      I1 => hssio_state(1),
      I2 => hssio_state(2),
      I3 => hssio_state(3),
      O => \hssio_state_inferred__3/i___0_n_0\
    );
\hssio_state_inferred__3/i___1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => hssio_state(4),
      I1 => hssio_state(5),
      I2 => bsc_en_vtc_1,
      I3 => \^q\(0),
      I4 => hssio_state(8),
      O => \hssio_state_inferred__3/i___1_n_0\
    );
\hssio_state_inferred__3/i___2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEE8"
    )
        port map (
      I0 => hssio_state(4),
      I1 => hssio_state(5),
      I2 => bsc_en_vtc_1,
      I3 => \^q\(0),
      I4 => hssio_state(8),
      O => \hssio_state_inferred__3/i___2_n_0\
    );
\hssio_state_inferred__3/i___3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => \hssio_state_inferred__3/i__n_0\,
      I1 => \hssio_state_inferred__3/i___0_n_0\,
      I2 => \hssio_state_inferred__3/i___1_n_0\,
      I3 => \hssio_state_inferred__3/i___2_n_0\,
      O => \hssio_state_inferred__3/i___3_n_0\
    );
\pll0_fab_clk_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(0),
      O => p_0_in(0)
    );
\pll0_fab_clk_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(0),
      I1 => \pll0_fab_clk_cntr_reg__0\(1),
      O => p_0_in(1)
    );
\pll0_fab_clk_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(0),
      I1 => \pll0_fab_clk_cntr_reg__0\(1),
      I2 => \pll0_fab_clk_cntr_reg__0\(2),
      O => p_0_in(2)
    );
\pll0_fab_clk_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(1),
      I1 => \pll0_fab_clk_cntr_reg__0\(0),
      I2 => \pll0_fab_clk_cntr_reg__0\(2),
      I3 => \pll0_fab_clk_cntr_reg__0\(3),
      O => p_0_in(3)
    );
\pll0_fab_clk_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(2),
      I1 => \pll0_fab_clk_cntr_reg__0\(0),
      I2 => \pll0_fab_clk_cntr_reg__0\(1),
      I3 => \pll0_fab_clk_cntr_reg__0\(3),
      I4 => \pll0_fab_clk_cntr_reg__0\(4),
      O => p_0_in(4)
    );
\pll0_fab_clk_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(3),
      I1 => \pll0_fab_clk_cntr_reg__0\(1),
      I2 => \pll0_fab_clk_cntr_reg__0\(0),
      I3 => \pll0_fab_clk_cntr_reg__0\(2),
      I4 => \pll0_fab_clk_cntr_reg__0\(4),
      I5 => \pll0_fab_clk_cntr_reg__0\(5),
      O => p_0_in(5)
    );
\pll0_fab_clk_cntr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pll0_fab_clk_cntr[6]_i_4_n_0\,
      I1 => \pll0_fab_clk_cntr_reg__0\(5),
      I2 => pll0_fab_clk_cntr_reg(6),
      O => p_0_in(6)
    );
\pll0_fab_clk_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(3),
      I1 => \pll0_fab_clk_cntr_reg__0\(2),
      I2 => \pll0_fab_clk_cntr_reg__0\(5),
      I3 => \pll0_fab_clk_cntr_reg__0\(4),
      I4 => \pll0_fab_clk_cntr_reg__0\(1),
      I5 => \pll0_fab_clk_cntr_reg__0\(0),
      O => \pll0_fab_clk_cntr[6]_i_3_n_0\
    );
\pll0_fab_clk_cntr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \pll0_fab_clk_cntr_reg__0\(4),
      I1 => \pll0_fab_clk_cntr_reg__0\(2),
      I2 => \pll0_fab_clk_cntr_reg__0\(0),
      I3 => \pll0_fab_clk_cntr_reg__0\(1),
      I4 => \pll0_fab_clk_cntr_reg__0\(3),
      O => \pll0_fab_clk_cntr[6]_i_4_n_0\
    );
\pll0_fab_clk_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => p_0_in(0),
      Q => \pll0_fab_clk_cntr_reg__0\(0),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => p_0_in(1),
      Q => \pll0_fab_clk_cntr_reg__0\(1),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => p_0_in(2),
      Q => \pll0_fab_clk_cntr_reg__0\(2),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => p_0_in(3),
      Q => \pll0_fab_clk_cntr_reg__0\(3),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => p_0_in(4),
      Q => \pll0_fab_clk_cntr_reg__0\(4),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => p_0_in(5),
      Q => \pll0_fab_clk_cntr_reg__0\(5),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
\pll0_fab_clk_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => p_0_in(6),
      Q => pll0_fab_clk_cntr_reg(6),
      R => sync_cell_start_fab_cntr_pll0_inst_n_0
    );
sync_cell_bs_rst_dphy_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_0
     port map (
      SS(0) => bs_rst_dphy_sync,
      bs_rst_dphy_in => bs_rst_dphy_in,
      riu_clk => riu_clk
    );
sync_cell_dly_rdy_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_1
     port map (
      D(0) => p_0_in_0(6),
      \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      \GEN_RIU_NOT_FROM_PLL.bsc_en_vtc_reg_0\ => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]\ => sync_cell_dly_rdy_inst_n_3,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_0\ => locked,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[6]_1\ => \hssio_state_inferred__3/i___3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ => sync_cell_dly_rdy_inst_n_2,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_8_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_2\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_3\ => sync_cell_wait_pll0_fab_timeout_inst_n_2,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_4\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_5\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_i_5_n_0\,
      Q(7) => \^q\(0),
      Q(6) => bsc_en_vtc_1,
      Q(5 downto 0) => hssio_state(5 downto 0),
      bsc_en_vtc => bsc_en_vtc,
      in0(0) => in0(0),
      \out\ => all_bsc_dly_rdy,
      riu_clk => riu_clk,
      timeout_cntr_rst => timeout_cntr_rst
    );
sync_cell_mult_intf_lock_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_2
     port map (
      multi_intf_lock_in => multi_intf_lock_in,
      riu_clk => riu_clk
    );
sync_cell_pll0lock_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_3
     port map (
      D(5 downto 4) => p_0_in_0(8 downto 7),
      D(3 downto 1) => p_0_in_0(4 downto 2),
      D(0) => p_0_in_0(0),
      \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg\ => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ => \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_i_4_n_0\,
      \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_1\ => \^gen_riu_not_from_pll.bs_dly_rst_reg_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[0]\ => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[2]\ => wait_pll_lock_timeout_reg_n_0,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[3]\ => sync_cell_pll0lock_inst_n_9,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ => wait_pll0_x_fab_clk_timeout_sync,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ => \hssio_state_inferred__3/i___3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\ => all_bsc_dly_rdy,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_1\ => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\,
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\ => sync_cell_pll0lock_inst_n_8,
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_0\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_1\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_2\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_5_n_0\,
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_3\ => \^gen_riu_not_from_pll.rst_seq_done_reg_0\,
      Q(7) => hssio_state(8),
      Q(6) => \^q\(0),
      Q(5) => bsc_en_vtc_1,
      Q(4 downto 0) => hssio_state(5 downto 1),
      bs_dly_rst => bs_dly_rst,
      n0_vtc_rdy_out => n0_vtc_rdy_out,
      n1_vtc_rdy_out => n1_vtc_rdy_out,
      n2_vtc_rdy_out => n2_vtc_rdy_out,
      \out\ => locked,
      riu_clk => riu_clk,
      rst_seq_done => rst_seq_done,
      shared_pll0_locked_in => shared_pll0_locked_in,
      \sync_flop_1_reg[0]_0\ => sync_cell_pll0lock_inst_n_7
    );
sync_cell_rst_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_4
     port map (
      \out\ => rst_in_sync,
      riu_clk => riu_clk,
      rst => rst
    );
sync_cell_start_fab_cntr_pll0_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_5
     port map (
      Q(0) => pll0_fab_clk_cntr_reg(6),
      SR(0) => sync_cell_start_fab_cntr_pll0_inst_n_0,
      in0(0) => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\,
      \pll0_fab_clk_cntr_reg[0]\ => \pll0_fab_clk_cntr[6]_i_3_n_0\,
      shared_pll0_clkout0_in => shared_pll0_clkout0_in
    );
sync_cell_wait_pll0_fab_timeout_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell_6
     port map (
      D(0) => p_0_in_0(5),
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[4]\ => sync_cell_wait_pll0_fab_timeout_inst_n_3,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]\ => \hssio_state_inferred__3/i___3_n_0\,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_0\ => locked,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[5]_1\ => all_bsc_dly_rdy,
      \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg\ => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_4_n_0\,
      \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_0\ => sync_cell_pll0lock_inst_n_7,
      \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_1\(0) => \GEN_RIU_NOT_FROM_PLL.start_fab_clk_cntr_reg_n_0\,
      Q(4) => hssio_state(8),
      Q(3 downto 1) => hssio_state(5 downto 3),
      Q(0) => hssio_state(0),
      in0(0) => wait_pll0_x_fab_clk_timeout,
      \out\ => wait_pll0_x_fab_clk_timeout_sync,
      riu_clk => riu_clk,
      \sync_flop_1_reg[0]_0\ => sync_cell_wait_pll0_fab_timeout_inst_n_2
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => timeout_cntr_reg(0),
      I1 => timeout_cntr_reg(1),
      I2 => \timeout_cntr[0]_i_3_n_0\,
      I3 => \timeout_cntr[0]_i_4_n_0\,
      I4 => \timeout_cntr[0]_i_5_n_0\,
      O => timeout_cntr
    );
\timeout_cntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => timeout_cntr_reg(6),
      I1 => timeout_cntr_reg(7),
      I2 => timeout_cntr_reg(4),
      I3 => timeout_cntr_reg(5),
      I4 => timeout_cntr_reg(3),
      I5 => timeout_cntr_reg(2),
      O => \timeout_cntr[0]_i_3_n_0\
    );
\timeout_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => timeout_cntr_reg(18),
      I1 => timeout_cntr_reg(19),
      I2 => timeout_cntr_reg(16),
      I3 => timeout_cntr_reg(17),
      I4 => timeout_cntr_reg(15),
      I5 => timeout_cntr_reg(14),
      O => \timeout_cntr[0]_i_4_n_0\
    );
\timeout_cntr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => timeout_cntr_reg(12),
      I1 => timeout_cntr_reg(13),
      I2 => timeout_cntr_reg(10),
      I3 => timeout_cntr_reg(11),
      I4 => timeout_cntr_reg(8),
      I5 => timeout_cntr_reg(9),
      O => \timeout_cntr[0]_i_5_n_0\
    );
\timeout_cntr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout_cntr_reg(0),
      O => \timeout_cntr[0]_i_6_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_15\,
      Q => timeout_cntr_reg(0),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \timeout_cntr_reg[0]_i_2_n_0\,
      CO(6) => \timeout_cntr_reg[0]_i_2_n_1\,
      CO(5) => \timeout_cntr_reg[0]_i_2_n_2\,
      CO(4) => \timeout_cntr_reg[0]_i_2_n_3\,
      CO(3) => \timeout_cntr_reg[0]_i_2_n_4\,
      CO(2) => \timeout_cntr_reg[0]_i_2_n_5\,
      CO(1) => \timeout_cntr_reg[0]_i_2_n_6\,
      CO(0) => \timeout_cntr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \timeout_cntr_reg[0]_i_2_n_8\,
      O(6) => \timeout_cntr_reg[0]_i_2_n_9\,
      O(5) => \timeout_cntr_reg[0]_i_2_n_10\,
      O(4) => \timeout_cntr_reg[0]_i_2_n_11\,
      O(3) => \timeout_cntr_reg[0]_i_2_n_12\,
      O(2) => \timeout_cntr_reg[0]_i_2_n_13\,
      O(1) => \timeout_cntr_reg[0]_i_2_n_14\,
      O(0) => \timeout_cntr_reg[0]_i_2_n_15\,
      S(7 downto 1) => timeout_cntr_reg(7 downto 1),
      S(0) => \timeout_cntr[0]_i_6_n_0\
    );
\timeout_cntr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_13\,
      Q => timeout_cntr_reg(10),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_12\,
      Q => timeout_cntr_reg(11),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_11\,
      Q => timeout_cntr_reg(12),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_10\,
      Q => timeout_cntr_reg(13),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_9\,
      Q => timeout_cntr_reg(14),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_8\,
      Q => timeout_cntr_reg(15),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_15\,
      Q => timeout_cntr_reg(16),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \timeout_cntr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_timeout_cntr_reg[16]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \timeout_cntr_reg[16]_i_1_n_5\,
      CO(1) => \timeout_cntr_reg[16]_i_1_n_6\,
      CO(0) => \timeout_cntr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_timeout_cntr_reg[16]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3) => \timeout_cntr_reg[16]_i_1_n_12\,
      O(2) => \timeout_cntr_reg[16]_i_1_n_13\,
      O(1) => \timeout_cntr_reg[16]_i_1_n_14\,
      O(0) => \timeout_cntr_reg[16]_i_1_n_15\,
      S(7 downto 4) => B"0000",
      S(3 downto 0) => timeout_cntr_reg(19 downto 16)
    );
\timeout_cntr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_14\,
      Q => timeout_cntr_reg(17),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_13\,
      Q => timeout_cntr_reg(18),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[16]_i_1_n_12\,
      Q => timeout_cntr_reg(19),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_14\,
      Q => timeout_cntr_reg(1),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_13\,
      Q => timeout_cntr_reg(2),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_12\,
      Q => timeout_cntr_reg(3),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_11\,
      Q => timeout_cntr_reg(4),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_10\,
      Q => timeout_cntr_reg(5),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_9\,
      Q => timeout_cntr_reg(6),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[0]_i_2_n_8\,
      Q => timeout_cntr_reg(7),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_15\,
      Q => timeout_cntr_reg(8),
      R => timeout_cntr_rst
    );
\timeout_cntr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \timeout_cntr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \timeout_cntr_reg[8]_i_1_n_0\,
      CO(6) => \timeout_cntr_reg[8]_i_1_n_1\,
      CO(5) => \timeout_cntr_reg[8]_i_1_n_2\,
      CO(4) => \timeout_cntr_reg[8]_i_1_n_3\,
      CO(3) => \timeout_cntr_reg[8]_i_1_n_4\,
      CO(2) => \timeout_cntr_reg[8]_i_1_n_5\,
      CO(1) => \timeout_cntr_reg[8]_i_1_n_6\,
      CO(0) => \timeout_cntr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \timeout_cntr_reg[8]_i_1_n_8\,
      O(6) => \timeout_cntr_reg[8]_i_1_n_9\,
      O(5) => \timeout_cntr_reg[8]_i_1_n_10\,
      O(4) => \timeout_cntr_reg[8]_i_1_n_11\,
      O(3) => \timeout_cntr_reg[8]_i_1_n_12\,
      O(2) => \timeout_cntr_reg[8]_i_1_n_13\,
      O(1) => \timeout_cntr_reg[8]_i_1_n_14\,
      O(0) => \timeout_cntr_reg[8]_i_1_n_15\,
      S(7 downto 0) => timeout_cntr_reg(15 downto 8)
    );
\timeout_cntr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => timeout_cntr,
      D => \timeout_cntr_reg[8]_i_1_n_14\,
      Q => timeout_cntr_reg(9),
      R => timeout_cntr_rst
    );
wait_pll0_x_fab_clk_timeout_reg: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => pll0_fab_clk_cntr_reg(6),
      Q => wait_pll0_x_fab_clk_timeout,
      R => '0'
    );
wait_pll_lock_timeout_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => wait_pll_lock_timeout_reg_n_0,
      I1 => wait_pll_lock_timeout_i_2_n_0,
      I2 => wait_pll_lock_timeout_i_3_n_0,
      I3 => wait_pll_lock_timeout_i_4_n_0,
      I4 => timeout_cntr_rst,
      O => wait_pll_lock_timeout_i_1_n_0
    );
wait_pll_lock_timeout_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF9"
    )
        port map (
      I0 => hssio_state(5),
      I1 => \^q\(0),
      I2 => hssio_state(0),
      I3 => \GEN_RIU_NOT_FROM_PLL.rst_seq_done_i_6_n_0\,
      I4 => hssio_state(3),
      I5 => hssio_state(8),
      O => wait_pll_lock_timeout_i_2_n_0
    );
wait_pll_lock_timeout_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => wait_pll_lock_timeout_i_5_n_0,
      I1 => wait_pll_lock_timeout_i_6_n_0,
      I2 => wait_pll_lock_timeout_i_7_n_0,
      I3 => timeout_cntr_reg(0),
      I4 => timeout_cntr_reg(1),
      O => wait_pll_lock_timeout_i_3_n_0
    );
wait_pll_lock_timeout_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => hssio_state(0),
      I1 => hssio_state(2),
      I2 => hssio_state(1),
      I3 => hssio_state(4),
      I4 => bsc_en_vtc_1,
      I5 => \GEN_RIU_NOT_FROM_PLL.hssio_state[0]_i_3_n_0\,
      O => wait_pll_lock_timeout_i_4_n_0
    );
wait_pll_lock_timeout_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => timeout_cntr_reg(10),
      I1 => timeout_cntr_reg(11),
      I2 => timeout_cntr_reg(9),
      I3 => timeout_cntr_reg(8),
      I4 => timeout_cntr_reg(13),
      I5 => timeout_cntr_reg(12),
      O => wait_pll_lock_timeout_i_5_n_0
    );
wait_pll_lock_timeout_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => timeout_cntr_reg(4),
      I1 => timeout_cntr_reg(5),
      I2 => timeout_cntr_reg(2),
      I3 => timeout_cntr_reg(3),
      I4 => timeout_cntr_reg(7),
      I5 => timeout_cntr_reg(6),
      O => wait_pll_lock_timeout_i_6_n_0
    );
wait_pll_lock_timeout_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => timeout_cntr_reg(16),
      I1 => timeout_cntr_reg(17),
      I2 => timeout_cntr_reg(14),
      I3 => timeout_cntr_reg(15),
      I4 => timeout_cntr_reg(19),
      I5 => timeout_cntr_reg(18),
      O => wait_pll_lock_timeout_i_7_n_0
    );
wait_pll_lock_timeout_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => riu_clk,
      CE => '1',
      D => wait_pll_lock_timeout_i_1_n_0,
      Q => wait_pll_lock_timeout_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_clk_lane is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d3_reg : out STD_LOGIC;
    s_level_out_d2_reg : out STD_LOGIC;
    tx_cl_en_lp_tst : out STD_LOGIC;
    s_level_out_d3_reg_0 : out STD_LOGIC;
    cl_txclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    tx_cl_lp_cp : out STD_LOGIC;
    tx_cl_lp_cn : out STD_LOGIC;
    cl_init_done_coreclk_i : out STD_LOGIC;
    cl_txclkactivehs_i : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    tx_hs_clk_p : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cl_tx_state_reg[1]_0\ : out STD_LOGIC;
    tx_cl_en_hs_tst : out STD_LOGIC;
    cl_txclkactivehs_reg_0 : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    cl_txulpsclk : in STD_LOGIC;
    cl_txulpsexit : in STD_LOGIC;
    start_clkzero_byteclk_sync_r_reg_0 : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    \cl_tx_state_reg[3]_0\ : in STD_LOGIC;
    \post_count_reg[31]_0\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    \cl_tx_state_reg[0]_0\ : in STD_LOGIC;
    start_clkpost_r_reg_0 : in STD_LOGIC;
    start_clkpost_r_reg_1 : in STD_LOGIC;
    hs_active_all : in STD_LOGIC;
    start_clkpost_r_reg_2 : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_clk_lane : entity is "mipi_dphy_v4_1_3_tx_clk_lane";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_clk_lane;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_clk_lane is
  signal \CLK_GEN_BLK4.tx_cl_hs_cp[6]_i_1_n_0\ : STD_LOGIC;
  signal cl_enable_sync_i_n_1 : STD_LOGIC;
  signal \^cl_init_done_coreclk_i\ : STD_LOGIC;
  signal cl_status_reg_bit_1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of cl_status_reg_bit_1 : signal is std.standard.true;
  signal cl_status_reg_bit_1_i_1_n_0 : STD_LOGIC;
  signal cl_status_reg_bit_2 : STD_LOGIC;
  attribute DONT_TOUCH of cl_status_reg_bit_2 : signal is std.standard.true;
  signal cl_status_reg_bit_4 : STD_LOGIC;
  attribute DONT_TOUCH of cl_status_reg_bit_4 : signal is std.standard.true;
  signal \^cl_stopstate\ : STD_LOGIC;
  signal cl_stopstate_i_3_n_0 : STD_LOGIC;
  signal cl_stopstate_i_4_n_0 : STD_LOGIC;
  signal cl_stopstate_i_8_n_0 : STD_LOGIC;
  signal cl_tx_state : STD_LOGIC;
  signal cl_tx_state1 : STD_LOGIC;
  signal \cl_tx_state[0]_i_5_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \cl_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \^cl_tx_state_reg[1]_0\ : STD_LOGIC;
  signal \cl_tx_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cl_tx_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \cl_tx_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \cl_tx_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cl_txclkactivehs_i\ : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_1 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_10 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_11 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_12 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_13 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_14 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_15 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_16 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_2 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_3 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_4 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_6 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_7 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_8 : STD_LOGIC;
  signal cl_txrequesths_coreclk_sync_i_n_9 : STD_LOGIC;
  signal cl_txrequesths_negedge_r : STD_LOGIC;
  signal cl_txrequesths_negedge_sync_i_n_1 : STD_LOGIC;
  signal cl_txrequesths_negedge_sync_i_n_2 : STD_LOGIC;
  signal cl_txrequesths_negedge_sync_i_n_3 : STD_LOGIC;
  signal cl_txrequesths_negedge_sync_i_n_4 : STD_LOGIC;
  signal cl_txrequesths_negedge_sync_i_n_5 : STD_LOGIC;
  signal cl_txrequesths_r : STD_LOGIC;
  signal cl_txulpsclk_sync : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_1 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_2 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_3 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_4 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_5 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_6 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_7 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_8 : STD_LOGIC;
  signal cl_txulpsclk_sync_i_n_9 : STD_LOGIC;
  signal cl_txulpsexit_sync : STD_LOGIC;
  signal cl_txulpsexit_sync_i_n_1 : STD_LOGIC;
  signal cl_txulpsexit_sync_i_n_2 : STD_LOGIC;
  signal cl_txulpsexit_sync_i_n_3 : STD_LOGIC;
  signal \^cl_ulpsactivenot\ : STD_LOGIC;
  signal cl_ulpsactivenot_i_4_n_0 : STD_LOGIC;
  signal clk_pre_cnt : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_12_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal clk_pre_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \clk_pre_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \clk_pre_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal en_cal_seq_xmit_byteclk_sync : STD_LOGIC;
  signal en_cal_seq_xmit_byteclk_sync_i_n_1 : STD_LOGIC;
  signal en_lp_01_cnt_reg_n_0 : STD_LOGIC;
  signal en_lp_10_cnt_reg_n_0 : STD_LOGIC;
  signal en_lp_11_cnt_i_2_n_0 : STD_LOGIC;
  signal en_lp_11_cnt_reg_n_0 : STD_LOGIC;
  signal hs_clk_state_byteclk_sync_i_n_0 : STD_LOGIC;
  signal hs_clk_state_r_i_6_n_0 : STD_LOGIC;
  signal hs_clk_state_r_reg_n_0 : STD_LOGIC;
  signal \init_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \init_count[0]_i_4_n_0\ : STD_LOGIC;
  signal init_count_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \init_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \init_count_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \init_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \init_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal init_done_byteclk_pos_r : STD_LOGIC;
  signal init_done_byteclk_pos_r0 : STD_LOGIC;
  signal init_done_byteclk_r : STD_LOGIC;
  signal init_done_i_1_n_0 : STD_LOGIC;
  signal init_done_i_2_n_0 : STD_LOGIC;
  signal init_done_i_3_n_0 : STD_LOGIC;
  signal init_done_i_4_n_0 : STD_LOGIC;
  signal init_done_i_5_n_0 : STD_LOGIC;
  signal init_done_i_6_n_0 : STD_LOGIC;
  signal lp_01_r : STD_LOGIC;
  signal lp_01_r_reg_n_0 : STD_LOGIC;
  signal lp_10_r : STD_LOGIC;
  signal lp_10_r_reg_n_0 : STD_LOGIC;
  signal lp_11_r : STD_LOGIC;
  signal lp_11_r_reg_n_0 : STD_LOGIC;
  signal lp_st01_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lp_st01_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal lp_st10_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lp_st10_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st10_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st10_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st10_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st10_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st10_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st10_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st10_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st10_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st10_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lp_st10_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal lp_st11_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lp_st11_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st11_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st11_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st11_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \lp_st11_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st11_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st11_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st11_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st11_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st11_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lp_st11_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal post_count : STD_LOGIC;
  signal \post_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_12_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \post_count[0]_i_9_n_0\ : STD_LOGIC;
  signal post_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \post_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \post_count_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \post_count_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \post_count_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \post_count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \prepare_zero_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal prepare_zero_cnt_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \prepare_zero_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_11\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_12\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_13\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_14\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_15\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_11\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_12\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_13\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \prepare_zero_cnt_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal reset_timer_r_i_7_n_0 : STD_LOGIC;
  signal reset_timer_r_reg_n_0 : STD_LOGIC;
  signal \^s_level_out_d2_reg\ : STD_LOGIC;
  signal \^s_level_out_d3_reg\ : STD_LOGIC;
  signal \^s_level_out_d3_reg_0\ : STD_LOGIC;
  signal start_clkpost_byteclk_sync_i_n_1 : STD_LOGIC;
  signal start_clkpost_r_reg_n_0 : STD_LOGIC;
  signal start_clkzero_byteclk_sync : STD_LOGIC;
  signal start_clkzero_byteclk_sync_i_n_2 : STD_LOGIC;
  signal start_clkzero_byteclk_sync_r : STD_LOGIC;
  signal start_clkzero_r_i_1_n_0 : STD_LOGIC;
  signal start_clkzero_r_reg_n_0 : STD_LOGIC;
  signal \time_out_counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[11]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[13]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[13]_i_3_n_0\ : STD_LOGIC;
  signal \time_out_counter[13]_i_4_n_0\ : STD_LOGIC;
  signal \time_out_counter[13]_i_5_n_0\ : STD_LOGIC;
  signal \time_out_counter[13]_i_6_n_0\ : STD_LOGIC;
  signal \time_out_counter[13]_i_7_n_0\ : STD_LOGIC;
  signal \time_out_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal time_out_hsexit_i_1_n_0 : STD_LOGIC;
  signal time_out_hsexit_reg_n_0 : STD_LOGIC;
  signal time_out_post : STD_LOGIC;
  signal time_out_post_coreclk_sync : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_1 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_10 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_11 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_12 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_13 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_14 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_15 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_16 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_17 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_18 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_19 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_2 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_20 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_21 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_22 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_23 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_24 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_25 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_26 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_27 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_28 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_29 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_3 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_30 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_31 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_32 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_33 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_34 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_35 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_36 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_37 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_4 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_5 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_6 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_7 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_8 : STD_LOGIC;
  signal time_out_post_coreclk_sync_i_n_9 : STD_LOGIC;
  signal time_out_prepare_i_1_n_0 : STD_LOGIC;
  signal time_out_prepare_i_2_n_0 : STD_LOGIC;
  signal time_out_prepare_i_3_n_0 : STD_LOGIC;
  signal time_out_prepare_i_4_n_0 : STD_LOGIC;
  signal time_out_prepare_reg_n_0 : STD_LOGIC;
  signal time_out_trail : STD_LOGIC;
  signal time_out_zero : STD_LOGIC;
  signal time_out_zero_i_1_n_0 : STD_LOGIC;
  signal \trail_count[0]_i_13_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_14_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_15_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_16_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_17_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_18_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_19_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_20_n_0\ : STD_LOGIC;
  signal \trail_count[0]_i_3_n_0\ : STD_LOGIC;
  signal trail_count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tx_cl_en_lp_tst_coreclk_i_5_n_0 : STD_LOGIC;
  signal tx_cl_en_lp_tst_coreclk_reg_n_0 : STD_LOGIC;
  signal tx_cl_lp_cn_i_3_n_0 : STD_LOGIC;
  signal xmit_clk_pre_coreclk_sync : STD_LOGIC;
  signal xmit_clk_pre_coreclk_sync_i_n_1 : STD_LOGIC;
  signal xmit_clk_pre_coreclk_sync_i_n_2 : STD_LOGIC;
  signal xmit_clk_pre_r : STD_LOGIC;
  signal xmit_clk_pre_r_i_1_n_0 : STD_LOGIC;
  signal xmit_clk_r0 : STD_LOGIC;
  signal xmit_clk_r_i_10_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_2_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_3_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_4_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_5_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_6_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_7_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_8_n_0 : STD_LOGIC;
  signal xmit_clk_r_i_9_n_0 : STD_LOGIC;
  signal xmit_clk_r_reg_n_0 : STD_LOGIC;
  signal zero_count0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \zero_count[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_10_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_11_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_12_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_1_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_5_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_6_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_7_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_8_n_0\ : STD_LOGIC;
  signal \zero_count[31]_i_9_n_0\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \zero_count_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \zero_count_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \zero_count_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \zero_count_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \zero_count_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \zero_count_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \zero_count_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \zero_count_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \zero_count_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \zero_count_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_clk_pre_cnt_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_init_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_init_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_post_count_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_prepare_zero_cnt_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_zero_count_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_zero_count_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cl_status_reg_bit_1_i_1 : label is "soft_lutpair105";
  attribute DONT_TOUCH of cl_status_reg_bit_1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of cl_status_reg_bit_1_reg : label is "yes";
  attribute DONT_TOUCH of cl_status_reg_bit_2_reg : label is std.standard.true;
  attribute KEEP of cl_status_reg_bit_2_reg : label is "yes";
  attribute DONT_TOUCH of cl_status_reg_bit_4_reg : label is std.standard.true;
  attribute KEEP of cl_status_reg_bit_4_reg : label is "yes";
  attribute SOFT_HLUTNM of cl_stopstate_i_4 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of cl_stopstate_i_8 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \cl_tx_state[0]_i_5\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \cl_tx_state[3]_i_12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \cl_tx_state[3]_i_14\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cl_tx_state[3]_i_6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of cl_ulpsactivenot_i_4 : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of en_lp_11_cnt_i_2 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of hs_clk_state_r_i_6 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of lp_01_r_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of lp_10_r_i_1 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of lp_11_r_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \lp_st01_cnt[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \lp_st01_cnt[3]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \lp_st01_cnt[5]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \lp_st10_cnt[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \lp_st10_cnt[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \lp_st10_cnt[1]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \lp_st10_cnt[3]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \lp_st10_cnt[5]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \lp_st10_cnt[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \lp_st10_cnt[6]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \lp_st11_cnt[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \lp_st11_cnt[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \lp_st11_cnt[1]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \lp_st11_cnt[3]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \lp_st11_cnt[5]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \lp_st11_cnt[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \lp_st11_cnt[6]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of reset_timer_r_i_7 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \time_out_counter[12]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \time_out_counter[13]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \time_out_counter[13]_i_6\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \time_out_counter[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \time_out_counter[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \time_out_counter[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \time_out_counter[6]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \time_out_counter[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \time_out_counter[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of time_out_hsexit_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of time_out_prepare_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of time_out_prepare_i_4 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of tx_cl_en_lp_tst_coreclk_i_5 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of tx_cl_lp_cn_i_3 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \zero_count[29]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \zero_count[30]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \zero_count[31]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \zero_count[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \zero_count[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \zero_count[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \zero_count[8]_i_1\ : label is "soft_lutpair107";
begin
  cl_init_done_coreclk_i <= \^cl_init_done_coreclk_i\;
  cl_stopstate <= \^cl_stopstate\;
  \cl_tx_state_reg[1]_0\ <= \^cl_tx_state_reg[1]_0\;
  cl_txclkactivehs_i <= \^cl_txclkactivehs_i\;
  cl_ulpsactivenot <= \^cl_ulpsactivenot\;
  \out\ <= \^out\;
  s_level_out_d2_reg <= \^s_level_out_d2_reg\;
  s_level_out_d3_reg <= \^s_level_out_d3_reg\;
  s_level_out_d3_reg_0 <= \^s_level_out_d3_reg_0\;
\CLK_GEN_BLK4.tx_cl_hs_cp[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => xmit_clk_r_reg_n_0,
      I1 => time_out_post,
      I2 => start_clkzero_byteclk_sync_r_reg_0,
      O => \CLK_GEN_BLK4.tx_cl_hs_cp[6]_i_1_n_0\
    );
\CLK_GEN_BLK4.tx_cl_hs_cp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \CLK_GEN_BLK4.tx_cl_hs_cp[6]_i_1_n_0\,
      Q => tx_hs_clk_p(0),
      R => '0'
    );
cl_enable_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0\
     port map (
      cl_enable => cl_enable,
      cl_tx_state1 => cl_tx_state1,
      \cl_tx_state_reg[1]\ => \^cl_init_done_coreclk_i\,
      core_clk => core_clk,
      core_rst => core_rst,
      init_done_reg => cl_enable_sync_i_n_1,
      \out\ => \^out\,
      system_rst => system_rst
    );
cl_status_reg_bit_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[3]\,
      I1 => \cl_tx_state_reg_n_0_[2]\,
      I2 => \cl_tx_state_reg_n_0_[0]\,
      I3 => \cl_tx_state_reg_n_0_[1]\,
      O => cl_status_reg_bit_1_i_1_n_0
    );
cl_status_reg_bit_1_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => cl_status_reg_bit_1_i_1_n_0,
      Q => cl_status_reg_bit_1
    );
cl_status_reg_bit_2_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => cl_status_reg_bit_1_i_1_n_0,
      Q => cl_status_reg_bit_2
    );
cl_status_reg_bit_4_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => \^cl_stopstate\,
      Q => cl_status_reg_bit_4
    );
cl_stopstate_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0F00FFF00C0"
    )
        port map (
      I0 => time_out_hsexit_reg_n_0,
      I1 => \^cl_init_done_coreclk_i\,
      I2 => \cl_tx_state_reg_n_0_[0]\,
      I3 => \cl_tx_state_reg_n_0_[3]\,
      I4 => \cl_tx_state_reg_n_0_[2]\,
      I5 => \cl_tx_state_reg_n_0_[1]\,
      O => cl_stopstate_i_3_n_0
    );
cl_stopstate_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[1]\,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => lp_11_r_reg_n_0,
      I3 => \cl_tx_state_reg_n_0_[3]\,
      I4 => \cl_tx_state_reg_n_0_[2]\,
      O => cl_stopstate_i_4_n_0
    );
cl_stopstate_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[2]\,
      I1 => \cl_tx_state_reg_n_0_[3]\,
      I2 => \cl_tx_state_reg_n_0_[1]\,
      I3 => \cl_tx_state_reg_n_0_[0]\,
      I4 => time_out_hsexit_reg_n_0,
      O => cl_stopstate_i_8_n_0
    );
cl_stopstate_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_coreclk_sync_i_n_16,
      Q => \^cl_stopstate\,
      R => cl_tx_state1
    );
\cl_tx_state[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[1]\,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      O => \cl_tx_state[0]_i_5_n_0\
    );
\cl_tx_state[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[1]\,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      O => \^cl_tx_state_reg[1]_0\
    );
\cl_tx_state[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^cl_init_done_coreclk_i\,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[1]\,
      O => \cl_tx_state[3]_i_14_n_0\
    );
\cl_tx_state[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[2]\,
      I1 => \cl_tx_state_reg_n_0_[3]\,
      O => \cl_tx_state[3]_i_6_n_0\
    );
\cl_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => cl_tx_state,
      D => cl_txrequesths_coreclk_sync_i_n_2,
      Q => \cl_tx_state_reg_n_0_[0]\,
      R => \cl_tx_state_reg[3]_0\
    );
\cl_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_coreclk_sync_i_n_15,
      Q => \cl_tx_state_reg_n_0_[1]\,
      R => cl_tx_state1
    );
\cl_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => cl_tx_state,
      D => cl_txrequesths_negedge_sync_i_n_2,
      Q => \cl_tx_state_reg_n_0_[2]\,
      R => \cl_tx_state_reg[3]_0\
    );
\cl_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => cl_tx_state,
      D => cl_txrequesths_negedge_sync_i_n_1,
      Q => \cl_tx_state_reg_n_0_[3]\,
      R => \cl_tx_state_reg[3]_0\
    );
cl_txclkactivehs_byteclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_15\
     port map (
      cl_txclkactivehs => cl_txclkactivehs,
      s_level_out_d1_cdc_to_reg_0 => \^cl_txclkactivehs_i\,
      tx_div4_clk => tx_div4_clk
    );
cl_txclkactivehs_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_coreclk_sync_i_n_12,
      Q => \^cl_txclkactivehs_i\,
      R => \cl_tx_state_reg[3]_0\
    );
cl_txrequesths_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_16\
     port map (
      cl_stopstate => \^cl_stopstate\,
      cl_stopstate_reg => cl_txrequesths_coreclk_sync_i_n_16,
      cl_stopstate_reg_0 => cl_stopstate_i_4_n_0,
      cl_stopstate_reg_1 => cl_stopstate_i_8_n_0,
      cl_stopstate_reg_2 => cl_txulpsclk_sync_i_n_6,
      cl_stopstate_reg_3 => cl_stopstate_i_3_n_0,
      cl_stopstate_reg_4 => cl_txulpsclk_sync_i_n_7,
      cl_stopstate_reg_5 => cl_enable_sync_i_n_1,
      cl_tx_state => cl_tx_state,
      \cl_tx_state_reg[0]\ => cl_txrequesths_coreclk_sync_i_n_10,
      \cl_tx_state_reg[0]_0\ => \cl_tx_state_reg_n_0_[2]\,
      \cl_tx_state_reg[0]_1\ => \cl_tx_state[0]_i_5_n_0\,
      \cl_tx_state_reg[0]_10\ => \^s_level_out_d3_reg_0\,
      \cl_tx_state_reg[0]_2\ => lp_10_r_reg_n_0,
      \cl_tx_state_reg[0]_3\ => cl_txulpsclk_sync,
      \cl_tx_state_reg[0]_4\ => \cl_tx_state_reg[0]_0\,
      \cl_tx_state_reg[0]_5\ => \cl_tx_state[3]_i_6_n_0\,
      \cl_tx_state_reg[0]_6\ => cl_txulpsclk_sync_i_n_2,
      \cl_tx_state_reg[0]_7\ => start_clkpost_r_reg_1,
      \cl_tx_state_reg[0]_8\ => \cl_tx_state[3]_i_14_n_0\,
      \cl_tx_state_reg[0]_9\ => time_out_prepare_reg_n_0,
      \cl_tx_state_reg[1]\ => cl_txrequesths_coreclk_sync_i_n_12,
      \cl_tx_state_reg[1]_0\ => \cl_tx_state_reg_n_0_[1]\,
      \cl_tx_state_reg[1]_1\ => cl_txrequesths_negedge_sync_i_n_4,
      \cl_tx_state_reg[1]_2\ => \^cl_init_done_coreclk_i\,
      \cl_tx_state_reg[1]_3\ => \^out\,
      \cl_tx_state_reg[3]\ => cl_txrequesths_coreclk_sync_i_n_1,
      \cl_tx_state_reg[3]_0\ => cl_txrequesths_coreclk_sync_i_n_2,
      \cl_tx_state_reg[3]_1\ => cl_txrequesths_coreclk_sync_i_n_4,
      \cl_tx_state_reg[3]_2\ => cl_txrequesths_coreclk_sync_i_n_6,
      \cl_tx_state_reg[3]_3\ => cl_txrequesths_coreclk_sync_i_n_14,
      cl_txclkactivehs_reg => \cl_tx_state_reg_n_0_[3]\,
      cl_txclkactivehs_reg_0 => xmit_clk_pre_coreclk_sync,
      cl_txclkactivehs_reg_1 => \^cl_txclkactivehs_i\,
      cl_txrequesths => cl_txrequesths,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_hs_exit_done_i(3 downto 0) => dl_hs_exit_done_i(3 downto 0),
      en_lp_01_cnt_reg => lp_01_r_reg_n_0,
      en_lp_01_cnt_reg_0 => tx_cl_lp_cn_i_3_n_0,
      en_lp_01_cnt_reg_1 => en_lp_01_cnt_reg_n_0,
      hs_clk_state_r_reg => \cl_tx_state_reg_n_0_[0]\,
      hs_clk_state_r_reg_0 => xmit_clk_pre_coreclk_sync_i_n_1,
      hs_clk_state_r_reg_1 => hs_clk_state_r_reg_n_0,
      init_done_reg => cl_txrequesths_coreclk_sync_i_n_8,
      lp_01_r_reg => cl_txrequesths_coreclk_sync_i_n_13,
      \out\ => cl_txrequesths_coreclk_sync,
      reset_timer_r_reg => reset_timer_r_i_7_n_0,
      reset_timer_r_reg_0 => time_out_post_coreclk_sync_i_n_1,
      reset_timer_r_reg_1 => cl_txrequesths_negedge_sync_i_n_3,
      reset_timer_r_reg_2 => time_out_post_coreclk_sync_i_n_2,
      reset_timer_r_reg_3 => cl_txulpsexit_sync_i_n_2,
      reset_timer_r_reg_4 => reset_timer_r_reg_n_0,
      s_level_out_d2_reg_0 => cl_txrequesths_coreclk_sync_i_n_15,
      s_level_out_d3_reg_0 => cl_txrequesths_coreclk_sync_i_n_3,
      s_level_out_d3_reg_1 => cl_txrequesths_coreclk_sync_i_n_7,
      s_level_out_d3_reg_2 => cl_txrequesths_coreclk_sync_i_n_9,
      start_clkpost_r_reg => start_clkpost_r_reg_0,
      start_clkpost_r_reg_0 => time_out_post_coreclk_sync,
      system_rst => system_rst,
      time_out_zero => time_out_zero,
      tx_cl_en_lp_tst_coreclk_reg => cl_txrequesths_coreclk_sync_i_n_11,
      tx_cl_en_lp_tst_coreclk_reg_0 => cl_txulpsclk_sync_i_n_5,
      tx_cl_en_lp_tst_coreclk_reg_1 => tx_cl_en_lp_tst_coreclk_reg_n_0,
      tx_cl_lp_cn_reg => cl_txulpsclk_sync_i_n_1
    );
cl_txrequesths_negedge_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => hs_clk_state_byteclk_sync_i_n_0,
      Q => cl_txrequesths_negedge_r,
      R => start_clkzero_byteclk_sync_r_reg_0
    );
cl_txrequesths_negedge_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_17\
     port map (
      \cl_tx_state[1]_i_2\ => time_out_prepare_reg_n_0,
      \cl_tx_state_reg[0]\ => cl_txrequesths_negedge_sync_i_n_3,
      \cl_tx_state_reg[1]\ => cl_txrequesths_negedge_sync_i_n_2,
      \cl_tx_state_reg[1]_0\ => cl_txrequesths_negedge_sync_i_n_5,
      \cl_tx_state_reg[2]\ => xmit_clk_pre_coreclk_sync_i_n_2,
      \cl_tx_state_reg[2]_0\ => cl_txrequesths_coreclk_sync_i_n_6,
      \cl_tx_state_reg[3]\ => cl_txrequesths_negedge_sync_i_n_1,
      \cl_tx_state_reg[3]_0\ => cl_txrequesths_coreclk_sync_i_n_3,
      \cl_tx_state_reg[3]_1\ => \cl_tx_state_reg_n_0_[0]\,
      \cl_tx_state_reg[3]_2\ => cl_txrequesths_coreclk_sync,
      cl_txrequesths_negedge_r => cl_txrequesths_negedge_r,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_hs_exit_done_i(3 downto 0) => dl_hs_exit_done_i(3 downto 0),
      hs_active_all => hs_active_all,
      \out\ => \^s_level_out_d3_reg_0\,
      s_level_out_d3_reg_0 => cl_txrequesths_negedge_sync_i_n_4,
      start_clkpost_r_reg => \cl_tx_state_reg_n_0_[3]\,
      start_clkpost_r_reg_0 => \cl_tx_state_reg_n_0_[1]\,
      start_clkpost_r_reg_1 => \cl_tx_state_reg_n_0_[2]\,
      start_clkpost_r_reg_2 => start_clkpost_r_reg_1,
      start_clkpost_r_reg_3 => start_clkpost_r_reg_2,
      start_clkpost_r_reg_4 => cl_txrequesths_coreclk_sync_i_n_7,
      start_clkpost_r_reg_5 => start_clkpost_r_reg_n_0
    );
cl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => cl_txrequesths,
      Q => cl_txrequesths_r,
      R => start_clkzero_byteclk_sync_r_reg_0
    );
cl_txulpsclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_18\
     port map (
      \cl_tx_state_reg[0]\ => time_out_post_coreclk_sync_i_n_3,
      \cl_tx_state_reg[0]_0\ => \cl_tx_state[0]_i_5_n_0\,
      \cl_tx_state_reg[0]_1\ => cl_txrequesths_coreclk_sync_i_n_9,
      \cl_tx_state_reg[1]\ => cl_txulpsclk_sync_i_n_3,
      \cl_tx_state_reg[1]_0\ => cl_txulpsclk_sync_i_n_7,
      \cl_tx_state_reg[2]\ => cl_txulpsclk_sync_i_n_4,
      \cl_tx_state_reg[3]\ => cl_txulpsclk_sync_i_n_2,
      cl_txulpsclk => cl_txulpsclk,
      core_clk => core_clk,
      core_rst => core_rst,
      en_lp_10_cnt_reg => \cl_tx_state_reg_n_0_[2]\,
      en_lp_10_cnt_reg_0 => \cl_tx_state_reg_n_0_[1]\,
      en_lp_10_cnt_reg_1 => lp_10_r_reg_n_0,
      en_lp_10_cnt_reg_2 => en_lp_10_cnt_reg_n_0,
      en_lp_11_cnt_i_3_0 => lp_11_r_reg_n_0,
      en_lp_11_cnt_reg => \cl_tx_state_reg_n_0_[3]\,
      en_lp_11_cnt_reg_0 => \^cl_tx_state_reg[1]_0\,
      en_lp_11_cnt_reg_1 => time_out_hsexit_reg_n_0,
      en_lp_11_cnt_reg_2 => cl_txrequesths_coreclk_sync_i_n_1,
      en_lp_11_cnt_reg_3 => \cl_tx_state_reg_n_0_[0]\,
      en_lp_11_cnt_reg_4 => en_lp_11_cnt_i_2_n_0,
      en_lp_11_cnt_reg_5 => en_lp_11_cnt_reg_n_0,
      \out\ => cl_txulpsclk_sync,
      s_level_out_d3_reg_0 => cl_txulpsclk_sync_i_n_6,
      s_level_out_d3_reg_1 => cl_txulpsclk_sync_i_n_8,
      time_out_hsexit_reg => cl_txulpsclk_sync_i_n_9,
      time_out_prepare_reg => cl_txulpsclk_sync_i_n_5,
      time_out_trail => time_out_trail,
      time_out_trail_reg => cl_txulpsclk_sync_i_n_1,
      tx_cl_en_lp_tst_coreclk_reg => time_out_prepare_reg_n_0,
      tx_cl_en_lp_tst_coreclk_reg_0 => tx_cl_en_lp_tst_coreclk_i_5_n_0,
      tx_cl_lp_cn_reg => tx_cl_lp_cn_i_3_n_0,
      tx_cl_lp_cn_reg_0 => \^cl_init_done_coreclk_i\,
      tx_cl_lp_cn_reg_1 => cl_txrequesths_coreclk_sync,
      tx_cl_lp_cn_reg_2 => lp_01_r_reg_n_0,
      tx_cl_lp_cp_i_3_0 => cl_txulpsexit_sync
    );
cl_txulpsexit_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_19\
     port map (
      \cl_tx_state_reg[0]\ => cl_txulpsexit_sync_i_n_1,
      \cl_tx_state_reg[3]\ => cl_txulpsexit_sync_i_n_3,
      cl_txulpsexit => cl_txulpsexit,
      cl_ulpsactivenot => \^cl_ulpsactivenot\,
      cl_ulpsactivenot_reg => cl_txulpsclk_sync,
      cl_ulpsactivenot_reg_0 => \cl_tx_state_reg_n_0_[0]\,
      cl_ulpsactivenot_reg_1 => lp_10_r_reg_n_0,
      cl_ulpsactivenot_reg_2 => \cl_tx_state_reg_n_0_[3]\,
      cl_ulpsactivenot_reg_3 => cl_ulpsactivenot_i_4_n_0,
      core_clk => core_clk,
      core_rst => core_rst,
      lp_10_r_reg => cl_txulpsexit_sync_i_n_2,
      \out\ => cl_txulpsexit_sync,
      reset_timer_r_reg => \cl_tx_state_reg_n_0_[1]\,
      tx_cl_lp_cp_reg => \cl_tx_state_reg_n_0_[2]\,
      tx_cl_lp_cp_reg_0 => cl_txulpsclk_sync_i_n_4,
      tx_cl_lp_cp_reg_1 => cl_txrequesths_coreclk_sync_i_n_8
    );
cl_ulpsactivenot_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[1]\,
      I1 => \cl_tx_state_reg_n_0_[3]\,
      I2 => \cl_tx_state_reg_n_0_[2]\,
      O => cl_ulpsactivenot_i_4_n_0
    );
cl_ulpsactivenot_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txulpsexit_sync_i_n_3,
      Q => \^cl_ulpsactivenot\,
      S => \cl_tx_state_reg[3]_0\
    );
\clk_pre_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => init_done_byteclk_pos_r,
      I1 => start_clkzero_byteclk_sync_r_reg_0,
      I2 => time_out_post,
      I3 => xmit_clk_r_reg_n_0,
      O => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => clk_pre_cnt_reg(1),
      I1 => clk_pre_cnt_reg(6),
      I2 => clk_pre_cnt_reg(16),
      I3 => clk_pre_cnt_reg(12),
      O => \clk_pre_cnt[0]_i_10_n_0\
    );
\clk_pre_cnt[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_pre_cnt_reg(27),
      I1 => clk_pre_cnt_reg(0),
      I2 => clk_pre_cnt_reg(19),
      I3 => clk_pre_cnt_reg(15),
      O => \clk_pre_cnt[0]_i_11_n_0\
    );
\clk_pre_cnt[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_pre_cnt_reg(28),
      I1 => clk_pre_cnt_reg(24),
      I2 => clk_pre_cnt_reg(22),
      I3 => clk_pre_cnt_reg(10),
      O => \clk_pre_cnt[0]_i_12_n_0\
    );
\clk_pre_cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \clk_pre_cnt[0]_i_4_n_0\,
      I1 => \clk_pre_cnt[0]_i_5_n_0\,
      I2 => \clk_pre_cnt[0]_i_6_n_0\,
      I3 => \clk_pre_cnt[0]_i_7_n_0\,
      O => clk_pre_cnt
    );
\clk_pre_cnt[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => clk_pre_cnt_reg(13),
      I1 => clk_pre_cnt_reg(17),
      I2 => clk_pre_cnt_reg(2),
      I3 => clk_pre_cnt_reg(7),
      I4 => \clk_pre_cnt[0]_i_9_n_0\,
      O => \clk_pre_cnt[0]_i_4_n_0\
    );
\clk_pre_cnt[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => clk_pre_cnt_reg(8),
      I1 => clk_pre_cnt_reg(20),
      I2 => clk_pre_cnt_reg(26),
      I3 => clk_pre_cnt_reg(29),
      I4 => \clk_pre_cnt[0]_i_10_n_0\,
      O => \clk_pre_cnt[0]_i_5_n_0\
    );
\clk_pre_cnt[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => clk_pre_cnt_reg(11),
      I1 => clk_pre_cnt_reg(23),
      I2 => clk_pre_cnt_reg(25),
      I3 => clk_pre_cnt_reg(30),
      I4 => \clk_pre_cnt[0]_i_11_n_0\,
      O => \clk_pre_cnt[0]_i_6_n_0\
    );
\clk_pre_cnt[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => clk_pre_cnt_reg(14),
      I1 => clk_pre_cnt_reg(18),
      I2 => clk_pre_cnt_reg(4),
      I3 => clk_pre_cnt_reg(31),
      I4 => \clk_pre_cnt[0]_i_12_n_0\,
      O => \clk_pre_cnt[0]_i_7_n_0\
    );
\clk_pre_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_pre_cnt_reg(0),
      O => \clk_pre_cnt[0]_i_8_n_0\
    );
\clk_pre_cnt[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => clk_pre_cnt_reg(5),
      I1 => clk_pre_cnt_reg(3),
      I2 => clk_pre_cnt_reg(21),
      I3 => clk_pre_cnt_reg(9),
      O => \clk_pre_cnt[0]_i_9_n_0\
    );
\clk_pre_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_15\,
      Q => clk_pre_cnt_reg(0),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \clk_pre_cnt_reg[0]_i_3_n_0\,
      CO(6) => \clk_pre_cnt_reg[0]_i_3_n_1\,
      CO(5) => \clk_pre_cnt_reg[0]_i_3_n_2\,
      CO(4) => \clk_pre_cnt_reg[0]_i_3_n_3\,
      CO(3) => \clk_pre_cnt_reg[0]_i_3_n_4\,
      CO(2) => \clk_pre_cnt_reg[0]_i_3_n_5\,
      CO(1) => \clk_pre_cnt_reg[0]_i_3_n_6\,
      CO(0) => \clk_pre_cnt_reg[0]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \clk_pre_cnt_reg[0]_i_3_n_8\,
      O(6) => \clk_pre_cnt_reg[0]_i_3_n_9\,
      O(5) => \clk_pre_cnt_reg[0]_i_3_n_10\,
      O(4) => \clk_pre_cnt_reg[0]_i_3_n_11\,
      O(3) => \clk_pre_cnt_reg[0]_i_3_n_12\,
      O(2) => \clk_pre_cnt_reg[0]_i_3_n_13\,
      O(1) => \clk_pre_cnt_reg[0]_i_3_n_14\,
      O(0) => \clk_pre_cnt_reg[0]_i_3_n_15\,
      S(7 downto 1) => clk_pre_cnt_reg(7 downto 1),
      S(0) => \clk_pre_cnt[0]_i_8_n_0\
    );
\clk_pre_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_13\,
      Q => clk_pre_cnt_reg(10),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_12\,
      Q => clk_pre_cnt_reg(11),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_11\,
      Q => clk_pre_cnt_reg(12),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_10\,
      Q => clk_pre_cnt_reg(13),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_9\,
      Q => clk_pre_cnt_reg(14),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_8\,
      Q => clk_pre_cnt_reg(15),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_15\,
      Q => clk_pre_cnt_reg(16),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_pre_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_pre_cnt_reg[16]_i_1_n_0\,
      CO(6) => \clk_pre_cnt_reg[16]_i_1_n_1\,
      CO(5) => \clk_pre_cnt_reg[16]_i_1_n_2\,
      CO(4) => \clk_pre_cnt_reg[16]_i_1_n_3\,
      CO(3) => \clk_pre_cnt_reg[16]_i_1_n_4\,
      CO(2) => \clk_pre_cnt_reg[16]_i_1_n_5\,
      CO(1) => \clk_pre_cnt_reg[16]_i_1_n_6\,
      CO(0) => \clk_pre_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \clk_pre_cnt_reg[16]_i_1_n_8\,
      O(6) => \clk_pre_cnt_reg[16]_i_1_n_9\,
      O(5) => \clk_pre_cnt_reg[16]_i_1_n_10\,
      O(4) => \clk_pre_cnt_reg[16]_i_1_n_11\,
      O(3) => \clk_pre_cnt_reg[16]_i_1_n_12\,
      O(2) => \clk_pre_cnt_reg[16]_i_1_n_13\,
      O(1) => \clk_pre_cnt_reg[16]_i_1_n_14\,
      O(0) => \clk_pre_cnt_reg[16]_i_1_n_15\,
      S(7 downto 0) => clk_pre_cnt_reg(23 downto 16)
    );
\clk_pre_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_14\,
      Q => clk_pre_cnt_reg(17),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_13\,
      Q => clk_pre_cnt_reg(18),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_12\,
      Q => clk_pre_cnt_reg(19),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_14\,
      Q => clk_pre_cnt_reg(1),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_11\,
      Q => clk_pre_cnt_reg(20),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_10\,
      Q => clk_pre_cnt_reg(21),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_9\,
      Q => clk_pre_cnt_reg(22),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[16]_i_1_n_8\,
      Q => clk_pre_cnt_reg(23),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_15\,
      Q => clk_pre_cnt_reg(24),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_pre_cnt_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_clk_pre_cnt_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \clk_pre_cnt_reg[24]_i_1_n_1\,
      CO(5) => \clk_pre_cnt_reg[24]_i_1_n_2\,
      CO(4) => \clk_pre_cnt_reg[24]_i_1_n_3\,
      CO(3) => \clk_pre_cnt_reg[24]_i_1_n_4\,
      CO(2) => \clk_pre_cnt_reg[24]_i_1_n_5\,
      CO(1) => \clk_pre_cnt_reg[24]_i_1_n_6\,
      CO(0) => \clk_pre_cnt_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \clk_pre_cnt_reg[24]_i_1_n_8\,
      O(6) => \clk_pre_cnt_reg[24]_i_1_n_9\,
      O(5) => \clk_pre_cnt_reg[24]_i_1_n_10\,
      O(4) => \clk_pre_cnt_reg[24]_i_1_n_11\,
      O(3) => \clk_pre_cnt_reg[24]_i_1_n_12\,
      O(2) => \clk_pre_cnt_reg[24]_i_1_n_13\,
      O(1) => \clk_pre_cnt_reg[24]_i_1_n_14\,
      O(0) => \clk_pre_cnt_reg[24]_i_1_n_15\,
      S(7 downto 0) => clk_pre_cnt_reg(31 downto 24)
    );
\clk_pre_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_14\,
      Q => clk_pre_cnt_reg(25),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_13\,
      Q => clk_pre_cnt_reg(26),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_12\,
      Q => clk_pre_cnt_reg(27),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_11\,
      Q => clk_pre_cnt_reg(28),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_10\,
      Q => clk_pre_cnt_reg(29),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_13\,
      Q => clk_pre_cnt_reg(2),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_9\,
      Q => clk_pre_cnt_reg(30),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[24]_i_1_n_8\,
      Q => clk_pre_cnt_reg(31),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_12\,
      Q => clk_pre_cnt_reg(3),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_11\,
      Q => clk_pre_cnt_reg(4),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_10\,
      Q => clk_pre_cnt_reg(5),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_9\,
      Q => clk_pre_cnt_reg(6),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[0]_i_3_n_8\,
      Q => clk_pre_cnt_reg(7),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_15\,
      Q => clk_pre_cnt_reg(8),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\clk_pre_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \clk_pre_cnt_reg[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \clk_pre_cnt_reg[8]_i_1_n_0\,
      CO(6) => \clk_pre_cnt_reg[8]_i_1_n_1\,
      CO(5) => \clk_pre_cnt_reg[8]_i_1_n_2\,
      CO(4) => \clk_pre_cnt_reg[8]_i_1_n_3\,
      CO(3) => \clk_pre_cnt_reg[8]_i_1_n_4\,
      CO(2) => \clk_pre_cnt_reg[8]_i_1_n_5\,
      CO(1) => \clk_pre_cnt_reg[8]_i_1_n_6\,
      CO(0) => \clk_pre_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \clk_pre_cnt_reg[8]_i_1_n_8\,
      O(6) => \clk_pre_cnt_reg[8]_i_1_n_9\,
      O(5) => \clk_pre_cnt_reg[8]_i_1_n_10\,
      O(4) => \clk_pre_cnt_reg[8]_i_1_n_11\,
      O(3) => \clk_pre_cnt_reg[8]_i_1_n_12\,
      O(2) => \clk_pre_cnt_reg[8]_i_1_n_13\,
      O(1) => \clk_pre_cnt_reg[8]_i_1_n_14\,
      O(0) => \clk_pre_cnt_reg[8]_i_1_n_15\,
      S(7 downto 0) => clk_pre_cnt_reg(15 downto 8)
    );
\clk_pre_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => clk_pre_cnt,
      D => \clk_pre_cnt_reg[8]_i_1_n_14\,
      Q => clk_pre_cnt_reg(9),
      R => \clk_pre_cnt[0]_i_1_n_0\
    );
\en_cal_hs_datapath_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^cl_txclkactivehs_i\,
      I1 => dl_hs_exit_done_i(2),
      I2 => dl_hs_exit_done_i(3),
      I3 => dl_hs_exit_done_i(0),
      I4 => dl_hs_exit_done_i(1),
      O => cl_txclkactivehs_reg_0
    );
en_cal_seq_xmit_byteclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_20\
     port map (
      cl_txrequesths => cl_txrequesths,
      cl_txrequesths_0 => en_cal_seq_xmit_byteclk_sync_i_n_1,
      \out\ => en_cal_seq_xmit_byteclk_sync,
      \prepare_zero_cnt_reg[0]\ => start_clkzero_byteclk_sync,
      \prepare_zero_cnt_reg[0]_0\ => xmit_clk_r_i_2_n_0,
      tx_div4_clk => tx_div4_clk
    );
en_lp_01_cnt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_coreclk_sync_i_n_13,
      Q => en_lp_01_cnt_reg_n_0,
      R => \cl_tx_state_reg[3]_0\
    );
en_lp_10_cnt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txulpsclk_sync_i_n_8,
      Q => en_lp_10_cnt_reg_n_0,
      R => \cl_tx_state_reg[3]_0\
    );
en_lp_11_cnt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[1]\,
      I1 => \cl_tx_state_reg_n_0_[3]\,
      O => en_lp_11_cnt_i_2_n_0
    );
en_lp_11_cnt_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txulpsclk_sync_i_n_9,
      Q => en_lp_11_cnt_reg_n_0,
      R => \cl_tx_state_reg[3]_0\
    );
hs_clk_state_byteclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_21\
     port map (
      cl_txrequesths => cl_txrequesths,
      cl_txrequesths_0 => hs_clk_state_byteclk_sync_i_n_0,
      cl_txrequesths_negedge_r => cl_txrequesths_negedge_r,
      cl_txrequesths_r => cl_txrequesths_r,
      \out\ => \^s_level_out_d3_reg\,
      s_level_out_d1_cdc_to_reg_0 => hs_clk_state_r_reg_n_0,
      tx_div4_clk => tx_div4_clk
    );
hs_clk_state_r_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[2]\,
      I1 => \cl_tx_state_reg_n_0_[1]\,
      O => hs_clk_state_r_i_6_n_0
    );
hs_clk_state_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_coreclk_sync_i_n_10,
      Q => hs_clk_state_r_reg_n_0,
      R => \cl_tx_state_reg[3]_0\
    );
\init_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[3]\,
      I1 => \cl_tx_state_reg_n_0_[2]\,
      I2 => \cl_tx_state_reg_n_0_[0]\,
      I3 => \cl_tx_state_reg_n_0_[1]\,
      O => \init_count[0]_i_1_n_0\
    );
\init_count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => init_done_i_2_n_0,
      I1 => \cl_tx_state_reg_n_0_[2]\,
      I2 => \cl_tx_state_reg_n_0_[1]\,
      I3 => \cl_tx_state_reg_n_0_[0]\,
      I4 => \cl_tx_state_reg_n_0_[3]\,
      O => \init_count[0]_i_2_n_0\
    );
\init_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_count_reg(0),
      O => \init_count[0]_i_4_n_0\
    );
\init_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_15\,
      Q => init_count_reg(0),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \init_count_reg[0]_i_3_n_0\,
      CO(6) => \init_count_reg[0]_i_3_n_1\,
      CO(5) => \init_count_reg[0]_i_3_n_2\,
      CO(4) => \init_count_reg[0]_i_3_n_3\,
      CO(3) => \init_count_reg[0]_i_3_n_4\,
      CO(2) => \init_count_reg[0]_i_3_n_5\,
      CO(1) => \init_count_reg[0]_i_3_n_6\,
      CO(0) => \init_count_reg[0]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \init_count_reg[0]_i_3_n_8\,
      O(6) => \init_count_reg[0]_i_3_n_9\,
      O(5) => \init_count_reg[0]_i_3_n_10\,
      O(4) => \init_count_reg[0]_i_3_n_11\,
      O(3) => \init_count_reg[0]_i_3_n_12\,
      O(2) => \init_count_reg[0]_i_3_n_13\,
      O(1) => \init_count_reg[0]_i_3_n_14\,
      O(0) => \init_count_reg[0]_i_3_n_15\,
      S(7 downto 1) => init_count_reg(7 downto 1),
      S(0) => \init_count[0]_i_4_n_0\
    );
\init_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_13\,
      Q => init_count_reg(10),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_12\,
      Q => init_count_reg(11),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_11\,
      Q => init_count_reg(12),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_10\,
      Q => init_count_reg(13),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_9\,
      Q => init_count_reg(14),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_8\,
      Q => init_count_reg(15),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[16]_i_1_n_15\,
      Q => init_count_reg(16),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_init_count_reg[16]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \init_count_reg[16]_i_1_n_4\,
      CO(2) => \init_count_reg[16]_i_1_n_5\,
      CO(1) => \init_count_reg[16]_i_1_n_6\,
      CO(0) => \init_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => \NLW_init_count_reg[16]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \init_count_reg[16]_i_1_n_11\,
      O(3) => \init_count_reg[16]_i_1_n_12\,
      O(2) => \init_count_reg[16]_i_1_n_13\,
      O(1) => \init_count_reg[16]_i_1_n_14\,
      O(0) => \init_count_reg[16]_i_1_n_15\,
      S(7 downto 5) => B"000",
      S(4 downto 0) => init_count_reg(20 downto 16)
    );
\init_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[16]_i_1_n_14\,
      Q => init_count_reg(17),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[16]_i_1_n_13\,
      Q => init_count_reg(18),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[16]_i_1_n_12\,
      Q => init_count_reg(19),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_14\,
      Q => init_count_reg(1),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[16]_i_1_n_11\,
      Q => init_count_reg(20),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_13\,
      Q => init_count_reg(2),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_12\,
      Q => init_count_reg(3),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_11\,
      Q => init_count_reg(4),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_10\,
      Q => init_count_reg(5),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_9\,
      Q => init_count_reg(6),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[0]_i_3_n_8\,
      Q => init_count_reg(7),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_15\,
      Q => init_count_reg(8),
      R => \init_count[0]_i_1_n_0\
    );
\init_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \init_count_reg[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \init_count_reg[8]_i_1_n_0\,
      CO(6) => \init_count_reg[8]_i_1_n_1\,
      CO(5) => \init_count_reg[8]_i_1_n_2\,
      CO(4) => \init_count_reg[8]_i_1_n_3\,
      CO(3) => \init_count_reg[8]_i_1_n_4\,
      CO(2) => \init_count_reg[8]_i_1_n_5\,
      CO(1) => \init_count_reg[8]_i_1_n_6\,
      CO(0) => \init_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \init_count_reg[8]_i_1_n_8\,
      O(6) => \init_count_reg[8]_i_1_n_9\,
      O(5) => \init_count_reg[8]_i_1_n_10\,
      O(4) => \init_count_reg[8]_i_1_n_11\,
      O(3) => \init_count_reg[8]_i_1_n_12\,
      O(2) => \init_count_reg[8]_i_1_n_13\,
      O(1) => \init_count_reg[8]_i_1_n_14\,
      O(0) => \init_count_reg[8]_i_1_n_15\,
      S(7 downto 0) => init_count_reg(15 downto 8)
    );
\init_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \init_count[0]_i_2_n_0\,
      D => \init_count_reg[8]_i_1_n_14\,
      Q => init_count_reg(9),
      R => \init_count[0]_i_1_n_0\
    );
init_done_byteclk_pos_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => init_done_byteclk_pos_r0,
      Q => init_done_byteclk_pos_r,
      R => '0'
    );
init_done_byteclk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => \^s_level_out_d2_reg\,
      Q => init_done_byteclk_r,
      R => '0'
    );
init_done_byteclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_22\
     port map (
      init_done_byteclk_pos_r0 => init_done_byteclk_pos_r0,
      init_done_byteclk_r => init_done_byteclk_r,
      \out\ => \^s_level_out_d2_reg\,
      s_level_out_d1_cdc_to_reg_0 => \^cl_init_done_coreclk_i\,
      tx_div4_clk => tx_div4_clk
    );
init_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEA0"
    )
        port map (
      I0 => \^cl_init_done_coreclk_i\,
      I1 => init_done_i_2_n_0,
      I2 => \cl_tx_state_reg_n_0_[1]\,
      I3 => \cl_tx_state_reg_n_0_[0]\,
      I4 => \cl_tx_state_reg_n_0_[2]\,
      I5 => \cl_tx_state_reg_n_0_[3]\,
      O => init_done_i_1_n_0
    );
init_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => init_done_i_3_n_0,
      I1 => init_count_reg(9),
      I2 => init_count_reg(16),
      I3 => init_count_reg(7),
      I4 => init_done_i_4_n_0,
      I5 => init_done_i_5_n_0,
      O => init_done_i_2_n_0
    );
init_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => init_count_reg(2),
      I1 => init_count_reg(11),
      I2 => init_count_reg(3),
      I3 => init_count_reg(15),
      I4 => init_count_reg(14),
      I5 => init_count_reg(10),
      O => init_done_i_3_n_0
    );
init_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => init_count_reg(20),
      I1 => init_count_reg(12),
      I2 => init_count_reg(1),
      I3 => init_count_reg(4),
      O => init_done_i_4_n_0
    );
init_done_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => init_count_reg(17),
      I1 => init_count_reg(6),
      I2 => init_count_reg(18),
      I3 => init_count_reg(5),
      I4 => init_done_i_6_n_0,
      O => init_done_i_5_n_0
    );
init_done_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => init_count_reg(8),
      I1 => init_count_reg(13),
      I2 => init_count_reg(19),
      I3 => init_count_reg(0),
      O => init_done_i_6_n_0
    );
init_done_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => init_done_i_1_n_0,
      Q => \^cl_init_done_coreclk_i\,
      R => '0'
    );
lp_01_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[1]\,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      I2 => \lp_st01_cnt[1]_i_2_n_0\,
      O => lp_01_r
    );
lp_01_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_01_r,
      Q => lp_01_r_reg_n_0
    );
lp_10_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[1]\,
      I1 => \lp_st10_cnt_reg_n_0_[0]\,
      I2 => \lp_st10_cnt[1]_i_2_n_0\,
      O => lp_10_r
    );
lp_10_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_10_r,
      Q => lp_10_r_reg_n_0
    );
lp_11_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[1]\,
      I1 => \lp_st11_cnt_reg_n_0_[0]\,
      I2 => \lp_st11_cnt[1]_i_2_n_0\,
      O => lp_11_r
    );
lp_11_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_11_r,
      Q => lp_11_r_reg_n_0
    );
\lp_st01_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_lp_01_cnt_reg_n_0,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(0)
    );
\lp_st01_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \lp_st01_cnt[1]_i_2_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(1)
    );
\lp_st01_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      I3 => \lp_st01_cnt_reg_n_0_[5]\,
      I4 => \lp_st01_cnt_reg_n_0_[6]\,
      O => \lp_st01_cnt[1]_i_2_n_0\
    );
\lp_st01_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[2]\,
      O => lp_st01_cnt(2)
    );
\lp_st01_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76FF000088000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[2]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt[3]_i_2_n_0\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[3]\,
      O => lp_st01_cnt(3)
    );
\lp_st01_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[6]\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[3]_i_2_n_0\
    );
\lp_st01_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[1]\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[4]\,
      O => lp_st01_cnt(4)
    );
\lp_st01_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \lp_st01_cnt[5]_i_2_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[3]\,
      I3 => \lp_st01_cnt_reg_n_0_[4]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[5]\,
      O => lp_st01_cnt(5)
    );
\lp_st01_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      O => \lp_st01_cnt[5]_i_2_n_0\
    );
\lp_st01_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \lp_st01_cnt[6]_i_2_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[6]\,
      O => lp_st01_cnt(6)
    );
\lp_st01_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt_reg_n_0_[2]\,
      I3 => \lp_st01_cnt_reg_n_0_[3]\,
      I4 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[6]_i_2_n_0\
    );
\lp_st01_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(0),
      Q => \lp_st01_cnt_reg_n_0_[0]\
    );
\lp_st01_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(1),
      Q => \lp_st01_cnt_reg_n_0_[1]\
    );
\lp_st01_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(2),
      Q => \lp_st01_cnt_reg_n_0_[2]\
    );
\lp_st01_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(3),
      Q => \lp_st01_cnt_reg_n_0_[3]\
    );
\lp_st01_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(4),
      Q => \lp_st01_cnt_reg_n_0_[4]\
    );
\lp_st01_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(5),
      Q => \lp_st01_cnt_reg_n_0_[5]\
    );
\lp_st01_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(6),
      Q => \lp_st01_cnt_reg_n_0_[6]\
    );
\lp_st10_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_lp_10_cnt_reg_n_0,
      I1 => \lp_st10_cnt_reg_n_0_[0]\,
      O => lp_st10_cnt(0)
    );
\lp_st10_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \lp_st10_cnt[1]_i_2_n_0\,
      I1 => \lp_st10_cnt_reg_n_0_[1]\,
      I2 => en_lp_10_cnt_reg_n_0,
      I3 => \lp_st10_cnt_reg_n_0_[0]\,
      O => lp_st10_cnt(1)
    );
\lp_st10_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[3]\,
      I1 => \lp_st10_cnt_reg_n_0_[2]\,
      I2 => \lp_st10_cnt_reg_n_0_[4]\,
      I3 => \lp_st10_cnt_reg_n_0_[5]\,
      I4 => \lp_st10_cnt_reg_n_0_[6]\,
      O => \lp_st10_cnt[1]_i_2_n_0\
    );
\lp_st10_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[0]\,
      I1 => \lp_st10_cnt_reg_n_0_[1]\,
      I2 => en_lp_10_cnt_reg_n_0,
      I3 => \lp_st10_cnt_reg_n_0_[2]\,
      O => lp_st10_cnt(2)
    );
\lp_st10_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76FF000088000000"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[2]\,
      I1 => \lp_st10_cnt_reg_n_0_[1]\,
      I2 => \lp_st10_cnt[3]_i_2_n_0\,
      I3 => \lp_st10_cnt_reg_n_0_[0]\,
      I4 => en_lp_10_cnt_reg_n_0,
      I5 => \lp_st10_cnt_reg_n_0_[3]\,
      O => lp_st10_cnt(3)
    );
\lp_st10_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[6]\,
      I1 => \lp_st10_cnt_reg_n_0_[5]\,
      I2 => \lp_st10_cnt_reg_n_0_[4]\,
      O => \lp_st10_cnt[3]_i_2_n_0\
    );
\lp_st10_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[3]\,
      I1 => \lp_st10_cnt_reg_n_0_[2]\,
      I2 => \lp_st10_cnt_reg_n_0_[1]\,
      I3 => \lp_st10_cnt_reg_n_0_[0]\,
      I4 => en_lp_10_cnt_reg_n_0,
      I5 => \lp_st10_cnt_reg_n_0_[4]\,
      O => lp_st10_cnt(4)
    );
\lp_st10_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \lp_st10_cnt[5]_i_2_n_0\,
      I1 => \lp_st10_cnt_reg_n_0_[2]\,
      I2 => \lp_st10_cnt_reg_n_0_[3]\,
      I3 => \lp_st10_cnt_reg_n_0_[4]\,
      I4 => en_lp_10_cnt_reg_n_0,
      I5 => \lp_st10_cnt_reg_n_0_[5]\,
      O => lp_st10_cnt(5)
    );
\lp_st10_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[0]\,
      I1 => \lp_st10_cnt_reg_n_0_[1]\,
      O => \lp_st10_cnt[5]_i_2_n_0\
    );
\lp_st10_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \lp_st10_cnt[6]_i_2_n_0\,
      I1 => \lp_st10_cnt_reg_n_0_[5]\,
      I2 => en_lp_10_cnt_reg_n_0,
      I3 => \lp_st10_cnt_reg_n_0_[6]\,
      O => lp_st10_cnt(6)
    );
\lp_st10_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \lp_st10_cnt_reg_n_0_[0]\,
      I1 => \lp_st10_cnt_reg_n_0_[1]\,
      I2 => \lp_st10_cnt_reg_n_0_[2]\,
      I3 => \lp_st10_cnt_reg_n_0_[3]\,
      I4 => \lp_st10_cnt_reg_n_0_[4]\,
      O => \lp_st10_cnt[6]_i_2_n_0\
    );
\lp_st10_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st10_cnt(0),
      Q => \lp_st10_cnt_reg_n_0_[0]\
    );
\lp_st10_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st10_cnt(1),
      Q => \lp_st10_cnt_reg_n_0_[1]\
    );
\lp_st10_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st10_cnt(2),
      Q => \lp_st10_cnt_reg_n_0_[2]\
    );
\lp_st10_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st10_cnt(3),
      Q => \lp_st10_cnt_reg_n_0_[3]\
    );
\lp_st10_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st10_cnt(4),
      Q => \lp_st10_cnt_reg_n_0_[4]\
    );
\lp_st10_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st10_cnt(5),
      Q => \lp_st10_cnt_reg_n_0_[5]\
    );
\lp_st10_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st10_cnt(6),
      Q => \lp_st10_cnt_reg_n_0_[6]\
    );
\lp_st11_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_lp_11_cnt_reg_n_0,
      I1 => \lp_st11_cnt_reg_n_0_[0]\,
      O => lp_st11_cnt(0)
    );
\lp_st11_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \lp_st11_cnt[1]_i_2_n_0\,
      I1 => \lp_st11_cnt_reg_n_0_[1]\,
      I2 => en_lp_11_cnt_reg_n_0,
      I3 => \lp_st11_cnt_reg_n_0_[0]\,
      O => lp_st11_cnt(1)
    );
\lp_st11_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[3]\,
      I1 => \lp_st11_cnt_reg_n_0_[2]\,
      I2 => \lp_st11_cnt_reg_n_0_[4]\,
      I3 => \lp_st11_cnt_reg_n_0_[5]\,
      I4 => \lp_st11_cnt_reg_n_0_[6]\,
      O => \lp_st11_cnt[1]_i_2_n_0\
    );
\lp_st11_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[0]\,
      I1 => \lp_st11_cnt_reg_n_0_[1]\,
      I2 => en_lp_11_cnt_reg_n_0,
      I3 => \lp_st11_cnt_reg_n_0_[2]\,
      O => lp_st11_cnt(2)
    );
\lp_st11_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76FF000088000000"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[2]\,
      I1 => \lp_st11_cnt_reg_n_0_[1]\,
      I2 => \lp_st11_cnt[3]_i_2_n_0\,
      I3 => \lp_st11_cnt_reg_n_0_[0]\,
      I4 => en_lp_11_cnt_reg_n_0,
      I5 => \lp_st11_cnt_reg_n_0_[3]\,
      O => lp_st11_cnt(3)
    );
\lp_st11_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[6]\,
      I1 => \lp_st11_cnt_reg_n_0_[5]\,
      I2 => \lp_st11_cnt_reg_n_0_[4]\,
      O => \lp_st11_cnt[3]_i_2_n_0\
    );
\lp_st11_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[3]\,
      I1 => \lp_st11_cnt_reg_n_0_[2]\,
      I2 => \lp_st11_cnt_reg_n_0_[1]\,
      I3 => \lp_st11_cnt_reg_n_0_[0]\,
      I4 => en_lp_11_cnt_reg_n_0,
      I5 => \lp_st11_cnt_reg_n_0_[4]\,
      O => lp_st11_cnt(4)
    );
\lp_st11_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \lp_st11_cnt[5]_i_2_n_0\,
      I1 => \lp_st11_cnt_reg_n_0_[2]\,
      I2 => \lp_st11_cnt_reg_n_0_[3]\,
      I3 => \lp_st11_cnt_reg_n_0_[4]\,
      I4 => en_lp_11_cnt_reg_n_0,
      I5 => \lp_st11_cnt_reg_n_0_[5]\,
      O => lp_st11_cnt(5)
    );
\lp_st11_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[0]\,
      I1 => \lp_st11_cnt_reg_n_0_[1]\,
      O => \lp_st11_cnt[5]_i_2_n_0\
    );
\lp_st11_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \lp_st11_cnt[6]_i_2_n_0\,
      I1 => \lp_st11_cnt_reg_n_0_[5]\,
      I2 => en_lp_11_cnt_reg_n_0,
      I3 => \lp_st11_cnt_reg_n_0_[6]\,
      O => lp_st11_cnt(6)
    );
\lp_st11_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \lp_st11_cnt_reg_n_0_[0]\,
      I1 => \lp_st11_cnt_reg_n_0_[1]\,
      I2 => \lp_st11_cnt_reg_n_0_[2]\,
      I3 => \lp_st11_cnt_reg_n_0_[3]\,
      I4 => \lp_st11_cnt_reg_n_0_[4]\,
      O => \lp_st11_cnt[6]_i_2_n_0\
    );
\lp_st11_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st11_cnt(0),
      Q => \lp_st11_cnt_reg_n_0_[0]\
    );
\lp_st11_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st11_cnt(1),
      Q => \lp_st11_cnt_reg_n_0_[1]\
    );
\lp_st11_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st11_cnt(2),
      Q => \lp_st11_cnt_reg_n_0_[2]\
    );
\lp_st11_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st11_cnt(3),
      Q => \lp_st11_cnt_reg_n_0_[3]\
    );
\lp_st11_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st11_cnt(4),
      Q => \lp_st11_cnt_reg_n_0_[4]\
    );
\lp_st11_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st11_cnt(5),
      Q => \lp_st11_cnt_reg_n_0_[5]\
    );
\lp_st11_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st11_cnt(6),
      Q => \lp_st11_cnt_reg_n_0_[6]\
    );
\post_count[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => post_count_reg(30),
      I1 => post_count_reg(10),
      I2 => post_count_reg(21),
      I3 => post_count_reg(22),
      O => \post_count[0]_i_10_n_0\
    );
\post_count[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => post_count_reg(28),
      I1 => post_count_reg(9),
      I2 => post_count_reg(18),
      I3 => post_count_reg(17),
      O => \post_count[0]_i_11_n_0\
    );
\post_count[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => post_count_reg(27),
      I1 => post_count_reg(13),
      I2 => post_count_reg(19),
      I3 => post_count_reg(20),
      O => \post_count[0]_i_12_n_0\
    );
\post_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \post_count[0]_i_4_n_0\,
      I1 => \post_count[0]_i_5_n_0\,
      I2 => \post_count[0]_i_6_n_0\,
      I3 => \post_count[0]_i_7_n_0\,
      O => post_count
    );
\post_count[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => post_count_reg(12),
      I1 => post_count_reg(25),
      I2 => post_count_reg(0),
      I3 => post_count_reg(3),
      I4 => \post_count[0]_i_9_n_0\,
      O => \post_count[0]_i_4_n_0\
    );
\post_count[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => post_count_reg(8),
      I1 => post_count_reg(29),
      I2 => post_count_reg(4),
      I3 => post_count_reg(7),
      I4 => \post_count[0]_i_10_n_0\,
      O => \post_count[0]_i_5_n_0\
    );
\post_count[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => post_count_reg(11),
      I1 => post_count_reg(31),
      I2 => post_count_reg(5),
      I3 => post_count_reg(16),
      I4 => \post_count[0]_i_11_n_0\,
      O => \post_count[0]_i_6_n_0\
    );
\post_count[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => post_count_reg(15),
      I1 => post_count_reg(24),
      I2 => post_count_reg(2),
      I3 => post_count_reg(1),
      I4 => \post_count[0]_i_12_n_0\,
      O => \post_count[0]_i_7_n_0\
    );
\post_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => post_count_reg(0),
      O => \post_count[0]_i_8_n_0\
    );
\post_count[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => post_count_reg(26),
      I1 => post_count_reg(14),
      I2 => post_count_reg(23),
      I3 => post_count_reg(6),
      O => \post_count[0]_i_9_n_0\
    );
\post_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_15\,
      Q => post_count_reg(0),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \post_count_reg[0]_i_3_n_0\,
      CO(6) => \post_count_reg[0]_i_3_n_1\,
      CO(5) => \post_count_reg[0]_i_3_n_2\,
      CO(4) => \post_count_reg[0]_i_3_n_3\,
      CO(3) => \post_count_reg[0]_i_3_n_4\,
      CO(2) => \post_count_reg[0]_i_3_n_5\,
      CO(1) => \post_count_reg[0]_i_3_n_6\,
      CO(0) => \post_count_reg[0]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \post_count_reg[0]_i_3_n_8\,
      O(6) => \post_count_reg[0]_i_3_n_9\,
      O(5) => \post_count_reg[0]_i_3_n_10\,
      O(4) => \post_count_reg[0]_i_3_n_11\,
      O(3) => \post_count_reg[0]_i_3_n_12\,
      O(2) => \post_count_reg[0]_i_3_n_13\,
      O(1) => \post_count_reg[0]_i_3_n_14\,
      O(0) => \post_count_reg[0]_i_3_n_15\,
      S(7 downto 1) => post_count_reg(7 downto 1),
      S(0) => \post_count[0]_i_8_n_0\
    );
\post_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_13\,
      Q => post_count_reg(10),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_12\,
      Q => post_count_reg(11),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_11\,
      Q => post_count_reg(12),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_10\,
      Q => post_count_reg(13),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_9\,
      Q => post_count_reg(14),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_8\,
      Q => post_count_reg(15),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_15\,
      Q => post_count_reg(16),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \post_count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \post_count_reg[16]_i_1_n_0\,
      CO(6) => \post_count_reg[16]_i_1_n_1\,
      CO(5) => \post_count_reg[16]_i_1_n_2\,
      CO(4) => \post_count_reg[16]_i_1_n_3\,
      CO(3) => \post_count_reg[16]_i_1_n_4\,
      CO(2) => \post_count_reg[16]_i_1_n_5\,
      CO(1) => \post_count_reg[16]_i_1_n_6\,
      CO(0) => \post_count_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \post_count_reg[16]_i_1_n_8\,
      O(6) => \post_count_reg[16]_i_1_n_9\,
      O(5) => \post_count_reg[16]_i_1_n_10\,
      O(4) => \post_count_reg[16]_i_1_n_11\,
      O(3) => \post_count_reg[16]_i_1_n_12\,
      O(2) => \post_count_reg[16]_i_1_n_13\,
      O(1) => \post_count_reg[16]_i_1_n_14\,
      O(0) => \post_count_reg[16]_i_1_n_15\,
      S(7 downto 0) => post_count_reg(23 downto 16)
    );
\post_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_14\,
      Q => post_count_reg(17),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_13\,
      Q => post_count_reg(18),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_12\,
      Q => post_count_reg(19),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_14\,
      Q => post_count_reg(1),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_11\,
      Q => post_count_reg(20),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_10\,
      Q => post_count_reg(21),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_9\,
      Q => post_count_reg(22),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[16]_i_1_n_8\,
      Q => post_count_reg(23),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_15\,
      Q => post_count_reg(24),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \post_count_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_post_count_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \post_count_reg[24]_i_1_n_1\,
      CO(5) => \post_count_reg[24]_i_1_n_2\,
      CO(4) => \post_count_reg[24]_i_1_n_3\,
      CO(3) => \post_count_reg[24]_i_1_n_4\,
      CO(2) => \post_count_reg[24]_i_1_n_5\,
      CO(1) => \post_count_reg[24]_i_1_n_6\,
      CO(0) => \post_count_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \post_count_reg[24]_i_1_n_8\,
      O(6) => \post_count_reg[24]_i_1_n_9\,
      O(5) => \post_count_reg[24]_i_1_n_10\,
      O(4) => \post_count_reg[24]_i_1_n_11\,
      O(3) => \post_count_reg[24]_i_1_n_12\,
      O(2) => \post_count_reg[24]_i_1_n_13\,
      O(1) => \post_count_reg[24]_i_1_n_14\,
      O(0) => \post_count_reg[24]_i_1_n_15\,
      S(7 downto 0) => post_count_reg(31 downto 24)
    );
\post_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_14\,
      Q => post_count_reg(25),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_13\,
      Q => post_count_reg(26),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_12\,
      Q => post_count_reg(27),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_11\,
      Q => post_count_reg(28),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_10\,
      Q => post_count_reg(29),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_13\,
      Q => post_count_reg(2),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_9\,
      Q => post_count_reg(30),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[24]_i_1_n_8\,
      Q => post_count_reg(31),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_12\,
      Q => post_count_reg(3),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_11\,
      Q => post_count_reg(4),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_10\,
      Q => post_count_reg(5),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_9\,
      Q => post_count_reg(6),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[0]_i_3_n_8\,
      Q => post_count_reg(7),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_15\,
      Q => post_count_reg(8),
      R => \post_count_reg[31]_0\
    );
\post_count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \post_count_reg[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \post_count_reg[8]_i_1_n_0\,
      CO(6) => \post_count_reg[8]_i_1_n_1\,
      CO(5) => \post_count_reg[8]_i_1_n_2\,
      CO(4) => \post_count_reg[8]_i_1_n_3\,
      CO(3) => \post_count_reg[8]_i_1_n_4\,
      CO(2) => \post_count_reg[8]_i_1_n_5\,
      CO(1) => \post_count_reg[8]_i_1_n_6\,
      CO(0) => \post_count_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \post_count_reg[8]_i_1_n_8\,
      O(6) => \post_count_reg[8]_i_1_n_9\,
      O(5) => \post_count_reg[8]_i_1_n_10\,
      O(4) => \post_count_reg[8]_i_1_n_11\,
      O(3) => \post_count_reg[8]_i_1_n_12\,
      O(2) => \post_count_reg[8]_i_1_n_13\,
      O(1) => \post_count_reg[8]_i_1_n_14\,
      O(0) => \post_count_reg[8]_i_1_n_15\,
      S(7 downto 0) => post_count_reg(15 downto 8)
    );
\post_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => post_count,
      D => \post_count_reg[8]_i_1_n_14\,
      Q => post_count_reg(9),
      R => \post_count_reg[31]_0\
    );
\prepare_zero_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => prepare_zero_cnt_reg(0),
      O => \prepare_zero_cnt[0]_i_4_n_0\
    );
\prepare_zero_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_15\,
      Q => prepare_zero_cnt_reg(0),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \prepare_zero_cnt_reg[0]_i_3_n_0\,
      CO(6) => \prepare_zero_cnt_reg[0]_i_3_n_1\,
      CO(5) => \prepare_zero_cnt_reg[0]_i_3_n_2\,
      CO(4) => \prepare_zero_cnt_reg[0]_i_3_n_3\,
      CO(3) => \prepare_zero_cnt_reg[0]_i_3_n_4\,
      CO(2) => \prepare_zero_cnt_reg[0]_i_3_n_5\,
      CO(1) => \prepare_zero_cnt_reg[0]_i_3_n_6\,
      CO(0) => \prepare_zero_cnt_reg[0]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \prepare_zero_cnt_reg[0]_i_3_n_8\,
      O(6) => \prepare_zero_cnt_reg[0]_i_3_n_9\,
      O(5) => \prepare_zero_cnt_reg[0]_i_3_n_10\,
      O(4) => \prepare_zero_cnt_reg[0]_i_3_n_11\,
      O(3) => \prepare_zero_cnt_reg[0]_i_3_n_12\,
      O(2) => \prepare_zero_cnt_reg[0]_i_3_n_13\,
      O(1) => \prepare_zero_cnt_reg[0]_i_3_n_14\,
      O(0) => \prepare_zero_cnt_reg[0]_i_3_n_15\,
      S(7 downto 1) => prepare_zero_cnt_reg(7 downto 1),
      S(0) => \prepare_zero_cnt[0]_i_4_n_0\
    );
\prepare_zero_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_13\,
      Q => prepare_zero_cnt_reg(10),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_12\,
      Q => prepare_zero_cnt_reg(11),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_11\,
      Q => prepare_zero_cnt_reg(12),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_10\,
      Q => prepare_zero_cnt_reg(13),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_9\,
      Q => prepare_zero_cnt_reg(14),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_8\,
      Q => prepare_zero_cnt_reg(15),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_15\,
      Q => prepare_zero_cnt_reg(16),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \prepare_zero_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \prepare_zero_cnt_reg[16]_i_1_n_0\,
      CO(6) => \prepare_zero_cnt_reg[16]_i_1_n_1\,
      CO(5) => \prepare_zero_cnt_reg[16]_i_1_n_2\,
      CO(4) => \prepare_zero_cnt_reg[16]_i_1_n_3\,
      CO(3) => \prepare_zero_cnt_reg[16]_i_1_n_4\,
      CO(2) => \prepare_zero_cnt_reg[16]_i_1_n_5\,
      CO(1) => \prepare_zero_cnt_reg[16]_i_1_n_6\,
      CO(0) => \prepare_zero_cnt_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \prepare_zero_cnt_reg[16]_i_1_n_8\,
      O(6) => \prepare_zero_cnt_reg[16]_i_1_n_9\,
      O(5) => \prepare_zero_cnt_reg[16]_i_1_n_10\,
      O(4) => \prepare_zero_cnt_reg[16]_i_1_n_11\,
      O(3) => \prepare_zero_cnt_reg[16]_i_1_n_12\,
      O(2) => \prepare_zero_cnt_reg[16]_i_1_n_13\,
      O(1) => \prepare_zero_cnt_reg[16]_i_1_n_14\,
      O(0) => \prepare_zero_cnt_reg[16]_i_1_n_15\,
      S(7 downto 0) => prepare_zero_cnt_reg(23 downto 16)
    );
\prepare_zero_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_14\,
      Q => prepare_zero_cnt_reg(17),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_13\,
      Q => prepare_zero_cnt_reg(18),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_12\,
      Q => prepare_zero_cnt_reg(19),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_14\,
      Q => prepare_zero_cnt_reg(1),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_11\,
      Q => prepare_zero_cnt_reg(20),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_10\,
      Q => prepare_zero_cnt_reg(21),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_9\,
      Q => prepare_zero_cnt_reg(22),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[16]_i_1_n_8\,
      Q => prepare_zero_cnt_reg(23),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_15\,
      Q => prepare_zero_cnt_reg(24),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \prepare_zero_cnt_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_prepare_zero_cnt_reg[24]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \prepare_zero_cnt_reg[24]_i_1_n_1\,
      CO(5) => \prepare_zero_cnt_reg[24]_i_1_n_2\,
      CO(4) => \prepare_zero_cnt_reg[24]_i_1_n_3\,
      CO(3) => \prepare_zero_cnt_reg[24]_i_1_n_4\,
      CO(2) => \prepare_zero_cnt_reg[24]_i_1_n_5\,
      CO(1) => \prepare_zero_cnt_reg[24]_i_1_n_6\,
      CO(0) => \prepare_zero_cnt_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \prepare_zero_cnt_reg[24]_i_1_n_8\,
      O(6) => \prepare_zero_cnt_reg[24]_i_1_n_9\,
      O(5) => \prepare_zero_cnt_reg[24]_i_1_n_10\,
      O(4) => \prepare_zero_cnt_reg[24]_i_1_n_11\,
      O(3) => \prepare_zero_cnt_reg[24]_i_1_n_12\,
      O(2) => \prepare_zero_cnt_reg[24]_i_1_n_13\,
      O(1) => \prepare_zero_cnt_reg[24]_i_1_n_14\,
      O(0) => \prepare_zero_cnt_reg[24]_i_1_n_15\,
      S(7 downto 0) => prepare_zero_cnt_reg(31 downto 24)
    );
\prepare_zero_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_14\,
      Q => prepare_zero_cnt_reg(25),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_13\,
      Q => prepare_zero_cnt_reg(26),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_12\,
      Q => prepare_zero_cnt_reg(27),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_11\,
      Q => prepare_zero_cnt_reg(28),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_10\,
      Q => prepare_zero_cnt_reg(29),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_13\,
      Q => prepare_zero_cnt_reg(2),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_9\,
      Q => prepare_zero_cnt_reg(30),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[24]_i_1_n_8\,
      Q => prepare_zero_cnt_reg(31),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_12\,
      Q => prepare_zero_cnt_reg(3),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_11\,
      Q => prepare_zero_cnt_reg(4),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_10\,
      Q => prepare_zero_cnt_reg(5),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_9\,
      Q => prepare_zero_cnt_reg(6),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[0]_i_3_n_8\,
      Q => prepare_zero_cnt_reg(7),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_15\,
      Q => prepare_zero_cnt_reg(8),
      R => xmit_clk_r0
    );
\prepare_zero_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \prepare_zero_cnt_reg[0]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \prepare_zero_cnt_reg[8]_i_1_n_0\,
      CO(6) => \prepare_zero_cnt_reg[8]_i_1_n_1\,
      CO(5) => \prepare_zero_cnt_reg[8]_i_1_n_2\,
      CO(4) => \prepare_zero_cnt_reg[8]_i_1_n_3\,
      CO(3) => \prepare_zero_cnt_reg[8]_i_1_n_4\,
      CO(2) => \prepare_zero_cnt_reg[8]_i_1_n_5\,
      CO(1) => \prepare_zero_cnt_reg[8]_i_1_n_6\,
      CO(0) => \prepare_zero_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \prepare_zero_cnt_reg[8]_i_1_n_8\,
      O(6) => \prepare_zero_cnt_reg[8]_i_1_n_9\,
      O(5) => \prepare_zero_cnt_reg[8]_i_1_n_10\,
      O(4) => \prepare_zero_cnt_reg[8]_i_1_n_11\,
      O(3) => \prepare_zero_cnt_reg[8]_i_1_n_12\,
      O(2) => \prepare_zero_cnt_reg[8]_i_1_n_13\,
      O(1) => \prepare_zero_cnt_reg[8]_i_1_n_14\,
      O(0) => \prepare_zero_cnt_reg[8]_i_1_n_15\,
      S(7 downto 0) => prepare_zero_cnt_reg(15 downto 8)
    );
\prepare_zero_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => en_cal_seq_xmit_byteclk_sync_i_n_1,
      D => \prepare_zero_cnt_reg[8]_i_1_n_14\,
      Q => prepare_zero_cnt_reg(9),
      R => xmit_clk_r0
    );
reset_timer_r_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[1]\,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      O => reset_timer_r_i_7_n_0
    );
reset_timer_r_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_coreclk_sync_i_n_14,
      Q => reset_timer_r_reg_n_0,
      S => \cl_tx_state_reg[3]_0\
    );
start_clkpost_byteclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_23\
     port map (
      \out\ => \^s_level_out_d3_reg\,
      s_level_out_d1_cdc_to_reg_0 => start_clkpost_r_reg_n_0,
      s_level_out_d3_reg_0 => start_clkpost_byteclk_sync_i_n_1,
      time_out_post => time_out_post,
      time_out_post_reg => \post_count[0]_i_4_n_0\,
      time_out_post_reg_0 => \post_count[0]_i_5_n_0\,
      time_out_post_reg_1 => \post_count[0]_i_6_n_0\,
      time_out_post_reg_2 => \post_count[0]_i_7_n_0\,
      tx_div4_clk => tx_div4_clk
    );
start_clkpost_r_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_negedge_sync_i_n_5,
      Q => start_clkpost_r_reg_n_0,
      R => \cl_tx_state_reg[3]_0\
    );
start_clkzero_byteclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_24\
     port map (
      cl_txrequesths => cl_txrequesths,
      init_done_byteclk_pos_r => init_done_byteclk_pos_r,
      \out\ => start_clkzero_byteclk_sync,
      \prepare_zero_cnt_reg[31]\ => start_clkzero_byteclk_sync_r_reg_0,
      s_level_out_d1_cdc_to_reg_0 => start_clkzero_r_reg_n_0,
      start_clkzero_byteclk_sync_r => start_clkzero_byteclk_sync_r,
      time_out_post => time_out_post,
      tx_div4_clk => tx_div4_clk,
      xmit_clk_r0 => xmit_clk_r0,
      xmit_clk_r_reg => start_clkzero_byteclk_sync_i_n_2,
      xmit_clk_r_reg_0 => xmit_clk_r_reg_n_0,
      xmit_clk_r_reg_1 => en_cal_seq_xmit_byteclk_sync,
      xmit_clk_r_reg_2 => xmit_clk_r_i_2_n_0
    );
start_clkzero_byteclk_sync_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => start_clkzero_byteclk_sync,
      Q => start_clkzero_byteclk_sync_r,
      R => start_clkzero_byteclk_sync_r_reg_0
    );
start_clkzero_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455545500000400"
    )
        port map (
      I0 => system_rst,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[1]\,
      I4 => \cl_tx_state_reg_n_0_[2]\,
      I5 => start_clkzero_r_reg_n_0,
      O => start_clkzero_r_i_1_n_0
    );
start_clkzero_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => start_clkzero_r_i_1_n_0,
      Q => start_clkzero_r_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(0),
      O => p_0_in(0)
    );
\time_out_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(8),
      I2 => \time_out_counter[11]_i_2_n_0\,
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(10),
      O => \time_out_counter[10]_i_1_n_0\
    );
\time_out_counter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(9),
      I2 => \time_out_counter[11]_i_2_n_0\,
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(10),
      I5 => time_out_counter_reg(11),
      O => \time_out_counter[11]_i_1_n_0\
    );
\time_out_counter[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(6),
      I1 => \time_out_counter[6]_i_2_n_0\,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(7),
      O => \time_out_counter[11]_i_2_n_0\
    );
\time_out_counter[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(11),
      I2 => \time_out_counter[13]_i_4_n_0\,
      I3 => time_out_counter_reg(12),
      O => \time_out_counter[12]_i_1_n_0\
    );
\time_out_counter[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => \time_out_counter[13]_i_3_n_0\,
      O => \time_out_counter[13]_i_1_n_0\
    );
\time_out_counter[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BF40"
    )
        port map (
      I0 => \time_out_counter[13]_i_4_n_0\,
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(12),
      I3 => time_out_counter_reg(13),
      I4 => reset_timer_r_reg_n_0,
      O => p_0_in(13)
    );
\time_out_counter[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \time_out_counter[13]_i_5_n_0\,
      I1 => \time_out_counter[13]_i_6_n_0\,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(4),
      I4 => en_lp_11_cnt_i_2_n_0,
      I5 => \time_out_counter[13]_i_7_n_0\,
      O => \time_out_counter[13]_i_3_n_0\
    );
\time_out_counter[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(7),
      I2 => \time_out_counter[9]_i_2_n_0\,
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(10),
      O => \time_out_counter[13]_i_4_n_0\
    );
\time_out_counter[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(8),
      I3 => time_out_counter_reg(13),
      I4 => time_out_counter_reg(9),
      I5 => time_out_counter_reg(10),
      O => \time_out_counter[13]_i_5_n_0\
    );
\time_out_counter[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[0]\,
      I1 => \cl_tx_state_reg_n_0_[2]\,
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(0),
      O => \time_out_counter[13]_i_6_n_0\
    );
\time_out_counter[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(7),
      I3 => time_out_counter_reg(6),
      O => \time_out_counter[13]_i_7_n_0\
    );
\time_out_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => reset_timer_r_reg_n_0,
      O => p_0_in(1)
    );
\time_out_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(2),
      O => \time_out_counter[2]_i_1_n_0\
    );
\time_out_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(3),
      O => \time_out_counter[3]_i_1_n_0\
    );
\time_out_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(0),
      I3 => time_out_counter_reg(1),
      I4 => time_out_counter_reg(3),
      I5 => time_out_counter_reg(4),
      O => \time_out_counter[4]_i_1_n_0\
    );
\time_out_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150040"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      I3 => \time_out_counter[6]_i_2_n_0\,
      I4 => time_out_counter_reg(5),
      O => \time_out_counter[5]_i_1_n_0\
    );
\time_out_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555555510000000"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => \time_out_counter[6]_i_2_n_0\,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(6),
      O => \time_out_counter[6]_i_1_n_0\
    );
\time_out_counter[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      O => \time_out_counter[6]_i_2_n_0\
    );
\time_out_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4510"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => \time_out_counter[9]_i_2_n_0\,
      I2 => time_out_counter_reg(6),
      I3 => time_out_counter_reg(7),
      O => \time_out_counter[7]_i_1_n_0\
    );
\time_out_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(6),
      I2 => \time_out_counter[9]_i_2_n_0\,
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(8),
      O => \time_out_counter[8]_i_1_n_0\
    );
\time_out_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_counter_reg(7),
      I2 => \time_out_counter[9]_i_2_n_0\,
      I3 => time_out_counter_reg(6),
      I4 => time_out_counter_reg(8),
      I5 => time_out_counter_reg(9),
      O => \time_out_counter[9]_i_1_n_0\
    );
\time_out_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(0),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(5),
      O => \time_out_counter[9]_i_2_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => p_0_in(0),
      Q => time_out_counter_reg(0)
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[10]_i_1_n_0\,
      Q => time_out_counter_reg(10)
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[11]_i_1_n_0\,
      Q => time_out_counter_reg(11)
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[12]_i_1_n_0\,
      Q => time_out_counter_reg(12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => p_0_in(13),
      Q => time_out_counter_reg(13)
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => p_0_in(1),
      Q => time_out_counter_reg(1)
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[2]_i_1_n_0\,
      Q => time_out_counter_reg(2)
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[3]_i_1_n_0\,
      Q => time_out_counter_reg(3)
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[4]_i_1_n_0\,
      Q => time_out_counter_reg(4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[5]_i_1_n_0\,
      Q => time_out_counter_reg(5)
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[6]_i_1_n_0\,
      Q => time_out_counter_reg(6)
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[7]_i_1_n_0\,
      Q => time_out_counter_reg(7)
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[8]_i_1_n_0\,
      Q => time_out_counter_reg(8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \time_out_counter[13]_i_1_n_0\,
      CLR => core_rst,
      D => \time_out_counter[9]_i_1_n_0\,
      Q => time_out_counter_reg(9)
    );
time_out_hsexit_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"51"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => \time_out_counter[13]_i_3_n_0\,
      I2 => time_out_hsexit_reg_n_0,
      O => time_out_hsexit_i_1_n_0
    );
time_out_hsexit_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => time_out_hsexit_i_1_n_0,
      Q => time_out_hsexit_reg_n_0
    );
time_out_post_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_25\
     port map (
      O(7) => time_out_post_coreclk_sync_i_n_4,
      O(6) => time_out_post_coreclk_sync_i_n_5,
      O(5) => time_out_post_coreclk_sync_i_n_6,
      O(4) => time_out_post_coreclk_sync_i_n_7,
      O(3) => time_out_post_coreclk_sync_i_n_8,
      O(2) => time_out_post_coreclk_sync_i_n_9,
      O(1) => time_out_post_coreclk_sync_i_n_10,
      O(0) => time_out_post_coreclk_sync_i_n_11,
      \cl_tx_state_reg[0]\ => time_out_post_coreclk_sync_i_n_37,
      core_clk => core_clk,
      core_rst => core_rst,
      \out\ => time_out_post_coreclk_sync,
      reset_timer_r_i_2 => cl_txrequesths_coreclk_sync,
      reset_timer_r_i_3_0 => time_out_hsexit_reg_n_0,
      reset_timer_r_reg => cl_txrequesths_coreclk_sync_i_n_9,
      s_level_out_d3_reg_0 => time_out_post_coreclk_sync_i_n_1,
      time_out_post => time_out_post,
      time_out_trail => time_out_trail,
      time_out_trail_reg => time_out_post_coreclk_sync_i_n_2,
      time_out_trail_reg_0 => time_out_post_coreclk_sync_i_n_3,
      time_out_trail_reg_1 => time_out_post_coreclk_sync_i_n_36,
      time_out_trail_reg_2 => \trail_count[0]_i_3_n_0\,
      trail_count_reg(31 downto 0) => trail_count_reg(31 downto 0),
      \trail_count_reg[15]\(7) => time_out_post_coreclk_sync_i_n_12,
      \trail_count_reg[15]\(6) => time_out_post_coreclk_sync_i_n_13,
      \trail_count_reg[15]\(5) => time_out_post_coreclk_sync_i_n_14,
      \trail_count_reg[15]\(4) => time_out_post_coreclk_sync_i_n_15,
      \trail_count_reg[15]\(3) => time_out_post_coreclk_sync_i_n_16,
      \trail_count_reg[15]\(2) => time_out_post_coreclk_sync_i_n_17,
      \trail_count_reg[15]\(1) => time_out_post_coreclk_sync_i_n_18,
      \trail_count_reg[15]\(0) => time_out_post_coreclk_sync_i_n_19,
      \trail_count_reg[23]\(7) => time_out_post_coreclk_sync_i_n_20,
      \trail_count_reg[23]\(6) => time_out_post_coreclk_sync_i_n_21,
      \trail_count_reg[23]\(5) => time_out_post_coreclk_sync_i_n_22,
      \trail_count_reg[23]\(4) => time_out_post_coreclk_sync_i_n_23,
      \trail_count_reg[23]\(3) => time_out_post_coreclk_sync_i_n_24,
      \trail_count_reg[23]\(2) => time_out_post_coreclk_sync_i_n_25,
      \trail_count_reg[23]\(1) => time_out_post_coreclk_sync_i_n_26,
      \trail_count_reg[23]\(0) => time_out_post_coreclk_sync_i_n_27,
      \trail_count_reg[31]\(7) => time_out_post_coreclk_sync_i_n_28,
      \trail_count_reg[31]\(6) => time_out_post_coreclk_sync_i_n_29,
      \trail_count_reg[31]\(5) => time_out_post_coreclk_sync_i_n_30,
      \trail_count_reg[31]\(4) => time_out_post_coreclk_sync_i_n_31,
      \trail_count_reg[31]\(3) => time_out_post_coreclk_sync_i_n_32,
      \trail_count_reg[31]\(2) => time_out_post_coreclk_sync_i_n_33,
      \trail_count_reg[31]\(1) => time_out_post_coreclk_sync_i_n_34,
      \trail_count_reg[31]\(0) => time_out_post_coreclk_sync_i_n_35,
      \trail_count_reg[31]_0\ => \cl_tx_state_reg_n_0_[0]\,
      \trail_count_reg[31]_1\ => \cl_tx_state_reg_n_0_[2]\,
      \trail_count_reg[31]_2\ => \cl_tx_state_reg_n_0_[3]\,
      \trail_count_reg[31]_3\ => \cl_tx_state_reg_n_0_[1]\
    );
time_out_post_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => start_clkpost_byteclk_sync_i_n_1,
      Q => time_out_post,
      R => start_clkzero_byteclk_sync_r_reg_0
    );
time_out_prepare_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => reset_timer_r_reg_n_0,
      I1 => time_out_prepare_i_2_n_0,
      I2 => time_out_prepare_reg_n_0,
      O => time_out_prepare_i_1_n_0
    );
time_out_prepare_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \time_out_counter[13]_i_5_n_0\,
      I1 => time_out_prepare_i_3_n_0,
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(2),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(6),
      O => time_out_prepare_i_2_n_0
    );
time_out_prepare_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => hs_clk_state_r_i_6_n_0,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(3),
      I5 => time_out_prepare_i_4_n_0,
      O => time_out_prepare_i_3_n_0
    );
time_out_prepare_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      O => time_out_prepare_i_4_n_0
    );
time_out_prepare_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => time_out_prepare_i_1_n_0,
      Q => time_out_prepare_reg_n_0
    );
time_out_trail_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_36,
      Q => time_out_trail
    );
time_out_zero_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000800"
    )
        port map (
      I0 => \zero_count[31]_i_3_n_0\,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      I5 => time_out_zero,
      O => time_out_zero_i_1_n_0
    );
time_out_zero_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => time_out_zero_i_1_n_0,
      Q => time_out_zero
    );
\trail_count[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trail_count_reg(27),
      I1 => trail_count_reg(31),
      I2 => trail_count_reg(2),
      I3 => trail_count_reg(4),
      I4 => \trail_count[0]_i_17_n_0\,
      O => \trail_count[0]_i_13_n_0\
    );
\trail_count[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => trail_count_reg(28),
      I1 => trail_count_reg(0),
      I2 => trail_count_reg(25),
      I3 => trail_count_reg(29),
      I4 => \trail_count[0]_i_18_n_0\,
      O => \trail_count[0]_i_14_n_0\
    );
\trail_count[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trail_count_reg(10),
      I1 => trail_count_reg(12),
      I2 => trail_count_reg(22),
      I3 => trail_count_reg(23),
      I4 => \trail_count[0]_i_19_n_0\,
      O => \trail_count[0]_i_15_n_0\
    );
\trail_count[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => trail_count_reg(13),
      I1 => trail_count_reg(19),
      I2 => trail_count_reg(6),
      I3 => trail_count_reg(17),
      I4 => \trail_count[0]_i_20_n_0\,
      O => \trail_count[0]_i_16_n_0\
    );
\trail_count[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => trail_count_reg(26),
      I1 => trail_count_reg(9),
      I2 => trail_count_reg(1),
      I3 => trail_count_reg(15),
      O => \trail_count[0]_i_17_n_0\
    );
\trail_count[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trail_count_reg(14),
      I1 => trail_count_reg(11),
      I2 => trail_count_reg(8),
      I3 => trail_count_reg(7),
      O => \trail_count[0]_i_18_n_0\
    );
\trail_count[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trail_count_reg(24),
      I1 => trail_count_reg(21),
      I2 => trail_count_reg(20),
      I3 => trail_count_reg(18),
      O => \trail_count[0]_i_19_n_0\
    );
\trail_count[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => trail_count_reg(30),
      I1 => trail_count_reg(16),
      I2 => trail_count_reg(3),
      I3 => trail_count_reg(5),
      O => \trail_count[0]_i_20_n_0\
    );
\trail_count[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \trail_count[0]_i_13_n_0\,
      I1 => \trail_count[0]_i_14_n_0\,
      I2 => \trail_count[0]_i_15_n_0\,
      I3 => \trail_count[0]_i_16_n_0\,
      O => \trail_count[0]_i_3_n_0\
    );
\trail_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_11,
      Q => trail_count_reg(0)
    );
\trail_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_17,
      Q => trail_count_reg(10)
    );
\trail_count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_16,
      Q => trail_count_reg(11)
    );
\trail_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_15,
      Q => trail_count_reg(12)
    );
\trail_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_14,
      Q => trail_count_reg(13)
    );
\trail_count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_13,
      Q => trail_count_reg(14)
    );
\trail_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_12,
      Q => trail_count_reg(15)
    );
\trail_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_27,
      Q => trail_count_reg(16)
    );
\trail_count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_26,
      Q => trail_count_reg(17)
    );
\trail_count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_25,
      Q => trail_count_reg(18)
    );
\trail_count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_24,
      Q => trail_count_reg(19)
    );
\trail_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_10,
      Q => trail_count_reg(1)
    );
\trail_count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_23,
      Q => trail_count_reg(20)
    );
\trail_count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_22,
      Q => trail_count_reg(21)
    );
\trail_count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_21,
      Q => trail_count_reg(22)
    );
\trail_count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_20,
      Q => trail_count_reg(23)
    );
\trail_count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_35,
      Q => trail_count_reg(24)
    );
\trail_count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_34,
      Q => trail_count_reg(25)
    );
\trail_count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_33,
      Q => trail_count_reg(26)
    );
\trail_count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_32,
      Q => trail_count_reg(27)
    );
\trail_count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_31,
      Q => trail_count_reg(28)
    );
\trail_count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_30,
      Q => trail_count_reg(29)
    );
\trail_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_9,
      Q => trail_count_reg(2)
    );
\trail_count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_29,
      Q => trail_count_reg(30)
    );
\trail_count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_28,
      Q => trail_count_reg(31)
    );
\trail_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_8,
      Q => trail_count_reg(3)
    );
\trail_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_7,
      Q => trail_count_reg(4)
    );
\trail_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_6,
      Q => trail_count_reg(5)
    );
\trail_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_5,
      Q => trail_count_reg(6)
    );
\trail_count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_4,
      Q => trail_count_reg(7)
    );
\trail_count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_19,
      Q => trail_count_reg(8)
    );
\trail_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => time_out_post_coreclk_sync_i_n_37,
      CLR => core_rst,
      D => time_out_post_coreclk_sync_i_n_18,
      Q => trail_count_reg(9)
    );
tx_cl_en_lp_tst_coreclk_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[1]\,
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => time_out_trail,
      O => tx_cl_en_lp_tst_coreclk_i_5_n_0
    );
tx_cl_en_lp_tst_coreclk_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => cl_txrequesths_coreclk_sync_i_n_11,
      Q => tx_cl_en_lp_tst_coreclk_reg_n_0,
      R => \cl_tx_state_reg[3]_0\
    );
tx_cl_en_lp_tst_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_26\
     port map (
      s_level_out_d1_cdc_to_reg_0 => tx_cl_en_lp_tst_coreclk_reg_n_0,
      tx_cl_en_hs_tst => tx_cl_en_hs_tst,
      tx_cl_en_lp_tst => tx_cl_en_lp_tst,
      tx_div4_clk => tx_div4_clk
    );
tx_cl_lp_cn_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[2]\,
      I1 => \cl_tx_state_reg_n_0_[3]\,
      O => tx_cl_lp_cn_i_3_n_0
    );
tx_cl_lp_cn_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => cl_txrequesths_coreclk_sync_i_n_4,
      D => cl_txulpsclk_sync_i_n_3,
      Q => tx_cl_lp_cn,
      S => \cl_tx_state_reg[3]_0\
    );
tx_cl_lp_cp_reg: unisim.vcomponents.FDSE
     port map (
      C => core_clk,
      CE => cl_txrequesths_coreclk_sync_i_n_4,
      D => cl_txulpsexit_sync_i_n_1,
      Q => tx_cl_lp_cp,
      S => \cl_tx_state_reg[3]_0\
    );
xmit_clk_pre_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_27\
     port map (
      \cl_tx_state_reg[2]\ => time_out_prepare_reg_n_0,
      \cl_tx_state_reg[3]\ => xmit_clk_pre_coreclk_sync_i_n_1,
      core_clk => core_clk,
      core_rst => core_rst,
      hs_clk_state_r_reg => \cl_tx_state_reg_n_0_[3]\,
      hs_clk_state_r_reg_0 => \cl_tx_state_reg_n_0_[0]\,
      hs_clk_state_r_reg_1 => cl_txrequesths_coreclk_sync,
      hs_clk_state_r_reg_2 => hs_clk_state_r_i_6_n_0,
      \out\ => xmit_clk_pre_coreclk_sync,
      s_level_out_d3_reg_0 => xmit_clk_pre_coreclk_sync_i_n_2,
      time_out_zero => time_out_zero,
      xmit_clk_pre_r => xmit_clk_pre_r
    );
xmit_clk_pre_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B0"
    )
        port map (
      I0 => xmit_clk_pre_r,
      I1 => clk_pre_cnt,
      I2 => xmit_clk_r_reg_n_0,
      I3 => start_clkzero_byteclk_sync_r_reg_0,
      I4 => time_out_post,
      I5 => init_done_byteclk_pos_r,
      O => xmit_clk_pre_r_i_1_n_0
    );
xmit_clk_pre_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => xmit_clk_pre_r_i_1_n_0,
      Q => xmit_clk_pre_r,
      R => '0'
    );
xmit_clk_r_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => prepare_zero_cnt_reg(7),
      I1 => prepare_zero_cnt_reg(1),
      I2 => prepare_zero_cnt_reg(26),
      I3 => prepare_zero_cnt_reg(14),
      O => xmit_clk_r_i_10_n_0
    );
xmit_clk_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => xmit_clk_r_i_3_n_0,
      I1 => xmit_clk_r_i_4_n_0,
      I2 => xmit_clk_r_i_5_n_0,
      I3 => xmit_clk_r_i_6_n_0,
      O => xmit_clk_r_i_2_n_0
    );
xmit_clk_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => prepare_zero_cnt_reg(22),
      I1 => prepare_zero_cnt_reg(24),
      I2 => prepare_zero_cnt_reg(4),
      I3 => prepare_zero_cnt_reg(6),
      I4 => xmit_clk_r_i_7_n_0,
      O => xmit_clk_r_i_3_n_0
    );
xmit_clk_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => prepare_zero_cnt_reg(15),
      I1 => prepare_zero_cnt_reg(27),
      I2 => prepare_zero_cnt_reg(2),
      I3 => prepare_zero_cnt_reg(8),
      I4 => xmit_clk_r_i_8_n_0,
      O => xmit_clk_r_i_4_n_0
    );
xmit_clk_r_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => prepare_zero_cnt_reg(16),
      I1 => prepare_zero_cnt_reg(28),
      I2 => prepare_zero_cnt_reg(12),
      I3 => prepare_zero_cnt_reg(31),
      I4 => xmit_clk_r_i_9_n_0,
      O => xmit_clk_r_i_5_n_0
    );
xmit_clk_r_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => prepare_zero_cnt_reg(19),
      I1 => prepare_zero_cnt_reg(21),
      I2 => prepare_zero_cnt_reg(0),
      I3 => prepare_zero_cnt_reg(9),
      I4 => xmit_clk_r_i_10_n_0,
      O => xmit_clk_r_i_6_n_0
    );
xmit_clk_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => prepare_zero_cnt_reg(30),
      I1 => prepare_zero_cnt_reg(11),
      I2 => prepare_zero_cnt_reg(29),
      I3 => prepare_zero_cnt_reg(17),
      O => xmit_clk_r_i_7_n_0
    );
xmit_clk_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => prepare_zero_cnt_reg(3),
      I1 => prepare_zero_cnt_reg(13),
      I2 => prepare_zero_cnt_reg(25),
      I3 => prepare_zero_cnt_reg(20),
      O => xmit_clk_r_i_8_n_0
    );
xmit_clk_r_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => prepare_zero_cnt_reg(5),
      I1 => prepare_zero_cnt_reg(10),
      I2 => prepare_zero_cnt_reg(23),
      I3 => prepare_zero_cnt_reg(18),
      O => xmit_clk_r_i_9_n_0
    );
xmit_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => start_clkzero_byteclk_sync_i_n_2,
      Q => xmit_clk_r_reg_n_0,
      R => '0'
    );
\zero_count[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[0]\,
      I1 => \cl_tx_state_reg_n_0_[3]\,
      I2 => \cl_tx_state_reg_n_0_[2]\,
      I3 => \cl_tx_state_reg_n_0_[1]\,
      I4 => \zero_count_reg_n_0_[0]\,
      O => \zero_count[0]_i_1__3_n_0\
    );
\zero_count[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(10),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(10)
    );
\zero_count[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(11),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(11)
    );
\zero_count[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(12),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(12)
    );
\zero_count[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(13),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(13)
    );
\zero_count[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(14),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(14)
    );
\zero_count[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(15),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(15)
    );
\zero_count[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(16),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(16)
    );
\zero_count[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(17),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(17)
    );
\zero_count[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(18),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(18)
    );
\zero_count[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(19),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(19)
    );
\zero_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(1),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(1)
    );
\zero_count[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(20),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(20)
    );
\zero_count[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(21),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(21)
    );
\zero_count[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(22),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(22)
    );
\zero_count[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(23),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(23)
    );
\zero_count[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(24),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(24)
    );
\zero_count[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(25),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(25)
    );
\zero_count[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(26),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(26)
    );
\zero_count[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(27),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(27)
    );
\zero_count[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(28),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(28)
    );
\zero_count[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(29),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(29)
    );
\zero_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(2),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(2)
    );
\zero_count[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(30),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(30)
    );
\zero_count[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \cl_tx_state_reg_n_0_[0]\,
      I1 => \cl_tx_state_reg_n_0_[3]\,
      I2 => \cl_tx_state_reg_n_0_[2]\,
      I3 => \cl_tx_state_reg_n_0_[1]\,
      I4 => \zero_count[31]_i_3_n_0\,
      O => \zero_count[31]_i_1_n_0\
    );
\zero_count[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \zero_count_reg_n_0_[25]\,
      I1 => \zero_count_reg_n_0_[1]\,
      I2 => \zero_count_reg_n_0_[12]\,
      I3 => \zero_count_reg_n_0_[14]\,
      O => \zero_count[31]_i_10_n_0\
    );
\zero_count[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \zero_count_reg_n_0_[31]\,
      I1 => \zero_count_reg_n_0_[2]\,
      I2 => \zero_count_reg_n_0_[29]\,
      I3 => \zero_count_reg_n_0_[24]\,
      O => \zero_count[31]_i_11_n_0\
    );
\zero_count[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \zero_count_reg_n_0_[13]\,
      I1 => \zero_count_reg_n_0_[10]\,
      I2 => \zero_count_reg_n_0_[28]\,
      I3 => \zero_count_reg_n_0_[26]\,
      O => \zero_count[31]_i_12_n_0\
    );
\zero_count[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(31),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(31)
    );
\zero_count[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \zero_count[31]_i_5_n_0\,
      I1 => \zero_count[31]_i_6_n_0\,
      I2 => \zero_count[31]_i_7_n_0\,
      I3 => \zero_count[31]_i_8_n_0\,
      O => \zero_count[31]_i_3_n_0\
    );
\zero_count[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \zero_count_reg_n_0_[17]\,
      I1 => \zero_count_reg_n_0_[20]\,
      I2 => \zero_count_reg_n_0_[23]\,
      I3 => \zero_count_reg_n_0_[22]\,
      I4 => \zero_count[31]_i_9_n_0\,
      O => \zero_count[31]_i_5_n_0\
    );
\zero_count[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \zero_count_reg_n_0_[4]\,
      I1 => \zero_count_reg_n_0_[11]\,
      I2 => \zero_count_reg_n_0_[5]\,
      I3 => \zero_count_reg_n_0_[15]\,
      I4 => \zero_count[31]_i_10_n_0\,
      O => \zero_count[31]_i_6_n_0\
    );
\zero_count[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \zero_count_reg_n_0_[0]\,
      I1 => \zero_count_reg_n_0_[6]\,
      I2 => \zero_count_reg_n_0_[7]\,
      I3 => \zero_count_reg_n_0_[9]\,
      I4 => \zero_count[31]_i_11_n_0\,
      O => \zero_count[31]_i_7_n_0\
    );
\zero_count[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \zero_count_reg_n_0_[18]\,
      I1 => \zero_count_reg_n_0_[30]\,
      I2 => \zero_count_reg_n_0_[16]\,
      I3 => \zero_count_reg_n_0_[27]\,
      I4 => \zero_count[31]_i_12_n_0\,
      O => \zero_count[31]_i_8_n_0\
    );
\zero_count[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \zero_count_reg_n_0_[3]\,
      I1 => \zero_count_reg_n_0_[8]\,
      I2 => \zero_count_reg_n_0_[21]\,
      I3 => \zero_count_reg_n_0_[19]\,
      O => \zero_count[31]_i_9_n_0\
    );
\zero_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(3),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(3)
    );
\zero_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(4),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(4)
    );
\zero_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(5),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(5)
    );
\zero_count[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(6),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(6)
    );
\zero_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(7),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(7)
    );
\zero_count[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(8),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(8)
    );
\zero_count[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => zero_count0(9),
      I1 => \cl_tx_state_reg_n_0_[0]\,
      I2 => \cl_tx_state_reg_n_0_[3]\,
      I3 => \cl_tx_state_reg_n_0_[2]\,
      I4 => \cl_tx_state_reg_n_0_[1]\,
      O => \p_1_in__0\(9)
    );
\zero_count_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \zero_count[0]_i_1__3_n_0\,
      Q => \zero_count_reg_n_0_[0]\
    );
\zero_count_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(10),
      Q => \zero_count_reg_n_0_[10]\
    );
\zero_count_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(11),
      Q => \zero_count_reg_n_0_[11]\
    );
\zero_count_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(12),
      Q => \zero_count_reg_n_0_[12]\
    );
\zero_count_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(13),
      Q => \zero_count_reg_n_0_[13]\
    );
\zero_count_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(14),
      Q => \zero_count_reg_n_0_[14]\
    );
\zero_count_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(15),
      Q => \zero_count_reg_n_0_[15]\
    );
\zero_count_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(16),
      Q => \zero_count_reg_n_0_[16]\
    );
\zero_count_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[8]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[16]_i_2_n_0\,
      CO(6) => \zero_count_reg[16]_i_2_n_1\,
      CO(5) => \zero_count_reg[16]_i_2_n_2\,
      CO(4) => \zero_count_reg[16]_i_2_n_3\,
      CO(3) => \zero_count_reg[16]_i_2_n_4\,
      CO(2) => \zero_count_reg[16]_i_2_n_5\,
      CO(1) => \zero_count_reg[16]_i_2_n_6\,
      CO(0) => \zero_count_reg[16]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => zero_count0(16 downto 9),
      S(7) => \zero_count_reg_n_0_[16]\,
      S(6) => \zero_count_reg_n_0_[15]\,
      S(5) => \zero_count_reg_n_0_[14]\,
      S(4) => \zero_count_reg_n_0_[13]\,
      S(3) => \zero_count_reg_n_0_[12]\,
      S(2) => \zero_count_reg_n_0_[11]\,
      S(1) => \zero_count_reg_n_0_[10]\,
      S(0) => \zero_count_reg_n_0_[9]\
    );
\zero_count_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(17),
      Q => \zero_count_reg_n_0_[17]\
    );
\zero_count_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(18),
      Q => \zero_count_reg_n_0_[18]\
    );
\zero_count_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(19),
      Q => \zero_count_reg_n_0_[19]\
    );
\zero_count_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(1),
      Q => \zero_count_reg_n_0_[1]\
    );
\zero_count_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(20),
      Q => \zero_count_reg_n_0_[20]\
    );
\zero_count_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(21),
      Q => \zero_count_reg_n_0_[21]\
    );
\zero_count_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(22),
      Q => \zero_count_reg_n_0_[22]\
    );
\zero_count_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(23),
      Q => \zero_count_reg_n_0_[23]\
    );
\zero_count_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(24),
      Q => \zero_count_reg_n_0_[24]\
    );
\zero_count_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[16]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[24]_i_2_n_0\,
      CO(6) => \zero_count_reg[24]_i_2_n_1\,
      CO(5) => \zero_count_reg[24]_i_2_n_2\,
      CO(4) => \zero_count_reg[24]_i_2_n_3\,
      CO(3) => \zero_count_reg[24]_i_2_n_4\,
      CO(2) => \zero_count_reg[24]_i_2_n_5\,
      CO(1) => \zero_count_reg[24]_i_2_n_6\,
      CO(0) => \zero_count_reg[24]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => zero_count0(24 downto 17),
      S(7) => \zero_count_reg_n_0_[24]\,
      S(6) => \zero_count_reg_n_0_[23]\,
      S(5) => \zero_count_reg_n_0_[22]\,
      S(4) => \zero_count_reg_n_0_[21]\,
      S(3) => \zero_count_reg_n_0_[20]\,
      S(2) => \zero_count_reg_n_0_[19]\,
      S(1) => \zero_count_reg_n_0_[18]\,
      S(0) => \zero_count_reg_n_0_[17]\
    );
\zero_count_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(25),
      Q => \zero_count_reg_n_0_[25]\
    );
\zero_count_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(26),
      Q => \zero_count_reg_n_0_[26]\
    );
\zero_count_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(27),
      Q => \zero_count_reg_n_0_[27]\
    );
\zero_count_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(28),
      Q => \zero_count_reg_n_0_[28]\
    );
\zero_count_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(29),
      Q => \zero_count_reg_n_0_[29]\
    );
\zero_count_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(2),
      Q => \zero_count_reg_n_0_[2]\
    );
\zero_count_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(30),
      Q => \zero_count_reg_n_0_[30]\
    );
\zero_count_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(31),
      Q => \zero_count_reg_n_0_[31]\
    );
\zero_count_reg[31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg[24]_i_2_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_zero_count_reg[31]_i_4_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \zero_count_reg[31]_i_4_n_2\,
      CO(4) => \zero_count_reg[31]_i_4_n_3\,
      CO(3) => \zero_count_reg[31]_i_4_n_4\,
      CO(2) => \zero_count_reg[31]_i_4_n_5\,
      CO(1) => \zero_count_reg[31]_i_4_n_6\,
      CO(0) => \zero_count_reg[31]_i_4_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_zero_count_reg[31]_i_4_O_UNCONNECTED\(7),
      O(6 downto 0) => zero_count0(31 downto 25),
      S(7) => '0',
      S(6) => \zero_count_reg_n_0_[31]\,
      S(5) => \zero_count_reg_n_0_[30]\,
      S(4) => \zero_count_reg_n_0_[29]\,
      S(3) => \zero_count_reg_n_0_[28]\,
      S(2) => \zero_count_reg_n_0_[27]\,
      S(1) => \zero_count_reg_n_0_[26]\,
      S(0) => \zero_count_reg_n_0_[25]\
    );
\zero_count_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(3),
      Q => \zero_count_reg_n_0_[3]\
    );
\zero_count_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(4),
      Q => \zero_count_reg_n_0_[4]\
    );
\zero_count_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(5),
      Q => \zero_count_reg_n_0_[5]\
    );
\zero_count_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(6),
      Q => \zero_count_reg_n_0_[6]\
    );
\zero_count_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(7),
      Q => \zero_count_reg_n_0_[7]\
    );
\zero_count_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(8),
      Q => \zero_count_reg_n_0_[8]\
    );
\zero_count_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \zero_count_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \zero_count_reg[8]_i_2_n_0\,
      CO(6) => \zero_count_reg[8]_i_2_n_1\,
      CO(5) => \zero_count_reg[8]_i_2_n_2\,
      CO(4) => \zero_count_reg[8]_i_2_n_3\,
      CO(3) => \zero_count_reg[8]_i_2_n_4\,
      CO(2) => \zero_count_reg[8]_i_2_n_5\,
      CO(1) => \zero_count_reg[8]_i_2_n_6\,
      CO(0) => \zero_count_reg[8]_i_2_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => zero_count0(8 downto 1),
      S(7) => \zero_count_reg_n_0_[8]\,
      S(6) => \zero_count_reg_n_0_[7]\,
      S(5) => \zero_count_reg_n_0_[6]\,
      S(4) => \zero_count_reg_n_0_[5]\,
      S(3) => \zero_count_reg_n_0_[4]\,
      S(2) => \zero_count_reg_n_0_[3]\,
      S(1) => \zero_count_reg_n_0_[2]\,
      S(0) => \zero_count_reg_n_0_[1]\
    );
\zero_count_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => \zero_count[31]_i_1_n_0\,
      CLR => core_rst,
      D => \p_1_in__0\(9),
      Q => \zero_count_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm is
  port (
    en_cal_hs_datapath : out STD_LOGIC;
    en_hs_datapath_reg_0 : out STD_LOGIC;
    tx_dl_lp_dp_hs_i : out STD_LOGIC;
    tx_dl_lp_dn_hs_i : out STD_LOGIC;
    timeout_hsexit_reg_0 : out STD_LOGIC;
    dl_stopstate_i : out STD_LOGIC;
    esc_start : out STD_LOGIC;
    tx_dl3_en_hs_tst : out STD_LOGIC;
    hs_active_all : out STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[2]_0\ : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    reset_timer_r_i_10 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_txclkactivehs_i : in STD_LOGIC;
    hs_xfer_done_all : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state_reg[0]_0\ : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    timeout_hsexit_reg_1 : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm : entity is "mipi_dphy_v4_1_3_tx_data_lane_sm";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm is
  signal dl_enable_sync : STD_LOGIC;
  signal dl_enable_sync_i_n_1 : STD_LOGIC;
  signal dl_enable_sync_i_n_2 : STD_LOGIC;
  signal dl_forcetxstopmode_sync : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_1 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_2 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_3 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_4 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_5 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_6 : STD_LOGIC;
  signal dl_status_bit_6_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of dl_status_bit_6_reg_n_0 : signal is std.standard.true;
  signal \^dl_stopstate_i\ : STD_LOGIC;
  signal \dl_tx_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dl_txrequestesc_sync : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_4 : STD_LOGIC;
  signal dl_txrequesths_sync : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_10 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_11 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_4 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_6 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_7 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_8 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_9 : STD_LOGIC;
  signal dl_txskewcalhs_sync : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_1 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_2 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_3 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_4 : STD_LOGIC;
  signal en_cal_hs_datapath13_out : STD_LOGIC;
  signal en_hs_datapath14_out : STD_LOGIC;
  signal \^en_hs_datapath_reg_0\ : STD_LOGIC;
  signal en_lp_01_cnt_reg_n_0 : STD_LOGIC;
  signal esc_active_sync : STD_LOGIC;
  signal esc_active_sync_i_n_1 : STD_LOGIC;
  signal esc_active_sync_i_n_2 : STD_LOGIC;
  signal esc_active_sync_r : STD_LOGIC;
  signal \^esc_start\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_7\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_0\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_1\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_2\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_3\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_4\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_7\ : STD_LOGIC;
  signal \hsexit_count[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_5__2_n_0\ : STD_LOGIC;
  signal hsexit_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal lp_01_r : STD_LOGIC;
  signal lp_01_r_reg_n_0 : STD_LOGIC;
  signal lp_st01_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lp_st01_cnt[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \prepare_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_1_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_5__2_n_0\ : STD_LOGIC;
  signal prepare_count_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \prepare_count_reg_n_0_[0]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \timeout_hsexit_i_1__2_n_0\ : STD_LOGIC;
  signal \^timeout_hsexit_reg_0\ : STD_LOGIC;
  signal \timeout_prepare_i_1__2_n_0\ : STD_LOGIC;
  signal timeout_prepare_reg_n_0 : STD_LOGIC;
  signal \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_sm_state[2]_i_13\ : label is "soft_lutpair80";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[0]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[1]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[2]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute DONT_TOUCH of dl_status_bit_6_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of dl_status_bit_6_reg : label is "yes";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \lp_st01_cnt[0]_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_1__3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_2__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \lp_st01_cnt[3]_i_2__3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \lp_st01_cnt[5]_i_2__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_1__3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_2__3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \prepare_count[1]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \prepare_count[2]_i_1__2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \prepare_count[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \prepare_count[4]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \prepare_count[7]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \prepare_count[8]_i_5__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of reset_timer_r_i_12 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \timeout_prepare_i_1__2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of tx_dl3_en_hs_tst_INST_0 : label is "soft_lutpair85";
begin
  dl_stopstate_i <= \^dl_stopstate_i\;
  en_hs_datapath_reg_0 <= \^en_hs_datapath_reg_0\;
  esc_start <= \^esc_start\;
  timeout_hsexit_reg_0 <= \^timeout_hsexit_reg_0\;
\FSM_sequential_dl_tx_sm_state[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(2),
      I1 => \dl_tx_sm_state__0\(1),
      O => \FSM_sequential_dl_tx_sm_state_reg[2]_0\
    );
\FSM_sequential_dl_tx_sm_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => dl_forcetxstopmode_sync_i_n_4,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_4,
      Q => \dl_tx_sm_state__0\(0)
    );
\FSM_sequential_dl_tx_sm_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => dl_forcetxstopmode_sync_i_n_4,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_3,
      Q => \dl_tx_sm_state__0\(1)
    );
\FSM_sequential_dl_tx_sm_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => dl_forcetxstopmode_sync_i_n_4,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_2,
      Q => \dl_tx_sm_state__0\(2)
    );
dl_enable_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_37\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_forcetxstopmode_sync,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_enable_sync_i_n_2,
      Q(1 downto 0) => \dl_tx_sm_state__0\(1 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl3_enable => dl3_enable,
      \out\ => dl_enable_sync,
      system_rst => system_rst
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_38\
     port map (
      E(0) => dl_forcetxstopmode_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_forcetxstopmode_sync_i_n_5,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequesths_sync_i_n_8,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => esc_active_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[0]_2\ => \FSM_sequential_dl_tx_sm_state_reg[0]_0\,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_forcetxstopmode_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => dl_forcetxstopmode_sync_i_n_6,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      dl_stopstate_i => \^dl_stopstate_i\,
      dl_stopstate_reg => dl_forcetxstopmode_sync_i_n_1,
      dl_stopstate_reg_0 => dl_txrequesths_sync_i_n_7,
      dl_stopstate_reg_1 => dl_txrequesths_sync_i_n_11,
      dl_stopstate_reg_2 => dl_txrequestesc_sync_i_n_2,
      en_hs_datapath_reg => dl_txrequesths_sync_i_n_6,
      en_hs_datapath_reg_0 => timeout_prepare_reg_n_0,
      esc_start_reg => dl_enable_sync,
      hs_xfer_done_all => hs_xfer_done_all,
      init_done_reg => dl_forcetxstopmode_sync_i_n_2,
      \out\ => dl_forcetxstopmode_sync,
      system_rst => system_rst,
      tx_dl_lp_dn_reg => dl_txskewcalhs_sync,
      tx_dl_lp_dn_reg_0 => dl_txrequesths_sync
    );
dl_status_bit_6_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequestesc_sync_i_n_1,
      Q => dl_status_bit_6_reg_n_0
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_forcetxstopmode_sync_i_n_1,
      Q => \^dl_stopstate_i\
    );
dl_txrequestesc_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_39\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => dl_txrequestesc_sync_i_n_1,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl3_txrequestesc => dl3_txrequestesc,
      dl_status_bit_6_reg => dl_txrequesths_sync_i_n_10,
      dl_status_bit_6_reg_0 => dl_status_bit_6_reg_n_0,
      dl_status_bit_6_reg_1 => dl_forcetxstopmode_sync_i_n_2,
      dl_status_bit_6_reg_2 => dl_txrequesths_sync_i_n_6,
      \dl_stopstate_i_2__2\ => esc_active_sync,
      esc_active_sync_r => esc_active_sync_r,
      esc_start_reg => \^timeout_hsexit_reg_0\,
      \out\ => dl_txrequestesc_sync,
      s_level_out_d3_reg_0 => dl_txrequestesc_sync_i_n_2,
      s_level_out_d3_reg_1 => dl_txrequestesc_sync_i_n_3,
      s_level_out_d3_reg_2 => dl_txrequestesc_sync_i_n_4,
      timeout_hsexit_all => timeout_hsexit_all
    );
dl_txrequesths_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_40\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txrequesths_sync_i_n_7,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txrequesths_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => dl_txrequesths_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => dl_txrequesths_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => dl_txrequesths_sync_i_n_11,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => timeout_prepare_reg_n_0,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_bit_6_reg => dl_txrequesths_sync_i_n_10,
      dl_status_bit_6_reg_0 => dl_status_bit_6_reg_n_0,
      dl_stopstate_reg => esc_active_sync_i_n_2,
      dl_txrequesths_r => dl_txrequesths_r,
      en_hs_datapath14_out => en_hs_datapath14_out,
      en_hs_datapath_reg => dl_txskewcalhs_sync,
      en_lp_01_cnt_reg => dl_forcetxstopmode_sync_i_n_2,
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg_n_0,
      en_lp_01_cnt_reg_1 => lp_01_r_reg_n_0,
      en_lp_01_cnt_reg_2 => en_lp_01_cnt_reg_0,
      en_lp_01_cnt_reg_3 => dl_enable_sync_i_n_2,
      init_done_reg => dl_txrequesths_sync_i_n_8,
      \out\ => dl_txrequesths_sync,
      s_level_out_d3_reg_0 => dl_txrequesths_sync_i_n_3,
      s_level_out_d3_reg_1 => dl_txrequesths_sync_i_n_6,
      timeout_prepare_reg => dl_txrequesths_sync_i_n_9,
      tx_dl_lp_dn_reg => dl_forcetxstopmode_sync_i_n_5,
      tx_dl_lp_dn_reg_0 => timeout_hsexit_reg_1,
      tx_dl_lp_dp_reg => dl_txrequestesc_sync
    );
dl_txskewcalhs_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_41\
     port map (
      D(2) => dl_txskewcalhs_sync_i_n_2,
      D(1) => dl_txskewcalhs_sync_i_n_3,
      D(0) => dl_txskewcalhs_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state[1]_i_2__2_0\ => lp_01_r_reg_n_0,
      \FSM_sequential_dl_tx_sm_state[2]_i_7__2_0\ => en_lp_01_cnt_reg_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txrequestesc_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => dl_txrequesths_sync,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txskewcalhs_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => dl_txrequesths_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => dl_txrequesths_sync_i_n_9,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => timeout_hsexit_reg_1,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => \^timeout_hsexit_reg_0\,
      \FSM_sequential_dl_tx_sm_state_reg[2]_2\ => dl_txrequestesc_sync,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      en_cal_hs_datapath13_out => en_cal_hs_datapath13_out,
      en_cal_hs_datapath_reg => timeout_prepare_reg_n_0,
      en_cal_hs_datapath_reg_0 => dl_txrequesths_sync_i_n_6,
      esc_start => \^esc_start\,
      esc_start_reg => dl_forcetxstopmode_sync_i_n_2,
      esc_start_reg_0 => esc_active_sync_i_n_1,
      esc_start_reg_1 => dl_txrequestesc_sync_i_n_3,
      \out\ => dl_txskewcalhs_sync
    );
en_cal_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_forcetxstopmode_sync_i_n_3,
      CLR => core_rst,
      D => en_cal_hs_datapath13_out,
      Q => en_cal_hs_datapath
    );
en_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_forcetxstopmode_sync_i_n_3,
      CLR => core_rst,
      D => en_hs_datapath14_out,
      Q => \^en_hs_datapath_reg_0\
    );
en_lp_01_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_1,
      Q => en_lp_01_cnt_reg_n_0
    );
esc_active_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_42\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => \^timeout_hsexit_reg_0\,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequestesc_sync,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => esc_active_sync_i_n_1,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      esc_active_sync_r => esc_active_sync_r,
      \out\ => esc_active_sync,
      s_level_out_d1_cdc_to_reg_0 => \out\,
      s_level_out_d3_reg_0 => esc_active_sync_i_n_2,
      timeout_hsexit_all => timeout_hsexit_all
    );
esc_active_sync_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => esc_active_sync,
      Q => esc_active_sync_r
    );
esc_start_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_1,
      Q => \^esc_start\
    );
\hsexit_count0__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => hsexit_count_reg(0),
      CI_TOP => '0',
      CO(7) => \hsexit_count0__0_carry_n_0\,
      CO(6) => \hsexit_count0__0_carry_n_1\,
      CO(5) => \hsexit_count0__0_carry_n_2\,
      CO(4) => \hsexit_count0__0_carry_n_3\,
      CO(3) => \hsexit_count0__0_carry_n_4\,
      CO(2) => \hsexit_count0__0_carry_n_5\,
      CO(1) => \hsexit_count0__0_carry_n_6\,
      CO(0) => \hsexit_count0__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => hsexit_count_reg(8 downto 1)
    );
\hsexit_count0__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \hsexit_count0__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \hsexit_count0__0_carry__0_n_5\,
      CO(1) => \hsexit_count0__0_carry__0_n_6\,
      CO(0) => \hsexit_count0__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \p_0_in__0\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => hsexit_count_reg(12 downto 9)
    );
\hsexit_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsexit_count_reg(0),
      O => \p_0_in__0\(0)
    );
\hsexit_count[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(1),
      I1 => \dl_tx_sm_state__0\(2),
      I2 => \dl_tx_sm_state__0\(0),
      I3 => timeout_hsexit_reg_1,
      O => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count[12]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hsexit_count[12]_i_3__2_n_0\,
      O => \hsexit_count[12]_i_2__2_n_0\
    );
\hsexit_count[12]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hsexit_count_reg(8),
      I1 => hsexit_count_reg(9),
      I2 => hsexit_count_reg(10),
      I3 => \hsexit_count[12]_i_4__2_n_0\,
      I4 => \hsexit_count[12]_i_5__2_n_0\,
      O => \hsexit_count[12]_i_3__2_n_0\
    );
\hsexit_count[12]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => hsexit_count_reg(5),
      I1 => hsexit_count_reg(6),
      I2 => hsexit_count_reg(11),
      I3 => hsexit_count_reg(12),
      O => \hsexit_count[12]_i_4__2_n_0\
    );
\hsexit_count[12]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEEEEEEEEEE"
    )
        port map (
      I0 => hsexit_count_reg(4),
      I1 => hsexit_count_reg(7),
      I2 => hsexit_count_reg(2),
      I3 => hsexit_count_reg(3),
      I4 => hsexit_count_reg(0),
      I5 => hsexit_count_reg(1),
      O => \hsexit_count[12]_i_5__2_n_0\
    );
\hsexit_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(0),
      Q => hsexit_count_reg(0),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(10),
      Q => hsexit_count_reg(10),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(11),
      Q => hsexit_count_reg(11),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(12),
      Q => hsexit_count_reg(12),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(1),
      Q => hsexit_count_reg(1),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(2),
      Q => hsexit_count_reg(2),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(3),
      Q => hsexit_count_reg(3),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(4),
      Q => hsexit_count_reg(4),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(5),
      Q => hsexit_count_reg(5),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(6),
      Q => hsexit_count_reg(6),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(7),
      Q => hsexit_count_reg(7),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(8),
      Q => hsexit_count_reg(8),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\hsexit_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__2_n_0\,
      D => \p_0_in__0\(9),
      Q => hsexit_count_reg(9),
      R => \hsexit_count[12]_i_1__2_n_0\
    );
\lp_01_r_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[1]\,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      I2 => \lp_st01_cnt[1]_i_2__3_n_0\,
      O => lp_01_r
    );
lp_01_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_01_r,
      Q => lp_01_r_reg_n_0
    );
\lp_st01_cnt[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_lp_01_cnt_reg_n_0,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(0)
    );
\lp_st01_cnt[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \lp_st01_cnt[1]_i_2__3_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(1)
    );
\lp_st01_cnt[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      I3 => \lp_st01_cnt_reg_n_0_[5]\,
      I4 => \lp_st01_cnt_reg_n_0_[6]\,
      O => \lp_st01_cnt[1]_i_2__3_n_0\
    );
\lp_st01_cnt[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[2]\,
      O => lp_st01_cnt(2)
    );
\lp_st01_cnt[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76FF000088000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[2]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt[3]_i_2__3_n_0\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[3]\,
      O => lp_st01_cnt(3)
    );
\lp_st01_cnt[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[6]\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[3]_i_2__3_n_0\
    );
\lp_st01_cnt[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[1]\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[4]\,
      O => lp_st01_cnt(4)
    );
\lp_st01_cnt[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \lp_st01_cnt[5]_i_2__3_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[3]\,
      I3 => \lp_st01_cnt_reg_n_0_[4]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[5]\,
      O => lp_st01_cnt(5)
    );
\lp_st01_cnt[5]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      O => \lp_st01_cnt[5]_i_2__3_n_0\
    );
\lp_st01_cnt[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \lp_st01_cnt[6]_i_2__3_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[6]\,
      O => lp_st01_cnt(6)
    );
\lp_st01_cnt[6]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt_reg_n_0_[2]\,
      I3 => \lp_st01_cnt_reg_n_0_[3]\,
      I4 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[6]_i_2__3_n_0\
    );
\lp_st01_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(0),
      Q => \lp_st01_cnt_reg_n_0_[0]\
    );
\lp_st01_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(1),
      Q => \lp_st01_cnt_reg_n_0_[1]\
    );
\lp_st01_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(2),
      Q => \lp_st01_cnt_reg_n_0_[2]\
    );
\lp_st01_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(3),
      Q => \lp_st01_cnt_reg_n_0_[3]\
    );
\lp_st01_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(4),
      Q => \lp_st01_cnt_reg_n_0_[4]\
    );
\lp_st01_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(5),
      Q => \lp_st01_cnt_reg_n_0_[5]\
    );
\lp_st01_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(6),
      Q => \lp_st01_cnt_reg_n_0_[6]\
    );
\prepare_count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\prepare_count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      I1 => prepare_count_reg(1),
      O => p_0_in(1)
    );
\prepare_count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => prepare_count_reg(1),
      I2 => \prepare_count_reg_n_0_[0]\,
      O => p_0_in(2)
    );
\prepare_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(1),
      I3 => prepare_count_reg(3),
      O => p_0_in(3)
    );
\prepare_count[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(4),
      I1 => prepare_count_reg(3),
      I2 => prepare_count_reg(2),
      I3 => \prepare_count_reg_n_0_[0]\,
      I4 => prepare_count_reg(1),
      O => p_0_in(4)
    );
\prepare_count[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(5),
      I1 => prepare_count_reg(1),
      I2 => \prepare_count_reg_n_0_[0]\,
      I3 => prepare_count_reg(2),
      I4 => prepare_count_reg(3),
      I5 => prepare_count_reg(4),
      O => p_0_in(5)
    );
\prepare_count[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AAAAA"
    )
        port map (
      I0 => prepare_count_reg(6),
      I1 => prepare_count_reg(4),
      I2 => prepare_count_reg(3),
      I3 => \prepare_count[7]_i_2_n_0\,
      I4 => prepare_count_reg(5),
      O => p_0_in(6)
    );
\prepare_count[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(7),
      I1 => prepare_count_reg(5),
      I2 => \prepare_count[7]_i_2_n_0\,
      I3 => prepare_count_reg(3),
      I4 => prepare_count_reg(4),
      I5 => prepare_count_reg(6),
      O => p_0_in(7)
    );
\prepare_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => prepare_count_reg(1),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(2),
      O => \prepare_count[7]_i_2_n_0\
    );
\prepare_count[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(0),
      I1 => \dl_tx_sm_state__0\(1),
      I2 => \dl_tx_sm_state__0\(2),
      O => \prepare_count[8]_i_1_n_0\
    );
\prepare_count[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222A"
    )
        port map (
      I0 => \prepare_count[8]_i_4__2_n_0\,
      I1 => prepare_count_reg(3),
      I2 => prepare_count_reg(1),
      I3 => prepare_count_reg(2),
      O => sel
    );
\prepare_count[8]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(8),
      I1 => prepare_count_reg(6),
      I2 => \prepare_count[8]_i_5__2_n_0\,
      I3 => prepare_count_reg(5),
      I4 => prepare_count_reg(7),
      O => p_0_in(8)
    );
\prepare_count[8]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => prepare_count_reg(4),
      I1 => prepare_count_reg(5),
      I2 => prepare_count_reg(6),
      I3 => prepare_count_reg(8),
      I4 => prepare_count_reg(7),
      O => \prepare_count[8]_i_4__2_n_0\
    );
\prepare_count[8]_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prepare_count_reg(4),
      I1 => prepare_count_reg(3),
      I2 => prepare_count_reg(2),
      I3 => \prepare_count_reg_n_0_[0]\,
      I4 => prepare_count_reg(1),
      O => \prepare_count[8]_i_5__2_n_0\
    );
\prepare_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(0),
      Q => \prepare_count_reg_n_0_[0]\,
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(1),
      Q => prepare_count_reg(1),
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(2),
      Q => prepare_count_reg(2),
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(3),
      Q => prepare_count_reg(3),
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(4),
      Q => prepare_count_reg(4),
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(5),
      Q => prepare_count_reg(5),
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(6),
      Q => prepare_count_reg(6),
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(7),
      Q => prepare_count_reg(7),
      R => \prepare_count[8]_i_1_n_0\
    );
\prepare_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(8),
      Q => prepare_count_reg(8),
      R => \prepare_count[8]_i_1_n_0\
    );
reset_timer_r_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^en_hs_datapath_reg_0\,
      I1 => reset_timer_r_i_10(0),
      I2 => reset_timer_r_i_10(1),
      I3 => reset_timer_r_i_10(2),
      O => hs_active_all
    );
timeout_hs_tx_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_43\
     port map (
      core_clk => core_clk,
      core_rst => core_rst
    );
\timeout_hsexit_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F5555555D555555"
    )
        port map (
      I0 => timeout_hsexit_reg_1,
      I1 => \^timeout_hsexit_reg_0\,
      I2 => \dl_tx_sm_state__0\(0),
      I3 => \dl_tx_sm_state__0\(2),
      I4 => \dl_tx_sm_state__0\(1),
      I5 => \hsexit_count[12]_i_3__2_n_0\,
      O => \timeout_hsexit_i_1__2_n_0\
    );
timeout_hsexit_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \timeout_hsexit_i_1__2_n_0\,
      Q => \^timeout_hsexit_reg_0\,
      R => '0'
    );
\timeout_prepare_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000100"
    )
        port map (
      I0 => sel,
      I1 => \dl_tx_sm_state__0\(0),
      I2 => \dl_tx_sm_state__0\(1),
      I3 => \dl_tx_sm_state__0\(2),
      I4 => timeout_prepare_reg_n_0,
      O => \timeout_prepare_i_1__2_n_0\
    );
timeout_prepare_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \timeout_prepare_i_1__2_n_0\,
      Q => timeout_prepare_reg_n_0,
      R => '0'
    );
tx_dl3_en_hs_tst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^en_hs_datapath_reg_0\,
      O => tx_dl3_en_hs_tst
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_forcetxstopmode_sync_i_n_6,
      D => dl_txrequesths_sync_i_n_2,
      PRE => core_rst,
      Q => tx_dl_lp_dn_hs_i
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_forcetxstopmode_sync_i_n_6,
      D => dl_txrequesths_sync_i_n_4,
      PRE => core_rst,
      Q => tx_dl_lp_dp_hs_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_50 is
  port (
    en_cal_hs_datapath : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_dl_lp_dp_hs_i : out STD_LOGIC;
    tx_dl_lp_dn_hs_i : out STD_LOGIC;
    timeout_hsexit_reg_0 : out STD_LOGIC;
    esc_start : out STD_LOGIC;
    tx_dl2_en_hs_tst : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg_0 : in STD_LOGIC;
    timeout_hsexit_reg_1 : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC;
    dl_stopstate_coreclk_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_50 : entity is "mipi_dphy_v4_1_3_tx_data_lane_sm";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_50;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_50 is
  signal dl_enable_sync : STD_LOGIC;
  signal dl_enable_sync_i_n_1 : STD_LOGIC;
  signal dl_forcetxstopmode_sync : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_1 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_2 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_4 : STD_LOGIC;
  signal dl_status_bit_6_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of dl_status_bit_6_reg_n_0 : signal is std.standard.true;
  signal \^dl_status_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dl_stopstate_i : STD_LOGIC;
  signal \dl_tx_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dl_txrequestesc_sync : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequesths_sync : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_10 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_11 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_4 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_5 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_6 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_7 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_9 : STD_LOGIC;
  signal dl_txskewcalhs_sync : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_1 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_2 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_3 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_4 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_5 : STD_LOGIC;
  signal en_cal_hs_datapath13_out : STD_LOGIC;
  signal en_hs_datapath14_out : STD_LOGIC;
  signal en_lp_01_cnt_reg_n_0 : STD_LOGIC;
  signal esc_active_sync : STD_LOGIC;
  signal esc_active_sync_i_n_1 : STD_LOGIC;
  signal esc_active_sync_i_n_2 : STD_LOGIC;
  signal esc_active_sync_i_n_3 : STD_LOGIC;
  signal esc_active_sync_i_n_4 : STD_LOGIC;
  signal esc_active_sync_i_n_5 : STD_LOGIC;
  signal esc_active_sync_i_n_6 : STD_LOGIC;
  signal esc_active_sync_r : STD_LOGIC;
  signal \^esc_start\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_7\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_0\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_1\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_2\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_3\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_4\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_7\ : STD_LOGIC;
  signal \hsexit_count[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_5__1_n_0\ : STD_LOGIC;
  signal hsexit_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal lp_01_r : STD_LOGIC;
  signal lp_01_r_reg_n_0 : STD_LOGIC;
  signal lp_st01_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lp_st01_cnt[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \prepare_count[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_5__1_n_0\ : STD_LOGIC;
  signal prepare_count_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \prepare_count_reg_n_0_[0]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \timeout_hsexit_i_1__1_n_0\ : STD_LOGIC;
  signal \^timeout_hsexit_reg_0\ : STD_LOGIC;
  signal \timeout_prepare_i_1__1_n_0\ : STD_LOGIC;
  signal timeout_prepare_reg_n_0 : STD_LOGIC;
  signal \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[0]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[1]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[2]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute DONT_TOUCH of dl_status_bit_6_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of dl_status_bit_6_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hsexit_count[0]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \hsexit_count[12]_i_5__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \lp_st01_cnt[0]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_1__2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_2__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \lp_st01_cnt[3]_i_2__2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \lp_st01_cnt[5]_i_2__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_1__2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_2__2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \prepare_count[0]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \prepare_count[1]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \prepare_count[2]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \prepare_count[3]_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \prepare_count[4]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \prepare_count[7]_i_1__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \prepare_count[8]_i_3__1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \prepare_count[8]_i_5__1\ : label is "soft_lutpair56";
begin
  dl_status_reg(0) <= \^dl_status_reg\(0);
  esc_start <= \^esc_start\;
  timeout_hsexit_reg_0 <= \^timeout_hsexit_reg_0\;
\FSM_sequential_dl_tx_sm_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_4,
      Q => \dl_tx_sm_state__0\(0)
    );
\FSM_sequential_dl_tx_sm_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_3,
      Q => \dl_tx_sm_state__0\(1)
    );
\FSM_sequential_dl_tx_sm_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_3,
      Q => \dl_tx_sm_state__0\(2)
    );
dl_enable_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_56\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_forcetxstopmode_sync,
      Q(0) => \dl_tx_sm_state__0\(0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl2_enable => dl2_enable,
      \out\ => dl_enable_sync,
      system_rst => system_rst
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_57\
     port map (
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      SR(0) => \prepare_count[8]_i_1__2_n_0\,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg => dl_forcetxstopmode_sync_i_n_4,
      core_clk => core_clk,
      core_rst => core_rst,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl_stopstate_i => dl_stopstate_i,
      dl_stopstate_reg => dl_forcetxstopmode_sync_i_n_1,
      dl_stopstate_reg_0 => esc_active_sync_i_n_4,
      dl_stopstate_reg_1 => esc_active_sync_i_n_6,
      dl_stopstate_reg_2 => dl_txrequesths_sync_i_n_2,
      dl_stopstate_reg_3 => dl_enable_sync,
      en_hs_datapath14_out => en_hs_datapath14_out,
      en_hs_datapath_reg => dl_txrequesths_sync,
      en_hs_datapath_reg_0 => dl_txskewcalhs_sync,
      init_done_reg => dl_forcetxstopmode_sync_i_n_2,
      \out\ => dl_forcetxstopmode_sync,
      system_rst => system_rst
    );
dl_status_bit_6_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_10,
      Q => dl_status_bit_6_reg_n_0
    );
\dl_stopstate_coreclk_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => dl_stopstate_i,
      I2 => dl_stopstate_coreclk_reg,
      O => init_done_reg
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_forcetxstopmode_sync_i_n_1,
      Q => dl_stopstate_i
    );
dl_txrequestesc_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_58\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txrequestesc_sync_i_n_1,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl2_txrequestesc => dl2_txrequestesc,
      dl_status_bit_6_reg => \^timeout_hsexit_reg_0\,
      dl_status_bit_6_reg_0 => dl_status_bit_6_reg_n_0,
      esc_active_sync_r => esc_active_sync_r,
      esc_start_reg => esc_active_sync,
      \out\ => dl_txrequestesc_sync,
      s_level_out_d3_reg_0 => dl_txrequestesc_sync_i_n_3,
      timeout_hsexit_reg => dl_txrequestesc_sync_i_n_2
    );
dl_txrequesths_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_59\
     port map (
      D(0) => dl_txrequesths_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txrequesths_sync_i_n_5,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txrequesths_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => dl_txrequesths_sync_i_n_7,
      \FSM_sequential_dl_tx_sm_state_reg[1]_1\ => dl_txrequesths_sync_i_n_9,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => dl_txrequesths_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => dl_txrequesths_sync_i_n_10,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => lp_01_r_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[2]_2\ => dl_txskewcalhs_sync_i_n_2,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg => dl_txrequesths_sync_i_n_2,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_bit_6_reg => dl_txrequestesc_sync_i_n_1,
      dl_status_bit_6_reg_0 => dl_forcetxstopmode_sync_i_n_4,
      dl_status_bit_6_reg_1 => esc_active_sync_i_n_5,
      dl_status_bit_6_reg_2 => dl_status_bit_6_reg_n_0,
      dl_txrequesths_r => dl_txrequesths_r,
      en_cal_hs_datapath13_out => en_cal_hs_datapath13_out,
      en_cal_hs_datapath_reg => timeout_prepare_reg_n_0,
      en_cal_hs_datapath_reg_0 => dl_txskewcalhs_sync,
      en_hs_datapath_reg => en_hs_datapath_reg_0,
      en_lp_01_cnt_reg => dl_forcetxstopmode_sync_i_n_2,
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg_n_0,
      en_lp_01_cnt_reg_1 => timeout_hsexit_reg_1,
      en_lp_01_cnt_reg_2 => en_lp_01_cnt_reg_0,
      init_done_reg => dl_txrequesths_sync_i_n_11,
      \out\ => dl_txrequesths_sync,
      s_level_out_d2_reg_0 => dl_txrequesths_sync_i_n_6,
      tx_dl_lp_dn_reg => esc_active_sync_i_n_2,
      tx_dl_lp_dn_reg_0 => dl_txskewcalhs_sync_i_n_5,
      tx_dl_lp_dp_reg => esc_active_sync_i_n_3,
      tx_dl_lp_dp_reg_0 => dl_txrequestesc_sync
    );
dl_txskewcalhs_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_60\
     port map (
      D(1) => dl_txskewcalhs_sync_i_n_3,
      D(0) => dl_txskewcalhs_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state[2]_i_8__1_0\ => en_lp_01_cnt_reg_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txskewcalhs_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequestesc_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => dl_txrequesths_sync_i_n_6,
      \FSM_sequential_dl_tx_sm_state_reg[0]_2\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txskewcalhs_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => timeout_prepare_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[1]_1\ => dl_txrequesths_sync,
      \FSM_sequential_dl_tx_sm_state_reg[1]_2\ => lp_01_r_reg_n_0,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      esc_start => \^esc_start\,
      esc_start_reg => dl_forcetxstopmode_sync_i_n_2,
      esc_start_reg_0 => dl_txrequestesc_sync_i_n_2,
      esc_start_reg_1 => \^timeout_hsexit_reg_0\,
      esc_start_reg_2 => dl_txrequestesc_sync,
      esc_start_reg_3 => timeout_hsexit_reg_1,
      \out\ => dl_txskewcalhs_sync,
      s_level_out_d3_reg_0 => dl_txskewcalhs_sync_i_n_5
    );
en_cal_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_7,
      CLR => core_rst,
      D => en_cal_hs_datapath13_out,
      Q => en_cal_hs_datapath
    );
en_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_7,
      CLR => core_rst,
      D => en_hs_datapath14_out,
      Q => \^dl_status_reg\(0)
    );
en_lp_01_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_1,
      Q => en_lp_01_cnt_reg_n_0
    );
esc_active_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_61\
     port map (
      E(0) => esc_active_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txskewcalhs_sync_i_n_5,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequesths_sync_i_n_11,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => timeout_prepare_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]_2\ => en_hs_datapath_reg_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]_3\ => dl_forcetxstopmode_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => esc_active_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => esc_active_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => esc_active_sync_i_n_6,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_bit_6_reg => dl_txrequestesc_sync,
      dl_status_bit_6_reg_0 => \^timeout_hsexit_reg_0\,
      dl_stopstate_reg => dl_txrequesths_sync_i_n_6,
      esc_active_sync_r => esc_active_sync_r,
      \out\ => esc_active_sync,
      s_level_out_d1_cdc_to_reg_0 => \out\,
      s_level_out_d3_reg_0 => esc_active_sync_i_n_2,
      s_level_out_d3_reg_1 => esc_active_sync_i_n_5,
      timeout_hsexit_all => timeout_hsexit_all
    );
esc_active_sync_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => esc_active_sync,
      Q => esc_active_sync_r
    );
esc_start_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_1,
      Q => \^esc_start\
    );
\hsexit_count0__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => hsexit_count_reg(0),
      CI_TOP => '0',
      CO(7) => \hsexit_count0__0_carry_n_0\,
      CO(6) => \hsexit_count0__0_carry_n_1\,
      CO(5) => \hsexit_count0__0_carry_n_2\,
      CO(4) => \hsexit_count0__0_carry_n_3\,
      CO(3) => \hsexit_count0__0_carry_n_4\,
      CO(2) => \hsexit_count0__0_carry_n_5\,
      CO(1) => \hsexit_count0__0_carry_n_6\,
      CO(0) => \hsexit_count0__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => hsexit_count_reg(8 downto 1)
    );
\hsexit_count0__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \hsexit_count0__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \hsexit_count0__0_carry__0_n_5\,
      CO(1) => \hsexit_count0__0_carry__0_n_6\,
      CO(0) => \hsexit_count0__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \p_0_in__0\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => hsexit_count_reg(12 downto 9)
    );
\hsexit_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsexit_count_reg(0),
      O => \p_0_in__0\(0)
    );
\hsexit_count[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(1),
      I1 => \dl_tx_sm_state__0\(2),
      I2 => \dl_tx_sm_state__0\(0),
      I3 => timeout_hsexit_reg_1,
      O => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count[12]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hsexit_count[12]_i_3__1_n_0\,
      O => \hsexit_count[12]_i_2__1_n_0\
    );
\hsexit_count[12]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \hsexit_count[12]_i_4__1_n_0\,
      I1 => hsexit_count_reg(10),
      I2 => hsexit_count_reg(5),
      I3 => hsexit_count_reg(6),
      I4 => \hsexit_count[12]_i_5__1_n_0\,
      O => \hsexit_count[12]_i_3__1_n_0\
    );
\hsexit_count[12]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hsexit_count_reg(8),
      I1 => hsexit_count_reg(9),
      I2 => hsexit_count_reg(12),
      I3 => hsexit_count_reg(11),
      I4 => hsexit_count_reg(7),
      I5 => hsexit_count_reg(4),
      O => \hsexit_count[12]_i_4__1_n_0\
    );
\hsexit_count[12]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hsexit_count_reg(2),
      I1 => hsexit_count_reg(3),
      I2 => hsexit_count_reg(1),
      I3 => hsexit_count_reg(0),
      O => \hsexit_count[12]_i_5__1_n_0\
    );
\hsexit_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(0),
      Q => hsexit_count_reg(0),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(10),
      Q => hsexit_count_reg(10),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(11),
      Q => hsexit_count_reg(11),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(12),
      Q => hsexit_count_reg(12),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(1),
      Q => hsexit_count_reg(1),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(2),
      Q => hsexit_count_reg(2),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(3),
      Q => hsexit_count_reg(3),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(4),
      Q => hsexit_count_reg(4),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(5),
      Q => hsexit_count_reg(5),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(6),
      Q => hsexit_count_reg(6),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(7),
      Q => hsexit_count_reg(7),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(8),
      Q => hsexit_count_reg(8),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\hsexit_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__1_n_0\,
      D => \p_0_in__0\(9),
      Q => hsexit_count_reg(9),
      R => \hsexit_count[12]_i_1__1_n_0\
    );
\lp_01_r_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[1]\,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      I2 => \lp_st01_cnt[1]_i_2__2_n_0\,
      O => lp_01_r
    );
lp_01_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_01_r,
      Q => lp_01_r_reg_n_0
    );
\lp_st01_cnt[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_lp_01_cnt_reg_n_0,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(0)
    );
\lp_st01_cnt[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \lp_st01_cnt[1]_i_2__2_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(1)
    );
\lp_st01_cnt[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      I3 => \lp_st01_cnt_reg_n_0_[5]\,
      I4 => \lp_st01_cnt_reg_n_0_[6]\,
      O => \lp_st01_cnt[1]_i_2__2_n_0\
    );
\lp_st01_cnt[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[2]\,
      O => lp_st01_cnt(2)
    );
\lp_st01_cnt[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76FF000088000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[2]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt[3]_i_2__2_n_0\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[3]\,
      O => lp_st01_cnt(3)
    );
\lp_st01_cnt[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[6]\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[3]_i_2__2_n_0\
    );
\lp_st01_cnt[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[1]\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[4]\,
      O => lp_st01_cnt(4)
    );
\lp_st01_cnt[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \lp_st01_cnt[5]_i_2__2_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[3]\,
      I3 => \lp_st01_cnt_reg_n_0_[4]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[5]\,
      O => lp_st01_cnt(5)
    );
\lp_st01_cnt[5]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      O => \lp_st01_cnt[5]_i_2__2_n_0\
    );
\lp_st01_cnt[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \lp_st01_cnt[6]_i_2__2_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[6]\,
      O => lp_st01_cnt(6)
    );
\lp_st01_cnt[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt_reg_n_0_[2]\,
      I3 => \lp_st01_cnt_reg_n_0_[3]\,
      I4 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[6]_i_2__2_n_0\
    );
\lp_st01_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(0),
      Q => \lp_st01_cnt_reg_n_0_[0]\
    );
\lp_st01_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(1),
      Q => \lp_st01_cnt_reg_n_0_[1]\
    );
\lp_st01_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(2),
      Q => \lp_st01_cnt_reg_n_0_[2]\
    );
\lp_st01_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(3),
      Q => \lp_st01_cnt_reg_n_0_[3]\
    );
\lp_st01_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(4),
      Q => \lp_st01_cnt_reg_n_0_[4]\
    );
\lp_st01_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(5),
      Q => \lp_st01_cnt_reg_n_0_[5]\
    );
\lp_st01_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(6),
      Q => \lp_st01_cnt_reg_n_0_[6]\
    );
\prepare_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\prepare_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      I1 => prepare_count_reg(1),
      O => p_0_in(1)
    );
\prepare_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(1),
      O => p_0_in(2)
    );
\prepare_count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => prepare_count_reg(3),
      I1 => prepare_count_reg(2),
      I2 => \prepare_count_reg_n_0_[0]\,
      I3 => prepare_count_reg(1),
      O => \prepare_count[3]_i_1__2_n_0\
    );
\prepare_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(1),
      I3 => prepare_count_reg(3),
      I4 => prepare_count_reg(4),
      O => p_0_in(4)
    );
\prepare_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(5),
      I1 => prepare_count_reg(2),
      I2 => \prepare_count_reg_n_0_[0]\,
      I3 => prepare_count_reg(1),
      I4 => prepare_count_reg(3),
      I5 => prepare_count_reg(4),
      O => p_0_in(5)
    );
\prepare_count[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => prepare_count_reg(6),
      I1 => \prepare_count[8]_i_5__1_n_0\,
      I2 => prepare_count_reg(5),
      O => p_0_in(6)
    );
\prepare_count[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => prepare_count_reg(7),
      I1 => prepare_count_reg(5),
      I2 => \prepare_count[8]_i_5__1_n_0\,
      I3 => prepare_count_reg(6),
      O => p_0_in(7)
    );
\prepare_count[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(0),
      I1 => \dl_tx_sm_state__0\(1),
      I2 => \dl_tx_sm_state__0\(2),
      O => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => prepare_count_reg(3),
      I1 => prepare_count_reg(1),
      I2 => prepare_count_reg(2),
      I3 => \prepare_count[8]_i_4__1_n_0\,
      O => sel
    );
\prepare_count[8]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(8),
      I1 => prepare_count_reg(6),
      I2 => \prepare_count[8]_i_5__1_n_0\,
      I3 => prepare_count_reg(5),
      I4 => prepare_count_reg(7),
      O => p_0_in(8)
    );
\prepare_count[8]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => prepare_count_reg(8),
      I1 => prepare_count_reg(5),
      I2 => prepare_count_reg(6),
      I3 => prepare_count_reg(7),
      I4 => prepare_count_reg(4),
      O => \prepare_count[8]_i_4__1_n_0\
    );
\prepare_count[8]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prepare_count_reg(4),
      I1 => prepare_count_reg(3),
      I2 => prepare_count_reg(1),
      I3 => \prepare_count_reg_n_0_[0]\,
      I4 => prepare_count_reg(2),
      O => \prepare_count[8]_i_5__1_n_0\
    );
\prepare_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(0),
      Q => \prepare_count_reg_n_0_[0]\,
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(1),
      Q => prepare_count_reg(1),
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(2),
      Q => prepare_count_reg(2),
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => \prepare_count[3]_i_1__2_n_0\,
      Q => prepare_count_reg(3),
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(4),
      Q => prepare_count_reg(4),
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(5),
      Q => prepare_count_reg(5),
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(6),
      Q => prepare_count_reg(6),
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(7),
      Q => prepare_count_reg(7),
      R => \prepare_count[8]_i_1__2_n_0\
    );
\prepare_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(8),
      Q => prepare_count_reg(8),
      R => \prepare_count[8]_i_1__2_n_0\
    );
timeout_hs_tx_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_62\
     port map (
      core_clk => core_clk,
      core_rst => core_rst
    );
\timeout_hsexit_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333FB333333"
    )
        port map (
      I0 => \hsexit_count[12]_i_3__1_n_0\,
      I1 => timeout_hsexit_reg_1,
      I2 => \^timeout_hsexit_reg_0\,
      I3 => \dl_tx_sm_state__0\(1),
      I4 => \dl_tx_sm_state__0\(2),
      I5 => \dl_tx_sm_state__0\(0),
      O => \timeout_hsexit_i_1__1_n_0\
    );
timeout_hsexit_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \timeout_hsexit_i_1__1_n_0\,
      Q => \^timeout_hsexit_reg_0\,
      R => '0'
    );
\timeout_prepare_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0000"
    )
        port map (
      I0 => timeout_prepare_reg_n_0,
      I1 => sel,
      I2 => \dl_tx_sm_state__0\(0),
      I3 => \dl_tx_sm_state__0\(1),
      I4 => \dl_tx_sm_state__0\(2),
      O => \timeout_prepare_i_1__1_n_0\
    );
timeout_prepare_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \timeout_prepare_i_1__1_n_0\,
      Q => timeout_prepare_reg_n_0,
      R => '0'
    );
tx_dl2_en_hs_tst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dl_status_reg\(0),
      O => tx_dl2_en_hs_tst
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_9,
      D => dl_txrequesths_sync_i_n_5,
      PRE => core_rst,
      Q => tx_dl_lp_dn_hs_i
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_9,
      D => dl_txrequesths_sync_i_n_4,
      PRE => core_rst,
      Q => tx_dl_lp_dp_hs_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_69 is
  port (
    en_cal_hs_datapath : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_dl_lp_dp_hs_i : out STD_LOGIC;
    tx_dl_lp_dn_hs_i : out STD_LOGIC;
    esc_start : out STD_LOGIC;
    tx_dl1_en_hs_tst : out STD_LOGIC;
    timeout_hsexit_all : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state[2]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_init_done_coreclk_i : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg_0 : in STD_LOGIC;
    timeout_hsexit_reg_0 : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    dl_stopstate_coreclk_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_69 : entity is "mipi_dphy_v4_1_3_tx_data_lane_sm";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_69;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_69 is
  signal dl_enable_sync : STD_LOGIC;
  signal dl_enable_sync_i_n_1 : STD_LOGIC;
  signal dl_forcetxstopmode_sync : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_1 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_2 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_4 : STD_LOGIC;
  signal dl_status_bit_6_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of dl_status_bit_6_reg_n_0 : signal is std.standard.true;
  signal \^dl_status_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dl_stopstate_i : STD_LOGIC;
  signal \dl_tx_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dl_txrequestesc_sync : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequesths_sync : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_10 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_11 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_4 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_5 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_6 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_7 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_9 : STD_LOGIC;
  signal dl_txskewcalhs_sync : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_1 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_2 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_3 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_4 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_5 : STD_LOGIC;
  signal en_cal_hs_datapath13_out : STD_LOGIC;
  signal en_hs_datapath14_out : STD_LOGIC;
  signal en_lp_01_cnt_reg_n_0 : STD_LOGIC;
  signal esc_active_sync : STD_LOGIC;
  signal esc_active_sync_i_n_1 : STD_LOGIC;
  signal esc_active_sync_i_n_2 : STD_LOGIC;
  signal esc_active_sync_i_n_3 : STD_LOGIC;
  signal esc_active_sync_i_n_4 : STD_LOGIC;
  signal esc_active_sync_i_n_5 : STD_LOGIC;
  signal esc_active_sync_i_n_6 : STD_LOGIC;
  signal esc_active_sync_r : STD_LOGIC;
  signal \^esc_start\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_7\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_0\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_1\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_2\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_3\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_4\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_7\ : STD_LOGIC;
  signal \hsexit_count[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_5__0_n_0\ : STD_LOGIC;
  signal hsexit_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal lp_01_r : STD_LOGIC;
  signal lp_01_r_reg_n_0 : STD_LOGIC;
  signal lp_st01_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lp_st01_cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \prepare_count[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal prepare_count_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \prepare_count_reg_n_0_[0]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal timeout_hsexit : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^timeout_hsexit_all\ : STD_LOGIC;
  signal \timeout_hsexit_i_1__0_n_0\ : STD_LOGIC;
  signal \timeout_prepare_i_1__0_n_0\ : STD_LOGIC;
  signal timeout_prepare_reg_n_0 : STD_LOGIC;
  signal \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[0]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[1]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[2]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute DONT_TOUCH of dl_status_bit_6_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of dl_status_bit_6_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hsexit_count[0]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \hsexit_count[12]_i_5__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \lp_st01_cnt[0]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_1__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_2__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \lp_st01_cnt[3]_i_2__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \lp_st01_cnt[5]_i_2__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_2__1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \prepare_count[0]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prepare_count[1]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prepare_count[2]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prepare_count[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prepare_count[4]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \prepare_count[7]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \prepare_count[8]_i_3__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \prepare_count[8]_i_5__0\ : label is "soft_lutpair30";
begin
  dl_status_reg(0) <= \^dl_status_reg\(0);
  esc_start <= \^esc_start\;
  timeout_hsexit_all <= \^timeout_hsexit_all\;
\FSM_sequential_dl_tx_sm_state[2]_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => timeout_hsexit(1),
      I1 => \FSM_sequential_dl_tx_sm_state[2]_i_4\(0),
      I2 => \FSM_sequential_dl_tx_sm_state[2]_i_4\(2),
      I3 => \FSM_sequential_dl_tx_sm_state[2]_i_4\(1),
      O => \^timeout_hsexit_all\
    );
\FSM_sequential_dl_tx_sm_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_4,
      Q => \dl_tx_sm_state__0\(0)
    );
\FSM_sequential_dl_tx_sm_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_3,
      Q => \dl_tx_sm_state__0\(1)
    );
\FSM_sequential_dl_tx_sm_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_3,
      Q => \dl_tx_sm_state__0\(2)
    );
dl_enable_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_75\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_forcetxstopmode_sync,
      Q(0) => \dl_tx_sm_state__0\(0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_enable => dl1_enable,
      \out\ => dl_enable_sync,
      system_rst => system_rst
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_76\
     port map (
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      SR(0) => \prepare_count[8]_i_1__1_n_0\,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg => dl_forcetxstopmode_sync_i_n_4,
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl_stopstate_i => dl_stopstate_i,
      dl_stopstate_reg => dl_forcetxstopmode_sync_i_n_1,
      dl_stopstate_reg_0 => esc_active_sync_i_n_4,
      dl_stopstate_reg_1 => esc_active_sync_i_n_6,
      dl_stopstate_reg_2 => dl_txrequesths_sync_i_n_2,
      dl_stopstate_reg_3 => dl_enable_sync,
      en_hs_datapath14_out => en_hs_datapath14_out,
      en_hs_datapath_reg => dl_txrequesths_sync,
      en_hs_datapath_reg_0 => dl_txskewcalhs_sync,
      init_done_reg => dl_forcetxstopmode_sync_i_n_2,
      \out\ => dl_forcetxstopmode_sync,
      system_rst => system_rst
    );
dl_status_bit_6_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_10,
      Q => dl_status_bit_6_reg_n_0
    );
\dl_stopstate_coreclk_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => dl_stopstate_i,
      I2 => dl_stopstate_coreclk_reg,
      O => init_done_reg
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_forcetxstopmode_sync_i_n_1,
      Q => dl_stopstate_i
    );
dl_txrequestesc_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_77\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txrequestesc_sync_i_n_1,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_txrequestesc => dl1_txrequestesc,
      dl_status_bit_6_reg => dl_status_bit_6_reg_n_0,
      esc_active_sync_r => esc_active_sync_r,
      esc_start_reg => esc_active_sync,
      \out\ => dl_txrequestesc_sync,
      s_level_out_d3_reg_0 => dl_txrequestesc_sync_i_n_3,
      timeout_hsexit(0) => timeout_hsexit(1),
      timeout_hsexit_reg => dl_txrequestesc_sync_i_n_2
    );
dl_txrequesths_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_78\
     port map (
      D(0) => dl_txrequesths_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txrequesths_sync_i_n_5,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txrequesths_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => dl_txrequesths_sync_i_n_7,
      \FSM_sequential_dl_tx_sm_state_reg[1]_1\ => dl_txrequesths_sync_i_n_9,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => dl_txrequesths_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => dl_txrequesths_sync_i_n_10,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => lp_01_r_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[2]_2\ => dl_txskewcalhs_sync_i_n_2,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg => dl_txrequesths_sync_i_n_2,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_bit_6_reg => dl_txrequestesc_sync_i_n_1,
      dl_status_bit_6_reg_0 => dl_forcetxstopmode_sync_i_n_4,
      dl_status_bit_6_reg_1 => esc_active_sync_i_n_5,
      dl_status_bit_6_reg_2 => dl_status_bit_6_reg_n_0,
      dl_txrequesths_r => dl_txrequesths_r,
      en_cal_hs_datapath13_out => en_cal_hs_datapath13_out,
      en_cal_hs_datapath_reg => timeout_prepare_reg_n_0,
      en_cal_hs_datapath_reg_0 => dl_txskewcalhs_sync,
      en_hs_datapath_reg => en_hs_datapath_reg_0,
      en_lp_01_cnt_reg => dl_forcetxstopmode_sync_i_n_2,
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg_n_0,
      en_lp_01_cnt_reg_1 => timeout_hsexit_reg_0,
      en_lp_01_cnt_reg_2 => en_lp_01_cnt_reg_0,
      init_done_reg => dl_txrequesths_sync_i_n_11,
      \out\ => dl_txrequesths_sync,
      s_level_out_d2_reg_0 => dl_txrequesths_sync_i_n_6,
      tx_dl_lp_dn_reg => esc_active_sync_i_n_2,
      tx_dl_lp_dn_reg_0 => dl_txskewcalhs_sync_i_n_5,
      tx_dl_lp_dp_reg => esc_active_sync_i_n_3,
      tx_dl_lp_dp_reg_0 => dl_txrequestesc_sync
    );
dl_txskewcalhs_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_79\
     port map (
      D(1) => dl_txskewcalhs_sync_i_n_3,
      D(0) => dl_txskewcalhs_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state[2]_i_8__0_0\ => en_lp_01_cnt_reg_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txskewcalhs_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequestesc_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => dl_txrequesths_sync_i_n_6,
      \FSM_sequential_dl_tx_sm_state_reg[0]_2\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txskewcalhs_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => timeout_prepare_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[1]_1\ => dl_txrequesths_sync,
      \FSM_sequential_dl_tx_sm_state_reg[1]_2\ => lp_01_r_reg_n_0,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      esc_start => \^esc_start\,
      esc_start_reg => dl_forcetxstopmode_sync_i_n_2,
      esc_start_reg_0 => dl_txrequestesc_sync_i_n_2,
      esc_start_reg_1 => dl_txrequestesc_sync,
      esc_start_reg_2 => timeout_hsexit_reg_0,
      \out\ => dl_txskewcalhs_sync,
      s_level_out_d3_reg_0 => dl_txskewcalhs_sync_i_n_5,
      timeout_hsexit(0) => timeout_hsexit(1)
    );
en_cal_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_7,
      CLR => core_rst,
      D => en_cal_hs_datapath13_out,
      Q => en_cal_hs_datapath
    );
en_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_7,
      CLR => core_rst,
      D => en_hs_datapath14_out,
      Q => \^dl_status_reg\(0)
    );
en_lp_01_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_1,
      Q => en_lp_01_cnt_reg_n_0
    );
esc_active_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_80\
     port map (
      E(0) => esc_active_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txskewcalhs_sync_i_n_5,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequesths_sync_i_n_11,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => timeout_prepare_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]_2\ => en_hs_datapath_reg_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]_3\ => dl_forcetxstopmode_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => esc_active_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => esc_active_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => esc_active_sync_i_n_6,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_bit_6_reg => dl_txrequestesc_sync,
      dl_stopstate_reg => dl_txrequesths_sync_i_n_6,
      esc_active_sync_r => esc_active_sync_r,
      \out\ => esc_active_sync,
      s_level_out_d1_cdc_to_reg_0 => \out\,
      s_level_out_d3_reg_0 => esc_active_sync_i_n_2,
      s_level_out_d3_reg_1 => esc_active_sync_i_n_5,
      timeout_hsexit(0) => timeout_hsexit(1),
      timeout_hsexit_all => \^timeout_hsexit_all\
    );
esc_active_sync_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => esc_active_sync,
      Q => esc_active_sync_r
    );
esc_start_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_1,
      Q => \^esc_start\
    );
\hsexit_count0__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => hsexit_count_reg(0),
      CI_TOP => '0',
      CO(7) => \hsexit_count0__0_carry_n_0\,
      CO(6) => \hsexit_count0__0_carry_n_1\,
      CO(5) => \hsexit_count0__0_carry_n_2\,
      CO(4) => \hsexit_count0__0_carry_n_3\,
      CO(3) => \hsexit_count0__0_carry_n_4\,
      CO(2) => \hsexit_count0__0_carry_n_5\,
      CO(1) => \hsexit_count0__0_carry_n_6\,
      CO(0) => \hsexit_count0__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => hsexit_count_reg(8 downto 1)
    );
\hsexit_count0__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \hsexit_count0__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \hsexit_count0__0_carry__0_n_5\,
      CO(1) => \hsexit_count0__0_carry__0_n_6\,
      CO(0) => \hsexit_count0__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \p_0_in__0\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => hsexit_count_reg(12 downto 9)
    );
\hsexit_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsexit_count_reg(0),
      O => \p_0_in__0\(0)
    );
\hsexit_count[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(1),
      I1 => \dl_tx_sm_state__0\(2),
      I2 => \dl_tx_sm_state__0\(0),
      I3 => timeout_hsexit_reg_0,
      O => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hsexit_count[12]_i_3__0_n_0\,
      O => \hsexit_count[12]_i_2__0_n_0\
    );
\hsexit_count[12]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \hsexit_count[12]_i_4__0_n_0\,
      I1 => hsexit_count_reg(10),
      I2 => hsexit_count_reg(5),
      I3 => hsexit_count_reg(6),
      I4 => \hsexit_count[12]_i_5__0_n_0\,
      O => \hsexit_count[12]_i_3__0_n_0\
    );
\hsexit_count[12]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hsexit_count_reg(8),
      I1 => hsexit_count_reg(9),
      I2 => hsexit_count_reg(12),
      I3 => hsexit_count_reg(11),
      I4 => hsexit_count_reg(7),
      I5 => hsexit_count_reg(4),
      O => \hsexit_count[12]_i_4__0_n_0\
    );
\hsexit_count[12]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hsexit_count_reg(2),
      I1 => hsexit_count_reg(3),
      I2 => hsexit_count_reg(1),
      I3 => hsexit_count_reg(0),
      O => \hsexit_count[12]_i_5__0_n_0\
    );
\hsexit_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(0),
      Q => hsexit_count_reg(0),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(10),
      Q => hsexit_count_reg(10),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(11),
      Q => hsexit_count_reg(11),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(12),
      Q => hsexit_count_reg(12),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(1),
      Q => hsexit_count_reg(1),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(2),
      Q => hsexit_count_reg(2),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(3),
      Q => hsexit_count_reg(3),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(4),
      Q => hsexit_count_reg(4),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(5),
      Q => hsexit_count_reg(5),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(6),
      Q => hsexit_count_reg(6),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(7),
      Q => hsexit_count_reg(7),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(8),
      Q => hsexit_count_reg(8),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\hsexit_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2__0_n_0\,
      D => \p_0_in__0\(9),
      Q => hsexit_count_reg(9),
      R => \hsexit_count[12]_i_1__0_n_0\
    );
\lp_01_r_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[1]\,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      I2 => \lp_st01_cnt[1]_i_2__1_n_0\,
      O => lp_01_r
    );
lp_01_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_01_r,
      Q => lp_01_r_reg_n_0
    );
\lp_st01_cnt[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_lp_01_cnt_reg_n_0,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(0)
    );
\lp_st01_cnt[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \lp_st01_cnt[1]_i_2__1_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(1)
    );
\lp_st01_cnt[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      I3 => \lp_st01_cnt_reg_n_0_[5]\,
      I4 => \lp_st01_cnt_reg_n_0_[6]\,
      O => \lp_st01_cnt[1]_i_2__1_n_0\
    );
\lp_st01_cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[2]\,
      O => lp_st01_cnt(2)
    );
\lp_st01_cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76FF000088000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[2]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt[3]_i_2__1_n_0\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[3]\,
      O => lp_st01_cnt(3)
    );
\lp_st01_cnt[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[6]\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[3]_i_2__1_n_0\
    );
\lp_st01_cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[1]\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[4]\,
      O => lp_st01_cnt(4)
    );
\lp_st01_cnt[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \lp_st01_cnt[5]_i_2__1_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[3]\,
      I3 => \lp_st01_cnt_reg_n_0_[4]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[5]\,
      O => lp_st01_cnt(5)
    );
\lp_st01_cnt[5]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      O => \lp_st01_cnt[5]_i_2__1_n_0\
    );
\lp_st01_cnt[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \lp_st01_cnt[6]_i_2__1_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[6]\,
      O => lp_st01_cnt(6)
    );
\lp_st01_cnt[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt_reg_n_0_[2]\,
      I3 => \lp_st01_cnt_reg_n_0_[3]\,
      I4 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[6]_i_2__1_n_0\
    );
\lp_st01_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(0),
      Q => \lp_st01_cnt_reg_n_0_[0]\
    );
\lp_st01_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(1),
      Q => \lp_st01_cnt_reg_n_0_[1]\
    );
\lp_st01_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(2),
      Q => \lp_st01_cnt_reg_n_0_[2]\
    );
\lp_st01_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(3),
      Q => \lp_st01_cnt_reg_n_0_[3]\
    );
\lp_st01_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(4),
      Q => \lp_st01_cnt_reg_n_0_[4]\
    );
\lp_st01_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(5),
      Q => \lp_st01_cnt_reg_n_0_[5]\
    );
\lp_st01_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(6),
      Q => \lp_st01_cnt_reg_n_0_[6]\
    );
\prepare_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      O => p_0_in_0(0)
    );
\prepare_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      I1 => prepare_count_reg(1),
      O => p_0_in_0(1)
    );
\prepare_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(1),
      O => p_0_in_0(2)
    );
\prepare_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => prepare_count_reg(3),
      I1 => prepare_count_reg(2),
      I2 => \prepare_count_reg_n_0_[0]\,
      I3 => prepare_count_reg(1),
      O => \prepare_count[3]_i_1__1_n_0\
    );
\prepare_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(1),
      I3 => prepare_count_reg(3),
      I4 => prepare_count_reg(4),
      O => p_0_in_0(4)
    );
\prepare_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(5),
      I1 => prepare_count_reg(2),
      I2 => \prepare_count_reg_n_0_[0]\,
      I3 => prepare_count_reg(1),
      I4 => prepare_count_reg(3),
      I5 => prepare_count_reg(4),
      O => p_0_in_0(5)
    );
\prepare_count[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => prepare_count_reg(6),
      I1 => \prepare_count[8]_i_5__0_n_0\,
      I2 => prepare_count_reg(5),
      O => p_0_in_0(6)
    );
\prepare_count[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => prepare_count_reg(7),
      I1 => prepare_count_reg(5),
      I2 => \prepare_count[8]_i_5__0_n_0\,
      I3 => prepare_count_reg(6),
      O => p_0_in_0(7)
    );
\prepare_count[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(0),
      I1 => \dl_tx_sm_state__0\(1),
      I2 => \dl_tx_sm_state__0\(2),
      O => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => prepare_count_reg(3),
      I1 => prepare_count_reg(1),
      I2 => prepare_count_reg(2),
      I3 => \prepare_count[8]_i_4__0_n_0\,
      O => sel
    );
\prepare_count[8]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(8),
      I1 => prepare_count_reg(6),
      I2 => \prepare_count[8]_i_5__0_n_0\,
      I3 => prepare_count_reg(5),
      I4 => prepare_count_reg(7),
      O => p_0_in_0(8)
    );
\prepare_count[8]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => prepare_count_reg(8),
      I1 => prepare_count_reg(5),
      I2 => prepare_count_reg(6),
      I3 => prepare_count_reg(7),
      I4 => prepare_count_reg(4),
      O => \prepare_count[8]_i_4__0_n_0\
    );
\prepare_count[8]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prepare_count_reg(4),
      I1 => prepare_count_reg(3),
      I2 => prepare_count_reg(1),
      I3 => \prepare_count_reg_n_0_[0]\,
      I4 => prepare_count_reg(2),
      O => \prepare_count[8]_i_5__0_n_0\
    );
\prepare_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(0),
      Q => \prepare_count_reg_n_0_[0]\,
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(1),
      Q => prepare_count_reg(1),
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(2),
      Q => prepare_count_reg(2),
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => \prepare_count[3]_i_1__1_n_0\,
      Q => prepare_count_reg(3),
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(4),
      Q => prepare_count_reg(4),
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(5),
      Q => prepare_count_reg(5),
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(6),
      Q => prepare_count_reg(6),
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(7),
      Q => prepare_count_reg(7),
      R => \prepare_count[8]_i_1__1_n_0\
    );
\prepare_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in_0(8),
      Q => prepare_count_reg(8),
      R => \prepare_count[8]_i_1__1_n_0\
    );
timeout_hs_tx_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_81\
     port map (
      core_clk => core_clk,
      core_rst => core_rst
    );
\timeout_hsexit_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333FB333333"
    )
        port map (
      I0 => \hsexit_count[12]_i_3__0_n_0\,
      I1 => timeout_hsexit_reg_0,
      I2 => timeout_hsexit(1),
      I3 => \dl_tx_sm_state__0\(1),
      I4 => \dl_tx_sm_state__0\(2),
      I5 => \dl_tx_sm_state__0\(0),
      O => \timeout_hsexit_i_1__0_n_0\
    );
timeout_hsexit_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \timeout_hsexit_i_1__0_n_0\,
      Q => timeout_hsexit(1),
      R => '0'
    );
\timeout_prepare_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0000"
    )
        port map (
      I0 => timeout_prepare_reg_n_0,
      I1 => sel,
      I2 => \dl_tx_sm_state__0\(0),
      I3 => \dl_tx_sm_state__0\(1),
      I4 => \dl_tx_sm_state__0\(2),
      O => \timeout_prepare_i_1__0_n_0\
    );
timeout_prepare_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => \timeout_prepare_i_1__0_n_0\,
      Q => timeout_prepare_reg_n_0,
      R => '0'
    );
tx_dl1_en_hs_tst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dl_status_reg\(0),
      O => tx_dl1_en_hs_tst
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_9,
      D => dl_txrequesths_sync_i_n_5,
      PRE => core_rst,
      Q => tx_dl_lp_dn_hs_i
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_9,
      D => dl_txrequesths_sync_i_n_4,
      PRE => core_rst,
      Q => tx_dl_lp_dp_hs_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_88 is
  port (
    en_cal_hs_datapath : out STD_LOGIC;
    en_hs_datapath_reg_0 : out STD_LOGIC;
    tx_dl_lp_dp_hs_i : out STD_LOGIC;
    tx_dl_lp_dn_hs_i : out STD_LOGIC;
    timeout_hsexit_reg_0 : out STD_LOGIC;
    esc_start : out STD_LOGIC;
    en_hs_datapath_reg_1 : out STD_LOGIC;
    tx_dl0_en_hs_tst : out STD_LOGIC;
    init_done_reg : out STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl_txrequesths_r : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    dl_status_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_clkpost_r_i_2 : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg_2 : in STD_LOGIC;
    timeout_hsexit_reg_1 : in STD_LOGIC;
    en_lp_01_cnt_reg_0 : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC;
    dl_stopstate_coreclk_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_88 : entity is "mipi_dphy_v4_1_3_tx_data_lane_sm";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_88;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_88 is
  signal dl_enable_sync : STD_LOGIC;
  signal dl_enable_sync_i_n_1 : STD_LOGIC;
  signal dl_forcetxstopmode_sync : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_1 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_2 : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_4 : STD_LOGIC;
  signal dl_status_bit_6_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of dl_status_bit_6_reg_n_0 : signal is std.standard.true;
  signal dl_stopstate_i : STD_LOGIC;
  signal \dl_tx_sm_state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dl_txrequestesc_sync : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequestesc_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequesths_sync : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_1 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_10 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_11 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_2 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_3 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_4 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_5 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_6 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_7 : STD_LOGIC;
  signal dl_txrequesths_sync_i_n_9 : STD_LOGIC;
  signal dl_txskewcalhs_sync : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_1 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_2 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_3 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_4 : STD_LOGIC;
  signal dl_txskewcalhs_sync_i_n_5 : STD_LOGIC;
  signal en_cal_hs_datapath13_out : STD_LOGIC;
  signal en_hs_datapath14_out : STD_LOGIC;
  signal \^en_hs_datapath_reg_0\ : STD_LOGIC;
  signal en_lp_01_cnt_reg_n_0 : STD_LOGIC;
  signal esc_active_sync : STD_LOGIC;
  signal esc_active_sync_i_n_1 : STD_LOGIC;
  signal esc_active_sync_i_n_2 : STD_LOGIC;
  signal esc_active_sync_i_n_3 : STD_LOGIC;
  signal esc_active_sync_i_n_4 : STD_LOGIC;
  signal esc_active_sync_i_n_5 : STD_LOGIC;
  signal esc_active_sync_i_n_6 : STD_LOGIC;
  signal esc_active_sync_r : STD_LOGIC;
  signal \^esc_start\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry__0_n_7\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_0\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_1\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_2\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_3\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_4\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_5\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_6\ : STD_LOGIC;
  signal \hsexit_count0__0_carry_n_7\ : STD_LOGIC;
  signal \hsexit_count[12]_i_1_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \hsexit_count[12]_i_5_n_0\ : STD_LOGIC;
  signal hsexit_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal lp_01_r : STD_LOGIC;
  signal lp_01_r_reg_n_0 : STD_LOGIC;
  signal lp_st01_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \lp_st01_cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \lp_st01_cnt_reg_n_0_[6]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \prepare_count[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \prepare_count[8]_i_5_n_0\ : STD_LOGIC;
  signal prepare_count_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \prepare_count_reg_n_0_[0]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal timeout_hsexit_i_1_n_0 : STD_LOGIC;
  signal \^timeout_hsexit_reg_0\ : STD_LOGIC;
  signal timeout_prepare_i_1_n_0 : STD_LOGIC;
  signal timeout_prepare_reg_n_0 : STD_LOGIC;
  signal \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[0]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[1]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_sm_state_reg[2]\ : label is "DL_WO_INIT_LP_11:001,DL_TX_HS_EXIT:110,DL_TX_HS_RQST:011,DL_TX_BEGIN:000,DL_TX_HS_PRPR:100,DL_TX_HS_GO:101,DL_TX_STOP:010,DL_TX_ESC_WAIT:111";
  attribute DONT_TOUCH of dl_status_bit_6_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of dl_status_bit_6_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \hsexit_count[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \hsexit_count[12]_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \lp_01_r_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \lp_st01_cnt[0]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \lp_st01_cnt[1]_i_2__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \lp_st01_cnt[3]_i_2__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \lp_st01_cnt[5]_i_2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \lp_st01_cnt[6]_i_2__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \prepare_count[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \prepare_count[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \prepare_count[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \prepare_count[3]_i_1__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \prepare_count[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \prepare_count[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \prepare_count[8]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \prepare_count[8]_i_5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of start_clkpost_r_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of tx_dl0_en_hs_tst_INST_0 : label is "soft_lutpair0";
begin
  en_hs_datapath_reg_0 <= \^en_hs_datapath_reg_0\;
  esc_start <= \^esc_start\;
  timeout_hsexit_reg_0 <= \^timeout_hsexit_reg_0\;
\FSM_sequential_dl_tx_sm_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_4,
      Q => \dl_tx_sm_state__0\(0)
    );
\FSM_sequential_dl_tx_sm_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_3,
      Q => \dl_tx_sm_state__0\(1)
    );
\FSM_sequential_dl_tx_sm_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => esc_active_sync_i_n_1,
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_3,
      Q => \dl_tx_sm_state__0\(2)
    );
dl_enable_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_94\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_forcetxstopmode_sync,
      Q(0) => \dl_tx_sm_state__0\(0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_enable => dl0_enable,
      \out\ => dl_enable_sync,
      system_rst => system_rst
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_95\
     port map (
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      SR(0) => \prepare_count[8]_i_1__0_n_0\,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg => dl_forcetxstopmode_sync_i_n_4,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl_stopstate_i => dl_stopstate_i,
      dl_stopstate_reg => dl_forcetxstopmode_sync_i_n_1,
      dl_stopstate_reg_0 => esc_active_sync_i_n_4,
      dl_stopstate_reg_1 => esc_active_sync_i_n_6,
      dl_stopstate_reg_2 => dl_txrequesths_sync_i_n_1,
      dl_stopstate_reg_3 => dl_enable_sync,
      en_hs_datapath14_out => en_hs_datapath14_out,
      en_hs_datapath_reg => dl_txrequesths_sync,
      en_hs_datapath_reg_0 => dl_txskewcalhs_sync,
      init_done_reg => dl_forcetxstopmode_sync_i_n_2,
      \out\ => dl_forcetxstopmode_sync,
      system_rst => system_rst
    );
dl_status_bit_6_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_10,
      Q => dl_status_bit_6_reg_n_0
    );
dl_stopstate_coreclk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => cl_init_done_coreclk_i,
      I1 => dl_stopstate_i,
      I2 => dl_stopstate_coreclk_reg,
      O => init_done_reg
    );
dl_stopstate_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_forcetxstopmode_sync_i_n_1,
      Q => dl_stopstate_i
    );
dl_txrequestesc_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_96\
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txrequestesc_sync_i_n_1,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_txrequestesc => dl0_txrequestesc,
      dl_status_bit_6_reg => \^timeout_hsexit_reg_0\,
      dl_status_bit_6_reg_0 => dl_status_bit_6_reg_n_0,
      esc_active_sync_r => esc_active_sync_r,
      esc_start_reg => esc_active_sync,
      \out\ => dl_txrequestesc_sync,
      s_level_out_d3_reg_0 => dl_txrequestesc_sync_i_n_3,
      timeout_hsexit_reg => dl_txrequestesc_sync_i_n_2
    );
dl_txrequesths_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_97\
     port map (
      D(0) => dl_txrequesths_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txrequesths_sync_i_n_5,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txrequesths_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => dl_txrequesths_sync_i_n_7,
      \FSM_sequential_dl_tx_sm_state_reg[1]_1\ => dl_txrequesths_sync_i_n_9,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => dl_txrequesths_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => dl_txrequesths_sync_i_n_10,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => lp_01_r_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[2]_2\ => dl_txskewcalhs_sync_i_n_2,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg => dl_txrequesths_sync_i_n_1,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_bit_6_reg => dl_txrequestesc_sync_i_n_1,
      dl_status_bit_6_reg_0 => dl_forcetxstopmode_sync_i_n_4,
      dl_status_bit_6_reg_1 => esc_active_sync_i_n_5,
      dl_status_bit_6_reg_2 => dl_status_bit_6_reg_n_0,
      dl_txrequesths_r => dl_txrequesths_r,
      en_cal_hs_datapath13_out => en_cal_hs_datapath13_out,
      en_cal_hs_datapath_reg => timeout_prepare_reg_n_0,
      en_cal_hs_datapath_reg_0 => dl_txskewcalhs_sync,
      en_hs_datapath_reg => en_hs_datapath_reg_2,
      en_lp_01_cnt_reg => dl_forcetxstopmode_sync_i_n_2,
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg_n_0,
      en_lp_01_cnt_reg_1 => timeout_hsexit_reg_1,
      en_lp_01_cnt_reg_2 => en_lp_01_cnt_reg_0,
      init_done_reg => dl_txrequesths_sync_i_n_11,
      \out\ => dl_txrequesths_sync,
      s_level_out_d2_reg_0 => dl_txrequesths_sync_i_n_6,
      tx_dl_lp_dn_reg => esc_active_sync_i_n_2,
      tx_dl_lp_dn_reg_0 => dl_txskewcalhs_sync_i_n_5,
      tx_dl_lp_dp_reg => esc_active_sync_i_n_3,
      tx_dl_lp_dp_reg_0 => dl_txrequestesc_sync
    );
dl_txskewcalhs_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_98\
     port map (
      D(1) => dl_txskewcalhs_sync_i_n_3,
      D(0) => dl_txskewcalhs_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state[2]_i_8_0\ => en_lp_01_cnt_reg_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txskewcalhs_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequestesc_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => dl_txrequesths_sync_i_n_6,
      \FSM_sequential_dl_tx_sm_state_reg[0]_2\ => dl_enable_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]\ => dl_txskewcalhs_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[1]_0\ => timeout_prepare_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[1]_1\ => dl_txrequesths_sync,
      \FSM_sequential_dl_tx_sm_state_reg[1]_2\ => lp_01_r_reg_n_0,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      esc_start => \^esc_start\,
      esc_start_reg => dl_forcetxstopmode_sync_i_n_2,
      esc_start_reg_0 => dl_txrequestesc_sync_i_n_2,
      esc_start_reg_1 => \^timeout_hsexit_reg_0\,
      esc_start_reg_2 => dl_txrequestesc_sync,
      esc_start_reg_3 => timeout_hsexit_reg_1,
      \out\ => dl_txskewcalhs_sync,
      s_level_out_d3_reg_0 => dl_txskewcalhs_sync_i_n_5
    );
en_cal_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_7,
      CLR => core_rst,
      D => en_cal_hs_datapath13_out,
      Q => en_cal_hs_datapath
    );
en_hs_datapath_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_7,
      CLR => core_rst,
      D => en_hs_datapath14_out,
      Q => \^en_hs_datapath_reg_0\
    );
en_lp_01_cnt_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txrequesths_sync_i_n_2,
      Q => en_lp_01_cnt_reg_n_0
    );
esc_active_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_99\
     port map (
      E(0) => esc_active_sync_i_n_1,
      \FSM_sequential_dl_tx_sm_state_reg[0]\ => dl_txskewcalhs_sync_i_n_5,
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => dl_txrequesths_sync_i_n_11,
      \FSM_sequential_dl_tx_sm_state_reg[0]_1\ => timeout_prepare_reg_n_0,
      \FSM_sequential_dl_tx_sm_state_reg[0]_2\ => en_hs_datapath_reg_2,
      \FSM_sequential_dl_tx_sm_state_reg[0]_3\ => dl_forcetxstopmode_sync_i_n_2,
      \FSM_sequential_dl_tx_sm_state_reg[2]\ => esc_active_sync_i_n_3,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => esc_active_sync_i_n_4,
      \FSM_sequential_dl_tx_sm_state_reg[2]_1\ => esc_active_sync_i_n_6,
      Q(2 downto 0) => \dl_tx_sm_state__0\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_status_bit_6_reg => dl_txrequestesc_sync,
      dl_status_bit_6_reg_0 => \^timeout_hsexit_reg_0\,
      dl_stopstate_reg => dl_txrequesths_sync_i_n_6,
      esc_active_sync_r => esc_active_sync_r,
      \out\ => esc_active_sync,
      s_level_out_d1_cdc_to_reg_0 => \out\,
      s_level_out_d3_reg_0 => esc_active_sync_i_n_2,
      s_level_out_d3_reg_1 => esc_active_sync_i_n_5,
      timeout_hsexit_all => timeout_hsexit_all
    );
esc_active_sync_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => esc_active_sync,
      Q => esc_active_sync_r
    );
esc_start_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => dl_txskewcalhs_sync_i_n_1,
      Q => \^esc_start\
    );
\hsexit_count0__0_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => hsexit_count_reg(0),
      CI_TOP => '0',
      CO(7) => \hsexit_count0__0_carry_n_0\,
      CO(6) => \hsexit_count0__0_carry_n_1\,
      CO(5) => \hsexit_count0__0_carry_n_2\,
      CO(4) => \hsexit_count0__0_carry_n_3\,
      CO(3) => \hsexit_count0__0_carry_n_4\,
      CO(2) => \hsexit_count0__0_carry_n_5\,
      CO(1) => \hsexit_count0__0_carry_n_6\,
      CO(0) => \hsexit_count0__0_carry_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => hsexit_count_reg(8 downto 1)
    );
\hsexit_count0__0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \hsexit_count0__0_carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_hsexit_count0__0_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \hsexit_count0__0_carry__0_n_5\,
      CO(1) => \hsexit_count0__0_carry__0_n_6\,
      CO(0) => \hsexit_count0__0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_hsexit_count0__0_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \p_0_in__0\(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => hsexit_count_reg(12 downto 9)
    );
\hsexit_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hsexit_count_reg(0),
      O => \p_0_in__0\(0)
    );
\hsexit_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(1),
      I1 => \dl_tx_sm_state__0\(2),
      I2 => \dl_tx_sm_state__0\(0),
      I3 => timeout_hsexit_reg_1,
      O => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hsexit_count[12]_i_3_n_0\,
      O => \hsexit_count[12]_i_2_n_0\
    );
\hsexit_count[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \hsexit_count[12]_i_4_n_0\,
      I1 => hsexit_count_reg(10),
      I2 => hsexit_count_reg(5),
      I3 => hsexit_count_reg(6),
      I4 => \hsexit_count[12]_i_5_n_0\,
      O => \hsexit_count[12]_i_3_n_0\
    );
\hsexit_count[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hsexit_count_reg(8),
      I1 => hsexit_count_reg(9),
      I2 => hsexit_count_reg(12),
      I3 => hsexit_count_reg(11),
      I4 => hsexit_count_reg(7),
      I5 => hsexit_count_reg(4),
      O => \hsexit_count[12]_i_4_n_0\
    );
\hsexit_count[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => hsexit_count_reg(2),
      I1 => hsexit_count_reg(3),
      I2 => hsexit_count_reg(1),
      I3 => hsexit_count_reg(0),
      O => \hsexit_count[12]_i_5_n_0\
    );
\hsexit_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(0),
      Q => hsexit_count_reg(0),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(10),
      Q => hsexit_count_reg(10),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(11),
      Q => hsexit_count_reg(11),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(12),
      Q => hsexit_count_reg(12),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(1),
      Q => hsexit_count_reg(1),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(2),
      Q => hsexit_count_reg(2),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(3),
      Q => hsexit_count_reg(3),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(4),
      Q => hsexit_count_reg(4),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(5),
      Q => hsexit_count_reg(5),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(6),
      Q => hsexit_count_reg(6),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(7),
      Q => hsexit_count_reg(7),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(8),
      Q => hsexit_count_reg(8),
      R => \hsexit_count[12]_i_1_n_0\
    );
\hsexit_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => \hsexit_count[12]_i_2_n_0\,
      D => \p_0_in__0\(9),
      Q => hsexit_count_reg(9),
      R => \hsexit_count[12]_i_1_n_0\
    );
\lp_01_r_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[1]\,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      I2 => \lp_st01_cnt[1]_i_2__0_n_0\,
      O => lp_01_r
    );
lp_01_r_reg: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_01_r,
      Q => lp_01_r_reg_n_0
    );
\lp_st01_cnt[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => en_lp_01_cnt_reg_n_0,
      I1 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(0)
    );
\lp_st01_cnt[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20C0"
    )
        port map (
      I0 => \lp_st01_cnt[1]_i_2__0_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      O => lp_st01_cnt(1)
    );
\lp_st01_cnt[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      I3 => \lp_st01_cnt_reg_n_0_[5]\,
      I4 => \lp_st01_cnt_reg_n_0_[6]\,
      O => \lp_st01_cnt[1]_i_2__0_n_0\
    );
\lp_st01_cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[2]\,
      O => lp_st01_cnt(2)
    );
\lp_st01_cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"76FF000088000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[2]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt[3]_i_2__0_n_0\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[3]\,
      O => lp_st01_cnt(3)
    );
\lp_st01_cnt[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[6]\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[3]_i_2__0_n_0\
    );
\lp_st01_cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[3]\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[1]\,
      I3 => \lp_st01_cnt_reg_n_0_[0]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[4]\,
      O => lp_st01_cnt(4)
    );
\lp_st01_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000040000000"
    )
        port map (
      I0 => \lp_st01_cnt[5]_i_2__0_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[2]\,
      I2 => \lp_st01_cnt_reg_n_0_[3]\,
      I3 => \lp_st01_cnt_reg_n_0_[4]\,
      I4 => en_lp_01_cnt_reg_n_0,
      I5 => \lp_st01_cnt_reg_n_0_[5]\,
      O => lp_st01_cnt(5)
    );
\lp_st01_cnt[5]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      O => \lp_st01_cnt[5]_i_2__0_n_0\
    );
\lp_st01_cnt[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B040"
    )
        port map (
      I0 => \lp_st01_cnt[6]_i_2__0_n_0\,
      I1 => \lp_st01_cnt_reg_n_0_[5]\,
      I2 => en_lp_01_cnt_reg_n_0,
      I3 => \lp_st01_cnt_reg_n_0_[6]\,
      O => lp_st01_cnt(6)
    );
\lp_st01_cnt[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \lp_st01_cnt_reg_n_0_[0]\,
      I1 => \lp_st01_cnt_reg_n_0_[1]\,
      I2 => \lp_st01_cnt_reg_n_0_[2]\,
      I3 => \lp_st01_cnt_reg_n_0_[3]\,
      I4 => \lp_st01_cnt_reg_n_0_[4]\,
      O => \lp_st01_cnt[6]_i_2__0_n_0\
    );
\lp_st01_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(0),
      Q => \lp_st01_cnt_reg_n_0_[0]\
    );
\lp_st01_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(1),
      Q => \lp_st01_cnt_reg_n_0_[1]\
    );
\lp_st01_cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(2),
      Q => \lp_st01_cnt_reg_n_0_[2]\
    );
\lp_st01_cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(3),
      Q => \lp_st01_cnt_reg_n_0_[3]\
    );
\lp_st01_cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(4),
      Q => \lp_st01_cnt_reg_n_0_[4]\
    );
\lp_st01_cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(5),
      Q => \lp_st01_cnt_reg_n_0_[5]\
    );
\lp_st01_cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => core_clk,
      CE => '1',
      CLR => core_rst,
      D => lp_st01_cnt(6),
      Q => \lp_st01_cnt_reg_n_0_[6]\
    );
\prepare_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\prepare_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \prepare_count_reg_n_0_[0]\,
      I1 => prepare_count_reg(1),
      O => p_0_in(1)
    );
\prepare_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(1),
      O => p_0_in(2)
    );
\prepare_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => prepare_count_reg(3),
      I1 => prepare_count_reg(2),
      I2 => \prepare_count_reg_n_0_[0]\,
      I3 => prepare_count_reg(1),
      O => \prepare_count[3]_i_1__0_n_0\
    );
\prepare_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => prepare_count_reg(2),
      I1 => \prepare_count_reg_n_0_[0]\,
      I2 => prepare_count_reg(1),
      I3 => prepare_count_reg(3),
      I4 => prepare_count_reg(4),
      O => p_0_in(4)
    );
\prepare_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(5),
      I1 => prepare_count_reg(2),
      I2 => \prepare_count_reg_n_0_[0]\,
      I3 => prepare_count_reg(1),
      I4 => prepare_count_reg(3),
      I5 => prepare_count_reg(4),
      O => p_0_in(5)
    );
\prepare_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => prepare_count_reg(6),
      I1 => \prepare_count[8]_i_5_n_0\,
      I2 => prepare_count_reg(5),
      O => p_0_in(6)
    );
\prepare_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => prepare_count_reg(7),
      I1 => prepare_count_reg(5),
      I2 => \prepare_count[8]_i_5_n_0\,
      I3 => prepare_count_reg(6),
      O => p_0_in(7)
    );
\prepare_count[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \dl_tx_sm_state__0\(0),
      I1 => \dl_tx_sm_state__0\(1),
      I2 => \dl_tx_sm_state__0\(2),
      O => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => prepare_count_reg(3),
      I1 => prepare_count_reg(1),
      I2 => prepare_count_reg(2),
      I3 => \prepare_count[8]_i_4_n_0\,
      O => sel
    );
\prepare_count[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => prepare_count_reg(8),
      I1 => prepare_count_reg(6),
      I2 => \prepare_count[8]_i_5_n_0\,
      I3 => prepare_count_reg(5),
      I4 => prepare_count_reg(7),
      O => p_0_in(8)
    );
\prepare_count[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => prepare_count_reg(8),
      I1 => prepare_count_reg(5),
      I2 => prepare_count_reg(6),
      I3 => prepare_count_reg(7),
      I4 => prepare_count_reg(4),
      O => \prepare_count[8]_i_4_n_0\
    );
\prepare_count[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prepare_count_reg(4),
      I1 => prepare_count_reg(3),
      I2 => prepare_count_reg(1),
      I3 => \prepare_count_reg_n_0_[0]\,
      I4 => prepare_count_reg(2),
      O => \prepare_count[8]_i_5_n_0\
    );
\prepare_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(0),
      Q => \prepare_count_reg_n_0_[0]\,
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(1),
      Q => prepare_count_reg(1),
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(2),
      Q => prepare_count_reg(2),
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => \prepare_count[3]_i_1__0_n_0\,
      Q => prepare_count_reg(3),
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(4),
      Q => prepare_count_reg(4),
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(5),
      Q => prepare_count_reg(5),
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(6),
      Q => prepare_count_reg(6),
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(7),
      Q => prepare_count_reg(7),
      R => \prepare_count[8]_i_1__0_n_0\
    );
\prepare_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => sel,
      D => p_0_in(8),
      Q => prepare_count_reg(8),
      R => \prepare_count[8]_i_1__0_n_0\
    );
start_clkpost_r_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => dl_status_reg(1),
      I1 => dl_status_reg(0),
      I2 => \^en_hs_datapath_reg_0\,
      I3 => dl_status_reg(2),
      I4 => start_clkpost_r_i_2,
      O => en_hs_datapath_reg_1
    );
timeout_hs_tx_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_100\
     port map (
      core_clk => core_clk,
      core_rst => core_rst
    );
timeout_hsexit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333FB333333"
    )
        port map (
      I0 => \hsexit_count[12]_i_3_n_0\,
      I1 => timeout_hsexit_reg_1,
      I2 => \^timeout_hsexit_reg_0\,
      I3 => \dl_tx_sm_state__0\(1),
      I4 => \dl_tx_sm_state__0\(2),
      I5 => \dl_tx_sm_state__0\(0),
      O => timeout_hsexit_i_1_n_0
    );
timeout_hsexit_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => timeout_hsexit_i_1_n_0,
      Q => \^timeout_hsexit_reg_0\,
      R => '0'
    );
timeout_prepare_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0000"
    )
        port map (
      I0 => timeout_prepare_reg_n_0,
      I1 => sel,
      I2 => \dl_tx_sm_state__0\(0),
      I3 => \dl_tx_sm_state__0\(1),
      I4 => \dl_tx_sm_state__0\(2),
      O => timeout_prepare_i_1_n_0
    );
timeout_prepare_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => timeout_prepare_i_1_n_0,
      Q => timeout_prepare_reg_n_0,
      R => '0'
    );
tx_dl0_en_hs_tst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^en_hs_datapath_reg_0\,
      O => tx_dl0_en_hs_tst
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_9,
      D => dl_txrequesths_sync_i_n_5,
      PRE => core_rst,
      Q => tx_dl_lp_dn_hs_i
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => dl_txrequesths_sync_i_n_9,
      D => dl_txrequesths_sync_i_n_4,
      PRE => core_rst,
      Q => tx_dl_lp_dp_hs_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath is
  port (
    \out\ : out STD_LOGIC;
    esc_ctrl_all_sm_reg_0 : out STD_LOGIC;
    esc_stopstate_reg_0 : out STD_LOGIC;
    dl_txreadyesc_reg_0 : out STD_LOGIC;
    esc_ctrl_i : out STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    tx_dl3_lp_dn : out STD_LOGIC;
    tx_dl3_lp_dp : out STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    esc_start : in STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    dl3_txvalidesc : in STD_LOGIC;
    dl3_txulpsexit : in STD_LOGIC;
    dl3_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hs_xfer_done_i : in STD_LOGIC;
    tx_dl_lp_dn_hs_i : in STD_LOGIC;
    tx_dl_lp_dp_hs_i : in STD_LOGIC;
    dl3_txulpsesc : in STD_LOGIC;
    dl3_txlpdtesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath : entity is "mipi_dphy_v4_1_3_tx_esc_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath is
  signal \FSM_sequential_dl_tx_state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_11__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_15__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_16__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_6__2_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bit_cnt[3]_i_10__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_11__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_12__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_7__2_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_9__2_n_0\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^dl3_ulpsactivenot\ : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_0 : STD_LOGIC;
  signal dl_tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dl_txreadyesc_i_2__2_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_3__2_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_4__2_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_5__2_n_0\ : STD_LOGIC;
  signal \^dl_txreadyesc_reg_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_2__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \esc_cmd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \^esc_ctrl_all_sm_reg_0\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of esc_ctrl_all_sm_reg_0 : signal is std.standard.true;
  signal \esc_ctrl_axi_if_i_1__2_n_0\ : STD_LOGIC;
  signal esc_ctrl_axi_if_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg_n_0 : signal is std.standard.true;
  signal \^esc_ctrl_i\ : STD_LOGIC;
  signal esc_start_sync : STD_LOGIC;
  signal \esc_stopstate_i_1__2_n_0\ : STD_LOGIC;
  signal init_done_sync_i_n_0 : STD_LOGIC;
  signal init_done_sync_i_n_1 : STD_LOGIC;
  signal init_done_sync_i_n_10 : STD_LOGIC;
  signal init_done_sync_i_n_11 : STD_LOGIC;
  signal init_done_sync_i_n_12 : STD_LOGIC;
  signal init_done_sync_i_n_13 : STD_LOGIC;
  signal init_done_sync_i_n_14 : STD_LOGIC;
  signal init_done_sync_i_n_15 : STD_LOGIC;
  signal init_done_sync_i_n_16 : STD_LOGIC;
  signal init_done_sync_i_n_17 : STD_LOGIC;
  signal init_done_sync_i_n_18 : STD_LOGIC;
  signal init_done_sync_i_n_19 : STD_LOGIC;
  signal init_done_sync_i_n_2 : STD_LOGIC;
  signal init_done_sync_i_n_20 : STD_LOGIC;
  signal init_done_sync_i_n_21 : STD_LOGIC;
  signal init_done_sync_i_n_22 : STD_LOGIC;
  signal init_done_sync_i_n_23 : STD_LOGIC;
  signal init_done_sync_i_n_24 : STD_LOGIC;
  signal init_done_sync_i_n_25 : STD_LOGIC;
  signal init_done_sync_i_n_26 : STD_LOGIC;
  signal init_done_sync_i_n_27 : STD_LOGIC;
  signal init_done_sync_i_n_28 : STD_LOGIC;
  signal init_done_sync_i_n_29 : STD_LOGIC;
  signal init_done_sync_i_n_3 : STD_LOGIC;
  signal init_done_sync_i_n_30 : STD_LOGIC;
  signal init_done_sync_i_n_31 : STD_LOGIC;
  signal init_done_sync_i_n_32 : STD_LOGIC;
  signal init_done_sync_i_n_33 : STD_LOGIC;
  signal init_done_sync_i_n_6 : STD_LOGIC;
  signal init_done_sync_i_n_7 : STD_LOGIC;
  signal init_done_sync_i_n_8 : STD_LOGIC;
  signal init_done_sync_i_n_9 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute DONT_TOUCH of \out\ : signal is std.standard.true;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal tx_dl_lp_dn_esc_i : STD_LOGIC;
  signal \tx_dl_lp_dn_i_12__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_15__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_16__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_17__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_18__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_19__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_20__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_21__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_4__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_6__2_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_7__2_n_0\ : STD_LOGIC;
  signal tx_dl_lp_dp_esc_i : STD_LOGIC;
  signal \tx_dl_lp_dp_i_3__5_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_5__2_n_0\ : STD_LOGIC;
  signal txlpdtesc_r : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[3]\ : STD_LOGIC;
  signal txulpsesc_r : STD_LOGIC;
  signal \txulpsesc_r_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_5__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_7__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_16__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_6__2\ : label is "soft_lutpair96";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[0]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[1]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[2]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[3]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute SOFT_HLUTNM of \bit_cnt[1]_i_1__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_10__2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_11__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_12__2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_7__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_3__2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_4__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_5__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_2__2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_3__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_4__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_3__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_6__2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_7__2\ : label is "soft_lutpair100";
  attribute DONT_TOUCH of esc_ctrl_all_sm_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of esc_ctrl_all_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_axi_if_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_lane_sm_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_lane_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_stopstate_reg : label is std.standard.true;
  attribute KEEP of esc_stopstate_reg : label is "yes";
  attribute SOFT_HLUTNM of tx_dl3_lp_dn_INST_0 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of tx_dl3_lp_dp_INST_0 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_15__2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_17__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_18__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_20__2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_6__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \txulpsesc_r_i_2__2\ : label is "soft_lutpair93";
begin
  dl3_ulpsactivenot <= \^dl3_ulpsactivenot\;
  dl_txreadyesc_reg_0 <= \^dl_txreadyesc_reg_0\;
  esc_ctrl_all_sm_reg_0 <= \^esc_ctrl_all_sm_reg_0\;
  esc_ctrl_i <= \^esc_ctrl_i\;
  \out\ <= \^out\;
\FSM_sequential_dl_tx_state[2]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \FSM_sequential_dl_tx_state[2]_i_5__2_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[2]_i_7__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[3]_i_11__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280000000000"
    )
        port map (
      I0 => \dl_txreadyesc_i_4__2_n_0\,
      I1 => tx_dl_lp_dp_esc_i,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => dl_tx_state(0),
      I4 => dl_tx_state(3),
      I5 => \esc_cmd_data[7]_i_6__2_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_15__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      O => \FSM_sequential_dl_tx_state[3]_i_16__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => tx_dl_lp_dn_esc_i,
      I4 => tx_dl_lp_dp_esc_i,
      I5 => \dl_txreadyesc_i_4__2_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_5__2_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_state(3),
      I1 => dl_tx_state(0),
      O => \FSM_sequential_dl_tx_state[3]_i_6__2_n_0\
    );
\FSM_sequential_dl_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_3,
      Q => dl_tx_state(0),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_2,
      Q => dl_tx_state(1),
      S => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_1,
      Q => dl_tx_state(2),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_0,
      Q => dl_tx_state(3),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => \bit_cnt_reg_n_0_[1]\,
      O => bit_cnt(1)
    );
\bit_cnt[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000C00000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      I2 => dl_tx_state(1),
      I3 => dl_tx_state(3),
      I4 => dl_tx_state(0),
      I5 => \bit_cnt_reg_n_0_[0]\,
      O => bit_cnt(2)
    );
\bit_cnt[3]_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      O => \bit_cnt[3]_i_10__2_n_0\
    );
\bit_cnt[3]_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"511F"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => \esc_cmd_data[7]_i_6__2_n_0\,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => tx_dl_lp_dn_esc_i,
      O => \bit_cnt[3]_i_11__2_n_0\
    );
\bit_cnt[3]_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => \bit_cnt_reg_n_0_[3]\,
      O => \bit_cnt[3]_i_12__2_n_0\
    );
\bit_cnt[3]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => \bit_cnt[3]_i_7__2_n_0\
    );
\bit_cnt[3]_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      O => \bit_cnt[3]_i_9__2_n_0\
    );
\bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(0),
      Q => \bit_cnt_reg_n_0_[0]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(1),
      Q => \bit_cnt_reg_n_0_[1]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(2),
      Q => \bit_cnt_reg_n_0_[2]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(3),
      Q => \bit_cnt_reg_n_0_[3]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_34\
     port map (
      dl0_txclkesc => dl0_txclkesc,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      esc_ctrl_all_sm_reg => \esc_cmd_data_reg[0]_0\,
      s_level_out_d3_reg_0 => dl_forcetxstopmode_sync_i_n_0
    );
\dl_txreadyesc_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_4__2_n_0\,
      I1 => dl_tx_state(1),
      I2 => dl_tx_state(3),
      I3 => \dl_txreadyesc_i_4__2_n_0\,
      I4 => \dl_txreadyesc_i_5__2_n_0\,
      I5 => txlpdtesc_r,
      O => \dl_txreadyesc_i_2__2_n_0\
    );
\dl_txreadyesc_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(1),
      O => \dl_txreadyesc_i_3__2_n_0\
    );
\dl_txreadyesc_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[3]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      O => \dl_txreadyesc_i_4__2_n_0\
    );
\dl_txreadyesc_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => \dl_txreadyesc_i_5__2_n_0\
    );
dl_txreadyesc_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_23,
      Q => \^dl_txreadyesc_reg_0\,
      R => '0'
    );
\dl_ulpsactivenot_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[3]\,
      O => \dl_ulpsactivenot_i_2__2_n_0\
    );
dl_ulpsactivenot_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_24,
      Q => \^dl3_ulpsactivenot\,
      R => '0'
    );
\esc_cmd_data[5]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_9__2_n_0\,
      I1 => \^dl_txreadyesc_reg_0\,
      I2 => dl3_txvalidesc,
      O => \esc_cmd_data[5]_i_3__2_n_0\
    );
\esc_cmd_data[5]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      O => \esc_cmd_data[5]_i_4__2_n_0\
    );
\esc_cmd_data[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl3_txvalidesc,
      I1 => \^dl_txreadyesc_reg_0\,
      O => \esc_cmd_data[7]_i_3__2_n_0\
    );
\esc_cmd_data[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_10__2_n_0\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => \dl_txreadyesc_i_5__2_n_0\,
      O => \esc_cmd_data[7]_i_4__2_n_0\
    );
\esc_cmd_data[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => p_0_in,
      I3 => \txtriggeresc_r_reg_n_0_[3]\,
      O => \esc_cmd_data[7]_i_6__2_n_0\
    );
\esc_cmd_data[7]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \esc_cmd_data[7]_i_7__2_n_0\
    );
\esc_cmd_data[7]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD5555"
    )
        port map (
      I0 => \dl_txreadyesc_i_5__2_n_0\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => \bit_cnt[3]_i_10__2_n_0\,
      O => \esc_cmd_data[7]_i_9__2_n_0\
    );
\esc_cmd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_21,
      Q => \esc_cmd_data_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_20,
      Q => data0(0),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_19,
      Q => data0(1),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_18,
      Q => data0(2),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_17,
      Q => data0(3),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_16,
      Q => data0(4),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_15,
      Q => data0(5),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_14,
      Q => data0(6),
      R => \esc_cmd_data_reg[0]_0\
    );
esc_ctrl_all_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__2_n_0\,
      D => init_done_sync_i_n_10,
      Q => \^esc_ctrl_all_sm_reg_0\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\esc_ctrl_axi_if_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1513"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => dl_tx_state(0),
      O => \esc_ctrl_axi_if_i_1__2_n_0\
    );
esc_ctrl_axi_if_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__2_n_0\,
      D => init_done_sync_i_n_12,
      Q => esc_ctrl_axi_if_reg_n_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_lane_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__2_n_0\,
      D => init_done_sync_i_n_11,
      Q => \^out\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_33,
      Q => \^esc_ctrl_i\,
      R => '0'
    );
esc_start_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_35\
     port map (
      dl0_txclkesc => dl0_txclkesc,
      esc_start => esc_start,
      \out\ => esc_start_sync
    );
\esc_stopstate_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0042"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(2),
      O => \esc_stopstate_i_1__2_n_0\
    );
esc_stopstate_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_stopstate_i_1__2_n_0\,
      D => init_done_sync_i_n_30,
      Q => esc_stopstate_reg_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
init_done_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_36\
     port map (
      D(3) => init_done_sync_i_n_0,
      D(2) => init_done_sync_i_n_1,
      D(1) => init_done_sync_i_n_2,
      D(0) => init_done_sync_i_n_3,
      E(0) => init_done_sync_i_n_9,
      \FSM_sequential_dl_tx_state[2]_i_4__2_0\ => \FSM_sequential_dl_tx_state[2]_i_7__2_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]\ => init_done_sync_i_n_10,
      \FSM_sequential_dl_tx_state_reg[0]_0\ => init_done_sync_i_n_11,
      \FSM_sequential_dl_tx_state_reg[0]_1\ => init_done_sync_i_n_12,
      \FSM_sequential_dl_tx_state_reg[0]_2\ => \FSM_sequential_dl_tx_state[3]_i_5__2_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_3\ => \FSM_sequential_dl_tx_state[3]_i_6__2_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_4\ => \FSM_sequential_dl_tx_state[3]_i_15__2_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_5\ => \FSM_sequential_dl_tx_state[3]_i_16__2_n_0\,
      \FSM_sequential_dl_tx_state_reg[1]\(3) => init_done_sync_i_n_25,
      \FSM_sequential_dl_tx_state_reg[1]\(2) => init_done_sync_i_n_26,
      \FSM_sequential_dl_tx_state_reg[1]\(1) => init_done_sync_i_n_27,
      \FSM_sequential_dl_tx_state_reg[1]\(0) => init_done_sync_i_n_28,
      \FSM_sequential_dl_tx_state_reg[1]_0\ => init_done_sync_i_n_30,
      \FSM_sequential_dl_tx_state_reg[2]\(0) => init_done_sync_i_n_13,
      \FSM_sequential_dl_tx_state_reg[3]\ => init_done_sync_i_n_7,
      \FSM_sequential_dl_tx_state_reg[3]_0\(3) => \txtriggeresc_r_reg_n_0_[3]\,
      \FSM_sequential_dl_tx_state_reg[3]_0\(2) => p_0_in,
      \FSM_sequential_dl_tx_state_reg[3]_0\(1) => p_2_in,
      \FSM_sequential_dl_tx_state_reg[3]_0\(0) => \txtriggeresc_r_reg_n_0_[0]\,
      Q(3 downto 0) => dl_tx_state(3 downto 0),
      \bit_cnt_reg[0]\(1) => bit_cnt(3),
      \bit_cnt_reg[0]\(0) => bit_cnt(0),
      \bit_cnt_reg[0]_0\ => \bit_cnt[3]_i_7__2_n_0\,
      \bit_cnt_reg[0]_1\ => \bit_cnt[3]_i_10__2_n_0\,
      \bit_cnt_reg[0]_2\ => \dl_ulpsactivenot_i_2__2_n_0\,
      \bit_cnt_reg[0]_3\(3) => \bit_cnt_reg_n_0_[3]\,
      \bit_cnt_reg[0]_3\(2) => \bit_cnt_reg_n_0_[2]\,
      \bit_cnt_reg[0]_3\(1) => \bit_cnt_reg_n_0_[1]\,
      \bit_cnt_reg[0]_3\(0) => \bit_cnt_reg_n_0_[0]\,
      \bit_cnt_reg[0]_4\ => \bit_cnt[3]_i_12__2_n_0\,
      \bit_cnt_reg[3]\ => \bit_cnt[3]_i_9__2_n_0\,
      \bit_cnt_reg[3]_0\ => \bit_cnt[3]_i_11__2_n_0\,
      dl0_txclkesc => dl0_txclkesc,
      dl3_txdataesc(7 downto 0) => dl3_txdataesc(7 downto 0),
      \dl3_txdataesc[7]\(7) => init_done_sync_i_n_14,
      \dl3_txdataesc[7]\(6) => init_done_sync_i_n_15,
      \dl3_txdataesc[7]\(5) => init_done_sync_i_n_16,
      \dl3_txdataesc[7]\(4) => init_done_sync_i_n_17,
      \dl3_txdataesc[7]\(3) => init_done_sync_i_n_18,
      \dl3_txdataesc[7]\(2) => init_done_sync_i_n_19,
      \dl3_txdataesc[7]\(1) => init_done_sync_i_n_20,
      \dl3_txdataesc[7]\(0) => init_done_sync_i_n_21,
      dl3_txlpdtesc => dl3_txlpdtesc,
      dl3_txlpdtesc_0 => init_done_sync_i_n_32,
      dl3_txrequestesc => dl3_txrequestesc,
      dl3_txtriggeresc(3 downto 0) => dl3_txtriggeresc(3 downto 0),
      \dl3_txtriggeresc[0]\(0) => init_done_sync_i_n_29,
      dl3_txulpsesc => dl3_txulpsesc,
      dl3_txulpsesc_0 => init_done_sync_i_n_31,
      dl3_txulpsexit => dl3_txulpsexit,
      dl3_txvalidesc => dl3_txvalidesc,
      dl3_txvalidesc_0(0) => init_done_sync_i_n_22,
      dl3_txvalidesc_1 => init_done_sync_i_n_23,
      dl3_ulpsactivenot => \^dl3_ulpsactivenot\,
      dl_txreadyesc_reg => \esc_cmd_data_reg[0]_0\,
      dl_txreadyesc_reg_0 => \dl_txreadyesc_i_2__2_n_0\,
      \esc_cmd_data_reg[0]\ => init_done_sync_i_n_6,
      \esc_cmd_data_reg[0]_0\ => init_done_sync_i_n_8,
      \esc_cmd_data_reg[0]_1\ => \esc_cmd_data[7]_i_6__2_n_0\,
      \esc_cmd_data_reg[0]_2\ => \esc_cmd_data[7]_i_7__2_n_0\,
      \esc_cmd_data_reg[3]\ => \esc_cmd_data[5]_i_4__2_n_0\,
      \esc_cmd_data_reg[5]\ => \esc_cmd_data[7]_i_4__2_n_0\,
      \esc_cmd_data_reg[5]_0\ => \esc_cmd_data[5]_i_3__2_n_0\,
      \esc_cmd_data_reg[6]\(7 downto 1) => data0(6 downto 0),
      \esc_cmd_data_reg[6]\(0) => \esc_cmd_data_reg_n_0_[0]\,
      \esc_cmd_data_reg[6]_0\ => \esc_cmd_data[7]_i_3__2_n_0\,
      \esc_cmd_data_reg[6]_1\ => \esc_cmd_data[7]_i_9__2_n_0\,
      \esc_cmd_data_reg[7]\ => \^dl_txreadyesc_reg_0\,
      esc_ctrl_all_sm_reg => \^esc_ctrl_all_sm_reg_0\,
      esc_ctrl_axi_if_reg => esc_ctrl_axi_if_reg_n_0,
      esc_ctrl_lane_sm_reg => \^out\,
      esc_ctrl_t_reg => init_done_sync_i_n_33,
      esc_ctrl_t_reg_0 => \FSM_sequential_dl_tx_state[3]_i_11__2_n_0\,
      esc_ctrl_t_reg_1 => \^esc_ctrl_i\,
      esc_ctrl_t_reg_2 => dl_forcetxstopmode_sync_i_n_0,
      \out\ => esc_start_sync,
      s_level_out_d1_cdc_to_reg_0 => s_level_out_d1_cdc_to_reg,
      s_level_out_d3_reg_0 => init_done_sync_i_n_24,
      tx_dl_lp_dn_esc_i => tx_dl_lp_dn_esc_i,
      tx_dl_lp_dn_reg => \tx_dl_lp_dn_i_12__2_n_0\,
      tx_dl_lp_dn_reg_0 => \tx_dl_lp_dn_i_18__2_n_0\,
      tx_dl_lp_dn_reg_1 => \tx_dl_lp_dn_i_16__2_n_0\,
      tx_dl_lp_dn_reg_2 => \FSM_sequential_dl_tx_state[2]_i_5__2_n_0\,
      tx_dl_lp_dn_reg_3 => \tx_dl_lp_dn_i_17__2_n_0\,
      tx_dl_lp_dp_reg => \tx_dl_lp_dn_i_4__2_n_0\,
      tx_dl_lp_dp_reg_0 => \tx_dl_lp_dn_i_6__2_n_0\,
      tx_dl_lp_dp_reg_1 => \tx_dl_lp_dn_i_7__2_n_0\,
      tx_dl_lp_dp_reg_2 => \dl_txreadyesc_i_4__2_n_0\,
      tx_dl_lp_dp_reg_3 => \tx_dl_lp_dp_i_3__5_n_0\,
      txlpdtesc_r => txlpdtesc_r,
      txulpsesc_r => txulpsesc_r,
      txulpsesc_r_reg => \txulpsesc_r_i_2__2_n_0\,
      txulpsesc_r_reg_0 => \dl_txreadyesc_i_3__2_n_0\
    );
tx_dl3_lp_dn_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => hs_xfer_done_i,
      I2 => \^esc_ctrl_i\,
      I3 => tx_dl_lp_dn_hs_i,
      O => tx_dl3_lp_dn
    );
tx_dl3_lp_dp_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dp_hs_i,
      I2 => \^esc_ctrl_i\,
      I3 => hs_xfer_done_i,
      O => tx_dl3_lp_dp
    );
\tx_dl_lp_dn_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380808083838383"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_19__2_n_0\,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => \dl_ulpsactivenot_i_2__2_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_11__2_n_0\,
      I5 => \tx_dl_lp_dn_i_20__2_n_0\,
      O => \tx_dl_lp_dn_i_12__2_n_0\
    );
\tx_dl_lp_dn_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => \tx_dl_lp_dn_i_15__2_n_0\
    );
\tx_dl_lp_dn_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      O => \tx_dl_lp_dn_i_16__2_n_0\
    );
\tx_dl_lp_dn_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => \tx_dl_lp_dn_i_17__2_n_0\
    );
\tx_dl_lp_dn_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      O => \tx_dl_lp_dn_i_18__2_n_0\
    );
\tx_dl_lp_dn_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_21__2_n_0\,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => \bit_cnt_reg_n_0_[0]\,
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_19__2_n_0\
    );
\tx_dl_lp_dn_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => \tx_dl_lp_dn_i_20__2_n_0\
    );
\tx_dl_lp_dn_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFD00000000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[3]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => dl_tx_state(3),
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_21__2_n_0\
    );
\tx_dl_lp_dn_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      O => \tx_dl_lp_dn_i_4__2_n_0\
    );
\tx_dl_lp_dn_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_6__2_n_0\
    );
\tx_dl_lp_dn_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0808"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_15__2_n_0\,
      I1 => dl_tx_state(0),
      I2 => \bit_cnt_reg_n_0_[3]\,
      I3 => \dl_ulpsactivenot_i_2__2_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_16__2_n_0\,
      I5 => dl_tx_state(3),
      O => \tx_dl_lp_dn_i_7__2_n_0\
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_6,
      Q => tx_dl_lp_dn_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
\tx_dl_lp_dp_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F3FFFF04C0"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => \tx_dl_lp_dp_i_5__2_n_0\,
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dp_i_3__5_n_0\
    );
\tx_dl_lp_dp_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_11__2_n_0\,
      I1 => txulpsesc_r,
      I2 => \esc_cmd_data_reg_n_0_[0]\,
      I3 => txlpdtesc_r,
      I4 => tx_dl_lp_dn_esc_i,
      I5 => tx_dl_lp_dp_esc_i,
      O => \tx_dl_lp_dp_i_5__2_n_0\
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_8,
      Q => tx_dl_lp_dp_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
txlpdtesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_32,
      Q => txlpdtesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_28,
      Q => \txtriggeresc_r_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_27,
      Q => p_2_in,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_26,
      Q => p_0_in,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_25,
      Q => \txtriggeresc_r_reg_n_0_[3]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\txulpsesc_r_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => \txulpsesc_r_i_2__2_n_0\
    );
txulpsesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_31,
      Q => txulpsesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_51 is
  port (
    \out\ : out STD_LOGIC;
    esc_ctrl_all_sm_reg_0 : out STD_LOGIC;
    esc_stopstate_reg_0 : out STD_LOGIC;
    dl_txreadyesc_reg_0 : out STD_LOGIC;
    esc_ctrl_i : out STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    tx_dl2_lp_dn : out STD_LOGIC;
    tx_dl2_lp_dp : out STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    esc_start : in STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    dl2_txvalidesc : in STD_LOGIC;
    dl2_txulpsexit : in STD_LOGIC;
    dl2_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hs_xfer_done_i : in STD_LOGIC;
    tx_dl_lp_dn_hs_i : in STD_LOGIC;
    tx_dl_lp_dp_hs_i : in STD_LOGIC;
    dl2_txulpsesc : in STD_LOGIC;
    dl2_txlpdtesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_51 : entity is "mipi_dphy_v4_1_3_tx_esc_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_51;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_51 is
  signal \FSM_sequential_dl_tx_state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_15__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_16__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_6__1_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bit_cnt[3]_i_10__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_11__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_12__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_9__1_n_0\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^dl2_ulpsactivenot\ : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_0 : STD_LOGIC;
  signal dl_tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dl_txreadyesc_i_2__1_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_3__1_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_4__1_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_5__1_n_0\ : STD_LOGIC;
  signal \^dl_txreadyesc_reg_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_2__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \esc_cmd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \^esc_ctrl_all_sm_reg_0\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of esc_ctrl_all_sm_reg_0 : signal is std.standard.true;
  signal \esc_ctrl_axi_if_i_1__1_n_0\ : STD_LOGIC;
  signal esc_ctrl_axi_if_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg_n_0 : signal is std.standard.true;
  signal \^esc_ctrl_i\ : STD_LOGIC;
  signal esc_start_sync : STD_LOGIC;
  signal \esc_stopstate_i_1__1_n_0\ : STD_LOGIC;
  signal init_done_sync_i_n_0 : STD_LOGIC;
  signal init_done_sync_i_n_1 : STD_LOGIC;
  signal init_done_sync_i_n_10 : STD_LOGIC;
  signal init_done_sync_i_n_11 : STD_LOGIC;
  signal init_done_sync_i_n_12 : STD_LOGIC;
  signal init_done_sync_i_n_13 : STD_LOGIC;
  signal init_done_sync_i_n_14 : STD_LOGIC;
  signal init_done_sync_i_n_15 : STD_LOGIC;
  signal init_done_sync_i_n_16 : STD_LOGIC;
  signal init_done_sync_i_n_17 : STD_LOGIC;
  signal init_done_sync_i_n_18 : STD_LOGIC;
  signal init_done_sync_i_n_19 : STD_LOGIC;
  signal init_done_sync_i_n_2 : STD_LOGIC;
  signal init_done_sync_i_n_20 : STD_LOGIC;
  signal init_done_sync_i_n_21 : STD_LOGIC;
  signal init_done_sync_i_n_22 : STD_LOGIC;
  signal init_done_sync_i_n_23 : STD_LOGIC;
  signal init_done_sync_i_n_24 : STD_LOGIC;
  signal init_done_sync_i_n_25 : STD_LOGIC;
  signal init_done_sync_i_n_26 : STD_LOGIC;
  signal init_done_sync_i_n_27 : STD_LOGIC;
  signal init_done_sync_i_n_28 : STD_LOGIC;
  signal init_done_sync_i_n_29 : STD_LOGIC;
  signal init_done_sync_i_n_3 : STD_LOGIC;
  signal init_done_sync_i_n_30 : STD_LOGIC;
  signal init_done_sync_i_n_31 : STD_LOGIC;
  signal init_done_sync_i_n_32 : STD_LOGIC;
  signal init_done_sync_i_n_33 : STD_LOGIC;
  signal init_done_sync_i_n_6 : STD_LOGIC;
  signal init_done_sync_i_n_7 : STD_LOGIC;
  signal init_done_sync_i_n_8 : STD_LOGIC;
  signal init_done_sync_i_n_9 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute DONT_TOUCH of \out\ : signal is std.standard.true;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal tx_dl_lp_dn_esc_i : STD_LOGIC;
  signal \tx_dl_lp_dn_i_12__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_15__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_16__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_17__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_18__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_19__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_20__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_21__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_4__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_6__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_7__1_n_0\ : STD_LOGIC;
  signal tx_dl_lp_dp_esc_i : STD_LOGIC;
  signal \tx_dl_lp_dp_i_3__3_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_5__1_n_0\ : STD_LOGIC;
  signal txlpdtesc_r : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[3]\ : STD_LOGIC;
  signal txulpsesc_r : STD_LOGIC;
  signal \txulpsesc_r_i_2__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_5__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_7__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_16__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_6__1\ : label is "soft_lutpair70";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[0]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[1]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[2]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[3]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute SOFT_HLUTNM of \bit_cnt[1]_i_1__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_10__1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_11__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_12__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_7__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_3__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_4__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_5__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_2__1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_3__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_4__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_3__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_6__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_7__1\ : label is "soft_lutpair74";
  attribute DONT_TOUCH of esc_ctrl_all_sm_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of esc_ctrl_all_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_axi_if_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_lane_sm_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_lane_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_stopstate_reg : label is std.standard.true;
  attribute KEEP of esc_stopstate_reg : label is "yes";
  attribute SOFT_HLUTNM of tx_dl2_lp_dn_INST_0 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of tx_dl2_lp_dp_INST_0 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_15__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_17__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_18__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_20__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_6__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \txulpsesc_r_i_2__1\ : label is "soft_lutpair67";
begin
  dl2_ulpsactivenot <= \^dl2_ulpsactivenot\;
  dl_txreadyesc_reg_0 <= \^dl_txreadyesc_reg_0\;
  esc_ctrl_all_sm_reg_0 <= \^esc_ctrl_all_sm_reg_0\;
  esc_ctrl_i <= \^esc_ctrl_i\;
  \out\ <= \^out\;
\FSM_sequential_dl_tx_state[2]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \FSM_sequential_dl_tx_state[2]_i_5__1_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[2]_i_7__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[3]_i_11__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280000000000"
    )
        port map (
      I0 => \dl_txreadyesc_i_4__1_n_0\,
      I1 => tx_dl_lp_dp_esc_i,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => dl_tx_state(0),
      I4 => dl_tx_state(3),
      I5 => \esc_cmd_data[7]_i_6__1_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_15__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      O => \FSM_sequential_dl_tx_state[3]_i_16__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => tx_dl_lp_dn_esc_i,
      I4 => tx_dl_lp_dp_esc_i,
      I5 => \dl_txreadyesc_i_4__1_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_5__1_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_state(3),
      I1 => dl_tx_state(0),
      O => \FSM_sequential_dl_tx_state[3]_i_6__1_n_0\
    );
\FSM_sequential_dl_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_3,
      Q => dl_tx_state(0),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_2,
      Q => dl_tx_state(1),
      S => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_1,
      Q => dl_tx_state(2),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_0,
      Q => dl_tx_state(3),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => \bit_cnt_reg_n_0_[1]\,
      O => bit_cnt(1)
    );
\bit_cnt[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000C00000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      I2 => dl_tx_state(1),
      I3 => dl_tx_state(3),
      I4 => dl_tx_state(0),
      I5 => \bit_cnt_reg_n_0_[0]\,
      O => bit_cnt(2)
    );
\bit_cnt[3]_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      O => \bit_cnt[3]_i_10__1_n_0\
    );
\bit_cnt[3]_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"511F"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => \esc_cmd_data[7]_i_6__1_n_0\,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => tx_dl_lp_dn_esc_i,
      O => \bit_cnt[3]_i_11__1_n_0\
    );
\bit_cnt[3]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => \bit_cnt_reg_n_0_[3]\,
      O => \bit_cnt[3]_i_12__1_n_0\
    );
\bit_cnt[3]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => \bit_cnt[3]_i_7__1_n_0\
    );
\bit_cnt[3]_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      O => \bit_cnt[3]_i_9__1_n_0\
    );
\bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(0),
      Q => \bit_cnt_reg_n_0_[0]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(1),
      Q => \bit_cnt_reg_n_0_[1]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(2),
      Q => \bit_cnt_reg_n_0_[2]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(3),
      Q => \bit_cnt_reg_n_0_[3]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_53\
     port map (
      dl0_txclkesc => dl0_txclkesc,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      esc_ctrl_all_sm_reg => \esc_cmd_data_reg[0]_0\,
      s_level_out_d3_reg_0 => dl_forcetxstopmode_sync_i_n_0
    );
\dl_txreadyesc_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_4__1_n_0\,
      I1 => dl_tx_state(1),
      I2 => dl_tx_state(3),
      I3 => \dl_txreadyesc_i_4__1_n_0\,
      I4 => \dl_txreadyesc_i_5__1_n_0\,
      I5 => txlpdtesc_r,
      O => \dl_txreadyesc_i_2__1_n_0\
    );
\dl_txreadyesc_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(1),
      O => \dl_txreadyesc_i_3__1_n_0\
    );
\dl_txreadyesc_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[3]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      O => \dl_txreadyesc_i_4__1_n_0\
    );
\dl_txreadyesc_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => \dl_txreadyesc_i_5__1_n_0\
    );
dl_txreadyesc_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_23,
      Q => \^dl_txreadyesc_reg_0\,
      R => '0'
    );
\dl_ulpsactivenot_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[3]\,
      O => \dl_ulpsactivenot_i_2__1_n_0\
    );
dl_ulpsactivenot_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_24,
      Q => \^dl2_ulpsactivenot\,
      R => '0'
    );
\esc_cmd_data[5]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_9__1_n_0\,
      I1 => \^dl_txreadyesc_reg_0\,
      I2 => dl2_txvalidesc,
      O => \esc_cmd_data[5]_i_3__1_n_0\
    );
\esc_cmd_data[5]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      O => \esc_cmd_data[5]_i_4__1_n_0\
    );
\esc_cmd_data[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl2_txvalidesc,
      I1 => \^dl_txreadyesc_reg_0\,
      O => \esc_cmd_data[7]_i_3__1_n_0\
    );
\esc_cmd_data[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_10__1_n_0\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => \dl_txreadyesc_i_5__1_n_0\,
      O => \esc_cmd_data[7]_i_4__1_n_0\
    );
\esc_cmd_data[7]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => p_0_in,
      I3 => \txtriggeresc_r_reg_n_0_[3]\,
      O => \esc_cmd_data[7]_i_6__1_n_0\
    );
\esc_cmd_data[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \esc_cmd_data[7]_i_7__1_n_0\
    );
\esc_cmd_data[7]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD5555"
    )
        port map (
      I0 => \dl_txreadyesc_i_5__1_n_0\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => \bit_cnt[3]_i_10__1_n_0\,
      O => \esc_cmd_data[7]_i_9__1_n_0\
    );
\esc_cmd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_21,
      Q => \esc_cmd_data_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_20,
      Q => data0(0),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_19,
      Q => data0(1),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_18,
      Q => data0(2),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_17,
      Q => data0(3),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_16,
      Q => data0(4),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_15,
      Q => data0(5),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_14,
      Q => data0(6),
      R => \esc_cmd_data_reg[0]_0\
    );
esc_ctrl_all_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__1_n_0\,
      D => init_done_sync_i_n_10,
      Q => \^esc_ctrl_all_sm_reg_0\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\esc_ctrl_axi_if_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1513"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => dl_tx_state(0),
      O => \esc_ctrl_axi_if_i_1__1_n_0\
    );
esc_ctrl_axi_if_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__1_n_0\,
      D => init_done_sync_i_n_12,
      Q => esc_ctrl_axi_if_reg_n_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_lane_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__1_n_0\,
      D => init_done_sync_i_n_11,
      Q => \^out\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_33,
      Q => \^esc_ctrl_i\,
      R => '0'
    );
esc_start_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_54\
     port map (
      dl0_txclkesc => dl0_txclkesc,
      esc_start => esc_start,
      \out\ => esc_start_sync
    );
\esc_stopstate_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0042"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(2),
      O => \esc_stopstate_i_1__1_n_0\
    );
esc_stopstate_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_stopstate_i_1__1_n_0\,
      D => init_done_sync_i_n_30,
      Q => esc_stopstate_reg_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
init_done_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_55\
     port map (
      D(3) => init_done_sync_i_n_0,
      D(2) => init_done_sync_i_n_1,
      D(1) => init_done_sync_i_n_2,
      D(0) => init_done_sync_i_n_3,
      E(0) => init_done_sync_i_n_9,
      \FSM_sequential_dl_tx_state[2]_i_4__1_0\ => \FSM_sequential_dl_tx_state[2]_i_7__1_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]\ => init_done_sync_i_n_10,
      \FSM_sequential_dl_tx_state_reg[0]_0\ => init_done_sync_i_n_11,
      \FSM_sequential_dl_tx_state_reg[0]_1\ => init_done_sync_i_n_12,
      \FSM_sequential_dl_tx_state_reg[0]_2\ => \FSM_sequential_dl_tx_state[3]_i_5__1_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_3\ => \FSM_sequential_dl_tx_state[3]_i_6__1_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_4\ => \FSM_sequential_dl_tx_state[3]_i_15__1_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_5\ => \FSM_sequential_dl_tx_state[3]_i_16__1_n_0\,
      \FSM_sequential_dl_tx_state_reg[1]\(3) => init_done_sync_i_n_25,
      \FSM_sequential_dl_tx_state_reg[1]\(2) => init_done_sync_i_n_26,
      \FSM_sequential_dl_tx_state_reg[1]\(1) => init_done_sync_i_n_27,
      \FSM_sequential_dl_tx_state_reg[1]\(0) => init_done_sync_i_n_28,
      \FSM_sequential_dl_tx_state_reg[1]_0\ => init_done_sync_i_n_30,
      \FSM_sequential_dl_tx_state_reg[2]\(0) => init_done_sync_i_n_13,
      \FSM_sequential_dl_tx_state_reg[3]\ => init_done_sync_i_n_7,
      \FSM_sequential_dl_tx_state_reg[3]_0\(3) => \txtriggeresc_r_reg_n_0_[3]\,
      \FSM_sequential_dl_tx_state_reg[3]_0\(2) => p_0_in,
      \FSM_sequential_dl_tx_state_reg[3]_0\(1) => p_2_in,
      \FSM_sequential_dl_tx_state_reg[3]_0\(0) => \txtriggeresc_r_reg_n_0_[0]\,
      Q(3 downto 0) => dl_tx_state(3 downto 0),
      \bit_cnt_reg[0]\(1) => bit_cnt(3),
      \bit_cnt_reg[0]\(0) => bit_cnt(0),
      \bit_cnt_reg[0]_0\ => \bit_cnt[3]_i_7__1_n_0\,
      \bit_cnt_reg[0]_1\ => \bit_cnt[3]_i_10__1_n_0\,
      \bit_cnt_reg[0]_2\ => \dl_ulpsactivenot_i_2__1_n_0\,
      \bit_cnt_reg[0]_3\(3) => \bit_cnt_reg_n_0_[3]\,
      \bit_cnt_reg[0]_3\(2) => \bit_cnt_reg_n_0_[2]\,
      \bit_cnt_reg[0]_3\(1) => \bit_cnt_reg_n_0_[1]\,
      \bit_cnt_reg[0]_3\(0) => \bit_cnt_reg_n_0_[0]\,
      \bit_cnt_reg[0]_4\ => \bit_cnt[3]_i_12__1_n_0\,
      \bit_cnt_reg[3]\ => \bit_cnt[3]_i_9__1_n_0\,
      \bit_cnt_reg[3]_0\ => \bit_cnt[3]_i_11__1_n_0\,
      dl0_txclkesc => dl0_txclkesc,
      dl2_txdataesc(7 downto 0) => dl2_txdataesc(7 downto 0),
      \dl2_txdataesc[7]\(7) => init_done_sync_i_n_14,
      \dl2_txdataesc[7]\(6) => init_done_sync_i_n_15,
      \dl2_txdataesc[7]\(5) => init_done_sync_i_n_16,
      \dl2_txdataesc[7]\(4) => init_done_sync_i_n_17,
      \dl2_txdataesc[7]\(3) => init_done_sync_i_n_18,
      \dl2_txdataesc[7]\(2) => init_done_sync_i_n_19,
      \dl2_txdataesc[7]\(1) => init_done_sync_i_n_20,
      \dl2_txdataesc[7]\(0) => init_done_sync_i_n_21,
      dl2_txlpdtesc => dl2_txlpdtesc,
      dl2_txlpdtesc_0 => init_done_sync_i_n_32,
      dl2_txrequestesc => dl2_txrequestesc,
      dl2_txtriggeresc(3 downto 0) => dl2_txtriggeresc(3 downto 0),
      \dl2_txtriggeresc[0]\(0) => init_done_sync_i_n_29,
      dl2_txulpsesc => dl2_txulpsesc,
      dl2_txulpsesc_0 => init_done_sync_i_n_31,
      dl2_txulpsexit => dl2_txulpsexit,
      dl2_txvalidesc => dl2_txvalidesc,
      dl2_txvalidesc_0(0) => init_done_sync_i_n_22,
      dl2_txvalidesc_1 => init_done_sync_i_n_23,
      dl2_ulpsactivenot => \^dl2_ulpsactivenot\,
      dl_txreadyesc_reg => \esc_cmd_data_reg[0]_0\,
      dl_txreadyesc_reg_0 => \dl_txreadyesc_i_2__1_n_0\,
      \esc_cmd_data_reg[0]\ => init_done_sync_i_n_6,
      \esc_cmd_data_reg[0]_0\ => init_done_sync_i_n_8,
      \esc_cmd_data_reg[0]_1\ => \esc_cmd_data[7]_i_6__1_n_0\,
      \esc_cmd_data_reg[0]_2\ => \esc_cmd_data[7]_i_7__1_n_0\,
      \esc_cmd_data_reg[3]\ => \esc_cmd_data[5]_i_4__1_n_0\,
      \esc_cmd_data_reg[5]\ => \esc_cmd_data[7]_i_4__1_n_0\,
      \esc_cmd_data_reg[5]_0\ => \esc_cmd_data[5]_i_3__1_n_0\,
      \esc_cmd_data_reg[6]\(7 downto 1) => data0(6 downto 0),
      \esc_cmd_data_reg[6]\(0) => \esc_cmd_data_reg_n_0_[0]\,
      \esc_cmd_data_reg[6]_0\ => \esc_cmd_data[7]_i_3__1_n_0\,
      \esc_cmd_data_reg[6]_1\ => \esc_cmd_data[7]_i_9__1_n_0\,
      \esc_cmd_data_reg[7]\ => \^dl_txreadyesc_reg_0\,
      esc_ctrl_all_sm_reg => \^esc_ctrl_all_sm_reg_0\,
      esc_ctrl_axi_if_reg => esc_ctrl_axi_if_reg_n_0,
      esc_ctrl_lane_sm_reg => \^out\,
      esc_ctrl_t_reg => init_done_sync_i_n_33,
      esc_ctrl_t_reg_0 => \FSM_sequential_dl_tx_state[3]_i_11__1_n_0\,
      esc_ctrl_t_reg_1 => \^esc_ctrl_i\,
      esc_ctrl_t_reg_2 => dl_forcetxstopmode_sync_i_n_0,
      \out\ => esc_start_sync,
      s_level_out_d1_cdc_to_reg_0 => s_level_out_d1_cdc_to_reg,
      s_level_out_d3_reg_0 => init_done_sync_i_n_24,
      tx_dl_lp_dn_esc_i => tx_dl_lp_dn_esc_i,
      tx_dl_lp_dn_reg => \tx_dl_lp_dn_i_12__1_n_0\,
      tx_dl_lp_dn_reg_0 => \tx_dl_lp_dn_i_18__1_n_0\,
      tx_dl_lp_dn_reg_1 => \tx_dl_lp_dn_i_16__1_n_0\,
      tx_dl_lp_dn_reg_2 => \FSM_sequential_dl_tx_state[2]_i_5__1_n_0\,
      tx_dl_lp_dn_reg_3 => \tx_dl_lp_dn_i_17__1_n_0\,
      tx_dl_lp_dp_reg => \tx_dl_lp_dn_i_4__1_n_0\,
      tx_dl_lp_dp_reg_0 => \tx_dl_lp_dn_i_6__1_n_0\,
      tx_dl_lp_dp_reg_1 => \tx_dl_lp_dn_i_7__1_n_0\,
      tx_dl_lp_dp_reg_2 => \dl_txreadyesc_i_4__1_n_0\,
      tx_dl_lp_dp_reg_3 => \tx_dl_lp_dp_i_3__3_n_0\,
      txlpdtesc_r => txlpdtesc_r,
      txulpsesc_r => txulpsesc_r,
      txulpsesc_r_reg => \txulpsesc_r_i_2__1_n_0\,
      txulpsesc_r_reg_0 => \dl_txreadyesc_i_3__1_n_0\
    );
tx_dl2_lp_dn_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => hs_xfer_done_i,
      I2 => \^esc_ctrl_i\,
      I3 => tx_dl_lp_dn_hs_i,
      O => tx_dl2_lp_dn
    );
tx_dl2_lp_dp_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dp_hs_i,
      I2 => \^esc_ctrl_i\,
      I3 => hs_xfer_done_i,
      O => tx_dl2_lp_dp
    );
\tx_dl_lp_dn_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380808083838383"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_19__1_n_0\,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => \dl_ulpsactivenot_i_2__1_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_11__1_n_0\,
      I5 => \tx_dl_lp_dn_i_20__1_n_0\,
      O => \tx_dl_lp_dn_i_12__1_n_0\
    );
\tx_dl_lp_dn_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => \tx_dl_lp_dn_i_15__1_n_0\
    );
\tx_dl_lp_dn_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      O => \tx_dl_lp_dn_i_16__1_n_0\
    );
\tx_dl_lp_dn_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => \tx_dl_lp_dn_i_17__1_n_0\
    );
\tx_dl_lp_dn_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      O => \tx_dl_lp_dn_i_18__1_n_0\
    );
\tx_dl_lp_dn_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_21__1_n_0\,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => \bit_cnt_reg_n_0_[0]\,
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_19__1_n_0\
    );
\tx_dl_lp_dn_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => \tx_dl_lp_dn_i_20__1_n_0\
    );
\tx_dl_lp_dn_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFD00000000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[3]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => dl_tx_state(3),
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_21__1_n_0\
    );
\tx_dl_lp_dn_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      O => \tx_dl_lp_dn_i_4__1_n_0\
    );
\tx_dl_lp_dn_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_6__1_n_0\
    );
\tx_dl_lp_dn_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0808"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_15__1_n_0\,
      I1 => dl_tx_state(0),
      I2 => \bit_cnt_reg_n_0_[3]\,
      I3 => \dl_ulpsactivenot_i_2__1_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_16__1_n_0\,
      I5 => dl_tx_state(3),
      O => \tx_dl_lp_dn_i_7__1_n_0\
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_6,
      Q => tx_dl_lp_dn_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
\tx_dl_lp_dp_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F3FFFF04C0"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => \tx_dl_lp_dp_i_5__1_n_0\,
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dp_i_3__3_n_0\
    );
\tx_dl_lp_dp_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_11__1_n_0\,
      I1 => txulpsesc_r,
      I2 => \esc_cmd_data_reg_n_0_[0]\,
      I3 => txlpdtesc_r,
      I4 => tx_dl_lp_dn_esc_i,
      I5 => tx_dl_lp_dp_esc_i,
      O => \tx_dl_lp_dp_i_5__1_n_0\
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_8,
      Q => tx_dl_lp_dp_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
txlpdtesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_32,
      Q => txlpdtesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_28,
      Q => \txtriggeresc_r_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_27,
      Q => p_2_in,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_26,
      Q => p_0_in,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_25,
      Q => \txtriggeresc_r_reg_n_0_[3]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\txulpsesc_r_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => \txulpsesc_r_i_2__1_n_0\
    );
txulpsesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_31,
      Q => txulpsesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_70 is
  port (
    \out\ : out STD_LOGIC;
    esc_stopstate_reg_0 : out STD_LOGIC;
    dl_txreadyesc_reg_0 : out STD_LOGIC;
    esc_ctrl_i : out STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    tx_dl1_lp_dn : out STD_LOGIC;
    tx_dl1_lp_dp : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    esc_start : in STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    dl1_txvalidesc : in STD_LOGIC;
    dl1_txulpsexit : in STD_LOGIC;
    dl1_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hs_xfer_done_i : in STD_LOGIC;
    tx_dl_lp_dn_hs_i : in STD_LOGIC;
    tx_dl_lp_dp_hs_i : in STD_LOGIC;
    dl1_txulpsesc : in STD_LOGIC;
    dl1_txlpdtesc : in STD_LOGIC;
    esc_active_all_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_70 : entity is "mipi_dphy_v4_1_3_tx_esc_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_70;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_70 is
  signal \FSM_sequential_dl_tx_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_15__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_16__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_6__0_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bit_cnt[3]_i_10__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_11__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_12__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_9__0_n_0\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^dl1_ulpsactivenot\ : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_0 : STD_LOGIC;
  signal dl_tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dl_txreadyesc_i_2__0_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_3__0_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_4__0_n_0\ : STD_LOGIC;
  signal \dl_txreadyesc_i_5__0_n_0\ : STD_LOGIC;
  signal \^dl_txreadyesc_reg_0\ : STD_LOGIC;
  signal \dl_ulpsactivenot_i_2__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \esc_cmd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal esc_ctrl_all_sm_c : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of esc_ctrl_all_sm_c : signal is std.standard.true;
  signal \esc_ctrl_axi_if_i_1__0_n_0\ : STD_LOGIC;
  signal esc_ctrl_axi_if_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg_n_0 : signal is std.standard.true;
  signal \^esc_ctrl_i\ : STD_LOGIC;
  signal esc_start_sync : STD_LOGIC;
  signal \esc_stopstate_i_1__0_n_0\ : STD_LOGIC;
  signal init_done_sync_i_n_0 : STD_LOGIC;
  signal init_done_sync_i_n_1 : STD_LOGIC;
  signal init_done_sync_i_n_10 : STD_LOGIC;
  signal init_done_sync_i_n_11 : STD_LOGIC;
  signal init_done_sync_i_n_12 : STD_LOGIC;
  signal init_done_sync_i_n_13 : STD_LOGIC;
  signal init_done_sync_i_n_14 : STD_LOGIC;
  signal init_done_sync_i_n_15 : STD_LOGIC;
  signal init_done_sync_i_n_16 : STD_LOGIC;
  signal init_done_sync_i_n_17 : STD_LOGIC;
  signal init_done_sync_i_n_18 : STD_LOGIC;
  signal init_done_sync_i_n_19 : STD_LOGIC;
  signal init_done_sync_i_n_2 : STD_LOGIC;
  signal init_done_sync_i_n_20 : STD_LOGIC;
  signal init_done_sync_i_n_21 : STD_LOGIC;
  signal init_done_sync_i_n_22 : STD_LOGIC;
  signal init_done_sync_i_n_23 : STD_LOGIC;
  signal init_done_sync_i_n_24 : STD_LOGIC;
  signal init_done_sync_i_n_25 : STD_LOGIC;
  signal init_done_sync_i_n_26 : STD_LOGIC;
  signal init_done_sync_i_n_27 : STD_LOGIC;
  signal init_done_sync_i_n_28 : STD_LOGIC;
  signal init_done_sync_i_n_29 : STD_LOGIC;
  signal init_done_sync_i_n_3 : STD_LOGIC;
  signal init_done_sync_i_n_30 : STD_LOGIC;
  signal init_done_sync_i_n_31 : STD_LOGIC;
  signal init_done_sync_i_n_32 : STD_LOGIC;
  signal init_done_sync_i_n_33 : STD_LOGIC;
  signal init_done_sync_i_n_6 : STD_LOGIC;
  signal init_done_sync_i_n_7 : STD_LOGIC;
  signal init_done_sync_i_n_8 : STD_LOGIC;
  signal init_done_sync_i_n_9 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute DONT_TOUCH of \out\ : signal is std.standard.true;
  signal p_0_in_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal tx_dl_lp_dn_esc_i : STD_LOGIC;
  signal \tx_dl_lp_dn_i_12__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_15__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_16__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_17__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_18__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_19__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_20__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_21__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_6__0_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dn_i_7__0_n_0\ : STD_LOGIC;
  signal tx_dl_lp_dp_esc_i : STD_LOGIC;
  signal \tx_dl_lp_dp_i_3__1_n_0\ : STD_LOGIC;
  signal \tx_dl_lp_dp_i_5__0_n_0\ : STD_LOGIC;
  signal txlpdtesc_r : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[3]\ : STD_LOGIC;
  signal txulpsesc_r : STD_LOGIC;
  signal \txulpsesc_r_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_5__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_7__0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_16__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_6__0\ : label is "soft_lutpair44";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[0]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[1]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[2]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[3]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute SOFT_HLUTNM of \bit_cnt[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_10__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_11__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_12__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_7__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_3__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_4__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dl_txreadyesc_i_5__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dl_ulpsactivenot_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_3__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_4__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_3__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_6__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_7__0\ : label is "soft_lutpair48";
  attribute DONT_TOUCH of esc_ctrl_all_sm_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of esc_ctrl_all_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_axi_if_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_lane_sm_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_lane_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_stopstate_reg : label is std.standard.true;
  attribute KEEP of esc_stopstate_reg : label is "yes";
  attribute SOFT_HLUTNM of tx_dl1_lp_dn_INST_0 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of tx_dl1_lp_dp_INST_0 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_15__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_17__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_18__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_20__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tx_dl_lp_dn_i_6__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \txulpsesc_r_i_2__0\ : label is "soft_lutpair41";
begin
  dl1_ulpsactivenot <= \^dl1_ulpsactivenot\;
  dl_txreadyesc_reg_0 <= \^dl_txreadyesc_reg_0\;
  esc_ctrl_i <= \^esc_ctrl_i\;
  \out\ <= \^out\;
\FSM_sequential_dl_tx_state[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \FSM_sequential_dl_tx_state[2]_i_5__0_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[2]_i_7__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[3]_i_11__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280000000000"
    )
        port map (
      I0 => \dl_txreadyesc_i_4__0_n_0\,
      I1 => tx_dl_lp_dp_esc_i,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => dl_tx_state(0),
      I4 => dl_tx_state(3),
      I5 => \esc_cmd_data[7]_i_6__0_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_15__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      O => \FSM_sequential_dl_tx_state[3]_i_16__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => tx_dl_lp_dn_esc_i,
      I4 => tx_dl_lp_dp_esc_i,
      I5 => \dl_txreadyesc_i_4__0_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_5__0_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_state(3),
      I1 => dl_tx_state(0),
      O => \FSM_sequential_dl_tx_state[3]_i_6__0_n_0\
    );
\FSM_sequential_dl_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_3,
      Q => dl_tx_state(0),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_2,
      Q => dl_tx_state(1),
      S => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_1,
      Q => dl_tx_state(2),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_0,
      Q => dl_tx_state(3),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => \bit_cnt_reg_n_0_[1]\,
      O => bit_cnt(1)
    );
\bit_cnt[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000C00000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      I2 => dl_tx_state(1),
      I3 => dl_tx_state(3),
      I4 => dl_tx_state(0),
      I5 => \bit_cnt_reg_n_0_[0]\,
      O => bit_cnt(2)
    );
\bit_cnt[3]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      O => \bit_cnt[3]_i_10__0_n_0\
    );
\bit_cnt[3]_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"511F"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => \esc_cmd_data[7]_i_6__0_n_0\,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => tx_dl_lp_dn_esc_i,
      O => \bit_cnt[3]_i_11__0_n_0\
    );
\bit_cnt[3]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => \bit_cnt_reg_n_0_[3]\,
      O => \bit_cnt[3]_i_12__0_n_0\
    );
\bit_cnt[3]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => \bit_cnt[3]_i_7__0_n_0\
    );
\bit_cnt[3]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      O => \bit_cnt[3]_i_9__0_n_0\
    );
\bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(0),
      Q => \bit_cnt_reg_n_0_[0]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(1),
      Q => \bit_cnt_reg_n_0_[1]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(2),
      Q => \bit_cnt_reg_n_0_[2]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(3),
      Q => \bit_cnt_reg_n_0_[3]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_72\
     port map (
      dl0_txclkesc => dl0_txclkesc,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      esc_ctrl_all_sm_reg => \esc_cmd_data_reg[0]_0\,
      s_level_out_d3_reg_0 => dl_forcetxstopmode_sync_i_n_0
    );
\dl_txreadyesc_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_4__0_n_0\,
      I1 => dl_tx_state(1),
      I2 => dl_tx_state(3),
      I3 => \dl_txreadyesc_i_4__0_n_0\,
      I4 => \dl_txreadyesc_i_5__0_n_0\,
      I5 => txlpdtesc_r,
      O => \dl_txreadyesc_i_2__0_n_0\
    );
\dl_txreadyesc_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(1),
      O => \dl_txreadyesc_i_3__0_n_0\
    );
\dl_txreadyesc_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[3]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      O => \dl_txreadyesc_i_4__0_n_0\
    );
\dl_txreadyesc_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => \dl_txreadyesc_i_5__0_n_0\
    );
dl_txreadyesc_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_23,
      Q => \^dl_txreadyesc_reg_0\,
      R => '0'
    );
\dl_ulpsactivenot_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[3]\,
      O => \dl_ulpsactivenot_i_2__0_n_0\
    );
dl_ulpsactivenot_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_24,
      Q => \^dl1_ulpsactivenot\,
      R => '0'
    );
esc_active_all_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => esc_ctrl_all_sm_c(1),
      I1 => esc_active_all_reg(0),
      I2 => esc_active_all_reg(2),
      I3 => esc_active_all_reg(1),
      O => p_0_in
    );
\esc_cmd_data[5]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_9__0_n_0\,
      I1 => \^dl_txreadyesc_reg_0\,
      I2 => dl1_txvalidesc,
      O => \esc_cmd_data[5]_i_3__0_n_0\
    );
\esc_cmd_data[5]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      O => \esc_cmd_data[5]_i_4__0_n_0\
    );
\esc_cmd_data[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl1_txvalidesc,
      I1 => \^dl_txreadyesc_reg_0\,
      O => \esc_cmd_data[7]_i_3__0_n_0\
    );
\esc_cmd_data[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_10__0_n_0\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => \dl_txreadyesc_i_5__0_n_0\,
      O => \esc_cmd_data[7]_i_4__0_n_0\
    );
\esc_cmd_data[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => p_0_in_0,
      I3 => \txtriggeresc_r_reg_n_0_[3]\,
      O => \esc_cmd_data[7]_i_6__0_n_0\
    );
\esc_cmd_data[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \esc_cmd_data[7]_i_7__0_n_0\
    );
\esc_cmd_data[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD5555"
    )
        port map (
      I0 => \dl_txreadyesc_i_5__0_n_0\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => \bit_cnt[3]_i_10__0_n_0\,
      O => \esc_cmd_data[7]_i_9__0_n_0\
    );
\esc_cmd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_21,
      Q => \esc_cmd_data_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_20,
      Q => data0(0),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_19,
      Q => data0(1),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_18,
      Q => data0(2),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_17,
      Q => data0(3),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_16,
      Q => data0(4),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_15,
      Q => data0(5),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_14,
      Q => data0(6),
      R => \esc_cmd_data_reg[0]_0\
    );
esc_ctrl_all_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__0_n_0\,
      D => init_done_sync_i_n_10,
      Q => esc_ctrl_all_sm_c(1),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\esc_ctrl_axi_if_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1513"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => dl_tx_state(0),
      O => \esc_ctrl_axi_if_i_1__0_n_0\
    );
esc_ctrl_axi_if_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__0_n_0\,
      D => init_done_sync_i_n_12,
      Q => esc_ctrl_axi_if_reg_n_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_lane_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_ctrl_axi_if_i_1__0_n_0\,
      D => init_done_sync_i_n_11,
      Q => \^out\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_33,
      Q => \^esc_ctrl_i\,
      R => '0'
    );
esc_start_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_73\
     port map (
      dl0_txclkesc => dl0_txclkesc,
      esc_start => esc_start,
      \out\ => esc_start_sync
    );
\esc_stopstate_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0042"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(2),
      O => \esc_stopstate_i_1__0_n_0\
    );
esc_stopstate_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => \esc_stopstate_i_1__0_n_0\,
      D => init_done_sync_i_n_30,
      Q => esc_stopstate_reg_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
init_done_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_74\
     port map (
      D(3) => init_done_sync_i_n_0,
      D(2) => init_done_sync_i_n_1,
      D(1) => init_done_sync_i_n_2,
      D(0) => init_done_sync_i_n_3,
      E(0) => init_done_sync_i_n_9,
      \FSM_sequential_dl_tx_state[2]_i_4__0_0\ => \FSM_sequential_dl_tx_state[2]_i_7__0_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]\ => init_done_sync_i_n_10,
      \FSM_sequential_dl_tx_state_reg[0]_0\ => init_done_sync_i_n_11,
      \FSM_sequential_dl_tx_state_reg[0]_1\ => init_done_sync_i_n_12,
      \FSM_sequential_dl_tx_state_reg[0]_2\ => \FSM_sequential_dl_tx_state[3]_i_5__0_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_3\ => \FSM_sequential_dl_tx_state[3]_i_6__0_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_4\ => \FSM_sequential_dl_tx_state[3]_i_15__0_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_5\ => \FSM_sequential_dl_tx_state[3]_i_16__0_n_0\,
      \FSM_sequential_dl_tx_state_reg[1]\(3) => init_done_sync_i_n_25,
      \FSM_sequential_dl_tx_state_reg[1]\(2) => init_done_sync_i_n_26,
      \FSM_sequential_dl_tx_state_reg[1]\(1) => init_done_sync_i_n_27,
      \FSM_sequential_dl_tx_state_reg[1]\(0) => init_done_sync_i_n_28,
      \FSM_sequential_dl_tx_state_reg[1]_0\ => init_done_sync_i_n_30,
      \FSM_sequential_dl_tx_state_reg[2]\(0) => init_done_sync_i_n_13,
      \FSM_sequential_dl_tx_state_reg[3]\ => init_done_sync_i_n_7,
      \FSM_sequential_dl_tx_state_reg[3]_0\(3) => \txtriggeresc_r_reg_n_0_[3]\,
      \FSM_sequential_dl_tx_state_reg[3]_0\(2) => p_0_in_0,
      \FSM_sequential_dl_tx_state_reg[3]_0\(1) => p_2_in,
      \FSM_sequential_dl_tx_state_reg[3]_0\(0) => \txtriggeresc_r_reg_n_0_[0]\,
      Q(3 downto 0) => dl_tx_state(3 downto 0),
      \bit_cnt_reg[0]\(1) => bit_cnt(3),
      \bit_cnt_reg[0]\(0) => bit_cnt(0),
      \bit_cnt_reg[0]_0\ => \bit_cnt[3]_i_7__0_n_0\,
      \bit_cnt_reg[0]_1\ => \bit_cnt[3]_i_10__0_n_0\,
      \bit_cnt_reg[0]_2\ => \dl_ulpsactivenot_i_2__0_n_0\,
      \bit_cnt_reg[0]_3\(3) => \bit_cnt_reg_n_0_[3]\,
      \bit_cnt_reg[0]_3\(2) => \bit_cnt_reg_n_0_[2]\,
      \bit_cnt_reg[0]_3\(1) => \bit_cnt_reg_n_0_[1]\,
      \bit_cnt_reg[0]_3\(0) => \bit_cnt_reg_n_0_[0]\,
      \bit_cnt_reg[0]_4\ => \bit_cnt[3]_i_12__0_n_0\,
      \bit_cnt_reg[3]\ => \bit_cnt[3]_i_9__0_n_0\,
      \bit_cnt_reg[3]_0\ => \bit_cnt[3]_i_11__0_n_0\,
      dl0_txclkesc => dl0_txclkesc,
      dl1_txdataesc(7 downto 0) => dl1_txdataesc(7 downto 0),
      \dl1_txdataesc[7]\(7) => init_done_sync_i_n_14,
      \dl1_txdataesc[7]\(6) => init_done_sync_i_n_15,
      \dl1_txdataesc[7]\(5) => init_done_sync_i_n_16,
      \dl1_txdataesc[7]\(4) => init_done_sync_i_n_17,
      \dl1_txdataesc[7]\(3) => init_done_sync_i_n_18,
      \dl1_txdataesc[7]\(2) => init_done_sync_i_n_19,
      \dl1_txdataesc[7]\(1) => init_done_sync_i_n_20,
      \dl1_txdataesc[7]\(0) => init_done_sync_i_n_21,
      dl1_txlpdtesc => dl1_txlpdtesc,
      dl1_txlpdtesc_0 => init_done_sync_i_n_32,
      dl1_txrequestesc => dl1_txrequestesc,
      dl1_txtriggeresc(3 downto 0) => dl1_txtriggeresc(3 downto 0),
      \dl1_txtriggeresc[0]\(0) => init_done_sync_i_n_29,
      dl1_txulpsesc => dl1_txulpsesc,
      dl1_txulpsesc_0 => init_done_sync_i_n_31,
      dl1_txulpsexit => dl1_txulpsexit,
      dl1_txvalidesc => dl1_txvalidesc,
      dl1_txvalidesc_0(0) => init_done_sync_i_n_22,
      dl1_txvalidesc_1 => init_done_sync_i_n_23,
      dl1_ulpsactivenot => \^dl1_ulpsactivenot\,
      dl_txreadyesc_reg => \esc_cmd_data_reg[0]_0\,
      dl_txreadyesc_reg_0 => \dl_txreadyesc_i_2__0_n_0\,
      \esc_cmd_data_reg[0]\ => init_done_sync_i_n_6,
      \esc_cmd_data_reg[0]_0\ => init_done_sync_i_n_8,
      \esc_cmd_data_reg[0]_1\ => \esc_cmd_data[7]_i_6__0_n_0\,
      \esc_cmd_data_reg[0]_2\ => \esc_cmd_data[7]_i_7__0_n_0\,
      \esc_cmd_data_reg[3]\ => \esc_cmd_data[5]_i_4__0_n_0\,
      \esc_cmd_data_reg[5]\ => \esc_cmd_data[7]_i_4__0_n_0\,
      \esc_cmd_data_reg[5]_0\ => \esc_cmd_data[5]_i_3__0_n_0\,
      \esc_cmd_data_reg[6]\(7 downto 1) => data0(6 downto 0),
      \esc_cmd_data_reg[6]\(0) => \esc_cmd_data_reg_n_0_[0]\,
      \esc_cmd_data_reg[6]_0\ => \esc_cmd_data[7]_i_3__0_n_0\,
      \esc_cmd_data_reg[6]_1\ => \esc_cmd_data[7]_i_9__0_n_0\,
      \esc_cmd_data_reg[7]\ => \^dl_txreadyesc_reg_0\,
      esc_ctrl_axi_if_reg => esc_ctrl_axi_if_reg_n_0,
      esc_ctrl_lane_sm_reg => \^out\,
      esc_ctrl_t_reg => init_done_sync_i_n_33,
      esc_ctrl_t_reg_0 => \FSM_sequential_dl_tx_state[3]_i_11__0_n_0\,
      esc_ctrl_t_reg_1 => esc_start_sync,
      esc_ctrl_t_reg_2 => \^esc_ctrl_i\,
      esc_ctrl_t_reg_3 => dl_forcetxstopmode_sync_i_n_0,
      \out\ => esc_ctrl_all_sm_c(1),
      s_level_out_d1_cdc_to_reg_0 => s_level_out_d1_cdc_to_reg,
      s_level_out_d3_reg_0 => init_done_sync_i_n_24,
      tx_dl_lp_dn_esc_i => tx_dl_lp_dn_esc_i,
      tx_dl_lp_dn_reg => \tx_dl_lp_dn_i_12__0_n_0\,
      tx_dl_lp_dn_reg_0 => \tx_dl_lp_dn_i_18__0_n_0\,
      tx_dl_lp_dn_reg_1 => \tx_dl_lp_dn_i_16__0_n_0\,
      tx_dl_lp_dn_reg_2 => \FSM_sequential_dl_tx_state[2]_i_5__0_n_0\,
      tx_dl_lp_dn_reg_3 => \tx_dl_lp_dn_i_17__0_n_0\,
      tx_dl_lp_dp_reg => \tx_dl_lp_dn_i_4__0_n_0\,
      tx_dl_lp_dp_reg_0 => \tx_dl_lp_dn_i_6__0_n_0\,
      tx_dl_lp_dp_reg_1 => \tx_dl_lp_dn_i_7__0_n_0\,
      tx_dl_lp_dp_reg_2 => \dl_txreadyesc_i_4__0_n_0\,
      tx_dl_lp_dp_reg_3 => \tx_dl_lp_dp_i_3__1_n_0\,
      txlpdtesc_r => txlpdtesc_r,
      txulpsesc_r => txulpsesc_r,
      txulpsesc_r_reg => \txulpsesc_r_i_2__0_n_0\,
      txulpsesc_r_reg_0 => \dl_txreadyesc_i_3__0_n_0\
    );
tx_dl1_lp_dn_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => hs_xfer_done_i,
      I2 => \^esc_ctrl_i\,
      I3 => tx_dl_lp_dn_hs_i,
      O => tx_dl1_lp_dn
    );
tx_dl1_lp_dp_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dp_hs_i,
      I2 => \^esc_ctrl_i\,
      I3 => hs_xfer_done_i,
      O => tx_dl1_lp_dp
    );
\tx_dl_lp_dn_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380808083838383"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_19__0_n_0\,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => \dl_ulpsactivenot_i_2__0_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_11__0_n_0\,
      I5 => \tx_dl_lp_dn_i_20__0_n_0\,
      O => \tx_dl_lp_dn_i_12__0_n_0\
    );
\tx_dl_lp_dn_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => \tx_dl_lp_dn_i_15__0_n_0\
    );
\tx_dl_lp_dn_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      O => \tx_dl_lp_dn_i_16__0_n_0\
    );
\tx_dl_lp_dn_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => \tx_dl_lp_dn_i_17__0_n_0\
    );
\tx_dl_lp_dn_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      O => \tx_dl_lp_dn_i_18__0_n_0\
    );
\tx_dl_lp_dn_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAEAAAAAAAEAA"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_21__0_n_0\,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => \bit_cnt_reg_n_0_[0]\,
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_19__0_n_0\
    );
\tx_dl_lp_dn_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => \tx_dl_lp_dn_i_20__0_n_0\
    );
\tx_dl_lp_dn_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFD00000000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[3]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => dl_tx_state(3),
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_21__0_n_0\
    );
\tx_dl_lp_dn_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      O => \tx_dl_lp_dn_i_4__0_n_0\
    );
\tx_dl_lp_dn_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => \tx_dl_lp_dn_i_6__0_n_0\
    );
\tx_dl_lp_dn_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0808"
    )
        port map (
      I0 => \tx_dl_lp_dn_i_15__0_n_0\,
      I1 => dl_tx_state(0),
      I2 => \bit_cnt_reg_n_0_[3]\,
      I3 => \dl_ulpsactivenot_i_2__0_n_0\,
      I4 => \FSM_sequential_dl_tx_state[3]_i_16__0_n_0\,
      I5 => dl_tx_state(3),
      O => \tx_dl_lp_dn_i_7__0_n_0\
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_6,
      Q => tx_dl_lp_dn_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
\tx_dl_lp_dp_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F3FFFF04C0"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => \tx_dl_lp_dp_i_5__0_n_0\,
      I5 => dl_tx_state(1),
      O => \tx_dl_lp_dp_i_3__1_n_0\
    );
\tx_dl_lp_dp_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_11__0_n_0\,
      I1 => txulpsesc_r,
      I2 => \esc_cmd_data_reg_n_0_[0]\,
      I3 => txlpdtesc_r,
      I4 => tx_dl_lp_dn_esc_i,
      I5 => tx_dl_lp_dp_esc_i,
      O => \tx_dl_lp_dp_i_5__0_n_0\
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_8,
      Q => tx_dl_lp_dp_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
txlpdtesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_32,
      Q => txlpdtesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_28,
      Q => \txtriggeresc_r_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_27,
      Q => p_2_in,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_26,
      Q => p_0_in_0,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_25,
      Q => \txtriggeresc_r_reg_n_0_[3]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\txulpsesc_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => \txulpsesc_r_i_2__0_n_0\
    );
txulpsesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_31,
      Q => txulpsesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_89 is
  port (
    \out\ : out STD_LOGIC;
    esc_ctrl_all_sm : out STD_LOGIC;
    esc_stopstate_reg_0 : out STD_LOGIC;
    dl_txreadyesc_reg_0 : out STD_LOGIC;
    esc_ctrl_i : out STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    tx_dl0_lp_dn : out STD_LOGIC;
    tx_dl0_lp_dp : out STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    esc_start : in STD_LOGIC;
    \esc_cmd_data_reg[0]_0\ : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    dl0_txvalidesc : in STD_LOGIC;
    dl0_txulpsexit : in STD_LOGIC;
    dl0_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hs_xfer_done_i : in STD_LOGIC;
    tx_dl_lp_dn_hs_i : in STD_LOGIC;
    tx_dl_lp_dp_hs_i : in STD_LOGIC;
    dl0_txulpsesc : in STD_LOGIC;
    dl0_txlpdtesc : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_89 : entity is "mipi_dphy_v4_1_3_tx_esc_datapath";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_89;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_89 is
  signal \FSM_sequential_dl_tx_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dl_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bit_cnt[3]_i_10_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_11_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_12_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \bit_cnt[3]_i_9_n_0\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \bit_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^dl0_ulpsactivenot\ : STD_LOGIC;
  signal dl_forcetxstopmode_sync_i_n_0 : STD_LOGIC;
  signal dl_tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dl_txreadyesc_i_2_n_0 : STD_LOGIC;
  signal dl_txreadyesc_i_3_n_0 : STD_LOGIC;
  signal dl_txreadyesc_i_4_n_0 : STD_LOGIC;
  signal dl_txreadyesc_i_5_n_0 : STD_LOGIC;
  signal \^dl_txreadyesc_reg_0\ : STD_LOGIC;
  signal dl_ulpsactivenot_i_2_n_0 : STD_LOGIC;
  signal \esc_cmd_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \esc_cmd_data[7]_i_9_n_0\ : STD_LOGIC;
  signal \esc_cmd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \^esc_ctrl_all_sm\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of esc_ctrl_all_sm : signal is std.standard.true;
  signal esc_ctrl_axi_if_i_1_n_0 : STD_LOGIC;
  signal esc_ctrl_axi_if_reg_n_0 : STD_LOGIC;
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg_n_0 : signal is std.standard.true;
  signal \^esc_ctrl_i\ : STD_LOGIC;
  signal esc_start_sync : STD_LOGIC;
  signal esc_stopstate_i_1_n_0 : STD_LOGIC;
  signal init_done_sync_i_n_0 : STD_LOGIC;
  signal init_done_sync_i_n_1 : STD_LOGIC;
  signal init_done_sync_i_n_10 : STD_LOGIC;
  signal init_done_sync_i_n_11 : STD_LOGIC;
  signal init_done_sync_i_n_12 : STD_LOGIC;
  signal init_done_sync_i_n_13 : STD_LOGIC;
  signal init_done_sync_i_n_14 : STD_LOGIC;
  signal init_done_sync_i_n_15 : STD_LOGIC;
  signal init_done_sync_i_n_16 : STD_LOGIC;
  signal init_done_sync_i_n_17 : STD_LOGIC;
  signal init_done_sync_i_n_18 : STD_LOGIC;
  signal init_done_sync_i_n_19 : STD_LOGIC;
  signal init_done_sync_i_n_2 : STD_LOGIC;
  signal init_done_sync_i_n_20 : STD_LOGIC;
  signal init_done_sync_i_n_21 : STD_LOGIC;
  signal init_done_sync_i_n_22 : STD_LOGIC;
  signal init_done_sync_i_n_23 : STD_LOGIC;
  signal init_done_sync_i_n_24 : STD_LOGIC;
  signal init_done_sync_i_n_25 : STD_LOGIC;
  signal init_done_sync_i_n_26 : STD_LOGIC;
  signal init_done_sync_i_n_27 : STD_LOGIC;
  signal init_done_sync_i_n_28 : STD_LOGIC;
  signal init_done_sync_i_n_29 : STD_LOGIC;
  signal init_done_sync_i_n_3 : STD_LOGIC;
  signal init_done_sync_i_n_30 : STD_LOGIC;
  signal init_done_sync_i_n_31 : STD_LOGIC;
  signal init_done_sync_i_n_32 : STD_LOGIC;
  signal init_done_sync_i_n_33 : STD_LOGIC;
  signal init_done_sync_i_n_6 : STD_LOGIC;
  signal init_done_sync_i_n_7 : STD_LOGIC;
  signal init_done_sync_i_n_8 : STD_LOGIC;
  signal init_done_sync_i_n_9 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute DONT_TOUCH of \out\ : signal is std.standard.true;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal tx_dl_lp_dn_esc_i : STD_LOGIC;
  signal tx_dl_lp_dn_i_12_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_15_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_16_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_17_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_18_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_19_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_20_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_21_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_4_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_6_n_0 : STD_LOGIC;
  signal tx_dl_lp_dn_i_7_n_0 : STD_LOGIC;
  signal tx_dl_lp_dp_esc_i : STD_LOGIC;
  signal tx_dl_lp_dp_i_3_n_0 : STD_LOGIC;
  signal tx_dl_lp_dp_i_5_n_0 : STD_LOGIC;
  signal txlpdtesc_r : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \txtriggeresc_r_reg_n_0_[3]\ : STD_LOGIC;
  signal txulpsesc_r : STD_LOGIC;
  signal txulpsesc_r_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[2]_i_7\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_16\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_dl_tx_state[3]_i_6\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[0]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[1]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[2]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dl_tx_state_reg[3]\ : label is "DL_TX_LP_YIELD:0000,DL_TX_ESC_RQST:0001,DL_TX_LP_RQST:0100,DL_TX_ESC_ABORT:0110,DL_TX_ESC_END:0101,DL_TX_LPDT_XFER:0111,DL_TX_ESC_STOP:1001,DL_TX_ESC_BEGIN:0010,DL_TX_ESC_SPACE1:1010,DL_TX_LPDT_RDY:1000,DL_TX_ESC_WAKEUP:1011,DL_TX_ESC_SPACE0:1100,DL_TX_ESC_GO:0011";
  attribute SOFT_HLUTNM of \bit_cnt[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_10\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_11\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_12\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \bit_cnt[3]_i_7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of dl_txreadyesc_i_3 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of dl_txreadyesc_i_4 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of dl_txreadyesc_i_5 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of dl_ulpsactivenot_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \esc_cmd_data[5]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \esc_cmd_data[7]_i_7\ : label is "soft_lutpair22";
  attribute DONT_TOUCH of esc_ctrl_all_sm_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of esc_ctrl_all_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_axi_if_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_axi_if_reg : label is "yes";
  attribute DONT_TOUCH of esc_ctrl_lane_sm_reg : label is std.standard.true;
  attribute KEEP of esc_ctrl_lane_sm_reg : label is "yes";
  attribute DONT_TOUCH of esc_stopstate_reg : label is std.standard.true;
  attribute KEEP of esc_stopstate_reg : label is "yes";
  attribute SOFT_HLUTNM of tx_dl0_lp_dn_INST_0 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of tx_dl0_lp_dp_INST_0 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of tx_dl_lp_dn_i_15 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of tx_dl_lp_dn_i_17 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of tx_dl_lp_dn_i_18 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of tx_dl_lp_dn_i_20 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of tx_dl_lp_dn_i_6 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of txulpsesc_r_i_2 : label is "soft_lutpair15";
begin
  dl0_ulpsactivenot <= \^dl0_ulpsactivenot\;
  dl_txreadyesc_reg_0 <= \^dl_txreadyesc_reg_0\;
  esc_ctrl_all_sm <= \^esc_ctrl_all_sm\;
  esc_ctrl_i <= \^esc_ctrl_i\;
  \out\ <= \^out\;
\FSM_sequential_dl_tx_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \FSM_sequential_dl_tx_state[2]_i_5_n_0\
    );
\FSM_sequential_dl_tx_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[2]_i_7_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      O => \FSM_sequential_dl_tx_state[3]_i_11_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000280000000000"
    )
        port map (
      I0 => dl_txreadyesc_i_4_n_0,
      I1 => tx_dl_lp_dp_esc_i,
      I2 => tx_dl_lp_dn_esc_i,
      I3 => dl_tx_state(0),
      I4 => dl_tx_state(3),
      I5 => \esc_cmd_data[7]_i_6_n_0\,
      O => \FSM_sequential_dl_tx_state[3]_i_15_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => txlpdtesc_r,
      I2 => txulpsesc_r,
      O => \FSM_sequential_dl_tx_state[3]_i_16_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200000000000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => tx_dl_lp_dn_esc_i,
      I4 => tx_dl_lp_dp_esc_i,
      I5 => dl_txreadyesc_i_4_n_0,
      O => \FSM_sequential_dl_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_dl_tx_state[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dl_tx_state(3),
      I1 => dl_tx_state(0),
      O => \FSM_sequential_dl_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_dl_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_3,
      Q => dl_tx_state(0),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_2,
      Q => dl_tx_state(1),
      S => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_1,
      Q => dl_tx_state(2),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\FSM_sequential_dl_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_9,
      D => init_done_sync_i_n_0,
      Q => dl_tx_state(3),
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202000"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => \bit_cnt_reg_n_0_[1]\,
      O => bit_cnt(1)
    );
\bit_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000C00000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      I2 => dl_tx_state(1),
      I3 => dl_tx_state(3),
      I4 => dl_tx_state(0),
      I5 => \bit_cnt_reg_n_0_[0]\,
      O => bit_cnt(2)
    );
\bit_cnt[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(1),
      O => \bit_cnt[3]_i_10_n_0\
    );
\bit_cnt[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"511F"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => \esc_cmd_data[7]_i_6_n_0\,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => tx_dl_lp_dn_esc_i,
      O => \bit_cnt[3]_i_11_n_0\
    );
\bit_cnt[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => \bit_cnt_reg_n_0_[3]\,
      O => \bit_cnt[3]_i_12_n_0\
    );
\bit_cnt[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => \bit_cnt[3]_i_7_n_0\
    );
\bit_cnt[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[1]\,
      I1 => \bit_cnt_reg_n_0_[2]\,
      O => \bit_cnt[3]_i_9_n_0\
    );
\bit_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(0),
      Q => \bit_cnt_reg_n_0_[0]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(1),
      Q => \bit_cnt_reg_n_0_[1]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(2),
      Q => \bit_cnt_reg_n_0_[2]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
\bit_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_13,
      D => bit_cnt(3),
      Q => \bit_cnt_reg_n_0_[3]\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
dl_forcetxstopmode_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_91\
     port map (
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_txclkesc => dl0_txclkesc,
      esc_ctrl_all_sm_reg => \esc_cmd_data_reg[0]_0\,
      s_level_out_d3_reg_0 => dl_forcetxstopmode_sync_i_n_0
    );
dl_txreadyesc_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => tx_dl_lp_dn_i_4_n_0,
      I1 => dl_tx_state(1),
      I2 => dl_tx_state(3),
      I3 => dl_txreadyesc_i_4_n_0,
      I4 => dl_txreadyesc_i_5_n_0,
      I5 => txlpdtesc_r,
      O => dl_txreadyesc_i_2_n_0
    );
dl_txreadyesc_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(1),
      O => dl_txreadyesc_i_3_n_0
    );
dl_txreadyesc_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[3]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      O => dl_txreadyesc_i_4_n_0
    );
dl_txreadyesc_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => dl_txreadyesc_i_5_n_0
    );
dl_txreadyesc_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_23,
      Q => \^dl_txreadyesc_reg_0\,
      R => '0'
    );
dl_ulpsactivenot_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[0]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[3]\,
      O => dl_ulpsactivenot_i_2_n_0
    );
dl_ulpsactivenot_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_24,
      Q => \^dl0_ulpsactivenot\,
      R => '0'
    );
\esc_cmd_data[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \esc_cmd_data[7]_i_9_n_0\,
      I1 => \^dl_txreadyesc_reg_0\,
      I2 => dl0_txvalidesc,
      O => \esc_cmd_data[5]_i_3_n_0\
    );
\esc_cmd_data[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      O => \esc_cmd_data[5]_i_4_n_0\
    );
\esc_cmd_data[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dl0_txvalidesc,
      I1 => \^dl_txreadyesc_reg_0\,
      O => \esc_cmd_data[7]_i_3_n_0\
    );
\esc_cmd_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500000000"
    )
        port map (
      I0 => \bit_cnt[3]_i_10_n_0\,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => dl_txreadyesc_i_5_n_0,
      O => \esc_cmd_data[7]_i_4_n_0\
    );
\esc_cmd_data[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \txtriggeresc_r_reg_n_0_[0]\,
      I1 => p_2_in,
      I2 => p_0_in,
      I3 => \txtriggeresc_r_reg_n_0_[3]\,
      O => \esc_cmd_data[7]_i_6_n_0\
    );
\esc_cmd_data[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(2),
      O => \esc_cmd_data[7]_i_7_n_0\
    );
\esc_cmd_data[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD5555"
    )
        port map (
      I0 => dl_txreadyesc_i_5_n_0,
      I1 => \bit_cnt_reg_n_0_[0]\,
      I2 => \bit_cnt_reg_n_0_[1]\,
      I3 => \bit_cnt_reg_n_0_[2]\,
      I4 => \bit_cnt_reg_n_0_[3]\,
      I5 => \bit_cnt[3]_i_10_n_0\,
      O => \esc_cmd_data[7]_i_9_n_0\
    );
\esc_cmd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_21,
      Q => \esc_cmd_data_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_20,
      Q => data0(0),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_19,
      Q => data0(1),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_18,
      Q => data0(2),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_17,
      Q => data0(3),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_16,
      Q => data0(4),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_15,
      Q => data0(5),
      R => \esc_cmd_data_reg[0]_0\
    );
\esc_cmd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_22,
      D => init_done_sync_i_n_14,
      Q => data0(6),
      R => \esc_cmd_data_reg[0]_0\
    );
esc_ctrl_all_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => esc_ctrl_axi_if_i_1_n_0,
      D => init_done_sync_i_n_10,
      Q => \^esc_ctrl_all_sm\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_axi_if_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1513"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      I3 => dl_tx_state(0),
      O => esc_ctrl_axi_if_i_1_n_0
    );
esc_ctrl_axi_if_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => esc_ctrl_axi_if_i_1_n_0,
      D => init_done_sync_i_n_12,
      Q => esc_ctrl_axi_if_reg_n_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_lane_sm_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => esc_ctrl_axi_if_i_1_n_0,
      D => init_done_sync_i_n_11,
      Q => \^out\,
      R => dl_forcetxstopmode_sync_i_n_0
    );
esc_ctrl_t_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_33,
      Q => \^esc_ctrl_i\,
      R => '0'
    );
esc_start_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_92\
     port map (
      dl0_txclkesc => dl0_txclkesc,
      esc_start => esc_start,
      \out\ => esc_start_sync
    );
esc_stopstate_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0042"
    )
        port map (
      I0 => dl_tx_state(1),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(0),
      I3 => dl_tx_state(2),
      O => esc_stopstate_i_1_n_0
    );
esc_stopstate_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => esc_stopstate_i_1_n_0,
      D => init_done_sync_i_n_30,
      Q => esc_stopstate_reg_0,
      R => dl_forcetxstopmode_sync_i_n_0
    );
init_done_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_93\
     port map (
      D(3) => init_done_sync_i_n_0,
      D(2) => init_done_sync_i_n_1,
      D(1) => init_done_sync_i_n_2,
      D(0) => init_done_sync_i_n_3,
      E(0) => init_done_sync_i_n_9,
      \FSM_sequential_dl_tx_state[2]_i_4_0\ => \FSM_sequential_dl_tx_state[2]_i_7_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]\ => init_done_sync_i_n_10,
      \FSM_sequential_dl_tx_state_reg[0]_0\ => init_done_sync_i_n_11,
      \FSM_sequential_dl_tx_state_reg[0]_1\ => init_done_sync_i_n_12,
      \FSM_sequential_dl_tx_state_reg[0]_2\ => \FSM_sequential_dl_tx_state[3]_i_5_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_3\ => \FSM_sequential_dl_tx_state[3]_i_6_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_4\ => \FSM_sequential_dl_tx_state[3]_i_15_n_0\,
      \FSM_sequential_dl_tx_state_reg[0]_5\ => \FSM_sequential_dl_tx_state[3]_i_16_n_0\,
      \FSM_sequential_dl_tx_state_reg[1]\(3) => init_done_sync_i_n_25,
      \FSM_sequential_dl_tx_state_reg[1]\(2) => init_done_sync_i_n_26,
      \FSM_sequential_dl_tx_state_reg[1]\(1) => init_done_sync_i_n_27,
      \FSM_sequential_dl_tx_state_reg[1]\(0) => init_done_sync_i_n_28,
      \FSM_sequential_dl_tx_state_reg[1]_0\ => init_done_sync_i_n_30,
      \FSM_sequential_dl_tx_state_reg[2]\(0) => init_done_sync_i_n_13,
      \FSM_sequential_dl_tx_state_reg[3]\ => init_done_sync_i_n_7,
      \FSM_sequential_dl_tx_state_reg[3]_0\(3) => \txtriggeresc_r_reg_n_0_[3]\,
      \FSM_sequential_dl_tx_state_reg[3]_0\(2) => p_0_in,
      \FSM_sequential_dl_tx_state_reg[3]_0\(1) => p_2_in,
      \FSM_sequential_dl_tx_state_reg[3]_0\(0) => \txtriggeresc_r_reg_n_0_[0]\,
      Q(3 downto 0) => dl_tx_state(3 downto 0),
      \bit_cnt_reg[0]\(1) => bit_cnt(3),
      \bit_cnt_reg[0]\(0) => bit_cnt(0),
      \bit_cnt_reg[0]_0\ => \bit_cnt[3]_i_7_n_0\,
      \bit_cnt_reg[0]_1\ => \bit_cnt[3]_i_10_n_0\,
      \bit_cnt_reg[0]_2\ => dl_ulpsactivenot_i_2_n_0,
      \bit_cnt_reg[0]_3\(3) => \bit_cnt_reg_n_0_[3]\,
      \bit_cnt_reg[0]_3\(2) => \bit_cnt_reg_n_0_[2]\,
      \bit_cnt_reg[0]_3\(1) => \bit_cnt_reg_n_0_[1]\,
      \bit_cnt_reg[0]_3\(0) => \bit_cnt_reg_n_0_[0]\,
      \bit_cnt_reg[0]_4\ => \bit_cnt[3]_i_12_n_0\,
      \bit_cnt_reg[3]\ => \bit_cnt[3]_i_9_n_0\,
      \bit_cnt_reg[3]_0\ => \bit_cnt[3]_i_11_n_0\,
      dl0_txclkesc => dl0_txclkesc,
      dl0_txdataesc(7 downto 0) => dl0_txdataesc(7 downto 0),
      \dl0_txdataesc[7]\(7) => init_done_sync_i_n_14,
      \dl0_txdataesc[7]\(6) => init_done_sync_i_n_15,
      \dl0_txdataesc[7]\(5) => init_done_sync_i_n_16,
      \dl0_txdataesc[7]\(4) => init_done_sync_i_n_17,
      \dl0_txdataesc[7]\(3) => init_done_sync_i_n_18,
      \dl0_txdataesc[7]\(2) => init_done_sync_i_n_19,
      \dl0_txdataesc[7]\(1) => init_done_sync_i_n_20,
      \dl0_txdataesc[7]\(0) => init_done_sync_i_n_21,
      dl0_txlpdtesc => dl0_txlpdtesc,
      dl0_txlpdtesc_0 => init_done_sync_i_n_32,
      dl0_txrequestesc => dl0_txrequestesc,
      dl0_txtriggeresc(3 downto 0) => dl0_txtriggeresc(3 downto 0),
      \dl0_txtriggeresc[0]\(0) => init_done_sync_i_n_29,
      dl0_txulpsesc => dl0_txulpsesc,
      dl0_txulpsesc_0 => init_done_sync_i_n_31,
      dl0_txulpsexit => dl0_txulpsexit,
      dl0_txvalidesc => dl0_txvalidesc,
      dl0_txvalidesc_0(0) => init_done_sync_i_n_22,
      dl0_txvalidesc_1 => init_done_sync_i_n_23,
      dl0_ulpsactivenot => \^dl0_ulpsactivenot\,
      dl_txreadyesc_reg => \esc_cmd_data_reg[0]_0\,
      dl_txreadyesc_reg_0 => dl_txreadyesc_i_2_n_0,
      \esc_cmd_data_reg[0]\ => init_done_sync_i_n_6,
      \esc_cmd_data_reg[0]_0\ => init_done_sync_i_n_8,
      \esc_cmd_data_reg[0]_1\ => \esc_cmd_data[7]_i_6_n_0\,
      \esc_cmd_data_reg[0]_2\ => \esc_cmd_data[7]_i_7_n_0\,
      \esc_cmd_data_reg[3]\ => \esc_cmd_data[5]_i_4_n_0\,
      \esc_cmd_data_reg[5]\ => \esc_cmd_data[7]_i_4_n_0\,
      \esc_cmd_data_reg[5]_0\ => \esc_cmd_data[5]_i_3_n_0\,
      \esc_cmd_data_reg[6]\(7 downto 1) => data0(6 downto 0),
      \esc_cmd_data_reg[6]\(0) => \esc_cmd_data_reg_n_0_[0]\,
      \esc_cmd_data_reg[6]_0\ => \esc_cmd_data[7]_i_3_n_0\,
      \esc_cmd_data_reg[6]_1\ => \esc_cmd_data[7]_i_9_n_0\,
      \esc_cmd_data_reg[7]\ => \^dl_txreadyesc_reg_0\,
      esc_ctrl_all_sm => \^esc_ctrl_all_sm\,
      esc_ctrl_axi_if_reg => esc_ctrl_axi_if_reg_n_0,
      esc_ctrl_lane_sm_reg => \^out\,
      esc_ctrl_t_reg => init_done_sync_i_n_33,
      esc_ctrl_t_reg_0 => \FSM_sequential_dl_tx_state[3]_i_11_n_0\,
      esc_ctrl_t_reg_1 => \^esc_ctrl_i\,
      esc_ctrl_t_reg_2 => dl_forcetxstopmode_sync_i_n_0,
      \out\ => esc_start_sync,
      s_level_out_d1_cdc_to_reg_0 => s_level_out_d1_cdc_to_reg,
      s_level_out_d3_reg_0 => init_done_sync_i_n_24,
      tx_dl_lp_dn_esc_i => tx_dl_lp_dn_esc_i,
      tx_dl_lp_dn_reg => tx_dl_lp_dn_i_12_n_0,
      tx_dl_lp_dn_reg_0 => tx_dl_lp_dn_i_18_n_0,
      tx_dl_lp_dn_reg_1 => tx_dl_lp_dn_i_16_n_0,
      tx_dl_lp_dn_reg_2 => \FSM_sequential_dl_tx_state[2]_i_5_n_0\,
      tx_dl_lp_dn_reg_3 => tx_dl_lp_dn_i_17_n_0,
      tx_dl_lp_dp_reg => tx_dl_lp_dn_i_4_n_0,
      tx_dl_lp_dp_reg_0 => tx_dl_lp_dn_i_6_n_0,
      tx_dl_lp_dp_reg_1 => tx_dl_lp_dn_i_7_n_0,
      tx_dl_lp_dp_reg_2 => dl_txreadyesc_i_4_n_0,
      tx_dl_lp_dp_reg_3 => tx_dl_lp_dp_i_3_n_0,
      txlpdtesc_r => txlpdtesc_r,
      txulpsesc_r => txulpsesc_r,
      txulpsesc_r_reg => txulpsesc_r_i_2_n_0,
      txulpsesc_r_reg_0 => dl_txreadyesc_i_3_n_0
    );
tx_dl0_lp_dn_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => hs_xfer_done_i,
      I2 => \^esc_ctrl_i\,
      I3 => tx_dl_lp_dn_hs_i,
      O => tx_dl0_lp_dn
    );
tx_dl0_lp_dp_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAC"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dp_hs_i,
      I2 => \^esc_ctrl_i\,
      I3 => hs_xfer_done_i,
      O => tx_dl0_lp_dp
    );
tx_dl_lp_dn_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8380808083838383"
    )
        port map (
      I0 => tx_dl_lp_dn_i_19_n_0,
      I1 => tx_dl_lp_dn_esc_i,
      I2 => tx_dl_lp_dp_esc_i,
      I3 => dl_ulpsactivenot_i_2_n_0,
      I4 => \FSM_sequential_dl_tx_state[3]_i_11_n_0\,
      I5 => tx_dl_lp_dn_i_20_n_0,
      O => tx_dl_lp_dn_i_12_n_0
    );
tx_dl_lp_dn_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tx_dl_lp_dn_esc_i,
      I1 => tx_dl_lp_dp_esc_i,
      O => tx_dl_lp_dn_i_15_n_0
    );
tx_dl_lp_dn_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tx_dl_lp_dp_esc_i,
      I1 => tx_dl_lp_dn_esc_i,
      O => tx_dl_lp_dn_i_16_n_0
    );
tx_dl_lp_dn_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      O => tx_dl_lp_dn_i_17_n_0
    );
tx_dl_lp_dn_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => txulpsesc_r,
      O => tx_dl_lp_dn_i_18_n_0
    );
tx_dl_lp_dn_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAEAAAAAAAEAA"
    )
        port map (
      I0 => tx_dl_lp_dn_i_21_n_0,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => \bit_cnt_reg_n_0_[0]\,
      I5 => dl_tx_state(1),
      O => tx_dl_lp_dn_i_19_n_0
    );
tx_dl_lp_dn_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(3),
      I2 => dl_tx_state(2),
      O => tx_dl_lp_dn_i_20_n_0
    );
tx_dl_lp_dn_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFFD00000000"
    )
        port map (
      I0 => \bit_cnt_reg_n_0_[3]\,
      I1 => \bit_cnt_reg_n_0_[1]\,
      I2 => \bit_cnt_reg_n_0_[2]\,
      I3 => \bit_cnt_reg_n_0_[0]\,
      I4 => dl_tx_state(3),
      I5 => dl_tx_state(1),
      O => tx_dl_lp_dn_i_21_n_0
    );
tx_dl_lp_dn_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      O => tx_dl_lp_dn_i_4_n_0
    );
tx_dl_lp_dn_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => dl_tx_state(0),
      I1 => dl_tx_state(2),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => tx_dl_lp_dn_i_6_n_0
    );
tx_dl_lp_dn_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0808"
    )
        port map (
      I0 => tx_dl_lp_dn_i_15_n_0,
      I1 => dl_tx_state(0),
      I2 => \bit_cnt_reg_n_0_[3]\,
      I3 => dl_ulpsactivenot_i_2_n_0,
      I4 => \FSM_sequential_dl_tx_state[3]_i_16_n_0\,
      I5 => dl_tx_state(3),
      O => tx_dl_lp_dn_i_7_n_0
    );
tx_dl_lp_dn_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_6,
      Q => tx_dl_lp_dn_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
tx_dl_lp_dp_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF07F3FFFF04C0"
    )
        port map (
      I0 => txlpdtesc_r,
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(2),
      I4 => tx_dl_lp_dp_i_5_n_0,
      I5 => dl_tx_state(1),
      O => tx_dl_lp_dp_i_3_n_0
    );
tx_dl_lp_dp_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000020"
    )
        port map (
      I0 => \FSM_sequential_dl_tx_state[3]_i_11_n_0\,
      I1 => txulpsesc_r,
      I2 => \esc_cmd_data_reg_n_0_[0]\,
      I3 => txlpdtesc_r,
      I4 => tx_dl_lp_dn_esc_i,
      I5 => tx_dl_lp_dp_esc_i,
      O => tx_dl_lp_dp_i_5_n_0
    );
tx_dl_lp_dp_reg: unisim.vcomponents.FDSE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_7,
      D => init_done_sync_i_n_8,
      Q => tx_dl_lp_dp_esc_i,
      S => dl_forcetxstopmode_sync_i_n_0
    );
txlpdtesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_32,
      Q => txlpdtesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_28,
      Q => \txtriggeresc_r_reg_n_0_[0]\,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_27,
      Q => p_2_in,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_26,
      Q => p_0_in,
      R => \esc_cmd_data_reg[0]_0\
    );
\txtriggeresc_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => init_done_sync_i_n_29,
      D => init_done_sync_i_n_25,
      Q => \txtriggeresc_r_reg_n_0_[3]\,
      R => \esc_cmd_data_reg[0]_0\
    );
txulpsesc_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dl_tx_state(2),
      I1 => dl_tx_state(0),
      I2 => dl_tx_state(3),
      I3 => dl_tx_state(1),
      O => txulpsesc_r_i_2_n_0
    );
txulpsesc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => init_done_sync_i_n_31,
      Q => txulpsesc_r,
      R => \esc_cmd_data_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_support_rst_logic is
  port (
    core_rst_0 : out STD_LOGIC;
    system_rst : out STD_LOGIC;
    system_rst_escclk : out STD_LOGIC;
    system_rst_byteclk : out STD_LOGIC;
    system_rst_div4clk : out STD_LOGIC;
    phy_rst : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    phy_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_support_rst_logic : entity is "mipi_dphy_v4_1_3_tx_support_rst_logic";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_support_rst_logic;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_support_rst_logic is
  signal \FSM_sequential_rst_blk_state[0]_i_1_n_0\ : STD_LOGIC;
  signal core_rst_sync : STD_LOGIC;
  signal phy_rdy_sync_i_n_0 : STD_LOGIC;
  signal phy_rdy_sync_i_n_1 : STD_LOGIC;
  signal phy_rdy_sync_i_n_2 : STD_LOGIC;
  signal phy_rdy_sync_i_n_3 : STD_LOGIC;
  signal phy_rdy_sync_i_n_5 : STD_LOGIC;
  signal phy_rdy_sync_i_n_6 : STD_LOGIC;
  signal \^phy_rst\ : STD_LOGIC;
  signal rst_blk_state : STD_LOGIC;
  signal \rst_blk_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^system_rst\ : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of system_rst : signal is std.standard.true;
  signal \^system_rst_byteclk\ : STD_LOGIC;
  attribute DONT_TOUCH of system_rst_byteclk : signal is std.standard.true;
  signal \^system_rst_div4clk\ : STD_LOGIC;
  attribute DONT_TOUCH of system_rst_div4clk : signal is std.standard.true;
  signal \^system_rst_escclk\ : STD_LOGIC;
  attribute DONT_TOUCH of system_rst_escclk : signal is std.standard.true;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[0]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rst_blk_state_reg[1]\ : label is "RST_BEGIN:000,RELEASE_PHY_RESET:010,ASSERT_ALL_RESETS:001,RESET_FSM_DONE:011,CHECK_SRST:100";
  attribute DONT_TOUCH of system_rst_byteclk_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of system_rst_byteclk_reg : label is "yes";
  attribute DONT_TOUCH of system_rst_div4clk_reg : label is std.standard.true;
  attribute KEEP of system_rst_div4clk_reg : label is "yes";
  attribute DONT_TOUCH of system_rst_escclk_reg : label is std.standard.true;
  attribute KEEP of system_rst_escclk_reg : label is "yes";
  attribute DONT_TOUCH of system_rst_reg : label is std.standard.true;
  attribute KEEP of system_rst_reg : label is "yes";
begin
  phy_rst <= \^phy_rst\;
  system_rst <= \^system_rst\;
  system_rst_byteclk <= \^system_rst_byteclk\;
  system_rst_div4clk <= \^system_rst_div4clk\;
  system_rst_escclk <= \^system_rst_escclk\;
\FSM_sequential_rst_blk_state[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rst_blk_state__0\(1),
      I1 => \rst_blk_state__0\(0),
      O => \FSM_sequential_rst_blk_state[0]_i_1_n_0\
    );
\FSM_sequential_rst_blk_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => \FSM_sequential_rst_blk_state[0]_i_1_n_0\,
      Q => \rst_blk_state__0\(0)
    );
\FSM_sequential_rst_blk_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => core_clk,
      CE => rst_blk_state,
      CLR => core_rst_sync,
      D => phy_rdy_sync_i_n_5,
      Q => \rst_blk_state__0\(1)
    );
cl_ulpsactivenot_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => core_rst,
      I1 => \^system_rst\,
      I2 => \out\,
      O => core_rst_0
    );
core_rst_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1\
     port map (
      core_clk => core_clk,
      \out\ => core_rst_sync,
      system_rst_in => system_rst_in
    );
phy_rdy_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_14\
     port map (
      D(0) => phy_rdy_sync_i_n_5,
      E(0) => rst_blk_state,
      Q(1 downto 0) => \rst_blk_state__0\(1 downto 0),
      core_clk => core_clk,
      phy_ready => phy_ready,
      phy_rst => \^phy_rst\,
      s_level_out_d3_reg_0 => phy_rdy_sync_i_n_0,
      s_level_out_d3_reg_1 => phy_rdy_sync_i_n_1,
      s_level_out_d3_reg_2 => phy_rdy_sync_i_n_2,
      s_level_out_d3_reg_3 => phy_rdy_sync_i_n_3,
      s_level_out_d3_reg_4 => phy_rdy_sync_i_n_6,
      system_rst => \^system_rst\,
      system_rst_byteclk => \^system_rst_byteclk\,
      system_rst_div4clk => \^system_rst_div4clk\,
      system_rst_escclk => \^system_rst_escclk\
    );
phy_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => phy_rdy_sync_i_n_6,
      PRE => core_rst_sync,
      Q => \^phy_rst\
    );
system_rst_byteclk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => phy_rdy_sync_i_n_1,
      PRE => core_rst_sync,
      Q => \^system_rst_byteclk\
    );
system_rst_div4clk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => phy_rdy_sync_i_n_2,
      PRE => core_rst_sync,
      Q => \^system_rst_div4clk\
    );
system_rst_escclk_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => phy_rdy_sync_i_n_0,
      PRE => core_rst_sync,
      Q => \^system_rst_escclk\
    );
system_rst_reg: unisim.vcomponents.FDPE
     port map (
      C => core_clk,
      CE => '1',
      D => phy_rdy_sync_i_n_3,
      PRE => core_rst_sync,
      Q => \^system_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_clk_rst_top is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \bs_rst_int_r_reg[15]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    bsctrl_rst : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_seq_done1 : out STD_LOGIC;
    n0_en_vtc_in : out STD_LOGIC;
    n1_en_vtc_in : out STD_LOGIC;
    n2_en_vtc_in : out STD_LOGIC;
    shared_pll0_locked_in : in STD_LOGIC;
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_clk : in STD_LOGIC;
    shared_pll0_clkout0_in : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ : in STD_LOGIC;
    n0_vtc_rdy_out : in STD_LOGIC;
    n1_vtc_rdy_out : in STD_LOGIC;
    n2_vtc_rdy_out : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ : in STD_LOGIC;
    \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ : in STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC;
    en_vtc_bsc1 : in STD_LOGIC;
    en_vtc_bsc2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_clk_rst_top : entity is "high_speed_selectio_wiz_v3_5_1_clk_rst_top";
end mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_clk_rst_top;

architecture STRUCTURE of mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_clk_rst_top is
begin
rst_scheme_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_rst_scheme
     port map (
      \GEN_RIU_NOT_FROM_PLL.bs_dly_rst_reg_0\ => bsctrl_rst,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]_0\ => \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\,
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg_0\ => rst_seq_done1,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_1\ => \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\,
      Q(0) => Q(0),
      bs_rst_dphy_in => bs_rst_dphy_in,
      \bs_rst_int_r_reg[15]_0\(4 downto 0) => \bs_rst_int_r_reg[15]\(4 downto 0),
      en_vtc_bsc0 => en_vtc_bsc0,
      en_vtc_bsc1 => en_vtc_bsc1,
      en_vtc_bsc2 => en_vtc_bsc2,
      in0(0) => in0(0),
      multi_intf_lock_in => multi_intf_lock_in,
      n0_en_vtc_in => n0_en_vtc_in,
      n0_vtc_rdy_out => n0_vtc_rdy_out,
      n1_en_vtc_in => n1_en_vtc_in,
      n1_vtc_rdy_out => n1_vtc_rdy_out,
      n2_en_vtc_in => n2_en_vtc_in,
      n2_vtc_rdy_out => n2_vtc_rdy_out,
      \out\(4 downto 0) => \out\(4 downto 0),
      riu_clk => riu_clk,
      rst => rst,
      shared_pll0_clkout0_in => shared_pll0_clkout0_in,
      shared_pll0_locked_in => shared_pll0_locked_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane is
  port (
    en_hs_datapath_r : out STD_LOGIC;
    hs_dp_sync_out : out STD_LOGIC;
    en_hs_datapath_reg : out STD_LOGIC;
    s_level_out_d3_reg : out STD_LOGIC;
    en_hs_datapath_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    en_hs_datapath_reg_1 : out STD_LOGIC;
    hs_xfer_done : out STD_LOGIC;
    dl1_txrequesths_0 : out STD_LOGIC;
    dl2_txrequesths_0 : out STD_LOGIC;
    dl3_txrequesths_0 : out STD_LOGIC;
    tx_dl0_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    esc_ctrl_all_sm : out STD_LOGIC;
    timeout_zero_out_i_0 : out STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ : out STD_LOGIC;
    dl_txreadyesc_reg : out STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    tx_dl0_lp_dn : out STD_LOGIC;
    tx_dl0_lp_dp : out STD_LOGIC;
    tx_dl0_en_lp_tst : out STD_LOGIC;
    timeout_hsexit : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_dl0_en_hs_tst : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    \cl_tx_state_reg[0]\ : in STD_LOGIC;
    dl_status_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dl1_txrequesths : in STD_LOGIC;
    dl2_txrequesths : in STD_LOGIC;
    dl3_txrequesths : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    dl0_txrequesths : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl_txrequesths_r_reg_0 : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    \esc_cmd_data_reg[0]\ : in STD_LOGIC;
    dl0_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txvalidesc : in STD_LOGIC;
    dl0_txulpsexit : in STD_LOGIC;
    dl0_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg_2 : in STD_LOGIC;
    en_lp_01_cnt_reg : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC;
    dl0_txulpsesc : in STD_LOGIC;
    dl0_txlpdtesc : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane : entity is "mipi_dphy_v4_1_3_tx_data_lane";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane is
  signal dl_active_lane_coreclk_sync : STD_LOGIC;
  signal dl_active_lane_div4clk_sync : STD_LOGIC;
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_cal_hs_datapath : STD_LOGIC;
  signal en_cal_hs_datapath_sync : STD_LOGIC;
  signal en_cal_hs_datapath_sync_i_n_1 : STD_LOGIC;
  signal \^en_hs_datapath_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en_hs_datapath_sync_i_n_4 : STD_LOGIC;
  signal esc_ctrl_i : STD_LOGIC;
  signal esc_ctrl_lane_sm : STD_LOGIC;
  signal esc_start : STD_LOGIC;
  signal esc_stopstate_coreclk_sync : STD_LOGIC;
  signal esc_stopstate_i : STD_LOGIC;
  signal \^hs_dp_sync_out\ : STD_LOGIC;
  signal hs_xfer_done_i : STD_LOGIC;
  signal \^s_level_out_d3_reg\ : STD_LOGIC;
  signal tx_dl_lp_dn_hs_i : STD_LOGIC;
  signal tx_dl_lp_dp_hs_i : STD_LOGIC;
  signal u_tx_data_lane_sm_n_8 : STD_LOGIC;
begin
  en_hs_datapath_reg_0(0) <= \^en_hs_datapath_reg_0\(0);
  hs_dp_sync_out <= \^hs_dp_sync_out\;
  s_level_out_d3_reg <= \^s_level_out_d3_reg\;
dl_active_lane_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_82\
     port map (
      core_clk => core_clk,
      \out\ => dl_active_lane_coreclk_sync
    );
dl_active_lane_div4clk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_83\
     port map (
      \out\ => dl_active_lane_div4clk_sync,
      tx_div4_clk => tx_div4_clk
    );
dl_stopstate_coreclk_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => u_tx_data_lane_sm_n_8,
      Q => dl0_stopstate,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl0_txrequesths,
      Q => dl_txrequesths_r,
      R => dl_txrequesths_r_reg_0
    );
en_cal_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_84\
     port map (
      en_cal_hs_datapath => en_cal_hs_datapath,
      hs_dp_sync_out => \^hs_dp_sync_out\,
      \out\ => en_cal_hs_datapath_sync,
      s_level_out_d3_reg_0 => en_cal_hs_datapath_sync_i_n_1,
      tx_div4_clk => tx_div4_clk
    );
en_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_85\
     port map (
      dl0_txrequesths => dl0_txrequesths,
      dl0_txrequesths_0 => en_hs_datapath_sync_i_n_4,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txrequesths_0 => dl1_txrequesths_0,
      dl2_txrequesths => dl2_txrequesths,
      dl2_txrequesths_0 => dl2_txrequesths_0,
      dl3_txrequesths => dl3_txrequesths,
      dl3_txrequesths_0 => dl3_txrequesths_0,
      \out\ => \^hs_dp_sync_out\,
      s_level_out_d1_cdc_to_reg_0 => \^en_hs_datapath_reg_0\(0),
      tx_div4_clk => tx_div4_clk
    );
esc_stopstate_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_86\
     port map (
      core_clk => core_clk,
      \out\ => esc_stopstate_coreclk_sync,
      s_level_out_d1_cdc_to_reg_0 => esc_stopstate_i
    );
\gen_tx_dl_en_tst_up.hs_xfer_done_sync_i\: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_87\
     port map (
      \cl_tx_state_reg[0]\ => \cl_tx_state_reg[0]\,
      \cl_tx_state_reg[0]_0\ => \^en_hs_datapath_reg_0\(0),
      core_clk => core_clk,
      core_rst => core_rst,
      dl_hs_exit_done_i(2 downto 0) => dl_hs_exit_done_i(2 downto 0),
      dl_status_reg(2 downto 0) => dl_status_reg(2 downto 0),
      en_hs_datapath_reg => en_hs_datapath_reg,
      hs_xfer_done => hs_xfer_done,
      hs_xfer_done_i => hs_xfer_done_i,
      s_level_out_d3_reg_0 => \^s_level_out_d3_reg\
    );
u_tx_data_lane_sm: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_88
     port map (
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_enable => dl0_enable,
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_txrequestesc => dl0_txrequestesc,
      dl_status_reg(2 downto 0) => dl_status_reg(2 downto 0),
      dl_stopstate_coreclk_reg => esc_stopstate_coreclk_sync,
      dl_txrequesths_r => dl_txrequesths_r,
      en_cal_hs_datapath => en_cal_hs_datapath,
      en_hs_datapath_reg_0 => \^en_hs_datapath_reg_0\(0),
      en_hs_datapath_reg_1 => en_hs_datapath_reg_1,
      en_hs_datapath_reg_2 => en_hs_datapath_reg_2,
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg,
      esc_start => esc_start,
      init_done_reg => u_tx_data_lane_sm_n_8,
      \out\ => esc_ctrl_lane_sm,
      start_clkpost_r_i_2 => \^s_level_out_d3_reg\,
      system_rst => system_rst,
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_hsexit_reg_0 => timeout_hsexit(0),
      timeout_hsexit_reg_1 => dl_active_lane_coreclk_sync,
      tx_dl0_en_hs_tst => tx_dl0_en_hs_tst,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_esc_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_89
     port map (
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_txclkesc => dl0_txclkesc,
      dl0_txdataesc(7 downto 0) => dl0_txdataesc(7 downto 0),
      dl0_txlpdtesc => dl0_txlpdtesc,
      dl0_txrequestesc => dl0_txrequestesc,
      dl0_txtriggeresc(3 downto 0) => dl0_txtriggeresc(3 downto 0),
      dl0_txulpsesc => dl0_txulpsesc,
      dl0_txulpsexit => dl0_txulpsexit,
      dl0_txvalidesc => dl0_txvalidesc,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl_txreadyesc_reg_0 => dl_txreadyesc_reg,
      \esc_cmd_data_reg[0]_0\ => \esc_cmd_data_reg[0]\,
      esc_ctrl_all_sm => esc_ctrl_all_sm,
      esc_ctrl_i => esc_ctrl_i,
      esc_start => esc_start,
      esc_stopstate_reg_0 => esc_stopstate_i,
      hs_xfer_done_i => hs_xfer_done_i,
      \out\ => esc_ctrl_lane_sm,
      s_level_out_d1_cdc_to_reg => s_level_out_d1_cdc_to_reg,
      tx_dl0_lp_dn => tx_dl0_lp_dn,
      tx_dl0_lp_dp => tx_dl0_lp_dp,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_hs_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_90
     port map (
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ => \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\,
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_1\ => en_cal_hs_datapath_sync,
      dl0_txdatahs(7 downto 0) => dl0_txdatahs(7 downto 0),
      dl0_txrequesths => dl0_txrequesths,
      en_hs_datapath_r => en_hs_datapath_r,
      en_hs_datapath_r_reg_0 => \^hs_dp_sync_out\,
      esc_ctrl_i => esc_ctrl_i,
      hs_xfer_done_i => hs_xfer_done_i,
      hs_xfer_done_reg_0 => dl_active_lane_div4clk_sync,
      \out\ => \out\,
      time_out_zero_reg_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl0_en_lp_tst => tx_dl0_en_lp_tst,
      tx_dl0_hs_dp(7 downto 0) => tx_dl0_hs_dp(7 downto 0),
      \zero_count_reg[31]_0\ => en_cal_hs_datapath_sync_i_n_1,
      \zero_count_reg[31]_1\ => en_hs_datapath_sync_i_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_7 is
  port (
    \out\ : out STD_LOGIC;
    tx_dl1_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    dl_status_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ : out STD_LOGIC;
    dl_txreadyesc_reg : out STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    tx_dl1_lp_dn : out STD_LOGIC;
    tx_dl1_lp_dp : out STD_LOGIC;
    tx_dl1_en_lp_tst : out STD_LOGIC;
    tx_dl1_en_hs_tst : out STD_LOGIC;
    hs_xfer_done_all : out STD_LOGIC;
    timeout_hsexit_all : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    esc_active_all_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : in STD_LOGIC;
    dl1_txrequesths : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl_txrequesths_r_reg_0 : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    \FSM_sequential_dl_tx_sm_state[2]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    \esc_cmd_data_reg[0]\ : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC;
    \zero_count_reg[31]\ : in STD_LOGIC;
    dl1_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timeout_zero_out_i_0 : in STD_LOGIC;
    dl1_txvalidesc : in STD_LOGIC;
    dl1_txulpsexit : in STD_LOGIC;
    dl1_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    en_hs_datapath_r : in STD_LOGIC;
    dl1_txulpsesc : in STD_LOGIC;
    dl1_txlpdtesc : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_init_done_coreclk_i : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    en_lp_01_cnt_reg : in STD_LOGIC;
    system_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_7 : entity is "mipi_dphy_v4_1_3_tx_data_lane";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_7;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_7 is
  signal dl_active_lane_coreclk_sync : STD_LOGIC;
  signal dl_active_lane_div4clk_sync : STD_LOGIC;
  signal \^dl_status_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_cal_hs_datapath : STD_LOGIC;
  signal en_cal_hs_datapath_sync : STD_LOGIC;
  signal en_cal_hs_datapath_sync_i_n_1 : STD_LOGIC;
  signal esc_ctrl_i : STD_LOGIC;
  signal esc_ctrl_lane_sm : STD_LOGIC;
  signal esc_start : STD_LOGIC;
  signal esc_stopstate_coreclk_sync : STD_LOGIC;
  signal esc_stopstate_i : STD_LOGIC;
  signal hs_xfer_done_i : STD_LOGIC;
  signal tx_dl_lp_dn_hs_i : STD_LOGIC;
  signal tx_dl_lp_dp_hs_i : STD_LOGIC;
  signal u_tx_data_lane_sm_n_7 : STD_LOGIC;
begin
  dl_status_reg(0) <= \^dl_status_reg\(0);
dl_active_lane_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_63\
     port map (
      core_clk => core_clk,
      \out\ => dl_active_lane_coreclk_sync
    );
dl_active_lane_div4clk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_64\
     port map (
      \out\ => dl_active_lane_div4clk_sync,
      tx_div4_clk => tx_div4_clk
    );
dl_stopstate_coreclk_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => u_tx_data_lane_sm_n_7,
      Q => dl1_stopstate,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl1_txrequesths,
      Q => dl_txrequesths_r,
      R => dl_txrequesths_r_reg_0
    );
en_cal_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_65\
     port map (
      en_cal_hs_datapath => en_cal_hs_datapath,
      hs_dp_sync_out => hs_dp_sync_out,
      \out\ => en_cal_hs_datapath_sync,
      s_level_out_d3_reg_0 => en_cal_hs_datapath_sync_i_n_1,
      tx_div4_clk => tx_div4_clk
    );
en_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_66\
     port map (
      dl_status_reg(0) => \^dl_status_reg\(0),
      tx_div4_clk => tx_div4_clk
    );
esc_stopstate_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_67\
     port map (
      core_clk => core_clk,
      \out\ => esc_stopstate_coreclk_sync,
      s_level_out_d1_cdc_to_reg_0 => esc_stopstate_i
    );
\gen_tx_dl_en_tst_up.hs_xfer_done_sync_i\: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_68\
     port map (
      core_clk => core_clk,
      core_rst => core_rst,
      dl_hs_exit_done_i(2 downto 0) => dl_hs_exit_done_i(2 downto 0),
      hs_xfer_done_all => hs_xfer_done_all,
      hs_xfer_done_i => hs_xfer_done_i,
      \out\ => \out\
    );
u_tx_data_lane_sm: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_69
     port map (
      \FSM_sequential_dl_tx_sm_state[2]_i_4\(2 downto 0) => \FSM_sequential_dl_tx_sm_state[2]_i_4\(2 downto 0),
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl1_enable => dl1_enable,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl1_txrequestesc => dl1_txrequestesc,
      dl_status_reg(0) => \^dl_status_reg\(0),
      dl_stopstate_coreclk_reg => esc_stopstate_coreclk_sync,
      dl_txrequesths_r => dl_txrequesths_r,
      en_cal_hs_datapath => en_cal_hs_datapath,
      en_hs_datapath_reg_0 => en_hs_datapath_reg,
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg,
      esc_start => esc_start,
      init_done_reg => u_tx_data_lane_sm_n_7,
      \out\ => esc_ctrl_lane_sm,
      system_rst => system_rst,
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_hsexit_reg_0 => dl_active_lane_coreclk_sync,
      tx_dl1_en_hs_tst => tx_dl1_en_hs_tst,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_esc_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_70
     port map (
      dl0_txclkesc => dl0_txclkesc,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl1_txdataesc(7 downto 0) => dl1_txdataesc(7 downto 0),
      dl1_txlpdtesc => dl1_txlpdtesc,
      dl1_txrequestesc => dl1_txrequestesc,
      dl1_txtriggeresc(3 downto 0) => dl1_txtriggeresc(3 downto 0),
      dl1_txulpsesc => dl1_txulpsesc,
      dl1_txulpsexit => dl1_txulpsexit,
      dl1_txvalidesc => dl1_txvalidesc,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl_txreadyesc_reg_0 => dl_txreadyesc_reg,
      esc_active_all_reg(2 downto 0) => esc_active_all_reg(2 downto 0),
      \esc_cmd_data_reg[0]_0\ => \esc_cmd_data_reg[0]\,
      esc_ctrl_i => esc_ctrl_i,
      esc_start => esc_start,
      esc_stopstate_reg_0 => esc_stopstate_i,
      hs_xfer_done_i => hs_xfer_done_i,
      \out\ => esc_ctrl_lane_sm,
      p_0_in => p_0_in,
      s_level_out_d1_cdc_to_reg => s_level_out_d1_cdc_to_reg,
      tx_dl1_lp_dn => tx_dl1_lp_dn,
      tx_dl1_lp_dp => tx_dl1_lp_dp,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_hs_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_71
     port map (
      \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\ => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\,
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ => \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\,
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txrequesths => dl1_txrequesths,
      en_hs_datapath_r => en_hs_datapath_r,
      esc_ctrl_i => esc_ctrl_i,
      hs_dp_sync_out => hs_dp_sync_out,
      hs_xfer_done_i => hs_xfer_done_i,
      hs_xfer_done_reg_0 => dl_active_lane_div4clk_sync,
      \out\ => en_cal_hs_datapath_sync,
      timeout_zero_out_i_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl1_en_lp_tst => tx_dl1_en_lp_tst,
      tx_dl1_hs_dp(7 downto 0) => tx_dl1_hs_dp(7 downto 0),
      \zero_count_reg[31]_0\ => en_cal_hs_datapath_sync_i_n_1,
      \zero_count_reg[31]_1\ => \zero_count_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_8 is
  port (
    \out\ : out STD_LOGIC;
    tx_dl2_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    esc_ctrl_all_sm_reg : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ : out STD_LOGIC;
    timeout_hsexit_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl_txreadyesc_reg : out STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    dl2_stopstate : out STD_LOGIC;
    tx_dl2_lp_dn : out STD_LOGIC;
    tx_dl2_lp_dp : out STD_LOGIC;
    tx_dl2_en_lp_tst : out STD_LOGIC;
    tx_dl2_en_hs_tst : out STD_LOGIC;
    s_level_out_d3_reg : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : in STD_LOGIC;
    dl2_txrequesths : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl_txrequesths_r_reg_0 : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    \esc_cmd_data_reg[0]\ : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC;
    \zero_count_reg[31]\ : in STD_LOGIC;
    dl2_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timeout_zero_out_i_0 : in STD_LOGIC;
    dl2_txvalidesc : in STD_LOGIC;
    dl2_txulpsexit : in STD_LOGIC;
    dl2_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    en_hs_datapath_r : in STD_LOGIC;
    dl2_txulpsesc : in STD_LOGIC;
    dl2_txlpdtesc : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_txclkactivehs_i_3 : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    cl_txclkactivehs_i : in STD_LOGIC;
    en_hs_datapath_reg : in STD_LOGIC;
    en_lp_01_cnt_reg : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    timeout_hsexit_all : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_8 : entity is "mipi_dphy_v4_1_3_tx_data_lane";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_8;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_8 is
  signal dl_active_lane_coreclk_sync : STD_LOGIC;
  signal dl_active_lane_div4clk_sync : STD_LOGIC;
  signal \^dl_status_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_cal_hs_datapath : STD_LOGIC;
  signal en_cal_hs_datapath_sync : STD_LOGIC;
  signal en_cal_hs_datapath_sync_i_n_1 : STD_LOGIC;
  signal esc_ctrl_i : STD_LOGIC;
  signal esc_ctrl_lane_sm : STD_LOGIC;
  signal esc_start : STD_LOGIC;
  signal esc_stopstate_coreclk_sync : STD_LOGIC;
  signal esc_stopstate_i : STD_LOGIC;
  signal hs_xfer_done_i : STD_LOGIC;
  signal tx_dl_lp_dn_hs_i : STD_LOGIC;
  signal tx_dl_lp_dp_hs_i : STD_LOGIC;
  signal u_tx_data_lane_sm_n_7 : STD_LOGIC;
begin
  dl_status_reg(0) <= \^dl_status_reg\(0);
dl_active_lane_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_44\
     port map (
      core_clk => core_clk,
      \out\ => dl_active_lane_coreclk_sync
    );
dl_active_lane_div4clk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_45\
     port map (
      \out\ => dl_active_lane_div4clk_sync,
      tx_div4_clk => tx_div4_clk
    );
dl_stopstate_coreclk_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => u_tx_data_lane_sm_n_7,
      Q => dl2_stopstate,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl2_txrequesths,
      Q => dl_txrequesths_r,
      R => dl_txrequesths_r_reg_0
    );
en_cal_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_46\
     port map (
      en_cal_hs_datapath => en_cal_hs_datapath,
      hs_dp_sync_out => hs_dp_sync_out,
      \out\ => en_cal_hs_datapath_sync,
      s_level_out_d3_reg_0 => en_cal_hs_datapath_sync_i_n_1,
      tx_div4_clk => tx_div4_clk
    );
en_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_47\
     port map (
      dl_status_reg(0) => \^dl_status_reg\(0),
      tx_div4_clk => tx_div4_clk
    );
esc_stopstate_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_48\
     port map (
      core_clk => core_clk,
      \out\ => esc_stopstate_coreclk_sync,
      s_level_out_d1_cdc_to_reg_0 => esc_stopstate_i
    );
\gen_tx_dl_en_tst_up.hs_xfer_done_sync_i\: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_49\
     port map (
      cl_txclkactivehs_i_3 => cl_txclkactivehs_i_3,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_hs_exit_done_i(2 downto 0) => dl_hs_exit_done_i(2 downto 0),
      hs_xfer_done_i => hs_xfer_done_i,
      \out\ => \out\,
      s_level_out_d3_reg_0 => s_level_out_d3_reg
    );
u_tx_data_lane_sm: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm_50
     port map (
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl2_enable => dl2_enable,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl2_txrequestesc => dl2_txrequestesc,
      dl_status_reg(0) => \^dl_status_reg\(0),
      dl_stopstate_coreclk_reg => esc_stopstate_coreclk_sync,
      dl_txrequesths_r => dl_txrequesths_r,
      en_cal_hs_datapath => en_cal_hs_datapath,
      en_hs_datapath_reg_0 => en_hs_datapath_reg,
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg,
      esc_start => esc_start,
      init_done_reg => u_tx_data_lane_sm_n_7,
      \out\ => esc_ctrl_lane_sm,
      system_rst => system_rst,
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_hsexit_reg_0 => timeout_hsexit_reg(0),
      timeout_hsexit_reg_1 => dl_active_lane_coreclk_sync,
      tx_dl2_en_hs_tst => tx_dl2_en_hs_tst,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_esc_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath_51
     port map (
      dl0_txclkesc => dl0_txclkesc,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl2_txdataesc(7 downto 0) => dl2_txdataesc(7 downto 0),
      dl2_txlpdtesc => dl2_txlpdtesc,
      dl2_txrequestesc => dl2_txrequestesc,
      dl2_txtriggeresc(3 downto 0) => dl2_txtriggeresc(3 downto 0),
      dl2_txulpsesc => dl2_txulpsesc,
      dl2_txulpsexit => dl2_txulpsexit,
      dl2_txvalidesc => dl2_txvalidesc,
      dl2_ulpsactivenot => dl2_ulpsactivenot,
      dl_txreadyesc_reg_0 => dl_txreadyesc_reg,
      \esc_cmd_data_reg[0]_0\ => \esc_cmd_data_reg[0]\,
      esc_ctrl_all_sm_reg_0 => esc_ctrl_all_sm_reg,
      esc_ctrl_i => esc_ctrl_i,
      esc_start => esc_start,
      esc_stopstate_reg_0 => esc_stopstate_i,
      hs_xfer_done_i => hs_xfer_done_i,
      \out\ => esc_ctrl_lane_sm,
      s_level_out_d1_cdc_to_reg => s_level_out_d1_cdc_to_reg,
      tx_dl2_lp_dn => tx_dl2_lp_dn,
      tx_dl2_lp_dp => tx_dl2_lp_dp,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_hs_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath_52
     port map (
      \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\ => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\,
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ => \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\,
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txrequesths => dl2_txrequesths,
      en_hs_datapath_r => en_hs_datapath_r,
      esc_ctrl_i => esc_ctrl_i,
      hs_dp_sync_out => hs_dp_sync_out,
      hs_xfer_done_i => hs_xfer_done_i,
      hs_xfer_done_reg_0 => dl_active_lane_div4clk_sync,
      \out\ => en_cal_hs_datapath_sync,
      timeout_zero_out_i_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl2_en_lp_tst => tx_dl2_en_lp_tst,
      tx_dl2_hs_dp(7 downto 0) => tx_dl2_hs_dp(7 downto 0),
      \zero_count_reg[31]_0\ => en_cal_hs_datapath_sync_i_n_1,
      \zero_count_reg[31]_1\ => \zero_count_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_9 is
  port (
    \out\ : out STD_LOGIC;
    tx_dl3_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    esc_ctrl_all_sm_reg : out STD_LOGIC;
    dl_status_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ : out STD_LOGIC;
    timeout_hsexit_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl_txreadyesc_reg : out STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    dl3_stopstate : out STD_LOGIC;
    tx_dl3_lp_dn : out STD_LOGIC;
    tx_dl3_lp_dp : out STD_LOGIC;
    tx_dl3_en_lp_tst : out STD_LOGIC;
    tx_dl3_en_hs_tst : out STD_LOGIC;
    hs_active_all : out STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ : in STD_LOGIC;
    dl3_txrequesths : in STD_LOGIC;
    tx_div4_clk : in STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl_txrequesths_r_reg_0 : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    s_level_out_d1_cdc_to_reg : in STD_LOGIC;
    \esc_cmd_data_reg[0]\ : in STD_LOGIC;
    hs_dp_sync_out : in STD_LOGIC;
    \zero_count_reg[31]\ : in STD_LOGIC;
    dl3_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    timeout_zero_out_i_0 : in STD_LOGIC;
    dl3_txvalidesc : in STD_LOGIC;
    dl3_txulpsexit : in STD_LOGIC;
    dl3_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    en_hs_datapath_r : in STD_LOGIC;
    dl3_txulpsesc : in STD_LOGIC;
    dl3_txlpdtesc : in STD_LOGIC;
    reset_timer_r_i_10 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cl_txclkactivehs_i : in STD_LOGIC;
    hs_xfer_done_all : in STD_LOGIC;
    system_rst : in STD_LOGIC;
    cl_init_done_coreclk_i : in STD_LOGIC;
    en_lp_01_cnt_reg : in STD_LOGIC;
    dl_hs_exit_done_i : in STD_LOGIC_VECTOR ( 2 downto 0 );
    timeout_hsexit_all : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_9 : entity is "mipi_dphy_v4_1_3_tx_data_lane";
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_9;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_9 is
  signal dl_active_lane_coreclk_sync : STD_LOGIC;
  signal dl_active_lane_div4clk_sync : STD_LOGIC;
  signal \^dl_status_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dl_stopstate_i : STD_LOGIC;
  signal dl_txrequesths_r : STD_LOGIC;
  signal en_cal_hs_datapath : STD_LOGIC;
  signal en_cal_hs_datapath_sync : STD_LOGIC;
  signal en_cal_hs_datapath_sync_i_n_1 : STD_LOGIC;
  signal esc_ctrl_i : STD_LOGIC;
  signal esc_ctrl_lane_sm : STD_LOGIC;
  signal esc_start : STD_LOGIC;
  signal esc_stopstate_coreclk_sync_i_n_0 : STD_LOGIC;
  signal esc_stopstate_i : STD_LOGIC;
  signal \gen_tx_dl_en_tst_up.hs_xfer_done_sync_i_n_1\ : STD_LOGIC;
  signal hs_xfer_done_i : STD_LOGIC;
  signal tx_dl_lp_dn_hs_i : STD_LOGIC;
  signal tx_dl_lp_dp_hs_i : STD_LOGIC;
  signal u_tx_data_lane_sm_n_9 : STD_LOGIC;
begin
  dl_status_reg(0) <= \^dl_status_reg\(0);
dl_active_lane_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_28\
     port map (
      core_clk => core_clk,
      \out\ => dl_active_lane_coreclk_sync
    );
dl_active_lane_div4clk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_29\
     port map (
      \out\ => dl_active_lane_div4clk_sync,
      tx_div4_clk => tx_div4_clk
    );
dl_stopstate_coreclk_reg: unisim.vcomponents.FDRE
     port map (
      C => core_clk,
      CE => '1',
      D => esc_stopstate_coreclk_sync_i_n_0,
      Q => dl3_stopstate,
      R => '0'
    );
dl_txrequesths_r_reg: unisim.vcomponents.FDRE
     port map (
      C => tx_div4_clk,
      CE => '1',
      D => dl3_txrequesths,
      Q => dl_txrequesths_r,
      R => dl_txrequesths_r_reg_0
    );
en_cal_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_30\
     port map (
      en_cal_hs_datapath => en_cal_hs_datapath,
      hs_dp_sync_out => hs_dp_sync_out,
      \out\ => en_cal_hs_datapath_sync,
      s_level_out_d3_reg_0 => en_cal_hs_datapath_sync_i_n_1,
      tx_div4_clk => tx_div4_clk
    );
en_hs_datapath_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_31\
     port map (
      s_level_out_d1_cdc_to_reg_0 => \^dl_status_reg\(0),
      tx_div4_clk => tx_div4_clk
    );
esc_stopstate_coreclk_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized0_32\
     port map (
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      core_clk => core_clk,
      dl_stopstate_i => dl_stopstate_i,
      \out\ => esc_stopstate_i,
      s_level_out_d2_reg_0 => esc_stopstate_coreclk_sync_i_n_0
    );
\gen_tx_dl_en_tst_up.hs_xfer_done_sync_i\: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized1_33\
     port map (
      \FSM_sequential_dl_tx_sm_state[2]_i_6__2\ => u_tx_data_lane_sm_n_9,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg => \gen_tx_dl_en_tst_up.hs_xfer_done_sync_i_n_1\,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_hs_exit_done_i(2 downto 0) => dl_hs_exit_done_i(2 downto 0),
      hs_xfer_done_i => hs_xfer_done_i,
      \out\ => \out\
    );
u_tx_data_lane_sm: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_sm
     port map (
      \FSM_sequential_dl_tx_sm_state_reg[0]_0\ => \gen_tx_dl_en_tst_up.hs_xfer_done_sync_i_n_1\,
      \FSM_sequential_dl_tx_sm_state_reg[2]_0\ => u_tx_data_lane_sm_n_9,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl3_enable => dl3_enable,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      dl3_txrequestesc => dl3_txrequestesc,
      dl_stopstate_i => dl_stopstate_i,
      dl_txrequesths_r => dl_txrequesths_r,
      en_cal_hs_datapath => en_cal_hs_datapath,
      en_hs_datapath_reg_0 => \^dl_status_reg\(0),
      en_lp_01_cnt_reg_0 => en_lp_01_cnt_reg,
      esc_start => esc_start,
      hs_active_all => hs_active_all,
      hs_xfer_done_all => hs_xfer_done_all,
      \out\ => esc_ctrl_lane_sm,
      reset_timer_r_i_10(2 downto 0) => reset_timer_r_i_10(2 downto 0),
      system_rst => system_rst,
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_hsexit_reg_0 => timeout_hsexit_reg(0),
      timeout_hsexit_reg_1 => dl_active_lane_coreclk_sync,
      tx_dl3_en_hs_tst => tx_dl3_en_hs_tst,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_esc_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_esc_datapath
     port map (
      dl0_txclkesc => dl0_txclkesc,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      dl3_txdataesc(7 downto 0) => dl3_txdataesc(7 downto 0),
      dl3_txlpdtesc => dl3_txlpdtesc,
      dl3_txrequestesc => dl3_txrequestesc,
      dl3_txtriggeresc(3 downto 0) => dl3_txtriggeresc(3 downto 0),
      dl3_txulpsesc => dl3_txulpsesc,
      dl3_txulpsexit => dl3_txulpsexit,
      dl3_txvalidesc => dl3_txvalidesc,
      dl3_ulpsactivenot => dl3_ulpsactivenot,
      dl_txreadyesc_reg_0 => dl_txreadyesc_reg,
      \esc_cmd_data_reg[0]_0\ => \esc_cmd_data_reg[0]\,
      esc_ctrl_all_sm_reg_0 => esc_ctrl_all_sm_reg,
      esc_ctrl_i => esc_ctrl_i,
      esc_start => esc_start,
      esc_stopstate_reg_0 => esc_stopstate_i,
      hs_xfer_done_i => hs_xfer_done_i,
      \out\ => esc_ctrl_lane_sm,
      s_level_out_d1_cdc_to_reg => s_level_out_d1_cdc_to_reg,
      tx_dl3_lp_dn => tx_dl3_lp_dn,
      tx_dl3_lp_dp => tx_dl3_lp_dp,
      tx_dl_lp_dn_hs_i => tx_dl_lp_dn_hs_i,
      tx_dl_lp_dp_hs_i => tx_dl_lp_dp_hs_i
    );
u_tx_hs_datapath: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_hs_datapath
     port map (
      \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]_0\ => \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\,
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg_0\ => \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\,
      dl3_txdatahs(7 downto 0) => dl3_txdatahs(7 downto 0),
      dl3_txrequesths => dl3_txrequesths,
      en_hs_datapath_r => en_hs_datapath_r,
      esc_ctrl_i => esc_ctrl_i,
      hs_dp_sync_out => hs_dp_sync_out,
      hs_xfer_done_i => hs_xfer_done_i,
      hs_xfer_done_reg_0 => dl_active_lane_div4clk_sync,
      \out\ => en_cal_hs_datapath_sync,
      timeout_zero_out_i_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl3_en_lp_tst => tx_dl3_en_lp_tst,
      tx_dl3_hs_dp(7 downto 0) => tx_dl3_hs_dp(7 downto 0),
      \zero_count_reg[31]_0\ => en_cal_hs_datapath_sync_i_n_1,
      \zero_count_reg[31]_1\ => \zero_count_reg[31]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_0_hssio_tx65_hssio_wiz_top is
  port (
    data_txp0 : out STD_LOGIC;
    data_txn0 : out STD_LOGIC;
    data_txp2 : out STD_LOGIC;
    data_txn2 : out STD_LOGIC;
    data_txp1 : out STD_LOGIC;
    data_txn1 : out STD_LOGIC;
    data_txp3 : out STD_LOGIC;
    data_txn3 : out STD_LOGIC;
    clk_txp : out STD_LOGIC;
    clk_txn : out STD_LOGIC;
    dly_rdy_bsc0 : out STD_LOGIC;
    riu_valid_bg0_bs0 : out STD_LOGIC;
    n0_vtc_rdy_out : out STD_LOGIC;
    riu_rd_data_bg0_bs0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dly_rdy_bsc1 : out STD_LOGIC;
    riu_valid_bg0_bs1 : out STD_LOGIC;
    n1_vtc_rdy_out : out STD_LOGIC;
    riu_rd_data_bg0_bs1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dly_rdy_bsc2 : out STD_LOGIC;
    riu_valid_bg1_bs2 : out STD_LOGIC;
    n2_vtc_rdy_out : out STD_LOGIC;
    riu_rd_data_bg1_bs2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg0 : out STD_LOGIC;
    riu_rd_data_bg0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\ : out STD_LOGIC;
    lptx_i_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_i_p : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_t : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tri_t_0 : in STD_LOGIC;
    data_from_fabric_data_txp0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_2 : in STD_LOGIC;
    data_from_fabric_data_txp2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_4 : in STD_LOGIC;
    data_from_fabric_data_txp1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_8 : in STD_LOGIC;
    data_from_fabric_data_txp3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_15 : in STD_LOGIC;
    data_from_fabric_clk_txp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shared_pll0_clkoutphy_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    riu_nibble_sel_bg0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_en_bg0 : in STD_LOGIC;
    riu_wr_data_bg0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_bg0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    riu_wr_en_bg1 : in STD_LOGIC;
    riu_wr_data_bg1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_addr_bg1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    shared_pll0_locked_in : in STD_LOGIC;
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    shared_pll0_clkout0_in : in STD_LOGIC;
    tri_tbyte3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tri_tbyte7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    en_vtc_bsc0 : in STD_LOGIC;
    en_vtc_bsc1 : in STD_LOGIC;
    en_vtc_bsc2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_0_hssio_tx65_hssio_wiz_top : entity is "mipi_dphy_0_hssio_tx65_hssio_wiz_top";
end mipi_dphy_0_mipi_dphy_0_hssio_tx65_hssio_wiz_top;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_hssio_wiz_top is
  signal all_bsc_dly_rdy_in : STD_LOGIC;
  signal bs_ctrl_top_inst_n_0 : STD_LOGIC;
  signal bs_ctrl_top_inst_n_4 : STD_LOGIC;
  signal bs_ctrl_top_inst_n_9 : STD_LOGIC;
  signal bs_rst : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bs_to_buf_data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bs_to_buf_t : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bsctrl_rst : STD_LOGIC;
  signal core_rdy : STD_LOGIC;
  signal core_rdy_r : STD_LOGIC_VECTOR ( 51 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of core_rdy_r : signal is "true";
  signal n0_en_vtc : STD_LOGIC;
  signal n0_rx_bit_ctrl_in0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_in4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_rx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n0_tbyte_d : signal is "true";
  signal n0_tx_bit_ctrl_in0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_in4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n0_tx_bit_ctrl_out4 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n0_vtc_rdy_out\ : STD_LOGIC;
  signal n1_en_vtc : STD_LOGIC;
  signal n1_rx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_rx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n1_tbyte_d : signal is "true";
  signal n1_tx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n1_tx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n1_vtc_rdy_out\ : STD_LOGIC;
  signal n2_en_vtc : STD_LOGIC;
  signal n2_rx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_rx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n2_tbyte_d : signal is "true";
  signal n2_tx_bit_ctrl_in2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal n2_tx_bit_ctrl_out2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \^n2_vtc_rdy_out\ : STD_LOGIC;
  signal n3_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n3_tbyte_d : signal is "true";
  signal n4_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n4_tbyte_d : signal is "true";
  signal n5_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n5_tbyte_d : signal is "true";
  signal n6_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n6_tbyte_d : signal is "true";
  signal n7_tbyte_d : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of n7_tbyte_d : signal is "true";
  signal rst_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rst_scheme_inst/hssio_state\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rst_seq_done1 : STD_LOGIC;
  attribute RTL_KEEP of rst_seq_done1 : signal is "true";
  signal rst_seq_done2 : STD_LOGIC;
  attribute RTL_KEEP of rst_seq_done2 : signal is "true";
  signal rst_seq_done3 : STD_LOGIC;
  attribute RTL_KEEP of rst_seq_done3 : signal is "true";
  signal sync_cell_rst_seq_pll0_inst_n_0 : STD_LOGIC;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \CORE_RDY_GEN[10].core_rdy_r_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[11].core_rdy_r_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[12].core_rdy_r_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[13].core_rdy_r_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[14].core_rdy_r_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[15].core_rdy_r_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[16].core_rdy_r_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[17].core_rdy_r_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[18].core_rdy_r_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[19].core_rdy_r_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[1].core_rdy_r_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[20].core_rdy_r_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[21].core_rdy_r_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[22].core_rdy_r_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[23].core_rdy_r_reg[23]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[24].core_rdy_r_reg[24]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[25].core_rdy_r_reg[25]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[26].core_rdy_r_reg[26]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[27].core_rdy_r_reg[27]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[28].core_rdy_r_reg[28]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[29].core_rdy_r_reg[29]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[2].core_rdy_r_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[30].core_rdy_r_reg[30]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[31].core_rdy_r_reg[31]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[32].core_rdy_r_reg[32]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[33].core_rdy_r_reg[33]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[34].core_rdy_r_reg[34]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[35].core_rdy_r_reg[35]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[36].core_rdy_r_reg[36]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[37].core_rdy_r_reg[37]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[38].core_rdy_r_reg[38]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[39].core_rdy_r_reg[39]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[3].core_rdy_r_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[40].core_rdy_r_reg[40]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[41].core_rdy_r_reg[41]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[42].core_rdy_r_reg[42]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[43].core_rdy_r_reg[43]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[44].core_rdy_r_reg[44]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[45].core_rdy_r_reg[45]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[46].core_rdy_r_reg[46]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[47].core_rdy_r_reg[47]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[48].core_rdy_r_reg[48]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[49].core_rdy_r_reg[49]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[4].core_rdy_r_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[50].core_rdy_r_reg[50]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[51].core_rdy_r_reg[51]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[5].core_rdy_r_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[6].core_rdy_r_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[7].core_rdy_r_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[8].core_rdy_r_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \CORE_RDY_GEN[9].core_rdy_r_reg[9]\ : label is "no";
  attribute KEEP : string;
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB0_TBYTE.n0_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB1_TBYTE.n1_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB4_TBYTE.n4_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB5_TBYTE.n5_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB6_TBYTE.n6_tbyte_d_reg[3]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[0]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[1]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]\ : label is "yes";
  attribute KEEP of \GEN_NIB7_TBYTE.n7_tbyte_d_reg[3]\ : label is "yes";
begin
  \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\ <= rst_seq_done3;
  n0_vtc_rdy_out <= \^n0_vtc_rdy_out\;
  n1_vtc_rdy_out <= \^n1_vtc_rdy_out\;
  n2_vtc_rdy_out <= \^n2_vtc_rdy_out\;
\CORE_RDY_GEN[0].core_rdy_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(0),
      R => '0'
    );
\CORE_RDY_GEN[10].core_rdy_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(10),
      R => '0'
    );
\CORE_RDY_GEN[11].core_rdy_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(11),
      R => '0'
    );
\CORE_RDY_GEN[12].core_rdy_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(12),
      R => '0'
    );
\CORE_RDY_GEN[13].core_rdy_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(13),
      R => '0'
    );
\CORE_RDY_GEN[14].core_rdy_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(14),
      R => '0'
    );
\CORE_RDY_GEN[15].core_rdy_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(15),
      R => '0'
    );
\CORE_RDY_GEN[16].core_rdy_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(16),
      R => '0'
    );
\CORE_RDY_GEN[17].core_rdy_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(17),
      R => '0'
    );
\CORE_RDY_GEN[18].core_rdy_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(18),
      R => '0'
    );
\CORE_RDY_GEN[19].core_rdy_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(19),
      R => '0'
    );
\CORE_RDY_GEN[1].core_rdy_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(1),
      R => '0'
    );
\CORE_RDY_GEN[20].core_rdy_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(20),
      R => '0'
    );
\CORE_RDY_GEN[21].core_rdy_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(21),
      R => '0'
    );
\CORE_RDY_GEN[22].core_rdy_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(22),
      R => '0'
    );
\CORE_RDY_GEN[23].core_rdy_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(23),
      R => '0'
    );
\CORE_RDY_GEN[24].core_rdy_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(24),
      R => '0'
    );
\CORE_RDY_GEN[25].core_rdy_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(25),
      R => '0'
    );
\CORE_RDY_GEN[26].core_rdy_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(26),
      R => '0'
    );
\CORE_RDY_GEN[27].core_rdy_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(27),
      R => '0'
    );
\CORE_RDY_GEN[28].core_rdy_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(28),
      R => '0'
    );
\CORE_RDY_GEN[29].core_rdy_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(29),
      R => '0'
    );
\CORE_RDY_GEN[2].core_rdy_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(2),
      R => '0'
    );
\CORE_RDY_GEN[30].core_rdy_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(30),
      R => '0'
    );
\CORE_RDY_GEN[31].core_rdy_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(31),
      R => '0'
    );
\CORE_RDY_GEN[32].core_rdy_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(32),
      R => '0'
    );
\CORE_RDY_GEN[33].core_rdy_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(33),
      R => '0'
    );
\CORE_RDY_GEN[34].core_rdy_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(34),
      R => '0'
    );
\CORE_RDY_GEN[35].core_rdy_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(35),
      R => '0'
    );
\CORE_RDY_GEN[36].core_rdy_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(36),
      R => '0'
    );
\CORE_RDY_GEN[37].core_rdy_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(37),
      R => '0'
    );
\CORE_RDY_GEN[38].core_rdy_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(38),
      R => '0'
    );
\CORE_RDY_GEN[39].core_rdy_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(39),
      R => '0'
    );
\CORE_RDY_GEN[3].core_rdy_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(3),
      R => '0'
    );
\CORE_RDY_GEN[40].core_rdy_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(40),
      R => '0'
    );
\CORE_RDY_GEN[41].core_rdy_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(41),
      R => '0'
    );
\CORE_RDY_GEN[42].core_rdy_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(42),
      R => '0'
    );
\CORE_RDY_GEN[43].core_rdy_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(43),
      R => '0'
    );
\CORE_RDY_GEN[44].core_rdy_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(44),
      R => '0'
    );
\CORE_RDY_GEN[45].core_rdy_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(45),
      R => '0'
    );
\CORE_RDY_GEN[46].core_rdy_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(46),
      R => '0'
    );
\CORE_RDY_GEN[47].core_rdy_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(47),
      R => '0'
    );
\CORE_RDY_GEN[48].core_rdy_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(48),
      R => '0'
    );
\CORE_RDY_GEN[49].core_rdy_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(49),
      R => '0'
    );
\CORE_RDY_GEN[4].core_rdy_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(4),
      R => '0'
    );
\CORE_RDY_GEN[50].core_rdy_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(50),
      R => '0'
    );
\CORE_RDY_GEN[51].core_rdy_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(51),
      R => '0'
    );
\CORE_RDY_GEN[5].core_rdy_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(5),
      R => '0'
    );
\CORE_RDY_GEN[6].core_rdy_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(6),
      R => '0'
    );
\CORE_RDY_GEN[7].core_rdy_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(7),
      R => '0'
    );
\CORE_RDY_GEN[8].core_rdy_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(8),
      R => '0'
    );
\CORE_RDY_GEN[9].core_rdy_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => riu_clk,
      CE => '1',
      D => core_rdy,
      Q => core_rdy_r(9),
      R => '0'
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n0_tbyte_d(0),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n0_tbyte_d(1),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n0_tbyte_d(2),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB0_TBYTE.n0_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n0_tbyte_d(3),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n1_tbyte_d(0),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n1_tbyte_d(1),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n1_tbyte_d(2),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB1_TBYTE.n1_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n1_tbyte_d(3),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n2_tbyte_d(0),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n2_tbyte_d(1),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n2_tbyte_d(2),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB2_TBYTE.n2_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => '1',
      Q => n2_tbyte_d(3),
      R => sync_cell_rst_seq_pll0_inst_n_0
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte3(0),
      Q => n3_tbyte_d(0),
      R => '0'
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte3(1),
      Q => n3_tbyte_d(1),
      R => '0'
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte3(2),
      Q => n3_tbyte_d(2),
      R => '0'
    );
\GEN_NIB3_TBYTE.n3_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte3(3),
      Q => n3_tbyte_d(3),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte4(0),
      Q => n4_tbyte_d(0),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte4(1),
      Q => n4_tbyte_d(1),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte4(2),
      Q => n4_tbyte_d(2),
      R => '0'
    );
\GEN_NIB4_TBYTE.n4_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte4(3),
      Q => n4_tbyte_d(3),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte5(0),
      Q => n5_tbyte_d(0),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte5(1),
      Q => n5_tbyte_d(1),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte5(2),
      Q => n5_tbyte_d(2),
      R => '0'
    );
\GEN_NIB5_TBYTE.n5_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte5(3),
      Q => n5_tbyte_d(3),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte6(0),
      Q => n6_tbyte_d(0),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte6(1),
      Q => n6_tbyte_d(1),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte6(2),
      Q => n6_tbyte_d(2),
      R => '0'
    );
\GEN_NIB6_TBYTE.n6_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte6(3),
      Q => n6_tbyte_d(3),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte7(0),
      Q => n7_tbyte_d(0),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte7(1),
      Q => n7_tbyte_d(1),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte7(2),
      Q => n7_tbyte_d(2),
      R => '0'
    );
\GEN_NIB7_TBYTE.n7_tbyte_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => shared_pll0_clkout0_in,
      CE => '1',
      D => tri_tbyte7(3),
      Q => n7_tbyte_d(3),
      R => '0'
    );
bs_ctrl_top_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_ctrl_top
     port map (
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]\ => bs_ctrl_top_inst_n_0,
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[7]_0\ => bs_ctrl_top_inst_n_4,
      Q(0) => \rst_scheme_inst/hssio_state\(7),
      bsctrl_rst => bsctrl_rst,
      clkoutphy_in => bs_ctrl_top_inst_n_9,
      core_rdy => core_rdy,
      dly_rdy_bsc0 => dly_rdy_bsc0,
      dly_rdy_bsc1 => dly_rdy_bsc1,
      dly_rdy_bsc2 => dly_rdy_bsc2,
      in0(0) => all_bsc_dly_rdy_in,
      n0_en_vtc_in => n0_en_vtc,
      n0_rx_bit_ctrl_out0(39 downto 0) => n0_rx_bit_ctrl_out0(39 downto 0),
      n0_rx_bit_ctrl_out2(39 downto 0) => n0_rx_bit_ctrl_out2(39 downto 0),
      n0_rx_bit_ctrl_out4(39 downto 0) => n0_rx_bit_ctrl_out4(39 downto 0),
      n0_tbyte_in(3 downto 0) => n0_tbyte_d(3 downto 0),
      n0_tx_bit_ctrl_out0(39 downto 0) => n0_tx_bit_ctrl_out0(39 downto 0),
      n0_tx_bit_ctrl_out2(39 downto 0) => n0_tx_bit_ctrl_out2(39 downto 0),
      n0_tx_bit_ctrl_out4(39 downto 0) => n0_tx_bit_ctrl_out4(39 downto 0),
      n0_vtc_rdy_out => \^n0_vtc_rdy_out\,
      n1_en_vtc_in => n1_en_vtc,
      n1_rx_bit_ctrl_out2(39 downto 0) => n1_rx_bit_ctrl_out2(39 downto 0),
      n1_tbyte_in(3 downto 0) => n1_tbyte_d(3 downto 0),
      n1_tx_bit_ctrl_out2(39 downto 0) => n1_tx_bit_ctrl_out2(39 downto 0),
      n1_vtc_rdy_out => \^n1_vtc_rdy_out\,
      n2_en_vtc_in => n2_en_vtc,
      n2_rx_bit_ctrl_out2(39 downto 0) => n2_rx_bit_ctrl_out2(39 downto 0),
      n2_tbyte_in(3 downto 0) => n2_tbyte_d(3 downto 0),
      n2_tx_bit_ctrl_out2(39 downto 0) => n2_tx_bit_ctrl_out2(39 downto 0),
      n2_vtc_rdy_out => \^n2_vtc_rdy_out\,
      riu_addr_bg0(5 downto 0) => riu_addr_bg0(5 downto 0),
      riu_addr_bg1(5 downto 0) => riu_addr_bg1(5 downto 0),
      riu_clk => riu_clk,
      riu_nibble_sel_bg0(1 downto 0) => riu_nibble_sel_bg0(1 downto 0),
      riu_nibble_sel_bg1(0) => riu_nibble_sel_bg1(0),
      riu_rd_data_bg0(15 downto 0) => riu_rd_data_bg0(15 downto 0),
      riu_rd_data_bg0_bs0(15 downto 0) => riu_rd_data_bg0_bs0(15 downto 0),
      riu_rd_data_bg0_bs1(15 downto 0) => riu_rd_data_bg0_bs1(15 downto 0),
      riu_rd_data_bg1_bs2(15 downto 0) => riu_rd_data_bg1_bs2(15 downto 0),
      riu_valid_bg0 => riu_valid_bg0,
      riu_valid_bg0_bs0 => riu_valid_bg0_bs0,
      riu_valid_bg0_bs1 => riu_valid_bg0_bs1,
      riu_valid_bg1_bs2 => riu_valid_bg1_bs2,
      riu_wr_data_bg0(15 downto 0) => riu_wr_data_bg0(15 downto 0),
      riu_wr_data_bg1(15 downto 0) => riu_wr_data_bg1(15 downto 0),
      riu_wr_en_bg0 => riu_wr_en_bg0,
      riu_wr_en_bg1 => riu_wr_en_bg1,
      shared_pll0_clkoutphy_in => shared_pll0_clkoutphy_in,
      tx_bs0_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in0(39 downto 0),
      tx_bs0_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in0(39 downto 0),
      tx_bs15_rx_bit_ctrl_out(39 downto 0) => n2_rx_bit_ctrl_in2(39 downto 0),
      tx_bs15_tx_bit_ctrl_out(39 downto 0) => n2_tx_bit_ctrl_in2(39 downto 0),
      tx_bs2_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in2(39 downto 0),
      tx_bs2_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in2(39 downto 0),
      tx_bs4_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in4(39 downto 0),
      tx_bs4_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in4(39 downto 0),
      tx_bs8_rx_bit_ctrl_out(39 downto 0) => n1_rx_bit_ctrl_in2(39 downto 0),
      tx_bs8_tx_bit_ctrl_out(39 downto 0) => n1_tx_bit_ctrl_in2(39 downto 0)
    );
bs_top_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_bs_top
     port map (
      bs_to_buf_data_in(4) => bs_to_buf_data(15),
      bs_to_buf_data_in(3) => bs_to_buf_data(8),
      bs_to_buf_data_in(2) => bs_to_buf_data(4),
      bs_to_buf_data_in(1) => bs_to_buf_data(2),
      bs_to_buf_data_in(0) => bs_to_buf_data(0),
      data_from_fabric_clk_txp(7 downto 0) => data_from_fabric_clk_txp(7 downto 0),
      data_from_fabric_data_txp0(7 downto 0) => data_from_fabric_data_txp0(7 downto 0),
      data_from_fabric_data_txp1(7 downto 0) => data_from_fabric_data_txp1(7 downto 0),
      data_from_fabric_data_txp2(7 downto 0) => data_from_fabric_data_txp2(7 downto 0),
      data_from_fabric_data_txp3(7 downto 0) => data_from_fabric_data_txp3(7 downto 0),
      hs_tx_t(4) => bs_to_buf_t(15),
      hs_tx_t(3) => bs_to_buf_t(8),
      hs_tx_t(2) => bs_to_buf_t(4),
      hs_tx_t(1) => bs_to_buf_t(2),
      hs_tx_t(0) => bs_to_buf_t(0),
      tri_t_0 => tri_t_0,
      tri_t_15 => tri_t_15,
      tri_t_2 => tri_t_2,
      tri_t_4 => tri_t_4,
      tri_t_8 => tri_t_8,
      tx_bs0_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out0(39 downto 0),
      tx_bs0_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in0(39 downto 0),
      tx_bs0_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out0(39 downto 0),
      tx_bs0_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in0(39 downto 0),
      tx_bs15_rx_bit_ctrl_in(39 downto 0) => n2_rx_bit_ctrl_out2(39 downto 0),
      tx_bs15_rx_bit_ctrl_out(39 downto 0) => n2_rx_bit_ctrl_in2(39 downto 0),
      tx_bs15_tx_bit_ctrl_in(39 downto 0) => n2_tx_bit_ctrl_out2(39 downto 0),
      tx_bs15_tx_bit_ctrl_out(39 downto 0) => n2_tx_bit_ctrl_in2(39 downto 0),
      tx_bs2_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out2(39 downto 0),
      tx_bs2_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in2(39 downto 0),
      tx_bs2_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out2(39 downto 0),
      tx_bs2_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in2(39 downto 0),
      tx_bs4_rx_bit_ctrl_in(39 downto 0) => n0_rx_bit_ctrl_out4(39 downto 0),
      tx_bs4_rx_bit_ctrl_out(39 downto 0) => n0_rx_bit_ctrl_in4(39 downto 0),
      tx_bs4_tx_bit_ctrl_in(39 downto 0) => n0_tx_bit_ctrl_out4(39 downto 0),
      tx_bs4_tx_bit_ctrl_out(39 downto 0) => n0_tx_bit_ctrl_in4(39 downto 0),
      tx_bs8_rx_bit_ctrl_in(39 downto 0) => n1_rx_bit_ctrl_out2(39 downto 0),
      tx_bs8_rx_bit_ctrl_out(39 downto 0) => n1_rx_bit_ctrl_in2(39 downto 0),
      tx_bs8_tx_bit_ctrl_in(39 downto 0) => n1_tx_bit_ctrl_out2(39 downto 0),
      tx_bs8_tx_bit_ctrl_out(39 downto 0) => n1_tx_bit_ctrl_in2(39 downto 0),
      tx_bs_rst_dly_in(4) => rst_dly(15),
      tx_bs_rst_dly_in(3) => rst_dly(8),
      tx_bs_rst_dly_in(2) => rst_dly(4),
      tx_bs_rst_dly_in(1) => rst_dly(2),
      tx_bs_rst_dly_in(0) => rst_dly(0),
      tx_bs_rst_in(4) => bs_rst(15),
      tx_bs_rst_in(3) => bs_rst(8),
      tx_bs_rst_in(2) => bs_rst(4),
      tx_bs_rst_in(1) => bs_rst(2),
      tx_bs_rst_in(0) => bs_rst(0)
    );
clk_rst_top_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_clk_rst_top
     port map (
      \GEN_RIU_NOT_FROM_PLL.hssio_state_reg[8]\ => bs_ctrl_top_inst_n_9,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg\ => bs_ctrl_top_inst_n_0,
      \GEN_RIU_NOT_FROM_PLL.timeout_cntr_rst_reg_0\ => bs_ctrl_top_inst_n_4,
      Q(0) => \rst_scheme_inst/hssio_state\(7),
      bs_rst_dphy_in => bs_rst_dphy_in,
      \bs_rst_int_r_reg[15]\(4) => bs_rst(15),
      \bs_rst_int_r_reg[15]\(3) => bs_rst(8),
      \bs_rst_int_r_reg[15]\(2) => bs_rst(4),
      \bs_rst_int_r_reg[15]\(1) => bs_rst(2),
      \bs_rst_int_r_reg[15]\(0) => bs_rst(0),
      bsctrl_rst => bsctrl_rst,
      en_vtc_bsc0 => en_vtc_bsc0,
      en_vtc_bsc1 => en_vtc_bsc1,
      en_vtc_bsc2 => en_vtc_bsc2,
      in0(0) => all_bsc_dly_rdy_in,
      multi_intf_lock_in => multi_intf_lock_in,
      n0_en_vtc_in => n0_en_vtc,
      n0_vtc_rdy_out => \^n0_vtc_rdy_out\,
      n1_en_vtc_in => n1_en_vtc,
      n1_vtc_rdy_out => \^n1_vtc_rdy_out\,
      n2_en_vtc_in => n2_en_vtc,
      n2_vtc_rdy_out => \^n2_vtc_rdy_out\,
      \out\(4) => rst_dly(15),
      \out\(3) => rst_dly(8),
      \out\(2) => rst_dly(4),
      \out\(1) => rst_dly(2),
      \out\(0) => rst_dly(0),
      riu_clk => riu_clk,
      rst => rst,
      rst_seq_done1 => rst_seq_done3,
      shared_pll0_clkout0_in => shared_pll0_clkout0_in,
      shared_pll0_locked_in => shared_pll0_locked_in
    );
iobuf_top_inst: entity work.mipi_dphy_0_mipi_dphy_0_hssio_tx65_mipi_iobuf_tx
     port map (
      bs_to_buf_data_in(4) => bs_to_buf_data(15),
      bs_to_buf_data_in(3) => bs_to_buf_data(8),
      bs_to_buf_data_in(2) => bs_to_buf_data(4),
      bs_to_buf_data_in(1) => bs_to_buf_data(2),
      bs_to_buf_data_in(0) => bs_to_buf_data(0),
      data_to_pins(9) => clk_txn,
      data_to_pins(8) => clk_txp,
      data_to_pins(7) => data_txn3,
      data_to_pins(6) => data_txp3,
      data_to_pins(5) => data_txn1,
      data_to_pins(4) => data_txp1,
      data_to_pins(3) => data_txn2,
      data_to_pins(2) => data_txp2,
      data_to_pins(1) => data_txn0,
      data_to_pins(0) => data_txp0,
      hs_tx_t(4) => bs_to_buf_t(15),
      hs_tx_t(3) => bs_to_buf_t(8),
      hs_tx_t(2) => bs_to_buf_t(4),
      hs_tx_t(1) => bs_to_buf_t(2),
      hs_tx_t(0) => bs_to_buf_t(0),
      lptx_i_n(4 downto 0) => lptx_i_n(4 downto 0),
      lptx_i_p(4 downto 0) => lptx_i_p(4 downto 0),
      lptx_t(4 downto 0) => lptx_t(4 downto 0)
    );
rst_seq_done1_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_seq_done3,
      O => rst_seq_done1
    );
rst_seq_done2_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rst_seq_done3,
      O => rst_seq_done2
    );
sync_cell_rst_seq_pll0_inst: entity work.mipi_dphy_0_high_speed_selectio_wiz_v3_5_1_sync_cell
     port map (
      SR(0) => sync_cell_rst_seq_pll0_inst_n_0,
      \out\ => rst_seq_done1,
      shared_pll0_clkout0_in => shared_pll0_clkout0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top is
  port (
    tx_div4_clk : in STD_LOGIC;
    oserdes_clkdiv_in : in STD_LOGIC;
    config_div4_clk : in STD_LOGIC;
    dl_tst_clk_in : in STD_LOGIC;
    cl_tst_clk_in : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    core_ref_clk : out STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    dphy_srst_out : out STD_LOGIC;
    dphy_en_out : out STD_LOGIC;
    system_rst_phybyteclk_in : in STD_LOGIC;
    system_rst_byteclk_in : in STD_LOGIC;
    system_rst_escclk_in : in STD_LOGIC;
    phy_rst : out STD_LOGIC;
    phy_ready : in STD_LOGIC;
    init_done : out STD_LOGIC;
    cl_txclkactivehs : out STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_txulpsclk : in STD_LOGIC;
    cl_txulpsexit : in STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_txbyteclkhs : out STD_LOGIC;
    dl0_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txrequesths : in STD_LOGIC;
    dl0_txskewcalhs : in STD_LOGIC;
    dl0_txreadyhs : out STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_txclkesc : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    dl0_txlpdtesc : in STD_LOGIC;
    dl0_txulpsexit : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_txulpsesc : in STD_LOGIC;
    dl0_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txvalidesc : in STD_LOGIC;
    dl0_txreadyesc : out STD_LOGIC;
    dl1_txbyteclkhs : out STD_LOGIC;
    dl1_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txrequesths : in STD_LOGIC;
    dl1_txskewcalhs : in STD_LOGIC;
    dl1_txreadyhs : out STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_txclkesc : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    dl1_txlpdtesc : in STD_LOGIC;
    dl1_txulpsexit : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_txulpsesc : in STD_LOGIC;
    dl1_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txvalidesc : in STD_LOGIC;
    dl1_txreadyesc : out STD_LOGIC;
    dl2_txbyteclkhs : out STD_LOGIC;
    dl2_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txrequesths : in STD_LOGIC;
    dl2_txskewcalhs : in STD_LOGIC;
    dl2_txreadyhs : out STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    dl2_stopstate : out STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl2_txclkesc : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    dl2_txlpdtesc : in STD_LOGIC;
    dl2_txulpsexit : in STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    dl2_txulpsesc : in STD_LOGIC;
    dl2_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl2_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txvalidesc : in STD_LOGIC;
    dl2_txreadyesc : out STD_LOGIC;
    dl3_txbyteclkhs : out STD_LOGIC;
    dl3_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txrequesths : in STD_LOGIC;
    dl3_txskewcalhs : in STD_LOGIC;
    dl3_txreadyhs : out STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    dl3_stopstate : out STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl3_txclkesc : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    dl3_txlpdtesc : in STD_LOGIC;
    dl3_txulpsexit : in STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    dl3_txulpsesc : in STD_LOGIC;
    dl3_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl3_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txvalidesc : in STD_LOGIC;
    dl3_txreadyesc : out STD_LOGIC;
    dl4_txbyteclkhs : out STD_LOGIC;
    dl4_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl4_txrequesths : in STD_LOGIC;
    dl4_txskewcalhs : in STD_LOGIC;
    dl4_txreadyhs : out STD_LOGIC;
    dl4_forcetxstopmode : in STD_LOGIC;
    dl4_stopstate : out STD_LOGIC;
    dl4_enable : in STD_LOGIC;
    dl4_txclkesc : in STD_LOGIC;
    dl4_txrequestesc : in STD_LOGIC;
    dl4_txlpdtesc : in STD_LOGIC;
    dl4_txulpsexit : in STD_LOGIC;
    dl4_ulpsactivenot : out STD_LOGIC;
    dl4_txulpsesc : in STD_LOGIC;
    dl4_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl4_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl4_txvalidesc : in STD_LOGIC;
    dl4_txreadyesc : out STD_LOGIC;
    dl5_txbyteclkhs : out STD_LOGIC;
    dl5_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl5_txrequesths : in STD_LOGIC;
    dl5_txskewcalhs : in STD_LOGIC;
    dl5_txreadyhs : out STD_LOGIC;
    dl5_forcetxstopmode : in STD_LOGIC;
    dl5_stopstate : out STD_LOGIC;
    dl5_enable : in STD_LOGIC;
    dl5_txclkesc : in STD_LOGIC;
    dl5_txrequestesc : in STD_LOGIC;
    dl5_txlpdtesc : in STD_LOGIC;
    dl5_txulpsexit : in STD_LOGIC;
    dl5_ulpsactivenot : out STD_LOGIC;
    dl5_txulpsesc : in STD_LOGIC;
    dl5_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl5_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl5_txvalidesc : in STD_LOGIC;
    dl5_txreadyesc : out STD_LOGIC;
    dl6_txbyteclkhs : out STD_LOGIC;
    dl6_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl6_txrequesths : in STD_LOGIC;
    dl6_txskewcalhs : in STD_LOGIC;
    dl6_txreadyhs : out STD_LOGIC;
    dl6_forcetxstopmode : in STD_LOGIC;
    dl6_stopstate : out STD_LOGIC;
    dl6_enable : in STD_LOGIC;
    dl6_txclkesc : in STD_LOGIC;
    dl6_txrequestesc : in STD_LOGIC;
    dl6_txlpdtesc : in STD_LOGIC;
    dl6_txulpsexit : in STD_LOGIC;
    dl6_ulpsactivenot : out STD_LOGIC;
    dl6_txulpsesc : in STD_LOGIC;
    dl6_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl6_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl6_txvalidesc : in STD_LOGIC;
    dl6_txreadyesc : out STD_LOGIC;
    dl7_txbyteclkhs : out STD_LOGIC;
    dl7_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl7_txrequesths : in STD_LOGIC;
    dl7_txskewcalhs : in STD_LOGIC;
    dl7_txreadyhs : out STD_LOGIC;
    dl7_forcetxstopmode : in STD_LOGIC;
    dl7_stopstate : out STD_LOGIC;
    dl7_enable : in STD_LOGIC;
    dl7_txclkesc : in STD_LOGIC;
    dl7_txrequestesc : in STD_LOGIC;
    dl7_txlpdtesc : in STD_LOGIC;
    dl7_txulpsexit : in STD_LOGIC;
    dl7_ulpsactivenot : out STD_LOGIC;
    dl7_txulpsesc : in STD_LOGIC;
    dl7_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl7_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl7_txvalidesc : in STD_LOGIC;
    dl7_txreadyesc : out STD_LOGIC;
    tx_hs_clk_p : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_cl_lp_cp : out STD_LOGIC;
    tx_cl_lp_cn : out STD_LOGIC;
    tx_cl_en_lp_tst : out STD_LOGIC;
    tx_cl_en_hs_tst : out STD_LOGIC;
    tx_dl0_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl0_lp_dp : out STD_LOGIC;
    tx_dl0_lp_dn : out STD_LOGIC;
    tx_dl0_en_lp_tst : out STD_LOGIC;
    tx_dl0_en_hs_tst : out STD_LOGIC;
    tx_dl1_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl1_lp_dp : out STD_LOGIC;
    tx_dl1_lp_dn : out STD_LOGIC;
    tx_dl1_en_lp_tst : out STD_LOGIC;
    tx_dl1_en_hs_tst : out STD_LOGIC;
    tx_dl2_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl2_lp_dp : out STD_LOGIC;
    tx_dl2_lp_dn : out STD_LOGIC;
    tx_dl2_en_lp_tst : out STD_LOGIC;
    tx_dl2_en_hs_tst : out STD_LOGIC;
    tx_dl3_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl3_lp_dp : out STD_LOGIC;
    tx_dl3_lp_dn : out STD_LOGIC;
    tx_dl3_en_lp_tst : out STD_LOGIC;
    tx_dl3_en_hs_tst : out STD_LOGIC;
    tx_dl4_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl4_lp_dp : out STD_LOGIC;
    tx_dl4_lp_dn : out STD_LOGIC;
    tx_dl4_en_lp_tst : out STD_LOGIC;
    tx_dl4_en_hs_tst : out STD_LOGIC;
    tx_dl5_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl5_lp_dp : out STD_LOGIC;
    tx_dl5_lp_dn : out STD_LOGIC;
    tx_dl5_en_lp_tst : out STD_LOGIC;
    tx_dl5_en_hs_tst : out STD_LOGIC;
    tx_dl6_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl6_lp_dp : out STD_LOGIC;
    tx_dl6_lp_dn : out STD_LOGIC;
    tx_dl6_en_lp_tst : out STD_LOGIC;
    tx_dl6_en_hs_tst : out STD_LOGIC;
    tx_dl7_hs_dp : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_dl7_lp_dp : out STD_LOGIC;
    tx_dl7_lp_dn : out STD_LOGIC;
    tx_dl7_en_lp_tst : out STD_LOGIC;
    tx_dl7_en_hs_tst : out STD_LOGIC;
    active_lanes_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC
  );
  attribute BYTE_UI_LOCAL : integer;
  attribute BYTE_UI_LOCAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 8;
  attribute C_CLK_POST_VAL : integer;
  attribute C_CLK_POST_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 112;
  attribute C_CLK_PREPARE_VAL : integer;
  attribute C_CLK_PREPARE_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 95;
  attribute C_CLK_PRE_VAL : integer;
  attribute C_CLK_PRE_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 8;
  attribute C_CLK_TRAIL_VAL : integer;
  attribute C_CLK_TRAIL_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 60;
  attribute C_CLK_ZERO_VAL : integer;
  attribute C_CLK_ZERO_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 205;
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 4;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "MASTER";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 0;
  attribute C_EN_HS_OBUFTDS : string;
  attribute C_EN_HS_OBUFTDS of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "FALSE";
  attribute C_EN_REGISTER : integer;
  attribute C_EN_REGISTER of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 0;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 25600;
  attribute C_HS_EXIT_VAL : integer;
  attribute C_HS_EXIT_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 100;
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 1000;
  attribute C_HS_PREPARE_VAL : integer;
  attribute C_HS_PREPARE_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 91;
  attribute C_HS_TRAIL_VAL : integer;
  attribute C_HS_TRAIL_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 64;
  attribute C_HS_TX_TIMEOUT : integer;
  attribute C_HS_TX_TIMEOUT of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 65541;
  attribute C_HS_ZERO_VAL : integer;
  attribute C_HS_ZERO_VAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 111;
  attribute C_INIT : integer;
  attribute C_INIT of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 1000000;
  attribute C_IS_7SERIES : string;
  attribute C_IS_7SERIES of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "FALSE";
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 50;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "5.000000";
  attribute C_USE_LANE0_TXREADYHS : string;
  attribute C_USE_LANE0_TXREADYHS of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "TRUE";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "false";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "yes";
  attribute IS_VERSAL : integer;
  attribute IS_VERSAL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 0;
  attribute LINE_RATE_SPEC_SWITCH : integer;
  attribute LINE_RATE_SPEC_SWITCH of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 1500;
  attribute LP_STATE_CNT : integer;
  attribute LP_STATE_CNT of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 9;
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is "mipi_dphy_v4_1_3_tx_fab_top";
  attribute SKEW_CAL_FIRST_TIME : integer;
  attribute SKEW_CAL_FIRST_TIME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 4096;
  attribute SKEW_CAL_PERIODIC_TIME : integer;
  attribute SKEW_CAL_PERIODIC_TIME of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 128;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 0;
  attribute UI : integer;
  attribute UI of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 1000;
  attribute UI4 : integer;
  attribute UI4 of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 4;
  attribute UI52 : integer;
  attribute UI52 of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 52;
  attribute UI6 : integer;
  attribute UI6 of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 6;
  attribute UI8 : integer;
  attribute UI8 of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top : entity is 8;
end mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top is
  signal \<const0>\ : STD_LOGIC;
  signal cl_enable_sync : STD_LOGIC;
  signal cl_init_done_coreclk_i : STD_LOGIC;
  signal cl_init_done_escclk_sync_i : STD_LOGIC;
  signal cl_txclkactivehs_i : STD_LOGIC;
  signal cl_txrequesths_negedge_sync : STD_LOGIC;
  signal dl_hs_exit_done_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dl_status_reg : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal esc_active_all : STD_LOGIC;
  signal esc_active_all_sync : STD_LOGIC;
  signal esc_ctrl_all_sm_c : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_tx_data_lane[0].u_tx_data_lane_n_2\ : STD_LOGIC;
  signal \gen_tx_data_lane[0].u_tx_data_lane_n_3\ : STD_LOGIC;
  signal \gen_tx_data_lane[0].u_tx_data_lane_n_5\ : STD_LOGIC;
  signal \gen_tx_data_lane[0].u_tx_data_lane_n_7\ : STD_LOGIC;
  signal \gen_tx_data_lane[0].u_tx_data_lane_n_8\ : STD_LOGIC;
  signal \gen_tx_data_lane[0].u_tx_data_lane_n_9\ : STD_LOGIC;
  signal \gen_tx_data_lane[2].u_tx_data_lane_n_20\ : STD_LOGIC;
  signal hs_active_all : STD_LOGIC;
  signal hs_dp_sync_out_i_0 : STD_LOGIC;
  signal hs_xfer_done_all : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal start_clkpost_byteclk_sync : STD_LOGIC;
  signal system_rst_byteclk_sync_i_n_1 : STD_LOGIC;
  signal system_rst_byteclk_t : STD_LOGIC;
  signal system_rst_byteclk_w : STD_LOGIC;
  signal system_rst_div4clk_t : STD_LOGIC;
  signal system_rst_div4clk_w : STD_LOGIC;
  signal system_rst_escclk_t : STD_LOGIC;
  signal system_rst_escclk_w : STD_LOGIC;
  signal system_rst_t : STD_LOGIC;
  signal timeout_hsexit : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal timeout_hsexit_all : STD_LOGIC;
  signal timeout_zero_out_i_0 : STD_LOGIC;
  signal \^tx_hs_clk_p\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal u_tx_clk_lane_n_13 : STD_LOGIC;
  signal u_tx_clk_lane_n_15 : STD_LOGIC;
  signal \u_tx_hs_datapath/en_hs_datapath_r\ : STD_LOGIC;
  signal u_tx_support_rst_logic_n_0 : STD_LOGIC;
begin
  core_ref_clk <= \<const0>\;
  dl0_txbyteclkhs <= \<const0>\;
  dl1_txbyteclkhs <= \<const0>\;
  dl2_txbyteclkhs <= \<const0>\;
  dl3_txbyteclkhs <= \<const0>\;
  dl4_stopstate <= \<const0>\;
  dl4_txbyteclkhs <= \<const0>\;
  dl4_txreadyesc <= \<const0>\;
  dl4_txreadyhs <= \<const0>\;
  dl4_ulpsactivenot <= \<const0>\;
  dl5_stopstate <= \<const0>\;
  dl5_txbyteclkhs <= \<const0>\;
  dl5_txreadyesc <= \<const0>\;
  dl5_txreadyhs <= \<const0>\;
  dl5_ulpsactivenot <= \<const0>\;
  dl6_stopstate <= \<const0>\;
  dl6_txbyteclkhs <= \<const0>\;
  dl6_txreadyesc <= \<const0>\;
  dl6_txreadyhs <= \<const0>\;
  dl6_ulpsactivenot <= \<const0>\;
  dl7_stopstate <= \<const0>\;
  dl7_txbyteclkhs <= \<const0>\;
  dl7_txreadyesc <= \<const0>\;
  dl7_txreadyhs <= \<const0>\;
  dl7_ulpsactivenot <= \<const0>\;
  dphy_en_out <= \<const0>\;
  dphy_srst_out <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  tx_dl4_en_hs_tst <= \<const0>\;
  tx_dl4_en_lp_tst <= \<const0>\;
  tx_dl4_hs_dp(7) <= \<const0>\;
  tx_dl4_hs_dp(6) <= \<const0>\;
  tx_dl4_hs_dp(5) <= \<const0>\;
  tx_dl4_hs_dp(4) <= \<const0>\;
  tx_dl4_hs_dp(3) <= \<const0>\;
  tx_dl4_hs_dp(2) <= \<const0>\;
  tx_dl4_hs_dp(1) <= \<const0>\;
  tx_dl4_hs_dp(0) <= \<const0>\;
  tx_dl4_lp_dn <= \<const0>\;
  tx_dl4_lp_dp <= \<const0>\;
  tx_dl5_en_hs_tst <= \<const0>\;
  tx_dl5_en_lp_tst <= \<const0>\;
  tx_dl5_hs_dp(7) <= \<const0>\;
  tx_dl5_hs_dp(6) <= \<const0>\;
  tx_dl5_hs_dp(5) <= \<const0>\;
  tx_dl5_hs_dp(4) <= \<const0>\;
  tx_dl5_hs_dp(3) <= \<const0>\;
  tx_dl5_hs_dp(2) <= \<const0>\;
  tx_dl5_hs_dp(1) <= \<const0>\;
  tx_dl5_hs_dp(0) <= \<const0>\;
  tx_dl5_lp_dn <= \<const0>\;
  tx_dl5_lp_dp <= \<const0>\;
  tx_dl6_en_hs_tst <= \<const0>\;
  tx_dl6_en_lp_tst <= \<const0>\;
  tx_dl6_hs_dp(7) <= \<const0>\;
  tx_dl6_hs_dp(6) <= \<const0>\;
  tx_dl6_hs_dp(5) <= \<const0>\;
  tx_dl6_hs_dp(4) <= \<const0>\;
  tx_dl6_hs_dp(3) <= \<const0>\;
  tx_dl6_hs_dp(2) <= \<const0>\;
  tx_dl6_hs_dp(1) <= \<const0>\;
  tx_dl6_hs_dp(0) <= \<const0>\;
  tx_dl6_lp_dn <= \<const0>\;
  tx_dl6_lp_dp <= \<const0>\;
  tx_dl7_en_hs_tst <= \<const0>\;
  tx_dl7_en_lp_tst <= \<const0>\;
  tx_dl7_hs_dp(7) <= \<const0>\;
  tx_dl7_hs_dp(6) <= \<const0>\;
  tx_dl7_hs_dp(5) <= \<const0>\;
  tx_dl7_hs_dp(4) <= \<const0>\;
  tx_dl7_hs_dp(3) <= \<const0>\;
  tx_dl7_hs_dp(2) <= \<const0>\;
  tx_dl7_hs_dp(1) <= \<const0>\;
  tx_dl7_hs_dp(0) <= \<const0>\;
  tx_dl7_lp_dn <= \<const0>\;
  tx_dl7_lp_dp <= \<const0>\;
  tx_hs_clk_p(7) <= \<const0>\;
  tx_hs_clk_p(6) <= \^tx_hs_clk_p\(6);
  tx_hs_clk_p(5) <= \<const0>\;
  tx_hs_clk_p(4) <= \<const0>\;
  tx_hs_clk_p(3) <= \<const0>\;
  tx_hs_clk_p(2) <= \<const0>\;
  tx_hs_clk_p(1) <= \<const0>\;
  tx_hs_clk_p(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
esc_active_all_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_txclkesc,
      CE => '1',
      D => p_0_in,
      Q => esc_active_all,
      R => '0'
    );
esc_active_all_sync_i: entity work.\mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell__parameterized2\
     port map (
      core_clk => core_clk,
      in0 => esc_active_all,
      \out\ => esc_active_all_sync
    );
\gen_tx_data_lane[0].u_tx_data_lane\: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane
     port map (
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ => dl0_txreadyhs,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      \cl_tx_state_reg[0]\ => u_tx_clk_lane_n_13,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_enable => dl0_enable,
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_stopstate => dl0_stopstate,
      dl0_txclkesc => dl0_txclkesc,
      dl0_txdataesc(7 downto 0) => dl0_txdataesc(7 downto 0),
      dl0_txdatahs(7 downto 0) => dl0_txdatahs(7 downto 0),
      dl0_txlpdtesc => dl0_txlpdtesc,
      dl0_txrequestesc => dl0_txrequestesc,
      dl0_txrequesths => dl0_txrequesths,
      dl0_txtriggeresc(3 downto 0) => dl0_txtriggeresc(3 downto 0),
      dl0_txulpsesc => dl0_txulpsesc,
      dl0_txulpsexit => dl0_txulpsexit,
      dl0_txvalidesc => dl0_txvalidesc,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txrequesths_0 => \gen_tx_data_lane[0].u_tx_data_lane_n_7\,
      dl2_txrequesths => dl2_txrequesths,
      dl2_txrequesths_0 => \gen_tx_data_lane[0].u_tx_data_lane_n_8\,
      dl3_txrequesths => dl3_txrequesths,
      dl3_txrequesths_0 => \gen_tx_data_lane[0].u_tx_data_lane_n_9\,
      dl_hs_exit_done_i(2 downto 0) => dl_hs_exit_done_i(3 downto 1),
      dl_status_reg(2) => dl_status_reg(21),
      dl_status_reg(1) => dl_status_reg(14),
      dl_status_reg(0) => dl_status_reg(7),
      dl_txreadyesc_reg => dl0_txreadyesc,
      dl_txrequesths_r_reg_0 => system_rst_byteclk_t,
      en_hs_datapath_r => \u_tx_hs_datapath/en_hs_datapath_r\,
      en_hs_datapath_reg => \gen_tx_data_lane[0].u_tx_data_lane_n_2\,
      en_hs_datapath_reg_0(0) => dl_status_reg(0),
      en_hs_datapath_reg_1 => \gen_tx_data_lane[0].u_tx_data_lane_n_5\,
      en_hs_datapath_reg_2 => u_tx_clk_lane_n_15,
      en_lp_01_cnt_reg => esc_active_all_sync,
      \esc_cmd_data_reg[0]\ => system_rst_escclk_t,
      esc_ctrl_all_sm => esc_ctrl_all_sm_c(0),
      hs_dp_sync_out => hs_dp_sync_out_i_0,
      hs_xfer_done => dl_hs_exit_done_i(0),
      \out\ => system_rst_div4clk_t,
      s_level_out_d1_cdc_to_reg => cl_init_done_escclk_sync_i,
      s_level_out_d3_reg => \gen_tx_data_lane[0].u_tx_data_lane_n_3\,
      system_rst => system_rst_t,
      timeout_hsexit(0) => timeout_hsexit(0),
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_zero_out_i_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl0_en_hs_tst => tx_dl0_en_hs_tst,
      tx_dl0_en_lp_tst => tx_dl0_en_lp_tst,
      tx_dl0_hs_dp(7 downto 0) => tx_dl0_hs_dp(7 downto 0),
      tx_dl0_lp_dn => tx_dl0_lp_dn,
      tx_dl0_lp_dp => tx_dl0_lp_dp
    );
\gen_tx_data_lane[1].u_tx_data_lane\: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_7
     port map (
      \FSM_sequential_dl_tx_sm_state[2]_i_4\(2 downto 1) => timeout_hsexit(3 downto 2),
      \FSM_sequential_dl_tx_sm_state[2]_i_4\(0) => timeout_hsexit(0),
      \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ => system_rst_div4clk_t,
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ => dl1_txreadyhs,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_txclkesc => dl0_txclkesc,
      dl1_enable => dl1_enable,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl1_stopstate => dl1_stopstate,
      dl1_txdataesc(7 downto 0) => dl1_txdataesc(7 downto 0),
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txlpdtesc => dl1_txlpdtesc,
      dl1_txrequestesc => dl1_txrequestesc,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txtriggeresc(3 downto 0) => dl1_txtriggeresc(3 downto 0),
      dl1_txulpsesc => dl1_txulpsesc,
      dl1_txulpsexit => dl1_txulpsexit,
      dl1_txvalidesc => dl1_txvalidesc,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl_hs_exit_done_i(2 downto 1) => dl_hs_exit_done_i(3 downto 2),
      dl_hs_exit_done_i(0) => dl_hs_exit_done_i(0),
      dl_status_reg(0) => dl_status_reg(7),
      dl_txreadyesc_reg => dl1_txreadyesc,
      dl_txrequesths_r_reg_0 => system_rst_byteclk_t,
      en_hs_datapath_r => \u_tx_hs_datapath/en_hs_datapath_r\,
      en_hs_datapath_reg => u_tx_clk_lane_n_15,
      en_lp_01_cnt_reg => esc_active_all_sync,
      esc_active_all_reg(2 downto 1) => esc_ctrl_all_sm_c(3 downto 2),
      esc_active_all_reg(0) => esc_ctrl_all_sm_c(0),
      \esc_cmd_data_reg[0]\ => system_rst_escclk_t,
      hs_dp_sync_out => hs_dp_sync_out_i_0,
      hs_xfer_done_all => hs_xfer_done_all,
      \out\ => dl_hs_exit_done_i(1),
      p_0_in => p_0_in,
      s_level_out_d1_cdc_to_reg => cl_init_done_escclk_sync_i,
      system_rst => system_rst_t,
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_zero_out_i_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl1_en_hs_tst => tx_dl1_en_hs_tst,
      tx_dl1_en_lp_tst => tx_dl1_en_lp_tst,
      tx_dl1_hs_dp(7 downto 0) => tx_dl1_hs_dp(7 downto 0),
      tx_dl1_lp_dn => tx_dl1_lp_dn,
      tx_dl1_lp_dp => tx_dl1_lp_dp,
      \zero_count_reg[31]\ => \gen_tx_data_lane[0].u_tx_data_lane_n_7\
    );
\gen_tx_data_lane[2].u_tx_data_lane\: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_8
     port map (
      \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ => system_rst_div4clk_t,
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ => dl2_txreadyhs,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_i_3 => cl_txrequesths_negedge_sync,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_txclkesc => dl0_txclkesc,
      dl2_enable => dl2_enable,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl2_stopstate => dl2_stopstate,
      dl2_txdataesc(7 downto 0) => dl2_txdataesc(7 downto 0),
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txlpdtesc => dl2_txlpdtesc,
      dl2_txrequestesc => dl2_txrequestesc,
      dl2_txrequesths => dl2_txrequesths,
      dl2_txtriggeresc(3 downto 0) => dl2_txtriggeresc(3 downto 0),
      dl2_txulpsesc => dl2_txulpsesc,
      dl2_txulpsexit => dl2_txulpsexit,
      dl2_txvalidesc => dl2_txvalidesc,
      dl2_ulpsactivenot => dl2_ulpsactivenot,
      dl_hs_exit_done_i(2) => dl_hs_exit_done_i(3),
      dl_hs_exit_done_i(1 downto 0) => dl_hs_exit_done_i(1 downto 0),
      dl_status_reg(0) => dl_status_reg(14),
      dl_txreadyesc_reg => dl2_txreadyesc,
      dl_txrequesths_r_reg_0 => system_rst_byteclk_t,
      en_hs_datapath_r => \u_tx_hs_datapath/en_hs_datapath_r\,
      en_hs_datapath_reg => u_tx_clk_lane_n_15,
      en_lp_01_cnt_reg => esc_active_all_sync,
      \esc_cmd_data_reg[0]\ => system_rst_escclk_t,
      esc_ctrl_all_sm_reg => esc_ctrl_all_sm_c(2),
      hs_dp_sync_out => hs_dp_sync_out_i_0,
      \out\ => dl_hs_exit_done_i(2),
      s_level_out_d1_cdc_to_reg => cl_init_done_escclk_sync_i,
      s_level_out_d3_reg => \gen_tx_data_lane[2].u_tx_data_lane_n_20\,
      system_rst => system_rst_t,
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_hsexit_reg(0) => timeout_hsexit(2),
      timeout_zero_out_i_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl2_en_hs_tst => tx_dl2_en_hs_tst,
      tx_dl2_en_lp_tst => tx_dl2_en_lp_tst,
      tx_dl2_hs_dp(7 downto 0) => tx_dl2_hs_dp(7 downto 0),
      tx_dl2_lp_dn => tx_dl2_lp_dn,
      tx_dl2_lp_dp => tx_dl2_lp_dp,
      \zero_count_reg[31]\ => \gen_tx_data_lane[0].u_tx_data_lane_n_8\
    );
\gen_tx_data_lane[3].u_tx_data_lane\: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_data_lane_9
     port map (
      \HS_BYTE_XFER_BLK2.dl_tx_hs_dp_reg[0]\ => system_rst_div4clk_t,
      \HS_BYTE_XFER_BLK2.dl_txreadyhs_reg\ => dl3_txreadyhs,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      core_clk => core_clk,
      core_rst => core_rst,
      dl0_txclkesc => dl0_txclkesc,
      dl3_enable => dl3_enable,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      dl3_stopstate => dl3_stopstate,
      dl3_txdataesc(7 downto 0) => dl3_txdataesc(7 downto 0),
      dl3_txdatahs(7 downto 0) => dl3_txdatahs(7 downto 0),
      dl3_txlpdtesc => dl3_txlpdtesc,
      dl3_txrequestesc => dl3_txrequestesc,
      dl3_txrequesths => dl3_txrequesths,
      dl3_txtriggeresc(3 downto 0) => dl3_txtriggeresc(3 downto 0),
      dl3_txulpsesc => dl3_txulpsesc,
      dl3_txulpsexit => dl3_txulpsexit,
      dl3_txvalidesc => dl3_txvalidesc,
      dl3_ulpsactivenot => dl3_ulpsactivenot,
      dl_hs_exit_done_i(2 downto 0) => dl_hs_exit_done_i(2 downto 0),
      dl_status_reg(0) => dl_status_reg(21),
      dl_txreadyesc_reg => dl3_txreadyesc,
      dl_txrequesths_r_reg_0 => system_rst_byteclk_t,
      en_hs_datapath_r => \u_tx_hs_datapath/en_hs_datapath_r\,
      en_lp_01_cnt_reg => esc_active_all_sync,
      \esc_cmd_data_reg[0]\ => system_rst_escclk_t,
      esc_ctrl_all_sm_reg => esc_ctrl_all_sm_c(3),
      hs_active_all => hs_active_all,
      hs_dp_sync_out => hs_dp_sync_out_i_0,
      hs_xfer_done_all => hs_xfer_done_all,
      \out\ => dl_hs_exit_done_i(3),
      reset_timer_r_i_10(2) => dl_status_reg(14),
      reset_timer_r_i_10(1) => dl_status_reg(7),
      reset_timer_r_i_10(0) => dl_status_reg(0),
      s_level_out_d1_cdc_to_reg => cl_init_done_escclk_sync_i,
      system_rst => system_rst_t,
      timeout_hsexit_all => timeout_hsexit_all,
      timeout_hsexit_reg(0) => timeout_hsexit(3),
      timeout_zero_out_i_0 => timeout_zero_out_i_0,
      tx_div4_clk => tx_div4_clk,
      tx_dl3_en_hs_tst => tx_dl3_en_hs_tst,
      tx_dl3_en_lp_tst => tx_dl3_en_lp_tst,
      tx_dl3_hs_dp(7 downto 0) => tx_dl3_hs_dp(7 downto 0),
      tx_dl3_lp_dn => tx_dl3_lp_dn,
      tx_dl3_lp_dp => tx_dl3_lp_dp,
      \zero_count_reg[31]\ => \gen_tx_data_lane[0].u_tx_data_lane_n_9\
    );
system_rst_byteclk90_sync_i: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell
     port map (
      oserdes_clkdiv_in => oserdes_clkdiv_in,
      system_rst_byteclk => system_rst_byteclk_w
    );
system_rst_byteclk_sync_i: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_10
     port map (
      \out\ => system_rst_byteclk_t,
      \post_count_reg[31]\ => start_clkpost_byteclk_sync,
      s_level_out_d3_reg_0 => system_rst_byteclk_sync_i_n_1,
      system_rst_byteclk => system_rst_byteclk_w,
      tx_div4_clk => tx_div4_clk
    );
system_rst_escclk_sync_i: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_11
     port map (
      dl0_txclkesc => dl0_txclkesc,
      \out\ => system_rst_escclk_t,
      system_rst_escclk => system_rst_escclk_w
    );
system_rst_phybyteclk_sync_i: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_12
     port map (
      \out\ => system_rst_div4clk_t,
      system_rst_div4clk => system_rst_div4clk_w,
      tx_div4_clk => tx_div4_clk
    );
u_cl_init_done_escclk_sync: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_sync_cell_13
     port map (
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      dl0_txclkesc => dl0_txclkesc,
      \out\ => cl_init_done_escclk_sync_i
    );
u_tx_clk_lane: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_clk_lane
     port map (
      cl_enable => cl_enable,
      cl_init_done_coreclk_i => cl_init_done_coreclk_i,
      cl_stopstate => cl_stopstate,
      \cl_tx_state_reg[0]_0\ => \gen_tx_data_lane[0].u_tx_data_lane_n_2\,
      \cl_tx_state_reg[1]_0\ => u_tx_clk_lane_n_13,
      \cl_tx_state_reg[3]_0\ => u_tx_support_rst_logic_n_0,
      cl_txclkactivehs => cl_txclkactivehs,
      cl_txclkactivehs_i => cl_txclkactivehs_i,
      cl_txclkactivehs_reg_0 => u_tx_clk_lane_n_15,
      cl_txrequesths => cl_txrequesths,
      cl_txulpsclk => cl_txulpsclk,
      cl_txulpsexit => cl_txulpsexit,
      cl_ulpsactivenot => cl_ulpsactivenot,
      core_clk => core_clk,
      core_rst => core_rst,
      dl_hs_exit_done_i(3 downto 0) => dl_hs_exit_done_i(3 downto 0),
      hs_active_all => hs_active_all,
      \out\ => cl_enable_sync,
      \post_count_reg[31]_0\ => system_rst_byteclk_sync_i_n_1,
      s_level_out_d2_reg => init_done,
      s_level_out_d3_reg => start_clkpost_byteclk_sync,
      s_level_out_d3_reg_0 => cl_txrequesths_negedge_sync,
      start_clkpost_r_reg_0 => \gen_tx_data_lane[2].u_tx_data_lane_n_20\,
      start_clkpost_r_reg_1 => \gen_tx_data_lane[0].u_tx_data_lane_n_3\,
      start_clkpost_r_reg_2 => \gen_tx_data_lane[0].u_tx_data_lane_n_5\,
      start_clkzero_byteclk_sync_r_reg_0 => system_rst_byteclk_t,
      system_rst => system_rst_t,
      tx_cl_en_hs_tst => tx_cl_en_hs_tst,
      tx_cl_en_lp_tst => tx_cl_en_lp_tst,
      tx_cl_lp_cn => tx_cl_lp_cn,
      tx_cl_lp_cp => tx_cl_lp_cp,
      tx_div4_clk => tx_div4_clk,
      tx_hs_clk_p(0) => \^tx_hs_clk_p\(6)
    );
u_tx_support_rst_logic: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_support_rst_logic
     port map (
      core_clk => core_clk,
      core_rst => core_rst,
      core_rst_0 => u_tx_support_rst_logic_n_0,
      \out\ => cl_enable_sync,
      phy_ready => phy_ready,
      phy_rst => phy_rst,
      system_rst => system_rst_t,
      system_rst_byteclk => system_rst_byteclk_w,
      system_rst_div4clk => system_rst_div4clk_w,
      system_rst_escclk => system_rst_escclk_w,
      system_rst_in => system_rst_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 is
  port (
    daddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dclk : in STD_LOGIC;
    den : in STD_LOGIC;
    di : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dwe : in STD_LOGIC;
    do_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drdy : out STD_LOGIC;
    clk_p : in STD_LOGIC;
    clk_n : in STD_LOGIC;
    clk : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    app_clk : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    rst_seq_done : out STD_LOGIC;
    pll0_clkout0 : out STD_LOGIC;
    pll0_locked : out STD_LOGIC;
    pll0_clkout1 : out STD_LOGIC;
    pll1_clkout0 : out STD_LOGIC;
    pll1_locked : out STD_LOGIC;
    intf_rdy : out STD_LOGIC;
    multi_intf_lock_in : in STD_LOGIC;
    shared_pll0_clkout0_in : in STD_LOGIC;
    shared_pll1_clkout0_in : in STD_LOGIC;
    shared_pll0_clkoutphy_in : in STD_LOGIC;
    shared_pll1_clkoutphy_in : in STD_LOGIC;
    shared_pll0_locked_in : in STD_LOGIC;
    shared_pll1_locked_in : in STD_LOGIC;
    shared_pll0_clkoutphy_out : out STD_LOGIC;
    shared_pll1_clkoutphy_out : out STD_LOGIC;
    clk_from_ibuf : out STD_LOGIC;
    lptx_t : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_i_p : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_i_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    hs_rx_disable : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lp_rx_disable : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lp_rx_o_p : out STD_LOGIC_VECTOR ( 4 downto 0 );
    lp_rx_o_n : out STD_LOGIC_VECTOR ( 4 downto 0 );
    dly_rdy_bsc0 : out STD_LOGIC;
    vtc_rdy_bsc0 : out STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC;
    phy_rden_bsc0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc1 : out STD_LOGIC;
    vtc_rdy_bsc1 : out STD_LOGIC;
    en_vtc_bsc1 : in STD_LOGIC;
    phy_rden_bsc1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc2 : out STD_LOGIC;
    vtc_rdy_bsc2 : out STD_LOGIC;
    en_vtc_bsc2 : in STD_LOGIC;
    phy_rden_bsc2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc3 : out STD_LOGIC;
    vtc_rdy_bsc3 : out STD_LOGIC;
    en_vtc_bsc3 : in STD_LOGIC;
    phy_rden_bsc3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc4 : out STD_LOGIC;
    vtc_rdy_bsc4 : out STD_LOGIC;
    en_vtc_bsc4 : in STD_LOGIC;
    phy_rden_bsc4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc5 : out STD_LOGIC;
    vtc_rdy_bsc5 : out STD_LOGIC;
    en_vtc_bsc5 : in STD_LOGIC;
    phy_rden_bsc5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc6 : out STD_LOGIC;
    vtc_rdy_bsc6 : out STD_LOGIC;
    en_vtc_bsc6 : in STD_LOGIC;
    phy_rden_bsc6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dly_rdy_bsc7 : out STD_LOGIC;
    vtc_rdy_bsc7 : out STD_LOGIC;
    en_vtc_bsc7 : in STD_LOGIC;
    phy_rden_bsc7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    riu_addr_bg0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg0 : in STD_LOGIC;
    riu_rd_data_bg0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg0 : out STD_LOGIC;
    riu_addr_bg0_bs0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg0_bs0 : in STD_LOGIC;
    riu_wr_data_bg0_bs0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg0_bs0 : in STD_LOGIC;
    riu_rd_data_bg0_bs0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg0_bs0 : out STD_LOGIC;
    riu_addr_bg0_bs1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg0_bs1 : in STD_LOGIC;
    riu_wr_data_bg0_bs1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg0_bs1 : in STD_LOGIC;
    riu_rd_data_bg0_bs1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg0_bs1 : out STD_LOGIC;
    riu_addr_bg1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg1 : in STD_LOGIC;
    riu_rd_data_bg1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg1 : out STD_LOGIC;
    riu_addr_bg1_bs2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg1_bs2 : in STD_LOGIC;
    riu_wr_data_bg1_bs2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg1_bs2 : in STD_LOGIC;
    riu_rd_data_bg1_bs2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg1_bs2 : out STD_LOGIC;
    riu_addr_bg1_bs3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg1_bs3 : in STD_LOGIC;
    riu_wr_data_bg1_bs3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg1_bs3 : in STD_LOGIC;
    riu_rd_data_bg1_bs3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg1_bs3 : out STD_LOGIC;
    riu_addr_bg2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg2 : in STD_LOGIC;
    riu_rd_data_bg2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg2 : out STD_LOGIC;
    riu_addr_bg2_bs4 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg2_bs4 : in STD_LOGIC;
    riu_wr_data_bg2_bs4 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg2_bs4 : in STD_LOGIC;
    riu_rd_data_bg2_bs4 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg2_bs4 : out STD_LOGIC;
    riu_addr_bg2_bs5 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg2_bs5 : in STD_LOGIC;
    riu_wr_data_bg2_bs5 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg2_bs5 : in STD_LOGIC;
    riu_rd_data_bg2_bs5 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg2_bs5 : out STD_LOGIC;
    riu_addr_bg3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    riu_wr_data_bg3 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg3 : in STD_LOGIC;
    riu_rd_data_bg3 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg3 : out STD_LOGIC;
    riu_addr_bg3_bs6 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg3_bs6 : in STD_LOGIC;
    riu_wr_data_bg3_bs6 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg3_bs6 : in STD_LOGIC;
    riu_rd_data_bg3_bs6 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg3_bs6 : out STD_LOGIC;
    riu_addr_bg3_bs7 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    riu_nibble_sel_bg3_bs7 : in STD_LOGIC;
    riu_wr_data_bg3_bs7 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_wr_en_bg3_bs7 : in STD_LOGIC;
    riu_rd_data_bg3_bs7 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    riu_valid_bg3_bs7 : out STD_LOGIC;
    tx_clk : in STD_LOGIC;
    rx_clk : in STD_LOGIC;
    bidir_tx_clk : in STD_LOGIC;
    bidir_rx_clk : in STD_LOGIC;
    bidir_tx_bs_tri_clk : in STD_LOGIC;
    bg0_pin0_nc : in STD_LOGIC;
    bg0_pin6_nc : in STD_LOGIC;
    bg1_pin0_nc : in STD_LOGIC;
    bg1_pin6_nc : in STD_LOGIC;
    bg2_pin0_nc : in STD_LOGIC;
    bg2_pin6_nc : in STD_LOGIC;
    bg3_pin0_nc : in STD_LOGIC;
    bg3_pin6_nc : in STD_LOGIC;
    start_bitslip : in STD_LOGIC;
    rx_bitslip_sync_done : out STD_LOGIC;
    rxtx_bitslip_sync_done : out STD_LOGIC;
    data_txp0 : out STD_LOGIC;
    data_from_fabric_data_txp0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_0 : in STD_LOGIC;
    tx_cntvaluein_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_0 : in STD_LOGIC;
    tx_en_vtc_0 : in STD_LOGIC;
    tx_inc_0 : in STD_LOGIC;
    tx_load_0 : in STD_LOGIC;
    rx_cntvalueout_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_0 : in STD_LOGIC;
    rx_en_vtc_0 : in STD_LOGIC;
    rx_inc_0 : in STD_LOGIC;
    rx_load_0 : in STD_LOGIC;
    rx_cntvalueout_ext_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_0 : in STD_LOGIC;
    rx_en_vtc_ext_0 : in STD_LOGIC;
    rx_inc_ext_0 : in STD_LOGIC;
    rx_load_ext_0 : in STD_LOGIC;
    fifo_empty_0 : out STD_LOGIC;
    fifo_rd_clk_0 : in STD_LOGIC;
    fifo_rd_en_0 : in STD_LOGIC;
    bitslip_error_0 : out STD_LOGIC;
    data_txn0 : out STD_LOGIC;
    tri_t_1 : in STD_LOGIC;
    tx_cntvaluein_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_1 : in STD_LOGIC;
    tx_en_vtc_1 : in STD_LOGIC;
    tx_inc_1 : in STD_LOGIC;
    tx_load_1 : in STD_LOGIC;
    rx_cntvalueout_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_1 : in STD_LOGIC;
    rx_en_vtc_1 : in STD_LOGIC;
    rx_inc_1 : in STD_LOGIC;
    rx_load_1 : in STD_LOGIC;
    rx_cntvalueout_ext_1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_1 : in STD_LOGIC;
    rx_en_vtc_ext_1 : in STD_LOGIC;
    rx_inc_ext_1 : in STD_LOGIC;
    rx_load_ext_1 : in STD_LOGIC;
    fifo_empty_1 : out STD_LOGIC;
    fifo_rd_clk_1 : in STD_LOGIC;
    fifo_rd_en_1 : in STD_LOGIC;
    bitslip_error_1 : out STD_LOGIC;
    data_txp2 : out STD_LOGIC;
    data_from_fabric_data_txp2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_2 : in STD_LOGIC;
    tx_cntvaluein_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_2 : in STD_LOGIC;
    tx_en_vtc_2 : in STD_LOGIC;
    tx_inc_2 : in STD_LOGIC;
    tx_load_2 : in STD_LOGIC;
    rx_cntvalueout_2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_2 : in STD_LOGIC;
    rx_en_vtc_2 : in STD_LOGIC;
    rx_inc_2 : in STD_LOGIC;
    rx_load_2 : in STD_LOGIC;
    rx_cntvalueout_ext_2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_2 : in STD_LOGIC;
    rx_en_vtc_ext_2 : in STD_LOGIC;
    rx_inc_ext_2 : in STD_LOGIC;
    rx_load_ext_2 : in STD_LOGIC;
    fifo_empty_2 : out STD_LOGIC;
    fifo_rd_clk_2 : in STD_LOGIC;
    fifo_rd_en_2 : in STD_LOGIC;
    bitslip_error_2 : out STD_LOGIC;
    data_txn2 : out STD_LOGIC;
    tri_t_3 : in STD_LOGIC;
    tx_cntvaluein_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_3 : in STD_LOGIC;
    tx_en_vtc_3 : in STD_LOGIC;
    tx_inc_3 : in STD_LOGIC;
    tx_load_3 : in STD_LOGIC;
    rx_cntvalueout_3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_3 : in STD_LOGIC;
    rx_en_vtc_3 : in STD_LOGIC;
    rx_inc_3 : in STD_LOGIC;
    rx_load_3 : in STD_LOGIC;
    rx_cntvalueout_ext_3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_3 : in STD_LOGIC;
    rx_en_vtc_ext_3 : in STD_LOGIC;
    rx_inc_ext_3 : in STD_LOGIC;
    rx_load_ext_3 : in STD_LOGIC;
    fifo_empty_3 : out STD_LOGIC;
    fifo_rd_clk_3 : in STD_LOGIC;
    fifo_rd_en_3 : in STD_LOGIC;
    bitslip_error_3 : out STD_LOGIC;
    data_txp1 : out STD_LOGIC;
    data_from_fabric_data_txp1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_4 : in STD_LOGIC;
    tx_cntvaluein_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_4 : in STD_LOGIC;
    tx_en_vtc_4 : in STD_LOGIC;
    tx_inc_4 : in STD_LOGIC;
    tx_load_4 : in STD_LOGIC;
    rx_cntvalueout_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_4 : in STD_LOGIC;
    rx_en_vtc_4 : in STD_LOGIC;
    rx_inc_4 : in STD_LOGIC;
    rx_load_4 : in STD_LOGIC;
    rx_cntvalueout_ext_4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_4 : in STD_LOGIC;
    rx_en_vtc_ext_4 : in STD_LOGIC;
    rx_inc_ext_4 : in STD_LOGIC;
    rx_load_ext_4 : in STD_LOGIC;
    fifo_empty_4 : out STD_LOGIC;
    fifo_rd_clk_4 : in STD_LOGIC;
    fifo_rd_en_4 : in STD_LOGIC;
    bitslip_error_4 : out STD_LOGIC;
    data_txn1 : out STD_LOGIC;
    tri_t_5 : in STD_LOGIC;
    tx_cntvaluein_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_5 : in STD_LOGIC;
    tx_en_vtc_5 : in STD_LOGIC;
    tx_inc_5 : in STD_LOGIC;
    tx_load_5 : in STD_LOGIC;
    rx_cntvalueout_5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_5 : in STD_LOGIC;
    rx_en_vtc_5 : in STD_LOGIC;
    rx_inc_5 : in STD_LOGIC;
    rx_load_5 : in STD_LOGIC;
    rx_cntvalueout_ext_5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_5 : in STD_LOGIC;
    rx_en_vtc_ext_5 : in STD_LOGIC;
    rx_inc_ext_5 : in STD_LOGIC;
    rx_load_ext_5 : in STD_LOGIC;
    fifo_empty_5 : out STD_LOGIC;
    fifo_rd_clk_5 : in STD_LOGIC;
    fifo_rd_en_5 : in STD_LOGIC;
    bitslip_error_5 : out STD_LOGIC;
    data_txp3 : out STD_LOGIC;
    data_from_fabric_data_txp3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_8 : in STD_LOGIC;
    tx_cntvaluein_8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_8 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_8 : in STD_LOGIC;
    tx_en_vtc_8 : in STD_LOGIC;
    tx_inc_8 : in STD_LOGIC;
    tx_load_8 : in STD_LOGIC;
    rx_cntvalueout_8 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_8 : in STD_LOGIC;
    rx_en_vtc_8 : in STD_LOGIC;
    rx_inc_8 : in STD_LOGIC;
    rx_load_8 : in STD_LOGIC;
    rx_cntvalueout_ext_8 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_8 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_8 : in STD_LOGIC;
    rx_en_vtc_ext_8 : in STD_LOGIC;
    rx_inc_ext_8 : in STD_LOGIC;
    rx_load_ext_8 : in STD_LOGIC;
    fifo_empty_8 : out STD_LOGIC;
    fifo_rd_clk_8 : in STD_LOGIC;
    fifo_rd_en_8 : in STD_LOGIC;
    bitslip_error_8 : out STD_LOGIC;
    data_txn3 : out STD_LOGIC;
    tri_t_9 : in STD_LOGIC;
    tx_cntvaluein_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_9 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_9 : in STD_LOGIC;
    tx_en_vtc_9 : in STD_LOGIC;
    tx_inc_9 : in STD_LOGIC;
    tx_load_9 : in STD_LOGIC;
    rx_cntvalueout_9 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_9 : in STD_LOGIC;
    rx_en_vtc_9 : in STD_LOGIC;
    rx_inc_9 : in STD_LOGIC;
    rx_load_9 : in STD_LOGIC;
    rx_cntvalueout_ext_9 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_9 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_9 : in STD_LOGIC;
    rx_en_vtc_ext_9 : in STD_LOGIC;
    rx_inc_ext_9 : in STD_LOGIC;
    rx_load_ext_9 : in STD_LOGIC;
    fifo_empty_9 : out STD_LOGIC;
    fifo_rd_clk_9 : in STD_LOGIC;
    fifo_rd_en_9 : in STD_LOGIC;
    bitslip_error_9 : out STD_LOGIC;
    clk_txp : out STD_LOGIC;
    data_from_fabric_clk_txp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tri_t_15 : in STD_LOGIC;
    tx_cntvaluein_15 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_15 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_15 : in STD_LOGIC;
    tx_en_vtc_15 : in STD_LOGIC;
    tx_inc_15 : in STD_LOGIC;
    tx_load_15 : in STD_LOGIC;
    rx_cntvalueout_15 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_15 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_15 : in STD_LOGIC;
    rx_en_vtc_15 : in STD_LOGIC;
    rx_inc_15 : in STD_LOGIC;
    rx_load_15 : in STD_LOGIC;
    rx_cntvalueout_ext_15 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_15 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_15 : in STD_LOGIC;
    rx_en_vtc_ext_15 : in STD_LOGIC;
    rx_inc_ext_15 : in STD_LOGIC;
    rx_load_ext_15 : in STD_LOGIC;
    fifo_empty_15 : out STD_LOGIC;
    fifo_rd_clk_15 : in STD_LOGIC;
    fifo_rd_en_15 : in STD_LOGIC;
    bitslip_error_15 : out STD_LOGIC;
    clk_txn : out STD_LOGIC;
    tri_t_16 : in STD_LOGIC;
    tx_cntvaluein_16 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_16 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_16 : in STD_LOGIC;
    tx_en_vtc_16 : in STD_LOGIC;
    tx_inc_16 : in STD_LOGIC;
    tx_load_16 : in STD_LOGIC;
    rx_cntvalueout_16 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_16 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_16 : in STD_LOGIC;
    rx_en_vtc_16 : in STD_LOGIC;
    rx_inc_16 : in STD_LOGIC;
    rx_load_16 : in STD_LOGIC;
    rx_cntvalueout_ext_16 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_16 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_16 : in STD_LOGIC;
    rx_en_vtc_ext_16 : in STD_LOGIC;
    rx_inc_ext_16 : in STD_LOGIC;
    rx_load_ext_16 : in STD_LOGIC;
    fifo_empty_16 : out STD_LOGIC;
    fifo_rd_clk_16 : in STD_LOGIC;
    fifo_rd_en_16 : in STD_LOGIC;
    bitslip_error_16 : out STD_LOGIC;
    tri_t_6 : in STD_LOGIC;
    tx_cntvaluein_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_6 : in STD_LOGIC;
    tx_en_vtc_6 : in STD_LOGIC;
    tx_inc_6 : in STD_LOGIC;
    tx_load_6 : in STD_LOGIC;
    rx_cntvalueout_6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_6 : in STD_LOGIC;
    rx_en_vtc_6 : in STD_LOGIC;
    rx_inc_6 : in STD_LOGIC;
    rx_load_6 : in STD_LOGIC;
    rx_cntvalueout_ext_6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_6 : in STD_LOGIC;
    rx_en_vtc_ext_6 : in STD_LOGIC;
    rx_inc_ext_6 : in STD_LOGIC;
    rx_load_ext_6 : in STD_LOGIC;
    fifo_empty_6 : out STD_LOGIC;
    fifo_rd_clk_6 : in STD_LOGIC;
    fifo_rd_en_6 : in STD_LOGIC;
    bitslip_error_6 : out STD_LOGIC;
    tri_t_7 : in STD_LOGIC;
    tx_cntvaluein_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_7 : in STD_LOGIC;
    tx_en_vtc_7 : in STD_LOGIC;
    tx_inc_7 : in STD_LOGIC;
    tx_load_7 : in STD_LOGIC;
    rx_cntvalueout_7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_7 : in STD_LOGIC;
    rx_en_vtc_7 : in STD_LOGIC;
    rx_inc_7 : in STD_LOGIC;
    rx_load_7 : in STD_LOGIC;
    rx_cntvalueout_ext_7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_7 : in STD_LOGIC;
    rx_en_vtc_ext_7 : in STD_LOGIC;
    rx_inc_ext_7 : in STD_LOGIC;
    rx_load_ext_7 : in STD_LOGIC;
    fifo_empty_7 : out STD_LOGIC;
    fifo_rd_clk_7 : in STD_LOGIC;
    fifo_rd_en_7 : in STD_LOGIC;
    bitslip_error_7 : out STD_LOGIC;
    tri_t_10 : in STD_LOGIC;
    tx_cntvaluein_10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_10 : in STD_LOGIC;
    tx_en_vtc_10 : in STD_LOGIC;
    tx_inc_10 : in STD_LOGIC;
    tx_load_10 : in STD_LOGIC;
    rx_cntvalueout_10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_10 : in STD_LOGIC;
    rx_en_vtc_10 : in STD_LOGIC;
    rx_inc_10 : in STD_LOGIC;
    rx_load_10 : in STD_LOGIC;
    rx_cntvalueout_ext_10 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_10 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_10 : in STD_LOGIC;
    rx_en_vtc_ext_10 : in STD_LOGIC;
    rx_inc_ext_10 : in STD_LOGIC;
    rx_load_ext_10 : in STD_LOGIC;
    fifo_empty_10 : out STD_LOGIC;
    fifo_rd_clk_10 : in STD_LOGIC;
    fifo_rd_en_10 : in STD_LOGIC;
    bitslip_error_10 : out STD_LOGIC;
    tri_t_11 : in STD_LOGIC;
    tx_cntvaluein_11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_11 : in STD_LOGIC;
    tx_en_vtc_11 : in STD_LOGIC;
    tx_inc_11 : in STD_LOGIC;
    tx_load_11 : in STD_LOGIC;
    rx_cntvalueout_11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_11 : in STD_LOGIC;
    rx_en_vtc_11 : in STD_LOGIC;
    rx_inc_11 : in STD_LOGIC;
    rx_load_11 : in STD_LOGIC;
    rx_cntvalueout_ext_11 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_11 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_11 : in STD_LOGIC;
    rx_en_vtc_ext_11 : in STD_LOGIC;
    rx_inc_ext_11 : in STD_LOGIC;
    rx_load_ext_11 : in STD_LOGIC;
    fifo_empty_11 : out STD_LOGIC;
    fifo_rd_clk_11 : in STD_LOGIC;
    fifo_rd_en_11 : in STD_LOGIC;
    bitslip_error_11 : out STD_LOGIC;
    tri_t_12 : in STD_LOGIC;
    tx_cntvaluein_12 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_12 : in STD_LOGIC;
    tx_en_vtc_12 : in STD_LOGIC;
    tx_inc_12 : in STD_LOGIC;
    tx_load_12 : in STD_LOGIC;
    rx_cntvalueout_12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_12 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_12 : in STD_LOGIC;
    rx_en_vtc_12 : in STD_LOGIC;
    rx_inc_12 : in STD_LOGIC;
    rx_load_12 : in STD_LOGIC;
    rx_cntvalueout_ext_12 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_12 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_12 : in STD_LOGIC;
    rx_en_vtc_ext_12 : in STD_LOGIC;
    rx_inc_ext_12 : in STD_LOGIC;
    rx_load_ext_12 : in STD_LOGIC;
    fifo_empty_12 : out STD_LOGIC;
    fifo_rd_clk_12 : in STD_LOGIC;
    fifo_rd_en_12 : in STD_LOGIC;
    bitslip_error_12 : out STD_LOGIC;
    tri_t_13 : in STD_LOGIC;
    tx_cntvaluein_13 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_13 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_13 : in STD_LOGIC;
    tx_en_vtc_13 : in STD_LOGIC;
    tx_inc_13 : in STD_LOGIC;
    tx_load_13 : in STD_LOGIC;
    rx_cntvalueout_13 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_13 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_13 : in STD_LOGIC;
    rx_en_vtc_13 : in STD_LOGIC;
    rx_inc_13 : in STD_LOGIC;
    rx_load_13 : in STD_LOGIC;
    rx_cntvalueout_ext_13 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_13 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_13 : in STD_LOGIC;
    rx_en_vtc_ext_13 : in STD_LOGIC;
    rx_inc_ext_13 : in STD_LOGIC;
    rx_load_ext_13 : in STD_LOGIC;
    fifo_empty_13 : out STD_LOGIC;
    fifo_rd_clk_13 : in STD_LOGIC;
    fifo_rd_en_13 : in STD_LOGIC;
    bitslip_error_13 : out STD_LOGIC;
    tri_t_14 : in STD_LOGIC;
    tx_cntvaluein_14 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_14 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_14 : in STD_LOGIC;
    tx_en_vtc_14 : in STD_LOGIC;
    tx_inc_14 : in STD_LOGIC;
    tx_load_14 : in STD_LOGIC;
    rx_cntvalueout_14 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_14 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_14 : in STD_LOGIC;
    rx_en_vtc_14 : in STD_LOGIC;
    rx_inc_14 : in STD_LOGIC;
    rx_load_14 : in STD_LOGIC;
    rx_cntvalueout_ext_14 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_14 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_14 : in STD_LOGIC;
    rx_en_vtc_ext_14 : in STD_LOGIC;
    rx_inc_ext_14 : in STD_LOGIC;
    rx_load_ext_14 : in STD_LOGIC;
    fifo_empty_14 : out STD_LOGIC;
    fifo_rd_clk_14 : in STD_LOGIC;
    fifo_rd_en_14 : in STD_LOGIC;
    bitslip_error_14 : out STD_LOGIC;
    tri_t_17 : in STD_LOGIC;
    tx_cntvaluein_17 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_17 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_17 : in STD_LOGIC;
    tx_en_vtc_17 : in STD_LOGIC;
    tx_inc_17 : in STD_LOGIC;
    tx_load_17 : in STD_LOGIC;
    rx_cntvalueout_17 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_17 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_17 : in STD_LOGIC;
    rx_en_vtc_17 : in STD_LOGIC;
    rx_inc_17 : in STD_LOGIC;
    rx_load_17 : in STD_LOGIC;
    rx_cntvalueout_ext_17 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_17 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_17 : in STD_LOGIC;
    rx_en_vtc_ext_17 : in STD_LOGIC;
    rx_inc_ext_17 : in STD_LOGIC;
    rx_load_ext_17 : in STD_LOGIC;
    fifo_empty_17 : out STD_LOGIC;
    fifo_rd_clk_17 : in STD_LOGIC;
    fifo_rd_en_17 : in STD_LOGIC;
    bitslip_error_17 : out STD_LOGIC;
    tri_t_18 : in STD_LOGIC;
    tx_cntvaluein_18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_18 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_18 : in STD_LOGIC;
    tx_en_vtc_18 : in STD_LOGIC;
    tx_inc_18 : in STD_LOGIC;
    tx_load_18 : in STD_LOGIC;
    rx_cntvalueout_18 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_18 : in STD_LOGIC;
    rx_en_vtc_18 : in STD_LOGIC;
    rx_inc_18 : in STD_LOGIC;
    rx_load_18 : in STD_LOGIC;
    rx_cntvalueout_ext_18 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_18 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_18 : in STD_LOGIC;
    rx_en_vtc_ext_18 : in STD_LOGIC;
    rx_inc_ext_18 : in STD_LOGIC;
    rx_load_ext_18 : in STD_LOGIC;
    fifo_empty_18 : out STD_LOGIC;
    fifo_rd_clk_18 : in STD_LOGIC;
    fifo_rd_en_18 : in STD_LOGIC;
    bitslip_error_18 : out STD_LOGIC;
    tri_t_19 : in STD_LOGIC;
    tx_cntvaluein_19 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_19 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_19 : in STD_LOGIC;
    tx_en_vtc_19 : in STD_LOGIC;
    tx_inc_19 : in STD_LOGIC;
    tx_load_19 : in STD_LOGIC;
    rx_cntvalueout_19 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_19 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_19 : in STD_LOGIC;
    rx_en_vtc_19 : in STD_LOGIC;
    rx_inc_19 : in STD_LOGIC;
    rx_load_19 : in STD_LOGIC;
    rx_cntvalueout_ext_19 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_19 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_19 : in STD_LOGIC;
    rx_en_vtc_ext_19 : in STD_LOGIC;
    rx_inc_ext_19 : in STD_LOGIC;
    rx_load_ext_19 : in STD_LOGIC;
    fifo_empty_19 : out STD_LOGIC;
    fifo_rd_clk_19 : in STD_LOGIC;
    fifo_rd_en_19 : in STD_LOGIC;
    bitslip_error_19 : out STD_LOGIC;
    tri_t_20 : in STD_LOGIC;
    tx_cntvaluein_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_20 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_20 : in STD_LOGIC;
    tx_en_vtc_20 : in STD_LOGIC;
    tx_inc_20 : in STD_LOGIC;
    tx_load_20 : in STD_LOGIC;
    rx_cntvalueout_20 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_20 : in STD_LOGIC;
    rx_en_vtc_20 : in STD_LOGIC;
    rx_inc_20 : in STD_LOGIC;
    rx_load_20 : in STD_LOGIC;
    rx_cntvalueout_ext_20 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_20 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_20 : in STD_LOGIC;
    rx_en_vtc_ext_20 : in STD_LOGIC;
    rx_inc_ext_20 : in STD_LOGIC;
    rx_load_ext_20 : in STD_LOGIC;
    fifo_empty_20 : out STD_LOGIC;
    fifo_rd_clk_20 : in STD_LOGIC;
    fifo_rd_en_20 : in STD_LOGIC;
    bitslip_error_20 : out STD_LOGIC;
    tri_t_21 : in STD_LOGIC;
    tx_cntvaluein_21 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_21 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_21 : in STD_LOGIC;
    tx_en_vtc_21 : in STD_LOGIC;
    tx_inc_21 : in STD_LOGIC;
    tx_load_21 : in STD_LOGIC;
    rx_cntvalueout_21 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_21 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_21 : in STD_LOGIC;
    rx_en_vtc_21 : in STD_LOGIC;
    rx_inc_21 : in STD_LOGIC;
    rx_load_21 : in STD_LOGIC;
    rx_cntvalueout_ext_21 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_21 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_21 : in STD_LOGIC;
    rx_en_vtc_ext_21 : in STD_LOGIC;
    rx_inc_ext_21 : in STD_LOGIC;
    rx_load_ext_21 : in STD_LOGIC;
    fifo_empty_21 : out STD_LOGIC;
    fifo_rd_clk_21 : in STD_LOGIC;
    fifo_rd_en_21 : in STD_LOGIC;
    bitslip_error_21 : out STD_LOGIC;
    tri_t_22 : in STD_LOGIC;
    tx_cntvaluein_22 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_22 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_22 : in STD_LOGIC;
    tx_en_vtc_22 : in STD_LOGIC;
    tx_inc_22 : in STD_LOGIC;
    tx_load_22 : in STD_LOGIC;
    rx_cntvalueout_22 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_22 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_22 : in STD_LOGIC;
    rx_en_vtc_22 : in STD_LOGIC;
    rx_inc_22 : in STD_LOGIC;
    rx_load_22 : in STD_LOGIC;
    rx_cntvalueout_ext_22 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_22 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_22 : in STD_LOGIC;
    rx_en_vtc_ext_22 : in STD_LOGIC;
    rx_inc_ext_22 : in STD_LOGIC;
    rx_load_ext_22 : in STD_LOGIC;
    fifo_empty_22 : out STD_LOGIC;
    fifo_rd_clk_22 : in STD_LOGIC;
    fifo_rd_en_22 : in STD_LOGIC;
    bitslip_error_22 : out STD_LOGIC;
    tri_t_23 : in STD_LOGIC;
    tx_cntvaluein_23 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_23 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_23 : in STD_LOGIC;
    tx_en_vtc_23 : in STD_LOGIC;
    tx_inc_23 : in STD_LOGIC;
    tx_load_23 : in STD_LOGIC;
    rx_cntvalueout_23 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_23 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_23 : in STD_LOGIC;
    rx_en_vtc_23 : in STD_LOGIC;
    rx_inc_23 : in STD_LOGIC;
    rx_load_23 : in STD_LOGIC;
    rx_cntvalueout_ext_23 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_23 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_23 : in STD_LOGIC;
    rx_en_vtc_ext_23 : in STD_LOGIC;
    rx_inc_ext_23 : in STD_LOGIC;
    rx_load_ext_23 : in STD_LOGIC;
    fifo_empty_23 : out STD_LOGIC;
    fifo_rd_clk_23 : in STD_LOGIC;
    fifo_rd_en_23 : in STD_LOGIC;
    bitslip_error_23 : out STD_LOGIC;
    tri_t_24 : in STD_LOGIC;
    tx_cntvaluein_24 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_24 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_24 : in STD_LOGIC;
    tx_en_vtc_24 : in STD_LOGIC;
    tx_inc_24 : in STD_LOGIC;
    tx_load_24 : in STD_LOGIC;
    rx_cntvalueout_24 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_24 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_24 : in STD_LOGIC;
    rx_en_vtc_24 : in STD_LOGIC;
    rx_inc_24 : in STD_LOGIC;
    rx_load_24 : in STD_LOGIC;
    rx_cntvalueout_ext_24 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_24 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_24 : in STD_LOGIC;
    rx_en_vtc_ext_24 : in STD_LOGIC;
    rx_inc_ext_24 : in STD_LOGIC;
    rx_load_ext_24 : in STD_LOGIC;
    fifo_empty_24 : out STD_LOGIC;
    fifo_rd_clk_24 : in STD_LOGIC;
    fifo_rd_en_24 : in STD_LOGIC;
    bitslip_error_24 : out STD_LOGIC;
    tri_t_25 : in STD_LOGIC;
    tx_cntvaluein_25 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_25 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_25 : in STD_LOGIC;
    tx_en_vtc_25 : in STD_LOGIC;
    tx_inc_25 : in STD_LOGIC;
    tx_load_25 : in STD_LOGIC;
    rx_cntvalueout_25 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_25 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_25 : in STD_LOGIC;
    rx_en_vtc_25 : in STD_LOGIC;
    rx_inc_25 : in STD_LOGIC;
    rx_load_25 : in STD_LOGIC;
    rx_cntvalueout_ext_25 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_25 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_25 : in STD_LOGIC;
    rx_en_vtc_ext_25 : in STD_LOGIC;
    rx_inc_ext_25 : in STD_LOGIC;
    rx_load_ext_25 : in STD_LOGIC;
    fifo_empty_25 : out STD_LOGIC;
    fifo_rd_clk_25 : in STD_LOGIC;
    fifo_rd_en_25 : in STD_LOGIC;
    bitslip_error_25 : out STD_LOGIC;
    tri_t_26 : in STD_LOGIC;
    tx_cntvaluein_26 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_26 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_26 : in STD_LOGIC;
    tx_en_vtc_26 : in STD_LOGIC;
    tx_inc_26 : in STD_LOGIC;
    tx_load_26 : in STD_LOGIC;
    rx_cntvalueout_26 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_26 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_26 : in STD_LOGIC;
    rx_en_vtc_26 : in STD_LOGIC;
    rx_inc_26 : in STD_LOGIC;
    rx_load_26 : in STD_LOGIC;
    rx_cntvalueout_ext_26 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_26 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_26 : in STD_LOGIC;
    rx_en_vtc_ext_26 : in STD_LOGIC;
    rx_inc_ext_26 : in STD_LOGIC;
    rx_load_ext_26 : in STD_LOGIC;
    fifo_empty_26 : out STD_LOGIC;
    fifo_rd_clk_26 : in STD_LOGIC;
    fifo_rd_en_26 : in STD_LOGIC;
    bitslip_error_26 : out STD_LOGIC;
    tri_t_27 : in STD_LOGIC;
    tx_cntvaluein_27 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_27 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_27 : in STD_LOGIC;
    tx_en_vtc_27 : in STD_LOGIC;
    tx_inc_27 : in STD_LOGIC;
    tx_load_27 : in STD_LOGIC;
    rx_cntvalueout_27 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_27 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_27 : in STD_LOGIC;
    rx_en_vtc_27 : in STD_LOGIC;
    rx_inc_27 : in STD_LOGIC;
    rx_load_27 : in STD_LOGIC;
    rx_cntvalueout_ext_27 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_27 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_27 : in STD_LOGIC;
    rx_en_vtc_ext_27 : in STD_LOGIC;
    rx_inc_ext_27 : in STD_LOGIC;
    rx_load_ext_27 : in STD_LOGIC;
    fifo_empty_27 : out STD_LOGIC;
    fifo_rd_clk_27 : in STD_LOGIC;
    fifo_rd_en_27 : in STD_LOGIC;
    bitslip_error_27 : out STD_LOGIC;
    tri_t_28 : in STD_LOGIC;
    tx_cntvaluein_28 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_28 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_28 : in STD_LOGIC;
    tx_en_vtc_28 : in STD_LOGIC;
    tx_inc_28 : in STD_LOGIC;
    tx_load_28 : in STD_LOGIC;
    rx_cntvalueout_28 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_28 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_28 : in STD_LOGIC;
    rx_en_vtc_28 : in STD_LOGIC;
    rx_inc_28 : in STD_LOGIC;
    rx_load_28 : in STD_LOGIC;
    rx_cntvalueout_ext_28 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_28 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_28 : in STD_LOGIC;
    rx_en_vtc_ext_28 : in STD_LOGIC;
    rx_inc_ext_28 : in STD_LOGIC;
    rx_load_ext_28 : in STD_LOGIC;
    fifo_empty_28 : out STD_LOGIC;
    fifo_rd_clk_28 : in STD_LOGIC;
    fifo_rd_en_28 : in STD_LOGIC;
    bitslip_error_28 : out STD_LOGIC;
    tri_t_29 : in STD_LOGIC;
    tx_cntvaluein_29 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_29 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_29 : in STD_LOGIC;
    tx_en_vtc_29 : in STD_LOGIC;
    tx_inc_29 : in STD_LOGIC;
    tx_load_29 : in STD_LOGIC;
    rx_cntvalueout_29 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_29 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_29 : in STD_LOGIC;
    rx_en_vtc_29 : in STD_LOGIC;
    rx_inc_29 : in STD_LOGIC;
    rx_load_29 : in STD_LOGIC;
    rx_cntvalueout_ext_29 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_29 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_29 : in STD_LOGIC;
    rx_en_vtc_ext_29 : in STD_LOGIC;
    rx_inc_ext_29 : in STD_LOGIC;
    rx_load_ext_29 : in STD_LOGIC;
    fifo_empty_29 : out STD_LOGIC;
    fifo_rd_clk_29 : in STD_LOGIC;
    fifo_rd_en_29 : in STD_LOGIC;
    bitslip_error_29 : out STD_LOGIC;
    tri_t_30 : in STD_LOGIC;
    tx_cntvaluein_30 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_30 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_30 : in STD_LOGIC;
    tx_en_vtc_30 : in STD_LOGIC;
    tx_inc_30 : in STD_LOGIC;
    tx_load_30 : in STD_LOGIC;
    rx_cntvalueout_30 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_30 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_30 : in STD_LOGIC;
    rx_en_vtc_30 : in STD_LOGIC;
    rx_inc_30 : in STD_LOGIC;
    rx_load_30 : in STD_LOGIC;
    rx_cntvalueout_ext_30 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_30 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_30 : in STD_LOGIC;
    rx_en_vtc_ext_30 : in STD_LOGIC;
    rx_inc_ext_30 : in STD_LOGIC;
    rx_load_ext_30 : in STD_LOGIC;
    fifo_empty_30 : out STD_LOGIC;
    fifo_rd_clk_30 : in STD_LOGIC;
    fifo_rd_en_30 : in STD_LOGIC;
    bitslip_error_30 : out STD_LOGIC;
    tri_t_31 : in STD_LOGIC;
    tx_cntvaluein_31 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_31 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_31 : in STD_LOGIC;
    tx_en_vtc_31 : in STD_LOGIC;
    tx_inc_31 : in STD_LOGIC;
    tx_load_31 : in STD_LOGIC;
    rx_cntvalueout_31 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_31 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_31 : in STD_LOGIC;
    rx_en_vtc_31 : in STD_LOGIC;
    rx_inc_31 : in STD_LOGIC;
    rx_load_31 : in STD_LOGIC;
    rx_cntvalueout_ext_31 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_31 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_31 : in STD_LOGIC;
    rx_en_vtc_ext_31 : in STD_LOGIC;
    rx_inc_ext_31 : in STD_LOGIC;
    rx_load_ext_31 : in STD_LOGIC;
    fifo_empty_31 : out STD_LOGIC;
    fifo_rd_clk_31 : in STD_LOGIC;
    fifo_rd_en_31 : in STD_LOGIC;
    bitslip_error_31 : out STD_LOGIC;
    tri_t_32 : in STD_LOGIC;
    tx_cntvaluein_32 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_32 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_32 : in STD_LOGIC;
    tx_en_vtc_32 : in STD_LOGIC;
    tx_inc_32 : in STD_LOGIC;
    tx_load_32 : in STD_LOGIC;
    rx_cntvalueout_32 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_32 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_32 : in STD_LOGIC;
    rx_en_vtc_32 : in STD_LOGIC;
    rx_inc_32 : in STD_LOGIC;
    rx_load_32 : in STD_LOGIC;
    rx_cntvalueout_ext_32 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_32 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_32 : in STD_LOGIC;
    rx_en_vtc_ext_32 : in STD_LOGIC;
    rx_inc_ext_32 : in STD_LOGIC;
    rx_load_ext_32 : in STD_LOGIC;
    fifo_empty_32 : out STD_LOGIC;
    fifo_rd_clk_32 : in STD_LOGIC;
    fifo_rd_en_32 : in STD_LOGIC;
    bitslip_error_32 : out STD_LOGIC;
    tri_t_33 : in STD_LOGIC;
    tx_cntvaluein_33 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_33 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_33 : in STD_LOGIC;
    tx_en_vtc_33 : in STD_LOGIC;
    tx_inc_33 : in STD_LOGIC;
    tx_load_33 : in STD_LOGIC;
    rx_cntvalueout_33 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_33 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_33 : in STD_LOGIC;
    rx_en_vtc_33 : in STD_LOGIC;
    rx_inc_33 : in STD_LOGIC;
    rx_load_33 : in STD_LOGIC;
    rx_cntvalueout_ext_33 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_33 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_33 : in STD_LOGIC;
    rx_en_vtc_ext_33 : in STD_LOGIC;
    rx_inc_ext_33 : in STD_LOGIC;
    rx_load_ext_33 : in STD_LOGIC;
    fifo_empty_33 : out STD_LOGIC;
    fifo_rd_clk_33 : in STD_LOGIC;
    fifo_rd_en_33 : in STD_LOGIC;
    bitslip_error_33 : out STD_LOGIC;
    tri_t_34 : in STD_LOGIC;
    tx_cntvaluein_34 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_34 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_34 : in STD_LOGIC;
    tx_en_vtc_34 : in STD_LOGIC;
    tx_inc_34 : in STD_LOGIC;
    tx_load_34 : in STD_LOGIC;
    rx_cntvalueout_34 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_34 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_34 : in STD_LOGIC;
    rx_en_vtc_34 : in STD_LOGIC;
    rx_inc_34 : in STD_LOGIC;
    rx_load_34 : in STD_LOGIC;
    rx_cntvalueout_ext_34 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_34 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_34 : in STD_LOGIC;
    rx_en_vtc_ext_34 : in STD_LOGIC;
    rx_inc_ext_34 : in STD_LOGIC;
    rx_load_ext_34 : in STD_LOGIC;
    fifo_empty_34 : out STD_LOGIC;
    fifo_rd_clk_34 : in STD_LOGIC;
    fifo_rd_en_34 : in STD_LOGIC;
    bitslip_error_34 : out STD_LOGIC;
    tri_t_35 : in STD_LOGIC;
    tx_cntvaluein_35 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_35 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_35 : in STD_LOGIC;
    tx_en_vtc_35 : in STD_LOGIC;
    tx_inc_35 : in STD_LOGIC;
    tx_load_35 : in STD_LOGIC;
    rx_cntvalueout_35 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_35 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_35 : in STD_LOGIC;
    rx_en_vtc_35 : in STD_LOGIC;
    rx_inc_35 : in STD_LOGIC;
    rx_load_35 : in STD_LOGIC;
    rx_cntvalueout_ext_35 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_35 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_35 : in STD_LOGIC;
    rx_en_vtc_ext_35 : in STD_LOGIC;
    rx_inc_ext_35 : in STD_LOGIC;
    rx_load_ext_35 : in STD_LOGIC;
    fifo_empty_35 : out STD_LOGIC;
    fifo_rd_clk_35 : in STD_LOGIC;
    fifo_rd_en_35 : in STD_LOGIC;
    bitslip_error_35 : out STD_LOGIC;
    tri_t_36 : in STD_LOGIC;
    tx_cntvaluein_36 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_36 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_36 : in STD_LOGIC;
    tx_en_vtc_36 : in STD_LOGIC;
    tx_inc_36 : in STD_LOGIC;
    tx_load_36 : in STD_LOGIC;
    rx_cntvalueout_36 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_36 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_36 : in STD_LOGIC;
    rx_en_vtc_36 : in STD_LOGIC;
    rx_inc_36 : in STD_LOGIC;
    rx_load_36 : in STD_LOGIC;
    rx_cntvalueout_ext_36 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_36 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_36 : in STD_LOGIC;
    rx_en_vtc_ext_36 : in STD_LOGIC;
    rx_inc_ext_36 : in STD_LOGIC;
    rx_load_ext_36 : in STD_LOGIC;
    fifo_empty_36 : out STD_LOGIC;
    fifo_rd_clk_36 : in STD_LOGIC;
    fifo_rd_en_36 : in STD_LOGIC;
    bitslip_error_36 : out STD_LOGIC;
    tri_t_37 : in STD_LOGIC;
    tx_cntvaluein_37 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_37 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_37 : in STD_LOGIC;
    tx_en_vtc_37 : in STD_LOGIC;
    tx_inc_37 : in STD_LOGIC;
    tx_load_37 : in STD_LOGIC;
    rx_cntvalueout_37 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_37 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_37 : in STD_LOGIC;
    rx_en_vtc_37 : in STD_LOGIC;
    rx_inc_37 : in STD_LOGIC;
    rx_load_37 : in STD_LOGIC;
    rx_cntvalueout_ext_37 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_37 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_37 : in STD_LOGIC;
    rx_en_vtc_ext_37 : in STD_LOGIC;
    rx_inc_ext_37 : in STD_LOGIC;
    rx_load_ext_37 : in STD_LOGIC;
    fifo_empty_37 : out STD_LOGIC;
    fifo_rd_clk_37 : in STD_LOGIC;
    fifo_rd_en_37 : in STD_LOGIC;
    bitslip_error_37 : out STD_LOGIC;
    tri_t_38 : in STD_LOGIC;
    tx_cntvaluein_38 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_38 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_38 : in STD_LOGIC;
    tx_en_vtc_38 : in STD_LOGIC;
    tx_inc_38 : in STD_LOGIC;
    tx_load_38 : in STD_LOGIC;
    rx_cntvalueout_38 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_38 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_38 : in STD_LOGIC;
    rx_en_vtc_38 : in STD_LOGIC;
    rx_inc_38 : in STD_LOGIC;
    rx_load_38 : in STD_LOGIC;
    rx_cntvalueout_ext_38 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_38 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_38 : in STD_LOGIC;
    rx_en_vtc_ext_38 : in STD_LOGIC;
    rx_inc_ext_38 : in STD_LOGIC;
    rx_load_ext_38 : in STD_LOGIC;
    fifo_empty_38 : out STD_LOGIC;
    fifo_rd_clk_38 : in STD_LOGIC;
    fifo_rd_en_38 : in STD_LOGIC;
    bitslip_error_38 : out STD_LOGIC;
    tri_t_39 : in STD_LOGIC;
    tx_cntvaluein_39 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_39 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_39 : in STD_LOGIC;
    tx_en_vtc_39 : in STD_LOGIC;
    tx_inc_39 : in STD_LOGIC;
    tx_load_39 : in STD_LOGIC;
    rx_cntvalueout_39 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_39 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_39 : in STD_LOGIC;
    rx_en_vtc_39 : in STD_LOGIC;
    rx_inc_39 : in STD_LOGIC;
    rx_load_39 : in STD_LOGIC;
    rx_cntvalueout_ext_39 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_39 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_39 : in STD_LOGIC;
    rx_en_vtc_ext_39 : in STD_LOGIC;
    rx_inc_ext_39 : in STD_LOGIC;
    rx_load_ext_39 : in STD_LOGIC;
    fifo_empty_39 : out STD_LOGIC;
    fifo_rd_clk_39 : in STD_LOGIC;
    fifo_rd_en_39 : in STD_LOGIC;
    bitslip_error_39 : out STD_LOGIC;
    tri_t_40 : in STD_LOGIC;
    tx_cntvaluein_40 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_40 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_40 : in STD_LOGIC;
    tx_en_vtc_40 : in STD_LOGIC;
    tx_inc_40 : in STD_LOGIC;
    tx_load_40 : in STD_LOGIC;
    rx_cntvalueout_40 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_40 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_40 : in STD_LOGIC;
    rx_en_vtc_40 : in STD_LOGIC;
    rx_inc_40 : in STD_LOGIC;
    rx_load_40 : in STD_LOGIC;
    rx_cntvalueout_ext_40 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_40 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_40 : in STD_LOGIC;
    rx_en_vtc_ext_40 : in STD_LOGIC;
    rx_inc_ext_40 : in STD_LOGIC;
    rx_load_ext_40 : in STD_LOGIC;
    fifo_empty_40 : out STD_LOGIC;
    fifo_rd_clk_40 : in STD_LOGIC;
    fifo_rd_en_40 : in STD_LOGIC;
    bitslip_error_40 : out STD_LOGIC;
    tri_t_41 : in STD_LOGIC;
    tx_cntvaluein_41 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_41 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_41 : in STD_LOGIC;
    tx_en_vtc_41 : in STD_LOGIC;
    tx_inc_41 : in STD_LOGIC;
    tx_load_41 : in STD_LOGIC;
    rx_cntvalueout_41 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_41 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_41 : in STD_LOGIC;
    rx_en_vtc_41 : in STD_LOGIC;
    rx_inc_41 : in STD_LOGIC;
    rx_load_41 : in STD_LOGIC;
    rx_cntvalueout_ext_41 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_41 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_41 : in STD_LOGIC;
    rx_en_vtc_ext_41 : in STD_LOGIC;
    rx_inc_ext_41 : in STD_LOGIC;
    rx_load_ext_41 : in STD_LOGIC;
    fifo_empty_41 : out STD_LOGIC;
    fifo_rd_clk_41 : in STD_LOGIC;
    fifo_rd_en_41 : in STD_LOGIC;
    bitslip_error_41 : out STD_LOGIC;
    tri_t_42 : in STD_LOGIC;
    tx_cntvaluein_42 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_42 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_42 : in STD_LOGIC;
    tx_en_vtc_42 : in STD_LOGIC;
    tx_inc_42 : in STD_LOGIC;
    tx_load_42 : in STD_LOGIC;
    rx_cntvalueout_42 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_42 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_42 : in STD_LOGIC;
    rx_en_vtc_42 : in STD_LOGIC;
    rx_inc_42 : in STD_LOGIC;
    rx_load_42 : in STD_LOGIC;
    rx_cntvalueout_ext_42 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_42 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_42 : in STD_LOGIC;
    rx_en_vtc_ext_42 : in STD_LOGIC;
    rx_inc_ext_42 : in STD_LOGIC;
    rx_load_ext_42 : in STD_LOGIC;
    fifo_empty_42 : out STD_LOGIC;
    fifo_rd_clk_42 : in STD_LOGIC;
    fifo_rd_en_42 : in STD_LOGIC;
    bitslip_error_42 : out STD_LOGIC;
    tri_t_43 : in STD_LOGIC;
    tx_cntvaluein_43 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_43 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_43 : in STD_LOGIC;
    tx_en_vtc_43 : in STD_LOGIC;
    tx_inc_43 : in STD_LOGIC;
    tx_load_43 : in STD_LOGIC;
    rx_cntvalueout_43 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_43 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_43 : in STD_LOGIC;
    rx_en_vtc_43 : in STD_LOGIC;
    rx_inc_43 : in STD_LOGIC;
    rx_load_43 : in STD_LOGIC;
    rx_cntvalueout_ext_43 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_43 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_43 : in STD_LOGIC;
    rx_en_vtc_ext_43 : in STD_LOGIC;
    rx_inc_ext_43 : in STD_LOGIC;
    rx_load_ext_43 : in STD_LOGIC;
    fifo_empty_43 : out STD_LOGIC;
    fifo_rd_clk_43 : in STD_LOGIC;
    fifo_rd_en_43 : in STD_LOGIC;
    bitslip_error_43 : out STD_LOGIC;
    tri_t_44 : in STD_LOGIC;
    tx_cntvaluein_44 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_44 : in STD_LOGIC;
    tx_en_vtc_44 : in STD_LOGIC;
    tx_inc_44 : in STD_LOGIC;
    tx_load_44 : in STD_LOGIC;
    rx_cntvalueout_44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_44 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_44 : in STD_LOGIC;
    rx_en_vtc_44 : in STD_LOGIC;
    rx_inc_44 : in STD_LOGIC;
    rx_load_44 : in STD_LOGIC;
    rx_cntvalueout_ext_44 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_44 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_44 : in STD_LOGIC;
    rx_en_vtc_ext_44 : in STD_LOGIC;
    rx_inc_ext_44 : in STD_LOGIC;
    rx_load_ext_44 : in STD_LOGIC;
    fifo_empty_44 : out STD_LOGIC;
    fifo_rd_clk_44 : in STD_LOGIC;
    fifo_rd_en_44 : in STD_LOGIC;
    bitslip_error_44 : out STD_LOGIC;
    tri_t_45 : in STD_LOGIC;
    tx_cntvaluein_45 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_45 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_45 : in STD_LOGIC;
    tx_en_vtc_45 : in STD_LOGIC;
    tx_inc_45 : in STD_LOGIC;
    tx_load_45 : in STD_LOGIC;
    rx_cntvalueout_45 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_45 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_45 : in STD_LOGIC;
    rx_en_vtc_45 : in STD_LOGIC;
    rx_inc_45 : in STD_LOGIC;
    rx_load_45 : in STD_LOGIC;
    rx_cntvalueout_ext_45 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_45 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_45 : in STD_LOGIC;
    rx_en_vtc_ext_45 : in STD_LOGIC;
    rx_inc_ext_45 : in STD_LOGIC;
    rx_load_ext_45 : in STD_LOGIC;
    fifo_empty_45 : out STD_LOGIC;
    fifo_rd_clk_45 : in STD_LOGIC;
    fifo_rd_en_45 : in STD_LOGIC;
    bitslip_error_45 : out STD_LOGIC;
    tri_t_46 : in STD_LOGIC;
    tx_cntvaluein_46 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_46 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_46 : in STD_LOGIC;
    tx_en_vtc_46 : in STD_LOGIC;
    tx_inc_46 : in STD_LOGIC;
    tx_load_46 : in STD_LOGIC;
    rx_cntvalueout_46 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_46 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_46 : in STD_LOGIC;
    rx_en_vtc_46 : in STD_LOGIC;
    rx_inc_46 : in STD_LOGIC;
    rx_load_46 : in STD_LOGIC;
    rx_cntvalueout_ext_46 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_46 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_46 : in STD_LOGIC;
    rx_en_vtc_ext_46 : in STD_LOGIC;
    rx_inc_ext_46 : in STD_LOGIC;
    rx_load_ext_46 : in STD_LOGIC;
    fifo_empty_46 : out STD_LOGIC;
    fifo_rd_clk_46 : in STD_LOGIC;
    fifo_rd_en_46 : in STD_LOGIC;
    bitslip_error_46 : out STD_LOGIC;
    tri_t_47 : in STD_LOGIC;
    tx_cntvaluein_47 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_47 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_47 : in STD_LOGIC;
    tx_en_vtc_47 : in STD_LOGIC;
    tx_inc_47 : in STD_LOGIC;
    tx_load_47 : in STD_LOGIC;
    rx_cntvalueout_47 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_47 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_47 : in STD_LOGIC;
    rx_en_vtc_47 : in STD_LOGIC;
    rx_inc_47 : in STD_LOGIC;
    rx_load_47 : in STD_LOGIC;
    rx_cntvalueout_ext_47 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_47 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_47 : in STD_LOGIC;
    rx_en_vtc_ext_47 : in STD_LOGIC;
    rx_inc_ext_47 : in STD_LOGIC;
    rx_load_ext_47 : in STD_LOGIC;
    fifo_empty_47 : out STD_LOGIC;
    fifo_rd_clk_47 : in STD_LOGIC;
    fifo_rd_en_47 : in STD_LOGIC;
    bitslip_error_47 : out STD_LOGIC;
    tri_t_48 : in STD_LOGIC;
    tx_cntvaluein_48 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_48 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_48 : in STD_LOGIC;
    tx_en_vtc_48 : in STD_LOGIC;
    tx_inc_48 : in STD_LOGIC;
    tx_load_48 : in STD_LOGIC;
    rx_cntvalueout_48 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_48 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_48 : in STD_LOGIC;
    rx_en_vtc_48 : in STD_LOGIC;
    rx_inc_48 : in STD_LOGIC;
    rx_load_48 : in STD_LOGIC;
    rx_cntvalueout_ext_48 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_48 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_48 : in STD_LOGIC;
    rx_en_vtc_ext_48 : in STD_LOGIC;
    rx_inc_ext_48 : in STD_LOGIC;
    rx_load_ext_48 : in STD_LOGIC;
    fifo_empty_48 : out STD_LOGIC;
    fifo_rd_clk_48 : in STD_LOGIC;
    fifo_rd_en_48 : in STD_LOGIC;
    bitslip_error_48 : out STD_LOGIC;
    tri_t_49 : in STD_LOGIC;
    tx_cntvaluein_49 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_49 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_49 : in STD_LOGIC;
    tx_en_vtc_49 : in STD_LOGIC;
    tx_inc_49 : in STD_LOGIC;
    tx_load_49 : in STD_LOGIC;
    rx_cntvalueout_49 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_49 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_49 : in STD_LOGIC;
    rx_en_vtc_49 : in STD_LOGIC;
    rx_inc_49 : in STD_LOGIC;
    rx_load_49 : in STD_LOGIC;
    rx_cntvalueout_ext_49 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_49 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_49 : in STD_LOGIC;
    rx_en_vtc_ext_49 : in STD_LOGIC;
    rx_inc_ext_49 : in STD_LOGIC;
    rx_load_ext_49 : in STD_LOGIC;
    fifo_empty_49 : out STD_LOGIC;
    fifo_rd_clk_49 : in STD_LOGIC;
    fifo_rd_en_49 : in STD_LOGIC;
    bitslip_error_49 : out STD_LOGIC;
    tri_t_50 : in STD_LOGIC;
    tx_cntvaluein_50 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_50 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_50 : in STD_LOGIC;
    tx_en_vtc_50 : in STD_LOGIC;
    tx_inc_50 : in STD_LOGIC;
    tx_load_50 : in STD_LOGIC;
    rx_cntvalueout_50 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_50 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_50 : in STD_LOGIC;
    rx_en_vtc_50 : in STD_LOGIC;
    rx_inc_50 : in STD_LOGIC;
    rx_load_50 : in STD_LOGIC;
    rx_cntvalueout_ext_50 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_50 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_50 : in STD_LOGIC;
    rx_en_vtc_ext_50 : in STD_LOGIC;
    rx_inc_ext_50 : in STD_LOGIC;
    rx_load_ext_50 : in STD_LOGIC;
    fifo_empty_50 : out STD_LOGIC;
    fifo_rd_clk_50 : in STD_LOGIC;
    fifo_rd_en_50 : in STD_LOGIC;
    bitslip_error_50 : out STD_LOGIC;
    tri_t_51 : in STD_LOGIC;
    tx_cntvaluein_51 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_cntvalueout_51 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tx_ce_51 : in STD_LOGIC;
    tx_en_vtc_51 : in STD_LOGIC;
    tx_inc_51 : in STD_LOGIC;
    tx_load_51 : in STD_LOGIC;
    rx_cntvalueout_51 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_51 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_51 : in STD_LOGIC;
    rx_en_vtc_51 : in STD_LOGIC;
    rx_inc_51 : in STD_LOGIC;
    rx_load_51 : in STD_LOGIC;
    rx_cntvalueout_ext_51 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_cntvaluein_ext_51 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rx_ce_ext_51 : in STD_LOGIC;
    rx_en_vtc_ext_51 : in STD_LOGIC;
    rx_inc_ext_51 : in STD_LOGIC;
    rx_load_ext_51 : in STD_LOGIC;
    fifo_empty_51 : out STD_LOGIC;
    fifo_rd_clk_51 : in STD_LOGIC;
    fifo_rd_en_51 : in STD_LOGIC;
    bitslip_error_51 : out STD_LOGIC;
    fifo_wr_clk_0 : out STD_LOGIC;
    fifo_wr_clk_6 : out STD_LOGIC;
    fifo_wr_clk_13 : out STD_LOGIC;
    fifo_wr_clk_19 : out STD_LOGIC;
    fifo_wr_clk_26 : out STD_LOGIC;
    fifo_wr_clk_32 : out STD_LOGIC;
    fifo_wr_clk_39 : out STD_LOGIC;
    fifo_wr_clk_45 : out STD_LOGIC;
    tri_tbyte0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc0 : in STD_LOGIC;
    bidir_tx_bs_tri_ce0 : in STD_LOGIC;
    bidir_tx_bs_tri_inc0 : in STD_LOGIC;
    bidir_tx_bs_tri_load0 : in STD_LOGIC;
    tri_tbyte1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout1 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc1 : in STD_LOGIC;
    bidir_tx_bs_tri_ce1 : in STD_LOGIC;
    bidir_tx_bs_tri_inc1 : in STD_LOGIC;
    bidir_tx_bs_tri_load1 : in STD_LOGIC;
    tri_tbyte2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout2 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc2 : in STD_LOGIC;
    bidir_tx_bs_tri_ce2 : in STD_LOGIC;
    bidir_tx_bs_tri_inc2 : in STD_LOGIC;
    bidir_tx_bs_tri_load2 : in STD_LOGIC;
    tri_tbyte3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout3 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein3 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc3 : in STD_LOGIC;
    bidir_tx_bs_tri_ce3 : in STD_LOGIC;
    bidir_tx_bs_tri_inc3 : in STD_LOGIC;
    bidir_tx_bs_tri_load3 : in STD_LOGIC;
    tri_tbyte4 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout4 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein4 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc4 : in STD_LOGIC;
    bidir_tx_bs_tri_ce4 : in STD_LOGIC;
    bidir_tx_bs_tri_inc4 : in STD_LOGIC;
    bidir_tx_bs_tri_load4 : in STD_LOGIC;
    tri_tbyte5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout5 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein5 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc5 : in STD_LOGIC;
    bidir_tx_bs_tri_ce5 : in STD_LOGIC;
    bidir_tx_bs_tri_inc5 : in STD_LOGIC;
    bidir_tx_bs_tri_load5 : in STD_LOGIC;
    tri_tbyte6 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout6 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein6 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc6 : in STD_LOGIC;
    bidir_tx_bs_tri_ce6 : in STD_LOGIC;
    bidir_tx_bs_tri_inc6 : in STD_LOGIC;
    bidir_tx_bs_tri_load6 : in STD_LOGIC;
    tri_tbyte7 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bidir_tx_bs_tri_cntvalueout7 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_cntvaluein7 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    bidir_tx_bs_tri_en_vtc7 : in STD_LOGIC;
    bidir_tx_bs_tri_ce7 : in STD_LOGIC;
    bidir_tx_bs_tri_inc7 : in STD_LOGIC;
    bidir_tx_bs_tri_load7 : in STD_LOGIC;
    fifo_rd_data_valid : out STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute C_ALL_EN_PIN_INFO : string;
  attribute C_ALL_EN_PIN_INFO of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "0 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp0 loc W8} 1 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn0 loc Y8} 2 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp2 loc U9} 3 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn2 loc V9} 4 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp1 loc U8} 5 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn1 loc V8} 8 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp3 loc R7} 9 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn3 loc T7} 15 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txp loc J1} 16 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txn loc H1}";
  attribute C_ALL_RX_EN : string;
  attribute C_ALL_RX_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_BANK : integer;
  attribute C_BANK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 65;
  attribute C_BIDIR_BITSLICE_EN : string;
  attribute C_BIDIR_BITSLICE_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_BIDIR_FIFO_SYNC_MODE : string;
  attribute C_BIDIR_FIFO_SYNC_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_BIDIR_IS_RX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_RX_CLK_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_BIDIR_IS_RX_RST_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_BIDIR_IS_TX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_TX_CLK_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_BIDIR_IS_TX_RST_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_BIDIR_RX_DELAY_FORMAT : string;
  attribute C_BIDIR_RX_DELAY_FORMAT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TIME";
  attribute C_BIDIR_TX_DELAY_FORMAT : string;
  attribute C_BIDIR_TX_DELAY_FORMAT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TIME";
  attribute C_BITSLIP_MODE : string;
  attribute C_BITSLIP_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "SLIP_PER_BIT";
  attribute C_BITSLIP_VAL : string;
  attribute C_BITSLIP_VAL of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "8'b00101100";
  attribute C_BS0_INFO : string;
  attribute C_BS0_INFO of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "0 {name bg0_pin0_nc loc W8} 1 {name bg0_pin6_nc loc R8} 2 {name bg1_pin0_nc loc L1} 3 {name bg1_pin6_nc loc H4} 4 {name bg2_pin0_nc loc L7} 5 {name bg2_pin6_nc loc P7} 6 {name bg3_pin0_nc loc J5} 7 {name bg3_pin6_nc loc K8}";
  attribute C_BSC_CTRL_CLK : string;
  attribute C_BSC_CTRL_CLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "EXTERNAL";
  attribute C_BSC_EN_DYN_ODLY_MODE : string;
  attribute C_BSC_EN_DYN_ODLY_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_BSC_IDLY_VT_TRACK : string;
  attribute C_BSC_IDLY_VT_TRACK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TRUE";
  attribute C_BSC_ODLY_VT_TRACK : string;
  attribute C_BSC_ODLY_VT_TRACK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TRUE";
  attribute C_BSC_QDLY_VT_TRACK : string;
  attribute C_BSC_QDLY_VT_TRACK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TRUE";
  attribute C_BSC_READ_IDLE_COUNT : string;
  attribute C_BSC_READ_IDLE_COUNT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "6'b000000";
  attribute C_BSC_REFCLK_SRC : string;
  attribute C_BSC_REFCLK_SRC of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "PLLCLK";
  attribute C_BSC_ROUNDING_FACTOR : integer;
  attribute C_BSC_ROUNDING_FACTOR of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 16;
  attribute C_BSC_RXGATE_EXTEND : string;
  attribute C_BSC_RXGATE_EXTEND of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_BSC_RX_GATING : string;
  attribute C_BSC_RX_GATING of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "DISABLE";
  attribute C_BSC_SELF_CALIBRATE : string;
  attribute C_BSC_SELF_CALIBRATE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "ENABLE";
  attribute C_BSC_SIM_SPEEDUP : string;
  attribute C_BSC_SIM_SPEEDUP of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FAST";
  attribute C_BS_INIT_VAL : string;
  attribute C_BS_INIT_VAL of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000010000001000101010";
  attribute C_CLKIN_DIFF_EN : integer;
  attribute C_CLKIN_DIFF_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_CLKIN_PERIOD : string;
  attribute C_CLKIN_PERIOD of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "8.000000";
  attribute C_CLK_FWD : integer;
  attribute C_CLK_FWD of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_CLK_FWD_BITSLICE_NO : integer;
  attribute C_CLK_FWD_BITSLICE_NO of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 15;
  attribute C_CLK_FWD_ENABLE : string;
  attribute C_CLK_FWD_ENABLE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000011000000000000000";
  attribute C_CLK_FWD_PHASE : integer;
  attribute C_CLK_FWD_PHASE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 90;
  attribute C_CLK_SIG_TYPE : string;
  attribute C_CLK_SIG_TYPE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "SINGLE";
  attribute C_CLOCK_TRI : integer;
  attribute C_CLOCK_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_DATA_PIN_EN : integer;
  attribute C_DATA_PIN_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 5;
  attribute C_DATA_TRI : integer;
  attribute C_DATA_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_DEVICE : string;
  attribute C_DEVICE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "xczu5ev";
  attribute C_DEVICE_FAMILY : string;
  attribute C_DEVICE_FAMILY of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "zynquplus";
  attribute C_DIFFERENTIAL_IO_STD : string;
  attribute C_DIFFERENTIAL_IO_STD of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "MIPI_DPHY_DCI";
  attribute C_DIFFERENTIAL_IO_TERMINATION : string;
  attribute C_DIFFERENTIAL_IO_TERMINATION of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_DIFF_EN : string;
  attribute C_DIFF_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000011000001100111111";
  attribute C_DIV_MODE : string;
  attribute C_DIV_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "DIV4";
  attribute C_ENABLE_BITSLIP : integer;
  attribute C_ENABLE_BITSLIP of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_ENABLE_DATA_BITSLIP : integer;
  attribute C_ENABLE_DATA_BITSLIP of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_ENABLE_N_PINS : integer;
  attribute C_ENABLE_N_PINS of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_ENABLE_PLL0_PLLOUT1 : integer;
  attribute C_ENABLE_PLL0_PLLOUT1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_ENABLE_PLL0_PLLOUTFB : integer;
  attribute C_ENABLE_PLL0_PLLOUTFB of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_ENABLE_RIU_INTERFACE : integer;
  attribute C_ENABLE_RIU_INTERFACE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_ENABLE_RIU_SPLIT : integer;
  attribute C_ENABLE_RIU_SPLIT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_ENABLE_TX_TRI : integer;
  attribute C_ENABLE_TX_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_BIDIR : integer;
  attribute C_EN_BIDIR of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_BSC0 : integer;
  attribute C_EN_BSC0 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_EN_BSC1 : integer;
  attribute C_EN_BSC1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_EN_BSC2 : integer;
  attribute C_EN_BSC2 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_EN_BSC3 : integer;
  attribute C_EN_BSC3 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_BSC4 : integer;
  attribute C_EN_BSC4 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_BSC5 : integer;
  attribute C_EN_BSC5 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_BSC6 : integer;
  attribute C_EN_BSC6 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_BSC7 : integer;
  attribute C_EN_BSC7 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_MULTI_INTF_PORTS : integer;
  attribute C_EN_MULTI_INTF_PORTS of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_RIU_OR0 : string;
  attribute C_EN_RIU_OR0 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TRUE";
  attribute C_EN_RIU_OR1 : string;
  attribute C_EN_RIU_OR1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_EN_RIU_OR2 : string;
  attribute C_EN_RIU_OR2 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_EN_RIU_OR3 : string;
  attribute C_EN_RIU_OR3 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_EN_RX : integer;
  attribute C_EN_RX of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EN_TX : integer;
  attribute C_EN_TX of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_EN_VTC : integer;
  attribute C_EN_VTC of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_EXDES_BANK : string;
  attribute C_EXDES_BANK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "64_(HP)";
  attribute C_EX_CLK_FREQ : string;
  attribute C_EX_CLK_FREQ of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "125.000000";
  attribute C_EX_INST_GEN : integer;
  attribute C_EX_INST_GEN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_FIFO_SYNC_MODE : integer;
  attribute C_FIFO_SYNC_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_GC_LOC : string;
  attribute C_GC_LOC of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "21 {name IO_L11P_T1U_N8_GC_65 loc K4} 23 {name IO_L12P_T1U_N10_GC_65 loc L3} 28 {name IO_L14P_T2L_N2_GC_65 loc M6}";
  attribute C_INCLK_LOC : string;
  attribute C_INCLK_LOC of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_INCLK_PIN : integer;
  attribute C_INCLK_PIN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 100;
  attribute C_INV_RX_CLK : string;
  attribute C_INV_RX_CLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "8'b00000000";
  attribute C_NIB0_BS0_EN : integer;
  attribute C_NIB0_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB0_EN_OTHER_NCLK : string;
  attribute C_NIB0_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB0_EN_OTHER_PCLK : string;
  attribute C_NIB0_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB1_BS0_EN : integer;
  attribute C_NIB1_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB1_EN_OTHER_NCLK : string;
  attribute C_NIB1_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB1_EN_OTHER_PCLK : string;
  attribute C_NIB1_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB2_BS0_EN : integer;
  attribute C_NIB2_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB2_EN_OTHER_NCLK : string;
  attribute C_NIB2_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB2_EN_OTHER_PCLK : string;
  attribute C_NIB2_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB3_BS0_EN : integer;
  attribute C_NIB3_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB3_EN_OTHER_NCLK : string;
  attribute C_NIB3_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB3_EN_OTHER_PCLK : string;
  attribute C_NIB3_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB4_BS0_EN : integer;
  attribute C_NIB4_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB4_EN_OTHER_NCLK : string;
  attribute C_NIB4_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB4_EN_OTHER_PCLK : string;
  attribute C_NIB4_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB5_BS0_EN : integer;
  attribute C_NIB5_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB5_EN_OTHER_NCLK : string;
  attribute C_NIB5_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB5_EN_OTHER_PCLK : string;
  attribute C_NIB5_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB6_BS0_EN : integer;
  attribute C_NIB6_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB6_EN_OTHER_NCLK : string;
  attribute C_NIB6_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB6_EN_OTHER_PCLK : string;
  attribute C_NIB6_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB7_BS0_EN : integer;
  attribute C_NIB7_BS0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB7_EN_OTHER_NCLK : string;
  attribute C_NIB7_EN_OTHER_NCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIB7_EN_OTHER_PCLK : string;
  attribute C_NIB7_EN_OTHER_PCLK of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_NIBBLE0_TRI : integer;
  attribute C_NIBBLE0_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIBBLE1_TRI : integer;
  attribute C_NIBBLE1_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIBBLE2_TRI : integer;
  attribute C_NIBBLE2_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIBBLE3_TRI : integer;
  attribute C_NIBBLE3_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIBBLE4_TRI : integer;
  attribute C_NIBBLE4_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIBBLE5_TRI : integer;
  attribute C_NIBBLE5_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIBBLE6_TRI : integer;
  attribute C_NIBBLE6_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_NIBBLE7_TRI : integer;
  attribute C_NIBBLE7_TRI of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_PIN_INFO : string;
  attribute C_PIN_INFO of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "0 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp0 loc W8} 1 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn0 loc Y8} 2 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp2 loc U9} 3 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn2 loc V9} 4 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp1 loc U8} 5 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn1 loc V8} 8 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp3 loc R7} 9 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn3 loc T7} 15 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txp loc J1} 16 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txn loc H1}";
  attribute C_PLL0_CLK0_PHASE : string;
  attribute C_PLL0_CLK0_PHASE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "0.000000";
  attribute C_PLL0_CLK1_PHASE : string;
  attribute C_PLL0_CLK1_PHASE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "0.000000";
  attribute C_PLL0_CLKFBOUT_MULT : integer;
  attribute C_PLL0_CLKFBOUT_MULT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 8;
  attribute C_PLL0_CLKOUT1_DIVIDE : integer;
  attribute C_PLL0_CLKOUT1_DIVIDE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_PLL0_CLKOUTPHY_MODE : string;
  attribute C_PLL0_CLKOUTPHY_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "VCO";
  attribute C_PLL0_CLK_SOURCE : string;
  attribute C_PLL0_CLK_SOURCE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "BUFG_TO_PLL";
  attribute C_PLL0_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_DIVCLK_DIVIDE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_PLL0_DIV_FACTOR : string;
  attribute C_PLL0_DIV_FACTOR of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1.000000";
  attribute C_PLL0_FIFO_WRITE_CLK_EN : integer;
  attribute C_PLL0_FIFO_WRITE_CLK_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F : string;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12.750000";
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F : string;
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12.750000";
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA : integer;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 5;
  attribute C_PLL1_CLK0_PHASE : string;
  attribute C_PLL1_CLK0_PHASE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "0.000000";
  attribute C_PLL1_CLK1_PHASE : string;
  attribute C_PLL1_CLK1_PHASE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "0.000000";
  attribute C_PLL1_CLKFBOUT_MULT : integer;
  attribute C_PLL1_CLKFBOUT_MULT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 8;
  attribute C_PLL1_CLKOUTPHY_MODE : string;
  attribute C_PLL1_CLKOUTPHY_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "VCO";
  attribute C_PLL1_DIVCLK_DIVIDE : integer;
  attribute C_PLL1_DIVCLK_DIVIDE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_PLL1_DIV_FACTOR : string;
  attribute C_PLL1_DIV_FACTOR of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1.000000";
  attribute C_PLL_SHARING : integer;
  attribute C_PLL_SHARING of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_PLL_VCOMIN : string;
  attribute C_PLL_VCOMIN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "750.000000";
  attribute C_REC_IN_FREQ : string;
  attribute C_REC_IN_FREQ of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "125.000";
  attribute C_RX_BITSLICE0_EN : string;
  attribute C_RX_BITSLICE0_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "8'b00000000";
  attribute C_RX_BITSLICE_EN : string;
  attribute C_RX_BITSLICE_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_RX_DELAY_CASCADE : integer;
  attribute C_RX_DELAY_CASCADE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_RX_DELAY_FORMAT : string;
  attribute C_RX_DELAY_FORMAT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TIME";
  attribute C_RX_DELAY_TYPE : string;
  attribute C_RX_DELAY_TYPE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE0 : string;
  attribute C_RX_DELAY_TYPE0 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE1 : string;
  attribute C_RX_DELAY_TYPE1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE10 : string;
  attribute C_RX_DELAY_TYPE10 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE11 : string;
  attribute C_RX_DELAY_TYPE11 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE12 : string;
  attribute C_RX_DELAY_TYPE12 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE13 : string;
  attribute C_RX_DELAY_TYPE13 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE14 : string;
  attribute C_RX_DELAY_TYPE14 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE15 : string;
  attribute C_RX_DELAY_TYPE15 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE16 : string;
  attribute C_RX_DELAY_TYPE16 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE17 : string;
  attribute C_RX_DELAY_TYPE17 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE18 : string;
  attribute C_RX_DELAY_TYPE18 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE19 : string;
  attribute C_RX_DELAY_TYPE19 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE2 : string;
  attribute C_RX_DELAY_TYPE2 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE20 : string;
  attribute C_RX_DELAY_TYPE20 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE21 : string;
  attribute C_RX_DELAY_TYPE21 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE22 : string;
  attribute C_RX_DELAY_TYPE22 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE23 : string;
  attribute C_RX_DELAY_TYPE23 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE24 : string;
  attribute C_RX_DELAY_TYPE24 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE25 : string;
  attribute C_RX_DELAY_TYPE25 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE26 : string;
  attribute C_RX_DELAY_TYPE26 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE27 : string;
  attribute C_RX_DELAY_TYPE27 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE28 : string;
  attribute C_RX_DELAY_TYPE28 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE29 : string;
  attribute C_RX_DELAY_TYPE29 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE3 : string;
  attribute C_RX_DELAY_TYPE3 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE30 : string;
  attribute C_RX_DELAY_TYPE30 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE31 : string;
  attribute C_RX_DELAY_TYPE31 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE32 : string;
  attribute C_RX_DELAY_TYPE32 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE33 : string;
  attribute C_RX_DELAY_TYPE33 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE34 : string;
  attribute C_RX_DELAY_TYPE34 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE35 : string;
  attribute C_RX_DELAY_TYPE35 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE36 : string;
  attribute C_RX_DELAY_TYPE36 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE37 : string;
  attribute C_RX_DELAY_TYPE37 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE38 : string;
  attribute C_RX_DELAY_TYPE38 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE39 : string;
  attribute C_RX_DELAY_TYPE39 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE4 : string;
  attribute C_RX_DELAY_TYPE4 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE40 : string;
  attribute C_RX_DELAY_TYPE40 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE41 : string;
  attribute C_RX_DELAY_TYPE41 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE42 : string;
  attribute C_RX_DELAY_TYPE42 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE43 : string;
  attribute C_RX_DELAY_TYPE43 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE44 : string;
  attribute C_RX_DELAY_TYPE44 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE45 : string;
  attribute C_RX_DELAY_TYPE45 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE46 : string;
  attribute C_RX_DELAY_TYPE46 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE47 : string;
  attribute C_RX_DELAY_TYPE47 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE48 : string;
  attribute C_RX_DELAY_TYPE48 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE49 : string;
  attribute C_RX_DELAY_TYPE49 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE5 : string;
  attribute C_RX_DELAY_TYPE5 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE50 : string;
  attribute C_RX_DELAY_TYPE50 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE51 : string;
  attribute C_RX_DELAY_TYPE51 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE6 : string;
  attribute C_RX_DELAY_TYPE6 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE7 : string;
  attribute C_RX_DELAY_TYPE7 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE8 : string;
  attribute C_RX_DELAY_TYPE8 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_TYPE9 : string;
  attribute C_RX_DELAY_TYPE9 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_RX_DELAY_VALUE : string;
  attribute C_RX_DELAY_VALUE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE0 : string;
  attribute C_RX_DELAY_VALUE0 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE1 : string;
  attribute C_RX_DELAY_VALUE1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE10 : string;
  attribute C_RX_DELAY_VALUE10 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE11 : string;
  attribute C_RX_DELAY_VALUE11 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE12 : string;
  attribute C_RX_DELAY_VALUE12 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE13 : string;
  attribute C_RX_DELAY_VALUE13 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE14 : string;
  attribute C_RX_DELAY_VALUE14 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE15 : string;
  attribute C_RX_DELAY_VALUE15 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE16 : string;
  attribute C_RX_DELAY_VALUE16 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE17 : string;
  attribute C_RX_DELAY_VALUE17 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE18 : string;
  attribute C_RX_DELAY_VALUE18 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE19 : string;
  attribute C_RX_DELAY_VALUE19 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE2 : string;
  attribute C_RX_DELAY_VALUE2 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE20 : string;
  attribute C_RX_DELAY_VALUE20 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE21 : string;
  attribute C_RX_DELAY_VALUE21 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE22 : string;
  attribute C_RX_DELAY_VALUE22 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE23 : string;
  attribute C_RX_DELAY_VALUE23 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE24 : string;
  attribute C_RX_DELAY_VALUE24 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE25 : string;
  attribute C_RX_DELAY_VALUE25 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE26 : string;
  attribute C_RX_DELAY_VALUE26 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE27 : string;
  attribute C_RX_DELAY_VALUE27 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE28 : string;
  attribute C_RX_DELAY_VALUE28 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE29 : string;
  attribute C_RX_DELAY_VALUE29 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE3 : string;
  attribute C_RX_DELAY_VALUE3 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE30 : string;
  attribute C_RX_DELAY_VALUE30 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE31 : string;
  attribute C_RX_DELAY_VALUE31 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE32 : string;
  attribute C_RX_DELAY_VALUE32 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE33 : string;
  attribute C_RX_DELAY_VALUE33 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE34 : string;
  attribute C_RX_DELAY_VALUE34 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE35 : string;
  attribute C_RX_DELAY_VALUE35 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE36 : string;
  attribute C_RX_DELAY_VALUE36 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE37 : string;
  attribute C_RX_DELAY_VALUE37 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE38 : string;
  attribute C_RX_DELAY_VALUE38 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE39 : string;
  attribute C_RX_DELAY_VALUE39 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE4 : string;
  attribute C_RX_DELAY_VALUE4 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE40 : string;
  attribute C_RX_DELAY_VALUE40 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE41 : string;
  attribute C_RX_DELAY_VALUE41 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE42 : string;
  attribute C_RX_DELAY_VALUE42 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE43 : string;
  attribute C_RX_DELAY_VALUE43 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE44 : string;
  attribute C_RX_DELAY_VALUE44 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE45 : string;
  attribute C_RX_DELAY_VALUE45 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE46 : string;
  attribute C_RX_DELAY_VALUE46 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE47 : string;
  attribute C_RX_DELAY_VALUE47 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE48 : string;
  attribute C_RX_DELAY_VALUE48 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE49 : string;
  attribute C_RX_DELAY_VALUE49 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE5 : string;
  attribute C_RX_DELAY_VALUE5 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE50 : string;
  attribute C_RX_DELAY_VALUE50 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE51 : string;
  attribute C_RX_DELAY_VALUE51 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE6 : string;
  attribute C_RX_DELAY_VALUE6 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE7 : string;
  attribute C_RX_DELAY_VALUE7 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE8 : string;
  attribute C_RX_DELAY_VALUE8 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE9 : string;
  attribute C_RX_DELAY_VALUE9 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT0 : string;
  attribute C_RX_DELAY_VALUE_EXT0 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT1 : string;
  attribute C_RX_DELAY_VALUE_EXT1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT10 : string;
  attribute C_RX_DELAY_VALUE_EXT10 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT11 : string;
  attribute C_RX_DELAY_VALUE_EXT11 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT12 : string;
  attribute C_RX_DELAY_VALUE_EXT12 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT13 : string;
  attribute C_RX_DELAY_VALUE_EXT13 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT14 : string;
  attribute C_RX_DELAY_VALUE_EXT14 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT15 : string;
  attribute C_RX_DELAY_VALUE_EXT15 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT16 : string;
  attribute C_RX_DELAY_VALUE_EXT16 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT17 : string;
  attribute C_RX_DELAY_VALUE_EXT17 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT18 : string;
  attribute C_RX_DELAY_VALUE_EXT18 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT19 : string;
  attribute C_RX_DELAY_VALUE_EXT19 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT2 : string;
  attribute C_RX_DELAY_VALUE_EXT2 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT20 : string;
  attribute C_RX_DELAY_VALUE_EXT20 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT21 : string;
  attribute C_RX_DELAY_VALUE_EXT21 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT22 : string;
  attribute C_RX_DELAY_VALUE_EXT22 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT23 : string;
  attribute C_RX_DELAY_VALUE_EXT23 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT24 : string;
  attribute C_RX_DELAY_VALUE_EXT24 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT25 : string;
  attribute C_RX_DELAY_VALUE_EXT25 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT26 : string;
  attribute C_RX_DELAY_VALUE_EXT26 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT27 : string;
  attribute C_RX_DELAY_VALUE_EXT27 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT28 : string;
  attribute C_RX_DELAY_VALUE_EXT28 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT29 : string;
  attribute C_RX_DELAY_VALUE_EXT29 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT3 : string;
  attribute C_RX_DELAY_VALUE_EXT3 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT30 : string;
  attribute C_RX_DELAY_VALUE_EXT30 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT31 : string;
  attribute C_RX_DELAY_VALUE_EXT31 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT32 : string;
  attribute C_RX_DELAY_VALUE_EXT32 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT33 : string;
  attribute C_RX_DELAY_VALUE_EXT33 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT34 : string;
  attribute C_RX_DELAY_VALUE_EXT34 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT35 : string;
  attribute C_RX_DELAY_VALUE_EXT35 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT36 : string;
  attribute C_RX_DELAY_VALUE_EXT36 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT37 : string;
  attribute C_RX_DELAY_VALUE_EXT37 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT38 : string;
  attribute C_RX_DELAY_VALUE_EXT38 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT39 : string;
  attribute C_RX_DELAY_VALUE_EXT39 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT4 : string;
  attribute C_RX_DELAY_VALUE_EXT4 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT40 : string;
  attribute C_RX_DELAY_VALUE_EXT40 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT41 : string;
  attribute C_RX_DELAY_VALUE_EXT41 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT42 : string;
  attribute C_RX_DELAY_VALUE_EXT42 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT43 : string;
  attribute C_RX_DELAY_VALUE_EXT43 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT44 : string;
  attribute C_RX_DELAY_VALUE_EXT44 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT45 : string;
  attribute C_RX_DELAY_VALUE_EXT45 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT46 : string;
  attribute C_RX_DELAY_VALUE_EXT46 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT47 : string;
  attribute C_RX_DELAY_VALUE_EXT47 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT48 : string;
  attribute C_RX_DELAY_VALUE_EXT48 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT49 : string;
  attribute C_RX_DELAY_VALUE_EXT49 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT5 : string;
  attribute C_RX_DELAY_VALUE_EXT5 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT50 : string;
  attribute C_RX_DELAY_VALUE_EXT50 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT51 : string;
  attribute C_RX_DELAY_VALUE_EXT51 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT6 : string;
  attribute C_RX_DELAY_VALUE_EXT6 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT7 : string;
  attribute C_RX_DELAY_VALUE_EXT7 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT8 : string;
  attribute C_RX_DELAY_VALUE_EXT8 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT9 : string;
  attribute C_RX_DELAY_VALUE_EXT9 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_RX_EQUALIZATION_D : string;
  attribute C_RX_EQUALIZATION_D of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_RX_EQUALIZATION_S : string;
  attribute C_RX_EQUALIZATION_S of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_RX_FIFO_SYNC_MODE : string;
  attribute C_RX_FIFO_SYNC_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_RX_IS_CLK_EXT_INVERTED : string;
  attribute C_RX_IS_CLK_EXT_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_RX_IS_CLK_INVERTED : string;
  attribute C_RX_IS_CLK_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_RX_IS_RST_DLY_EXT_INVERTED : string;
  attribute C_RX_IS_RST_DLY_EXT_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_RX_IS_RST_DLY_INVERTED : string;
  attribute C_RX_IS_RST_DLY_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_RX_IS_RST_INVERTED : string;
  attribute C_RX_IS_RST_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_RX_PIN_EN : string;
  attribute C_RX_PIN_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQ : integer;
  attribute C_RX_REFCLK_FREQ of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1000;
  attribute C_RX_STROBE_EN : string;
  attribute C_RX_STROBE_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "16'b0000000000000000";
  attribute C_SERIALIZATION_FACTOR : integer;
  attribute C_SERIALIZATION_FACTOR of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 8;
  attribute C_SERIAL_MODE : string;
  attribute C_SERIAL_MODE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_SIM_DEVICE : string;
  attribute C_SIM_DEVICE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "ULTRASCALE_PLUS_ES1";
  attribute C_SIM_VERSION : string;
  attribute C_SIM_VERSION of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2.000000";
  attribute C_SINGLE_ENDED_IO_STD : string;
  attribute C_SINGLE_ENDED_IO_STD of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_SINGLE_ENDED_IO_TERMINATION : string;
  attribute C_SINGLE_ENDED_IO_TERMINATION of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_STRB_INFO : string;
  attribute C_STRB_INFO of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99";
  attribute C_TEMPLATE : integer;
  attribute C_TEMPLATE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1;
  attribute C_TX_BITSLICE_EN : string;
  attribute C_TX_BITSLICE_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "52'b0000000000000000000000000000000000001000000100010101";
  attribute C_TX_DATA_PHASE : integer;
  attribute C_TX_DATA_PHASE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_TX_DELAY_FORMAT : string;
  attribute C_TX_DELAY_FORMAT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TIME";
  attribute C_TX_DELAY_TYPE : integer;
  attribute C_TX_DELAY_TYPE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 0;
  attribute C_TX_DELAY_TYPE0 : string;
  attribute C_TX_DELAY_TYPE0 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE1 : string;
  attribute C_TX_DELAY_TYPE1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE10 : string;
  attribute C_TX_DELAY_TYPE10 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE11 : string;
  attribute C_TX_DELAY_TYPE11 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE12 : string;
  attribute C_TX_DELAY_TYPE12 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE13 : string;
  attribute C_TX_DELAY_TYPE13 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE14 : string;
  attribute C_TX_DELAY_TYPE14 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE15 : string;
  attribute C_TX_DELAY_TYPE15 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE16 : string;
  attribute C_TX_DELAY_TYPE16 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE17 : string;
  attribute C_TX_DELAY_TYPE17 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE18 : string;
  attribute C_TX_DELAY_TYPE18 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE19 : string;
  attribute C_TX_DELAY_TYPE19 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE2 : string;
  attribute C_TX_DELAY_TYPE2 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE20 : string;
  attribute C_TX_DELAY_TYPE20 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE21 : string;
  attribute C_TX_DELAY_TYPE21 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE22 : string;
  attribute C_TX_DELAY_TYPE22 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE23 : string;
  attribute C_TX_DELAY_TYPE23 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE24 : string;
  attribute C_TX_DELAY_TYPE24 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE25 : string;
  attribute C_TX_DELAY_TYPE25 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE26 : string;
  attribute C_TX_DELAY_TYPE26 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE27 : string;
  attribute C_TX_DELAY_TYPE27 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE28 : string;
  attribute C_TX_DELAY_TYPE28 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE29 : string;
  attribute C_TX_DELAY_TYPE29 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE3 : string;
  attribute C_TX_DELAY_TYPE3 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE30 : string;
  attribute C_TX_DELAY_TYPE30 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE31 : string;
  attribute C_TX_DELAY_TYPE31 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE32 : string;
  attribute C_TX_DELAY_TYPE32 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE33 : string;
  attribute C_TX_DELAY_TYPE33 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE34 : string;
  attribute C_TX_DELAY_TYPE34 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE35 : string;
  attribute C_TX_DELAY_TYPE35 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE36 : string;
  attribute C_TX_DELAY_TYPE36 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE37 : string;
  attribute C_TX_DELAY_TYPE37 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE38 : string;
  attribute C_TX_DELAY_TYPE38 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE39 : string;
  attribute C_TX_DELAY_TYPE39 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE4 : string;
  attribute C_TX_DELAY_TYPE4 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE40 : string;
  attribute C_TX_DELAY_TYPE40 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE41 : string;
  attribute C_TX_DELAY_TYPE41 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE42 : string;
  attribute C_TX_DELAY_TYPE42 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE43 : string;
  attribute C_TX_DELAY_TYPE43 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE44 : string;
  attribute C_TX_DELAY_TYPE44 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE45 : string;
  attribute C_TX_DELAY_TYPE45 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE46 : string;
  attribute C_TX_DELAY_TYPE46 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE47 : string;
  attribute C_TX_DELAY_TYPE47 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE48 : string;
  attribute C_TX_DELAY_TYPE48 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE49 : string;
  attribute C_TX_DELAY_TYPE49 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE5 : string;
  attribute C_TX_DELAY_TYPE5 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE50 : string;
  attribute C_TX_DELAY_TYPE50 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE51 : string;
  attribute C_TX_DELAY_TYPE51 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE6 : string;
  attribute C_TX_DELAY_TYPE6 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE7 : string;
  attribute C_TX_DELAY_TYPE7 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE8 : string;
  attribute C_TX_DELAY_TYPE8 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_TYPE9 : string;
  attribute C_TX_DELAY_TYPE9 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "2'b00";
  attribute C_TX_DELAY_VALUE : string;
  attribute C_TX_DELAY_VALUE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE0 : string;
  attribute C_TX_DELAY_VALUE0 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE1 : string;
  attribute C_TX_DELAY_VALUE1 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE10 : string;
  attribute C_TX_DELAY_VALUE10 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE11 : string;
  attribute C_TX_DELAY_VALUE11 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE12 : string;
  attribute C_TX_DELAY_VALUE12 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE13 : string;
  attribute C_TX_DELAY_VALUE13 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE14 : string;
  attribute C_TX_DELAY_VALUE14 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE15 : string;
  attribute C_TX_DELAY_VALUE15 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE16 : string;
  attribute C_TX_DELAY_VALUE16 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE17 : string;
  attribute C_TX_DELAY_VALUE17 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE18 : string;
  attribute C_TX_DELAY_VALUE18 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE19 : string;
  attribute C_TX_DELAY_VALUE19 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE2 : string;
  attribute C_TX_DELAY_VALUE2 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE20 : string;
  attribute C_TX_DELAY_VALUE20 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE21 : string;
  attribute C_TX_DELAY_VALUE21 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE22 : string;
  attribute C_TX_DELAY_VALUE22 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE23 : string;
  attribute C_TX_DELAY_VALUE23 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE24 : string;
  attribute C_TX_DELAY_VALUE24 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE25 : string;
  attribute C_TX_DELAY_VALUE25 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE26 : string;
  attribute C_TX_DELAY_VALUE26 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE27 : string;
  attribute C_TX_DELAY_VALUE27 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE28 : string;
  attribute C_TX_DELAY_VALUE28 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE29 : string;
  attribute C_TX_DELAY_VALUE29 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE3 : string;
  attribute C_TX_DELAY_VALUE3 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE30 : string;
  attribute C_TX_DELAY_VALUE30 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE31 : string;
  attribute C_TX_DELAY_VALUE31 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE32 : string;
  attribute C_TX_DELAY_VALUE32 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE33 : string;
  attribute C_TX_DELAY_VALUE33 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE34 : string;
  attribute C_TX_DELAY_VALUE34 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE35 : string;
  attribute C_TX_DELAY_VALUE35 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE36 : string;
  attribute C_TX_DELAY_VALUE36 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE37 : string;
  attribute C_TX_DELAY_VALUE37 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE38 : string;
  attribute C_TX_DELAY_VALUE38 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE39 : string;
  attribute C_TX_DELAY_VALUE39 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE4 : string;
  attribute C_TX_DELAY_VALUE4 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE40 : string;
  attribute C_TX_DELAY_VALUE40 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE41 : string;
  attribute C_TX_DELAY_VALUE41 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE42 : string;
  attribute C_TX_DELAY_VALUE42 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE43 : string;
  attribute C_TX_DELAY_VALUE43 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE44 : string;
  attribute C_TX_DELAY_VALUE44 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE45 : string;
  attribute C_TX_DELAY_VALUE45 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE46 : string;
  attribute C_TX_DELAY_VALUE46 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE47 : string;
  attribute C_TX_DELAY_VALUE47 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE48 : string;
  attribute C_TX_DELAY_VALUE48 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE49 : string;
  attribute C_TX_DELAY_VALUE49 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE5 : string;
  attribute C_TX_DELAY_VALUE5 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE50 : string;
  attribute C_TX_DELAY_VALUE50 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE51 : string;
  attribute C_TX_DELAY_VALUE51 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE6 : string;
  attribute C_TX_DELAY_VALUE6 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE7 : string;
  attribute C_TX_DELAY_VALUE7 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE8 : string;
  attribute C_TX_DELAY_VALUE8 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DELAY_VALUE9 : string;
  attribute C_TX_DELAY_VALUE9 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "12'b000000000000";
  attribute C_TX_DRIVE_D : string;
  attribute C_TX_DRIVE_D of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "";
  attribute C_TX_DRIVE_S : string;
  attribute C_TX_DRIVE_S of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_TX_IS_CLK_INVERTED : string;
  attribute C_TX_IS_CLK_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_TX_IS_RST_DLY_INVERTED : string;
  attribute C_TX_IS_RST_DLY_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_TX_IS_RST_INVERTED : string;
  attribute C_TX_IS_RST_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_TX_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_NATIVE_ODELAY_BYPASS of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_TX_PRE_EMPHASIS_D : string;
  attribute C_TX_PRE_EMPHASIS_D of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_TX_PRE_EMPHASIS_S : string;
  attribute C_TX_PRE_EMPHASIS_S of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_TX_REFCLK_FREQ : integer;
  attribute C_TX_REFCLK_FREQ of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is 1000;
  attribute C_TX_SLEW_D : string;
  attribute C_TX_SLEW_D of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "";
  attribute C_TX_SLEW_S : string;
  attribute C_TX_SLEW_S of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "NONE";
  attribute C_TX_TRI_DELAY_FORMAT : string;
  attribute C_TX_TRI_DELAY_FORMAT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "TIME";
  attribute C_TX_TRI_INIT : string;
  attribute C_TX_TRI_INIT of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b1";
  attribute C_TX_TRI_IS_CLK_INVERTED : string;
  attribute C_TX_TRI_IS_CLK_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_TX_TRI_IS_RST_DLY_INVERTED : string;
  attribute C_TX_TRI_IS_RST_DLY_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_TX_TRI_IS_RST_INVERTED : string;
  attribute C_TX_TRI_IS_RST_INVERTED of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "1'b0";
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute C_TX_TRI_OUTPUT_PHASE_90 : string;
  attribute C_TX_TRI_OUTPUT_PHASE_90 of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "FALSE";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1";
  attribute TX_BITSLICE_TRI_EN : string;
  attribute TX_BITSLICE_TRI_EN of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 : entity is "8'b00000000";
end mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^riu_rd_data_bg1_bs2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^riu_valid_bg1_bs2\ : STD_LOGIC;
begin
  bidir_tx_bs_tri_cntvalueout0(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout0(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout1(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout2(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout3(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout4(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout5(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout6(0) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(8) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(7) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(6) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(5) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(4) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(3) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(2) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(1) <= \<const0>\;
  bidir_tx_bs_tri_cntvalueout7(0) <= \<const0>\;
  bitslip_error_0 <= \<const0>\;
  bitslip_error_1 <= \<const0>\;
  bitslip_error_10 <= \<const0>\;
  bitslip_error_11 <= \<const0>\;
  bitslip_error_12 <= \<const0>\;
  bitslip_error_13 <= \<const0>\;
  bitslip_error_14 <= \<const0>\;
  bitslip_error_15 <= \<const0>\;
  bitslip_error_16 <= \<const0>\;
  bitslip_error_17 <= \<const0>\;
  bitslip_error_18 <= \<const0>\;
  bitslip_error_19 <= \<const0>\;
  bitslip_error_2 <= \<const0>\;
  bitslip_error_20 <= \<const0>\;
  bitslip_error_21 <= \<const0>\;
  bitslip_error_22 <= \<const0>\;
  bitslip_error_23 <= \<const0>\;
  bitslip_error_24 <= \<const0>\;
  bitslip_error_25 <= \<const0>\;
  bitslip_error_26 <= \<const0>\;
  bitslip_error_27 <= \<const0>\;
  bitslip_error_28 <= \<const0>\;
  bitslip_error_29 <= \<const0>\;
  bitslip_error_3 <= \<const0>\;
  bitslip_error_30 <= \<const0>\;
  bitslip_error_31 <= \<const0>\;
  bitslip_error_32 <= \<const0>\;
  bitslip_error_33 <= \<const0>\;
  bitslip_error_34 <= \<const0>\;
  bitslip_error_35 <= \<const0>\;
  bitslip_error_36 <= \<const0>\;
  bitslip_error_37 <= \<const0>\;
  bitslip_error_38 <= \<const0>\;
  bitslip_error_39 <= \<const0>\;
  bitslip_error_4 <= \<const0>\;
  bitslip_error_40 <= \<const0>\;
  bitslip_error_41 <= \<const0>\;
  bitslip_error_42 <= \<const0>\;
  bitslip_error_43 <= \<const0>\;
  bitslip_error_44 <= \<const0>\;
  bitslip_error_45 <= \<const0>\;
  bitslip_error_46 <= \<const0>\;
  bitslip_error_47 <= \<const0>\;
  bitslip_error_48 <= \<const0>\;
  bitslip_error_49 <= \<const0>\;
  bitslip_error_5 <= \<const0>\;
  bitslip_error_50 <= \<const0>\;
  bitslip_error_51 <= \<const0>\;
  bitslip_error_6 <= \<const0>\;
  bitslip_error_7 <= \<const0>\;
  bitslip_error_8 <= \<const0>\;
  bitslip_error_9 <= \<const0>\;
  clk_from_ibuf <= \<const0>\;
  dly_rdy_bsc3 <= \<const0>\;
  dly_rdy_bsc4 <= \<const0>\;
  dly_rdy_bsc5 <= \<const0>\;
  dly_rdy_bsc6 <= \<const0>\;
  dly_rdy_bsc7 <= \<const0>\;
  do_out(15) <= \<const0>\;
  do_out(14) <= \<const0>\;
  do_out(13) <= \<const0>\;
  do_out(12) <= \<const0>\;
  do_out(11) <= \<const0>\;
  do_out(10) <= \<const0>\;
  do_out(9) <= \<const0>\;
  do_out(8) <= \<const0>\;
  do_out(7) <= \<const0>\;
  do_out(6) <= \<const0>\;
  do_out(5) <= \<const0>\;
  do_out(4) <= \<const0>\;
  do_out(3) <= \<const0>\;
  do_out(2) <= \<const0>\;
  do_out(1) <= \<const0>\;
  do_out(0) <= \<const0>\;
  drdy <= \<const0>\;
  fifo_empty_0 <= \<const0>\;
  fifo_empty_1 <= \<const0>\;
  fifo_empty_10 <= \<const0>\;
  fifo_empty_11 <= \<const0>\;
  fifo_empty_12 <= \<const0>\;
  fifo_empty_13 <= \<const0>\;
  fifo_empty_14 <= \<const0>\;
  fifo_empty_15 <= \<const0>\;
  fifo_empty_16 <= \<const0>\;
  fifo_empty_17 <= \<const0>\;
  fifo_empty_18 <= \<const0>\;
  fifo_empty_19 <= \<const0>\;
  fifo_empty_2 <= \<const0>\;
  fifo_empty_20 <= \<const0>\;
  fifo_empty_21 <= \<const0>\;
  fifo_empty_22 <= \<const0>\;
  fifo_empty_23 <= \<const0>\;
  fifo_empty_24 <= \<const0>\;
  fifo_empty_25 <= \<const0>\;
  fifo_empty_26 <= \<const0>\;
  fifo_empty_27 <= \<const0>\;
  fifo_empty_28 <= \<const0>\;
  fifo_empty_29 <= \<const0>\;
  fifo_empty_3 <= \<const0>\;
  fifo_empty_30 <= \<const0>\;
  fifo_empty_31 <= \<const0>\;
  fifo_empty_32 <= \<const0>\;
  fifo_empty_33 <= \<const0>\;
  fifo_empty_34 <= \<const0>\;
  fifo_empty_35 <= \<const0>\;
  fifo_empty_36 <= \<const0>\;
  fifo_empty_37 <= \<const0>\;
  fifo_empty_38 <= \<const0>\;
  fifo_empty_39 <= \<const0>\;
  fifo_empty_4 <= \<const0>\;
  fifo_empty_40 <= \<const0>\;
  fifo_empty_41 <= \<const0>\;
  fifo_empty_42 <= \<const0>\;
  fifo_empty_43 <= \<const0>\;
  fifo_empty_44 <= \<const0>\;
  fifo_empty_45 <= \<const0>\;
  fifo_empty_46 <= \<const0>\;
  fifo_empty_47 <= \<const0>\;
  fifo_empty_48 <= \<const0>\;
  fifo_empty_49 <= \<const0>\;
  fifo_empty_5 <= \<const0>\;
  fifo_empty_50 <= \<const0>\;
  fifo_empty_51 <= \<const0>\;
  fifo_empty_6 <= \<const0>\;
  fifo_empty_7 <= \<const0>\;
  fifo_empty_8 <= \<const0>\;
  fifo_empty_9 <= \<const0>\;
  fifo_rd_data_valid <= \<const0>\;
  fifo_wr_clk_0 <= \<const0>\;
  fifo_wr_clk_13 <= \<const0>\;
  fifo_wr_clk_19 <= \<const0>\;
  fifo_wr_clk_26 <= \<const0>\;
  fifo_wr_clk_32 <= \<const0>\;
  fifo_wr_clk_39 <= \<const0>\;
  fifo_wr_clk_45 <= \<const0>\;
  fifo_wr_clk_6 <= \<const0>\;
  intf_rdy <= \<const0>\;
  lp_rx_o_n(4) <= \<const0>\;
  lp_rx_o_n(3) <= \<const0>\;
  lp_rx_o_n(2) <= \<const0>\;
  lp_rx_o_n(1) <= \<const0>\;
  lp_rx_o_n(0) <= \<const0>\;
  lp_rx_o_p(4) <= \<const0>\;
  lp_rx_o_p(3) <= \<const0>\;
  lp_rx_o_p(2) <= \<const0>\;
  lp_rx_o_p(1) <= \<const0>\;
  lp_rx_o_p(0) <= \<const0>\;
  pll0_clkout0 <= \<const0>\;
  pll0_clkout1 <= \<const0>\;
  pll0_locked <= \<const0>\;
  pll1_clkout0 <= \<const0>\;
  pll1_locked <= \<const0>\;
  riu_rd_data_bg1(15 downto 0) <= \^riu_rd_data_bg1_bs2\(15 downto 0);
  riu_rd_data_bg1_bs2(15 downto 0) <= \^riu_rd_data_bg1_bs2\(15 downto 0);
  riu_rd_data_bg1_bs3(15) <= \<const0>\;
  riu_rd_data_bg1_bs3(14) <= \<const0>\;
  riu_rd_data_bg1_bs3(13) <= \<const0>\;
  riu_rd_data_bg1_bs3(12) <= \<const0>\;
  riu_rd_data_bg1_bs3(11) <= \<const0>\;
  riu_rd_data_bg1_bs3(10) <= \<const0>\;
  riu_rd_data_bg1_bs3(9) <= \<const0>\;
  riu_rd_data_bg1_bs3(8) <= \<const0>\;
  riu_rd_data_bg1_bs3(7) <= \<const0>\;
  riu_rd_data_bg1_bs3(6) <= \<const0>\;
  riu_rd_data_bg1_bs3(5) <= \<const0>\;
  riu_rd_data_bg1_bs3(4) <= \<const0>\;
  riu_rd_data_bg1_bs3(3) <= \<const0>\;
  riu_rd_data_bg1_bs3(2) <= \<const0>\;
  riu_rd_data_bg1_bs3(1) <= \<const0>\;
  riu_rd_data_bg1_bs3(0) <= \<const0>\;
  riu_rd_data_bg2(15) <= \<const0>\;
  riu_rd_data_bg2(14) <= \<const0>\;
  riu_rd_data_bg2(13) <= \<const0>\;
  riu_rd_data_bg2(12) <= \<const0>\;
  riu_rd_data_bg2(11) <= \<const0>\;
  riu_rd_data_bg2(10) <= \<const0>\;
  riu_rd_data_bg2(9) <= \<const0>\;
  riu_rd_data_bg2(8) <= \<const0>\;
  riu_rd_data_bg2(7) <= \<const0>\;
  riu_rd_data_bg2(6) <= \<const0>\;
  riu_rd_data_bg2(5) <= \<const0>\;
  riu_rd_data_bg2(4) <= \<const0>\;
  riu_rd_data_bg2(3) <= \<const0>\;
  riu_rd_data_bg2(2) <= \<const0>\;
  riu_rd_data_bg2(1) <= \<const0>\;
  riu_rd_data_bg2(0) <= \<const0>\;
  riu_rd_data_bg2_bs4(15) <= \<const0>\;
  riu_rd_data_bg2_bs4(14) <= \<const0>\;
  riu_rd_data_bg2_bs4(13) <= \<const0>\;
  riu_rd_data_bg2_bs4(12) <= \<const0>\;
  riu_rd_data_bg2_bs4(11) <= \<const0>\;
  riu_rd_data_bg2_bs4(10) <= \<const0>\;
  riu_rd_data_bg2_bs4(9) <= \<const0>\;
  riu_rd_data_bg2_bs4(8) <= \<const0>\;
  riu_rd_data_bg2_bs4(7) <= \<const0>\;
  riu_rd_data_bg2_bs4(6) <= \<const0>\;
  riu_rd_data_bg2_bs4(5) <= \<const0>\;
  riu_rd_data_bg2_bs4(4) <= \<const0>\;
  riu_rd_data_bg2_bs4(3) <= \<const0>\;
  riu_rd_data_bg2_bs4(2) <= \<const0>\;
  riu_rd_data_bg2_bs4(1) <= \<const0>\;
  riu_rd_data_bg2_bs4(0) <= \<const0>\;
  riu_rd_data_bg2_bs5(15) <= \<const0>\;
  riu_rd_data_bg2_bs5(14) <= \<const0>\;
  riu_rd_data_bg2_bs5(13) <= \<const0>\;
  riu_rd_data_bg2_bs5(12) <= \<const0>\;
  riu_rd_data_bg2_bs5(11) <= \<const0>\;
  riu_rd_data_bg2_bs5(10) <= \<const0>\;
  riu_rd_data_bg2_bs5(9) <= \<const0>\;
  riu_rd_data_bg2_bs5(8) <= \<const0>\;
  riu_rd_data_bg2_bs5(7) <= \<const0>\;
  riu_rd_data_bg2_bs5(6) <= \<const0>\;
  riu_rd_data_bg2_bs5(5) <= \<const0>\;
  riu_rd_data_bg2_bs5(4) <= \<const0>\;
  riu_rd_data_bg2_bs5(3) <= \<const0>\;
  riu_rd_data_bg2_bs5(2) <= \<const0>\;
  riu_rd_data_bg2_bs5(1) <= \<const0>\;
  riu_rd_data_bg2_bs5(0) <= \<const0>\;
  riu_rd_data_bg3(15) <= \<const0>\;
  riu_rd_data_bg3(14) <= \<const0>\;
  riu_rd_data_bg3(13) <= \<const0>\;
  riu_rd_data_bg3(12) <= \<const0>\;
  riu_rd_data_bg3(11) <= \<const0>\;
  riu_rd_data_bg3(10) <= \<const0>\;
  riu_rd_data_bg3(9) <= \<const0>\;
  riu_rd_data_bg3(8) <= \<const0>\;
  riu_rd_data_bg3(7) <= \<const0>\;
  riu_rd_data_bg3(6) <= \<const0>\;
  riu_rd_data_bg3(5) <= \<const0>\;
  riu_rd_data_bg3(4) <= \<const0>\;
  riu_rd_data_bg3(3) <= \<const0>\;
  riu_rd_data_bg3(2) <= \<const0>\;
  riu_rd_data_bg3(1) <= \<const0>\;
  riu_rd_data_bg3(0) <= \<const0>\;
  riu_rd_data_bg3_bs6(15) <= \<const0>\;
  riu_rd_data_bg3_bs6(14) <= \<const0>\;
  riu_rd_data_bg3_bs6(13) <= \<const0>\;
  riu_rd_data_bg3_bs6(12) <= \<const0>\;
  riu_rd_data_bg3_bs6(11) <= \<const0>\;
  riu_rd_data_bg3_bs6(10) <= \<const0>\;
  riu_rd_data_bg3_bs6(9) <= \<const0>\;
  riu_rd_data_bg3_bs6(8) <= \<const0>\;
  riu_rd_data_bg3_bs6(7) <= \<const0>\;
  riu_rd_data_bg3_bs6(6) <= \<const0>\;
  riu_rd_data_bg3_bs6(5) <= \<const0>\;
  riu_rd_data_bg3_bs6(4) <= \<const0>\;
  riu_rd_data_bg3_bs6(3) <= \<const0>\;
  riu_rd_data_bg3_bs6(2) <= \<const0>\;
  riu_rd_data_bg3_bs6(1) <= \<const0>\;
  riu_rd_data_bg3_bs6(0) <= \<const0>\;
  riu_rd_data_bg3_bs7(15) <= \<const0>\;
  riu_rd_data_bg3_bs7(14) <= \<const0>\;
  riu_rd_data_bg3_bs7(13) <= \<const0>\;
  riu_rd_data_bg3_bs7(12) <= \<const0>\;
  riu_rd_data_bg3_bs7(11) <= \<const0>\;
  riu_rd_data_bg3_bs7(10) <= \<const0>\;
  riu_rd_data_bg3_bs7(9) <= \<const0>\;
  riu_rd_data_bg3_bs7(8) <= \<const0>\;
  riu_rd_data_bg3_bs7(7) <= \<const0>\;
  riu_rd_data_bg3_bs7(6) <= \<const0>\;
  riu_rd_data_bg3_bs7(5) <= \<const0>\;
  riu_rd_data_bg3_bs7(4) <= \<const0>\;
  riu_rd_data_bg3_bs7(3) <= \<const0>\;
  riu_rd_data_bg3_bs7(2) <= \<const0>\;
  riu_rd_data_bg3_bs7(1) <= \<const0>\;
  riu_rd_data_bg3_bs7(0) <= \<const0>\;
  riu_valid_bg1 <= \^riu_valid_bg1_bs2\;
  riu_valid_bg1_bs2 <= \^riu_valid_bg1_bs2\;
  riu_valid_bg1_bs3 <= \<const0>\;
  riu_valid_bg2 <= \<const0>\;
  riu_valid_bg2_bs4 <= \<const0>\;
  riu_valid_bg2_bs5 <= \<const0>\;
  riu_valid_bg3 <= \<const0>\;
  riu_valid_bg3_bs6 <= \<const0>\;
  riu_valid_bg3_bs7 <= \<const0>\;
  rx_bitslip_sync_done <= \<const1>\;
  rx_cntvalueout_0(8) <= \<const0>\;
  rx_cntvalueout_0(7) <= \<const0>\;
  rx_cntvalueout_0(6) <= \<const0>\;
  rx_cntvalueout_0(5) <= \<const0>\;
  rx_cntvalueout_0(4) <= \<const0>\;
  rx_cntvalueout_0(3) <= \<const0>\;
  rx_cntvalueout_0(2) <= \<const0>\;
  rx_cntvalueout_0(1) <= \<const0>\;
  rx_cntvalueout_0(0) <= \<const0>\;
  rx_cntvalueout_1(8) <= \<const0>\;
  rx_cntvalueout_1(7) <= \<const0>\;
  rx_cntvalueout_1(6) <= \<const0>\;
  rx_cntvalueout_1(5) <= \<const0>\;
  rx_cntvalueout_1(4) <= \<const0>\;
  rx_cntvalueout_1(3) <= \<const0>\;
  rx_cntvalueout_1(2) <= \<const0>\;
  rx_cntvalueout_1(1) <= \<const0>\;
  rx_cntvalueout_1(0) <= \<const0>\;
  rx_cntvalueout_10(8) <= \<const0>\;
  rx_cntvalueout_10(7) <= \<const0>\;
  rx_cntvalueout_10(6) <= \<const0>\;
  rx_cntvalueout_10(5) <= \<const0>\;
  rx_cntvalueout_10(4) <= \<const0>\;
  rx_cntvalueout_10(3) <= \<const0>\;
  rx_cntvalueout_10(2) <= \<const0>\;
  rx_cntvalueout_10(1) <= \<const0>\;
  rx_cntvalueout_10(0) <= \<const0>\;
  rx_cntvalueout_11(8) <= \<const0>\;
  rx_cntvalueout_11(7) <= \<const0>\;
  rx_cntvalueout_11(6) <= \<const0>\;
  rx_cntvalueout_11(5) <= \<const0>\;
  rx_cntvalueout_11(4) <= \<const0>\;
  rx_cntvalueout_11(3) <= \<const0>\;
  rx_cntvalueout_11(2) <= \<const0>\;
  rx_cntvalueout_11(1) <= \<const0>\;
  rx_cntvalueout_11(0) <= \<const0>\;
  rx_cntvalueout_12(8) <= \<const0>\;
  rx_cntvalueout_12(7) <= \<const0>\;
  rx_cntvalueout_12(6) <= \<const0>\;
  rx_cntvalueout_12(5) <= \<const0>\;
  rx_cntvalueout_12(4) <= \<const0>\;
  rx_cntvalueout_12(3) <= \<const0>\;
  rx_cntvalueout_12(2) <= \<const0>\;
  rx_cntvalueout_12(1) <= \<const0>\;
  rx_cntvalueout_12(0) <= \<const0>\;
  rx_cntvalueout_13(8) <= \<const0>\;
  rx_cntvalueout_13(7) <= \<const0>\;
  rx_cntvalueout_13(6) <= \<const0>\;
  rx_cntvalueout_13(5) <= \<const0>\;
  rx_cntvalueout_13(4) <= \<const0>\;
  rx_cntvalueout_13(3) <= \<const0>\;
  rx_cntvalueout_13(2) <= \<const0>\;
  rx_cntvalueout_13(1) <= \<const0>\;
  rx_cntvalueout_13(0) <= \<const0>\;
  rx_cntvalueout_14(8) <= \<const0>\;
  rx_cntvalueout_14(7) <= \<const0>\;
  rx_cntvalueout_14(6) <= \<const0>\;
  rx_cntvalueout_14(5) <= \<const0>\;
  rx_cntvalueout_14(4) <= \<const0>\;
  rx_cntvalueout_14(3) <= \<const0>\;
  rx_cntvalueout_14(2) <= \<const0>\;
  rx_cntvalueout_14(1) <= \<const0>\;
  rx_cntvalueout_14(0) <= \<const0>\;
  rx_cntvalueout_15(8) <= \<const0>\;
  rx_cntvalueout_15(7) <= \<const0>\;
  rx_cntvalueout_15(6) <= \<const0>\;
  rx_cntvalueout_15(5) <= \<const0>\;
  rx_cntvalueout_15(4) <= \<const0>\;
  rx_cntvalueout_15(3) <= \<const0>\;
  rx_cntvalueout_15(2) <= \<const0>\;
  rx_cntvalueout_15(1) <= \<const0>\;
  rx_cntvalueout_15(0) <= \<const0>\;
  rx_cntvalueout_16(8) <= \<const0>\;
  rx_cntvalueout_16(7) <= \<const0>\;
  rx_cntvalueout_16(6) <= \<const0>\;
  rx_cntvalueout_16(5) <= \<const0>\;
  rx_cntvalueout_16(4) <= \<const0>\;
  rx_cntvalueout_16(3) <= \<const0>\;
  rx_cntvalueout_16(2) <= \<const0>\;
  rx_cntvalueout_16(1) <= \<const0>\;
  rx_cntvalueout_16(0) <= \<const0>\;
  rx_cntvalueout_17(8) <= \<const0>\;
  rx_cntvalueout_17(7) <= \<const0>\;
  rx_cntvalueout_17(6) <= \<const0>\;
  rx_cntvalueout_17(5) <= \<const0>\;
  rx_cntvalueout_17(4) <= \<const0>\;
  rx_cntvalueout_17(3) <= \<const0>\;
  rx_cntvalueout_17(2) <= \<const0>\;
  rx_cntvalueout_17(1) <= \<const0>\;
  rx_cntvalueout_17(0) <= \<const0>\;
  rx_cntvalueout_18(8) <= \<const0>\;
  rx_cntvalueout_18(7) <= \<const0>\;
  rx_cntvalueout_18(6) <= \<const0>\;
  rx_cntvalueout_18(5) <= \<const0>\;
  rx_cntvalueout_18(4) <= \<const0>\;
  rx_cntvalueout_18(3) <= \<const0>\;
  rx_cntvalueout_18(2) <= \<const0>\;
  rx_cntvalueout_18(1) <= \<const0>\;
  rx_cntvalueout_18(0) <= \<const0>\;
  rx_cntvalueout_19(8) <= \<const0>\;
  rx_cntvalueout_19(7) <= \<const0>\;
  rx_cntvalueout_19(6) <= \<const0>\;
  rx_cntvalueout_19(5) <= \<const0>\;
  rx_cntvalueout_19(4) <= \<const0>\;
  rx_cntvalueout_19(3) <= \<const0>\;
  rx_cntvalueout_19(2) <= \<const0>\;
  rx_cntvalueout_19(1) <= \<const0>\;
  rx_cntvalueout_19(0) <= \<const0>\;
  rx_cntvalueout_2(8) <= \<const0>\;
  rx_cntvalueout_2(7) <= \<const0>\;
  rx_cntvalueout_2(6) <= \<const0>\;
  rx_cntvalueout_2(5) <= \<const0>\;
  rx_cntvalueout_2(4) <= \<const0>\;
  rx_cntvalueout_2(3) <= \<const0>\;
  rx_cntvalueout_2(2) <= \<const0>\;
  rx_cntvalueout_2(1) <= \<const0>\;
  rx_cntvalueout_2(0) <= \<const0>\;
  rx_cntvalueout_20(8) <= \<const0>\;
  rx_cntvalueout_20(7) <= \<const0>\;
  rx_cntvalueout_20(6) <= \<const0>\;
  rx_cntvalueout_20(5) <= \<const0>\;
  rx_cntvalueout_20(4) <= \<const0>\;
  rx_cntvalueout_20(3) <= \<const0>\;
  rx_cntvalueout_20(2) <= \<const0>\;
  rx_cntvalueout_20(1) <= \<const0>\;
  rx_cntvalueout_20(0) <= \<const0>\;
  rx_cntvalueout_21(8) <= \<const0>\;
  rx_cntvalueout_21(7) <= \<const0>\;
  rx_cntvalueout_21(6) <= \<const0>\;
  rx_cntvalueout_21(5) <= \<const0>\;
  rx_cntvalueout_21(4) <= \<const0>\;
  rx_cntvalueout_21(3) <= \<const0>\;
  rx_cntvalueout_21(2) <= \<const0>\;
  rx_cntvalueout_21(1) <= \<const0>\;
  rx_cntvalueout_21(0) <= \<const0>\;
  rx_cntvalueout_22(8) <= \<const0>\;
  rx_cntvalueout_22(7) <= \<const0>\;
  rx_cntvalueout_22(6) <= \<const0>\;
  rx_cntvalueout_22(5) <= \<const0>\;
  rx_cntvalueout_22(4) <= \<const0>\;
  rx_cntvalueout_22(3) <= \<const0>\;
  rx_cntvalueout_22(2) <= \<const0>\;
  rx_cntvalueout_22(1) <= \<const0>\;
  rx_cntvalueout_22(0) <= \<const0>\;
  rx_cntvalueout_23(8) <= \<const0>\;
  rx_cntvalueout_23(7) <= \<const0>\;
  rx_cntvalueout_23(6) <= \<const0>\;
  rx_cntvalueout_23(5) <= \<const0>\;
  rx_cntvalueout_23(4) <= \<const0>\;
  rx_cntvalueout_23(3) <= \<const0>\;
  rx_cntvalueout_23(2) <= \<const0>\;
  rx_cntvalueout_23(1) <= \<const0>\;
  rx_cntvalueout_23(0) <= \<const0>\;
  rx_cntvalueout_24(8) <= \<const0>\;
  rx_cntvalueout_24(7) <= \<const0>\;
  rx_cntvalueout_24(6) <= \<const0>\;
  rx_cntvalueout_24(5) <= \<const0>\;
  rx_cntvalueout_24(4) <= \<const0>\;
  rx_cntvalueout_24(3) <= \<const0>\;
  rx_cntvalueout_24(2) <= \<const0>\;
  rx_cntvalueout_24(1) <= \<const0>\;
  rx_cntvalueout_24(0) <= \<const0>\;
  rx_cntvalueout_25(8) <= \<const0>\;
  rx_cntvalueout_25(7) <= \<const0>\;
  rx_cntvalueout_25(6) <= \<const0>\;
  rx_cntvalueout_25(5) <= \<const0>\;
  rx_cntvalueout_25(4) <= \<const0>\;
  rx_cntvalueout_25(3) <= \<const0>\;
  rx_cntvalueout_25(2) <= \<const0>\;
  rx_cntvalueout_25(1) <= \<const0>\;
  rx_cntvalueout_25(0) <= \<const0>\;
  rx_cntvalueout_26(8) <= \<const0>\;
  rx_cntvalueout_26(7) <= \<const0>\;
  rx_cntvalueout_26(6) <= \<const0>\;
  rx_cntvalueout_26(5) <= \<const0>\;
  rx_cntvalueout_26(4) <= \<const0>\;
  rx_cntvalueout_26(3) <= \<const0>\;
  rx_cntvalueout_26(2) <= \<const0>\;
  rx_cntvalueout_26(1) <= \<const0>\;
  rx_cntvalueout_26(0) <= \<const0>\;
  rx_cntvalueout_27(8) <= \<const0>\;
  rx_cntvalueout_27(7) <= \<const0>\;
  rx_cntvalueout_27(6) <= \<const0>\;
  rx_cntvalueout_27(5) <= \<const0>\;
  rx_cntvalueout_27(4) <= \<const0>\;
  rx_cntvalueout_27(3) <= \<const0>\;
  rx_cntvalueout_27(2) <= \<const0>\;
  rx_cntvalueout_27(1) <= \<const0>\;
  rx_cntvalueout_27(0) <= \<const0>\;
  rx_cntvalueout_28(8) <= \<const0>\;
  rx_cntvalueout_28(7) <= \<const0>\;
  rx_cntvalueout_28(6) <= \<const0>\;
  rx_cntvalueout_28(5) <= \<const0>\;
  rx_cntvalueout_28(4) <= \<const0>\;
  rx_cntvalueout_28(3) <= \<const0>\;
  rx_cntvalueout_28(2) <= \<const0>\;
  rx_cntvalueout_28(1) <= \<const0>\;
  rx_cntvalueout_28(0) <= \<const0>\;
  rx_cntvalueout_29(8) <= \<const0>\;
  rx_cntvalueout_29(7) <= \<const0>\;
  rx_cntvalueout_29(6) <= \<const0>\;
  rx_cntvalueout_29(5) <= \<const0>\;
  rx_cntvalueout_29(4) <= \<const0>\;
  rx_cntvalueout_29(3) <= \<const0>\;
  rx_cntvalueout_29(2) <= \<const0>\;
  rx_cntvalueout_29(1) <= \<const0>\;
  rx_cntvalueout_29(0) <= \<const0>\;
  rx_cntvalueout_3(8) <= \<const0>\;
  rx_cntvalueout_3(7) <= \<const0>\;
  rx_cntvalueout_3(6) <= \<const0>\;
  rx_cntvalueout_3(5) <= \<const0>\;
  rx_cntvalueout_3(4) <= \<const0>\;
  rx_cntvalueout_3(3) <= \<const0>\;
  rx_cntvalueout_3(2) <= \<const0>\;
  rx_cntvalueout_3(1) <= \<const0>\;
  rx_cntvalueout_3(0) <= \<const0>\;
  rx_cntvalueout_30(8) <= \<const0>\;
  rx_cntvalueout_30(7) <= \<const0>\;
  rx_cntvalueout_30(6) <= \<const0>\;
  rx_cntvalueout_30(5) <= \<const0>\;
  rx_cntvalueout_30(4) <= \<const0>\;
  rx_cntvalueout_30(3) <= \<const0>\;
  rx_cntvalueout_30(2) <= \<const0>\;
  rx_cntvalueout_30(1) <= \<const0>\;
  rx_cntvalueout_30(0) <= \<const0>\;
  rx_cntvalueout_31(8) <= \<const0>\;
  rx_cntvalueout_31(7) <= \<const0>\;
  rx_cntvalueout_31(6) <= \<const0>\;
  rx_cntvalueout_31(5) <= \<const0>\;
  rx_cntvalueout_31(4) <= \<const0>\;
  rx_cntvalueout_31(3) <= \<const0>\;
  rx_cntvalueout_31(2) <= \<const0>\;
  rx_cntvalueout_31(1) <= \<const0>\;
  rx_cntvalueout_31(0) <= \<const0>\;
  rx_cntvalueout_32(8) <= \<const0>\;
  rx_cntvalueout_32(7) <= \<const0>\;
  rx_cntvalueout_32(6) <= \<const0>\;
  rx_cntvalueout_32(5) <= \<const0>\;
  rx_cntvalueout_32(4) <= \<const0>\;
  rx_cntvalueout_32(3) <= \<const0>\;
  rx_cntvalueout_32(2) <= \<const0>\;
  rx_cntvalueout_32(1) <= \<const0>\;
  rx_cntvalueout_32(0) <= \<const0>\;
  rx_cntvalueout_33(8) <= \<const0>\;
  rx_cntvalueout_33(7) <= \<const0>\;
  rx_cntvalueout_33(6) <= \<const0>\;
  rx_cntvalueout_33(5) <= \<const0>\;
  rx_cntvalueout_33(4) <= \<const0>\;
  rx_cntvalueout_33(3) <= \<const0>\;
  rx_cntvalueout_33(2) <= \<const0>\;
  rx_cntvalueout_33(1) <= \<const0>\;
  rx_cntvalueout_33(0) <= \<const0>\;
  rx_cntvalueout_34(8) <= \<const0>\;
  rx_cntvalueout_34(7) <= \<const0>\;
  rx_cntvalueout_34(6) <= \<const0>\;
  rx_cntvalueout_34(5) <= \<const0>\;
  rx_cntvalueout_34(4) <= \<const0>\;
  rx_cntvalueout_34(3) <= \<const0>\;
  rx_cntvalueout_34(2) <= \<const0>\;
  rx_cntvalueout_34(1) <= \<const0>\;
  rx_cntvalueout_34(0) <= \<const0>\;
  rx_cntvalueout_35(8) <= \<const0>\;
  rx_cntvalueout_35(7) <= \<const0>\;
  rx_cntvalueout_35(6) <= \<const0>\;
  rx_cntvalueout_35(5) <= \<const0>\;
  rx_cntvalueout_35(4) <= \<const0>\;
  rx_cntvalueout_35(3) <= \<const0>\;
  rx_cntvalueout_35(2) <= \<const0>\;
  rx_cntvalueout_35(1) <= \<const0>\;
  rx_cntvalueout_35(0) <= \<const0>\;
  rx_cntvalueout_36(8) <= \<const0>\;
  rx_cntvalueout_36(7) <= \<const0>\;
  rx_cntvalueout_36(6) <= \<const0>\;
  rx_cntvalueout_36(5) <= \<const0>\;
  rx_cntvalueout_36(4) <= \<const0>\;
  rx_cntvalueout_36(3) <= \<const0>\;
  rx_cntvalueout_36(2) <= \<const0>\;
  rx_cntvalueout_36(1) <= \<const0>\;
  rx_cntvalueout_36(0) <= \<const0>\;
  rx_cntvalueout_37(8) <= \<const0>\;
  rx_cntvalueout_37(7) <= \<const0>\;
  rx_cntvalueout_37(6) <= \<const0>\;
  rx_cntvalueout_37(5) <= \<const0>\;
  rx_cntvalueout_37(4) <= \<const0>\;
  rx_cntvalueout_37(3) <= \<const0>\;
  rx_cntvalueout_37(2) <= \<const0>\;
  rx_cntvalueout_37(1) <= \<const0>\;
  rx_cntvalueout_37(0) <= \<const0>\;
  rx_cntvalueout_38(8) <= \<const0>\;
  rx_cntvalueout_38(7) <= \<const0>\;
  rx_cntvalueout_38(6) <= \<const0>\;
  rx_cntvalueout_38(5) <= \<const0>\;
  rx_cntvalueout_38(4) <= \<const0>\;
  rx_cntvalueout_38(3) <= \<const0>\;
  rx_cntvalueout_38(2) <= \<const0>\;
  rx_cntvalueout_38(1) <= \<const0>\;
  rx_cntvalueout_38(0) <= \<const0>\;
  rx_cntvalueout_39(8) <= \<const0>\;
  rx_cntvalueout_39(7) <= \<const0>\;
  rx_cntvalueout_39(6) <= \<const0>\;
  rx_cntvalueout_39(5) <= \<const0>\;
  rx_cntvalueout_39(4) <= \<const0>\;
  rx_cntvalueout_39(3) <= \<const0>\;
  rx_cntvalueout_39(2) <= \<const0>\;
  rx_cntvalueout_39(1) <= \<const0>\;
  rx_cntvalueout_39(0) <= \<const0>\;
  rx_cntvalueout_4(8) <= \<const0>\;
  rx_cntvalueout_4(7) <= \<const0>\;
  rx_cntvalueout_4(6) <= \<const0>\;
  rx_cntvalueout_4(5) <= \<const0>\;
  rx_cntvalueout_4(4) <= \<const0>\;
  rx_cntvalueout_4(3) <= \<const0>\;
  rx_cntvalueout_4(2) <= \<const0>\;
  rx_cntvalueout_4(1) <= \<const0>\;
  rx_cntvalueout_4(0) <= \<const0>\;
  rx_cntvalueout_40(8) <= \<const0>\;
  rx_cntvalueout_40(7) <= \<const0>\;
  rx_cntvalueout_40(6) <= \<const0>\;
  rx_cntvalueout_40(5) <= \<const0>\;
  rx_cntvalueout_40(4) <= \<const0>\;
  rx_cntvalueout_40(3) <= \<const0>\;
  rx_cntvalueout_40(2) <= \<const0>\;
  rx_cntvalueout_40(1) <= \<const0>\;
  rx_cntvalueout_40(0) <= \<const0>\;
  rx_cntvalueout_41(8) <= \<const0>\;
  rx_cntvalueout_41(7) <= \<const0>\;
  rx_cntvalueout_41(6) <= \<const0>\;
  rx_cntvalueout_41(5) <= \<const0>\;
  rx_cntvalueout_41(4) <= \<const0>\;
  rx_cntvalueout_41(3) <= \<const0>\;
  rx_cntvalueout_41(2) <= \<const0>\;
  rx_cntvalueout_41(1) <= \<const0>\;
  rx_cntvalueout_41(0) <= \<const0>\;
  rx_cntvalueout_42(8) <= \<const0>\;
  rx_cntvalueout_42(7) <= \<const0>\;
  rx_cntvalueout_42(6) <= \<const0>\;
  rx_cntvalueout_42(5) <= \<const0>\;
  rx_cntvalueout_42(4) <= \<const0>\;
  rx_cntvalueout_42(3) <= \<const0>\;
  rx_cntvalueout_42(2) <= \<const0>\;
  rx_cntvalueout_42(1) <= \<const0>\;
  rx_cntvalueout_42(0) <= \<const0>\;
  rx_cntvalueout_43(8) <= \<const0>\;
  rx_cntvalueout_43(7) <= \<const0>\;
  rx_cntvalueout_43(6) <= \<const0>\;
  rx_cntvalueout_43(5) <= \<const0>\;
  rx_cntvalueout_43(4) <= \<const0>\;
  rx_cntvalueout_43(3) <= \<const0>\;
  rx_cntvalueout_43(2) <= \<const0>\;
  rx_cntvalueout_43(1) <= \<const0>\;
  rx_cntvalueout_43(0) <= \<const0>\;
  rx_cntvalueout_44(8) <= \<const0>\;
  rx_cntvalueout_44(7) <= \<const0>\;
  rx_cntvalueout_44(6) <= \<const0>\;
  rx_cntvalueout_44(5) <= \<const0>\;
  rx_cntvalueout_44(4) <= \<const0>\;
  rx_cntvalueout_44(3) <= \<const0>\;
  rx_cntvalueout_44(2) <= \<const0>\;
  rx_cntvalueout_44(1) <= \<const0>\;
  rx_cntvalueout_44(0) <= \<const0>\;
  rx_cntvalueout_45(8) <= \<const0>\;
  rx_cntvalueout_45(7) <= \<const0>\;
  rx_cntvalueout_45(6) <= \<const0>\;
  rx_cntvalueout_45(5) <= \<const0>\;
  rx_cntvalueout_45(4) <= \<const0>\;
  rx_cntvalueout_45(3) <= \<const0>\;
  rx_cntvalueout_45(2) <= \<const0>\;
  rx_cntvalueout_45(1) <= \<const0>\;
  rx_cntvalueout_45(0) <= \<const0>\;
  rx_cntvalueout_46(8) <= \<const0>\;
  rx_cntvalueout_46(7) <= \<const0>\;
  rx_cntvalueout_46(6) <= \<const0>\;
  rx_cntvalueout_46(5) <= \<const0>\;
  rx_cntvalueout_46(4) <= \<const0>\;
  rx_cntvalueout_46(3) <= \<const0>\;
  rx_cntvalueout_46(2) <= \<const0>\;
  rx_cntvalueout_46(1) <= \<const0>\;
  rx_cntvalueout_46(0) <= \<const0>\;
  rx_cntvalueout_47(8) <= \<const0>\;
  rx_cntvalueout_47(7) <= \<const0>\;
  rx_cntvalueout_47(6) <= \<const0>\;
  rx_cntvalueout_47(5) <= \<const0>\;
  rx_cntvalueout_47(4) <= \<const0>\;
  rx_cntvalueout_47(3) <= \<const0>\;
  rx_cntvalueout_47(2) <= \<const0>\;
  rx_cntvalueout_47(1) <= \<const0>\;
  rx_cntvalueout_47(0) <= \<const0>\;
  rx_cntvalueout_48(8) <= \<const0>\;
  rx_cntvalueout_48(7) <= \<const0>\;
  rx_cntvalueout_48(6) <= \<const0>\;
  rx_cntvalueout_48(5) <= \<const0>\;
  rx_cntvalueout_48(4) <= \<const0>\;
  rx_cntvalueout_48(3) <= \<const0>\;
  rx_cntvalueout_48(2) <= \<const0>\;
  rx_cntvalueout_48(1) <= \<const0>\;
  rx_cntvalueout_48(0) <= \<const0>\;
  rx_cntvalueout_49(8) <= \<const0>\;
  rx_cntvalueout_49(7) <= \<const0>\;
  rx_cntvalueout_49(6) <= \<const0>\;
  rx_cntvalueout_49(5) <= \<const0>\;
  rx_cntvalueout_49(4) <= \<const0>\;
  rx_cntvalueout_49(3) <= \<const0>\;
  rx_cntvalueout_49(2) <= \<const0>\;
  rx_cntvalueout_49(1) <= \<const0>\;
  rx_cntvalueout_49(0) <= \<const0>\;
  rx_cntvalueout_5(8) <= \<const0>\;
  rx_cntvalueout_5(7) <= \<const0>\;
  rx_cntvalueout_5(6) <= \<const0>\;
  rx_cntvalueout_5(5) <= \<const0>\;
  rx_cntvalueout_5(4) <= \<const0>\;
  rx_cntvalueout_5(3) <= \<const0>\;
  rx_cntvalueout_5(2) <= \<const0>\;
  rx_cntvalueout_5(1) <= \<const0>\;
  rx_cntvalueout_5(0) <= \<const0>\;
  rx_cntvalueout_50(8) <= \<const0>\;
  rx_cntvalueout_50(7) <= \<const0>\;
  rx_cntvalueout_50(6) <= \<const0>\;
  rx_cntvalueout_50(5) <= \<const0>\;
  rx_cntvalueout_50(4) <= \<const0>\;
  rx_cntvalueout_50(3) <= \<const0>\;
  rx_cntvalueout_50(2) <= \<const0>\;
  rx_cntvalueout_50(1) <= \<const0>\;
  rx_cntvalueout_50(0) <= \<const0>\;
  rx_cntvalueout_51(8) <= \<const0>\;
  rx_cntvalueout_51(7) <= \<const0>\;
  rx_cntvalueout_51(6) <= \<const0>\;
  rx_cntvalueout_51(5) <= \<const0>\;
  rx_cntvalueout_51(4) <= \<const0>\;
  rx_cntvalueout_51(3) <= \<const0>\;
  rx_cntvalueout_51(2) <= \<const0>\;
  rx_cntvalueout_51(1) <= \<const0>\;
  rx_cntvalueout_51(0) <= \<const0>\;
  rx_cntvalueout_6(8) <= \<const0>\;
  rx_cntvalueout_6(7) <= \<const0>\;
  rx_cntvalueout_6(6) <= \<const0>\;
  rx_cntvalueout_6(5) <= \<const0>\;
  rx_cntvalueout_6(4) <= \<const0>\;
  rx_cntvalueout_6(3) <= \<const0>\;
  rx_cntvalueout_6(2) <= \<const0>\;
  rx_cntvalueout_6(1) <= \<const0>\;
  rx_cntvalueout_6(0) <= \<const0>\;
  rx_cntvalueout_7(8) <= \<const0>\;
  rx_cntvalueout_7(7) <= \<const0>\;
  rx_cntvalueout_7(6) <= \<const0>\;
  rx_cntvalueout_7(5) <= \<const0>\;
  rx_cntvalueout_7(4) <= \<const0>\;
  rx_cntvalueout_7(3) <= \<const0>\;
  rx_cntvalueout_7(2) <= \<const0>\;
  rx_cntvalueout_7(1) <= \<const0>\;
  rx_cntvalueout_7(0) <= \<const0>\;
  rx_cntvalueout_8(8) <= \<const0>\;
  rx_cntvalueout_8(7) <= \<const0>\;
  rx_cntvalueout_8(6) <= \<const0>\;
  rx_cntvalueout_8(5) <= \<const0>\;
  rx_cntvalueout_8(4) <= \<const0>\;
  rx_cntvalueout_8(3) <= \<const0>\;
  rx_cntvalueout_8(2) <= \<const0>\;
  rx_cntvalueout_8(1) <= \<const0>\;
  rx_cntvalueout_8(0) <= \<const0>\;
  rx_cntvalueout_9(8) <= \<const0>\;
  rx_cntvalueout_9(7) <= \<const0>\;
  rx_cntvalueout_9(6) <= \<const0>\;
  rx_cntvalueout_9(5) <= \<const0>\;
  rx_cntvalueout_9(4) <= \<const0>\;
  rx_cntvalueout_9(3) <= \<const0>\;
  rx_cntvalueout_9(2) <= \<const0>\;
  rx_cntvalueout_9(1) <= \<const0>\;
  rx_cntvalueout_9(0) <= \<const0>\;
  rx_cntvalueout_ext_0(8) <= \<const0>\;
  rx_cntvalueout_ext_0(7) <= \<const0>\;
  rx_cntvalueout_ext_0(6) <= \<const0>\;
  rx_cntvalueout_ext_0(5) <= \<const0>\;
  rx_cntvalueout_ext_0(4) <= \<const0>\;
  rx_cntvalueout_ext_0(3) <= \<const0>\;
  rx_cntvalueout_ext_0(2) <= \<const0>\;
  rx_cntvalueout_ext_0(1) <= \<const0>\;
  rx_cntvalueout_ext_0(0) <= \<const0>\;
  rx_cntvalueout_ext_1(8) <= \<const0>\;
  rx_cntvalueout_ext_1(7) <= \<const0>\;
  rx_cntvalueout_ext_1(6) <= \<const0>\;
  rx_cntvalueout_ext_1(5) <= \<const0>\;
  rx_cntvalueout_ext_1(4) <= \<const0>\;
  rx_cntvalueout_ext_1(3) <= \<const0>\;
  rx_cntvalueout_ext_1(2) <= \<const0>\;
  rx_cntvalueout_ext_1(1) <= \<const0>\;
  rx_cntvalueout_ext_1(0) <= \<const0>\;
  rx_cntvalueout_ext_10(8) <= \<const0>\;
  rx_cntvalueout_ext_10(7) <= \<const0>\;
  rx_cntvalueout_ext_10(6) <= \<const0>\;
  rx_cntvalueout_ext_10(5) <= \<const0>\;
  rx_cntvalueout_ext_10(4) <= \<const0>\;
  rx_cntvalueout_ext_10(3) <= \<const0>\;
  rx_cntvalueout_ext_10(2) <= \<const0>\;
  rx_cntvalueout_ext_10(1) <= \<const0>\;
  rx_cntvalueout_ext_10(0) <= \<const0>\;
  rx_cntvalueout_ext_11(8) <= \<const0>\;
  rx_cntvalueout_ext_11(7) <= \<const0>\;
  rx_cntvalueout_ext_11(6) <= \<const0>\;
  rx_cntvalueout_ext_11(5) <= \<const0>\;
  rx_cntvalueout_ext_11(4) <= \<const0>\;
  rx_cntvalueout_ext_11(3) <= \<const0>\;
  rx_cntvalueout_ext_11(2) <= \<const0>\;
  rx_cntvalueout_ext_11(1) <= \<const0>\;
  rx_cntvalueout_ext_11(0) <= \<const0>\;
  rx_cntvalueout_ext_12(8) <= \<const0>\;
  rx_cntvalueout_ext_12(7) <= \<const0>\;
  rx_cntvalueout_ext_12(6) <= \<const0>\;
  rx_cntvalueout_ext_12(5) <= \<const0>\;
  rx_cntvalueout_ext_12(4) <= \<const0>\;
  rx_cntvalueout_ext_12(3) <= \<const0>\;
  rx_cntvalueout_ext_12(2) <= \<const0>\;
  rx_cntvalueout_ext_12(1) <= \<const0>\;
  rx_cntvalueout_ext_12(0) <= \<const0>\;
  rx_cntvalueout_ext_13(8) <= \<const0>\;
  rx_cntvalueout_ext_13(7) <= \<const0>\;
  rx_cntvalueout_ext_13(6) <= \<const0>\;
  rx_cntvalueout_ext_13(5) <= \<const0>\;
  rx_cntvalueout_ext_13(4) <= \<const0>\;
  rx_cntvalueout_ext_13(3) <= \<const0>\;
  rx_cntvalueout_ext_13(2) <= \<const0>\;
  rx_cntvalueout_ext_13(1) <= \<const0>\;
  rx_cntvalueout_ext_13(0) <= \<const0>\;
  rx_cntvalueout_ext_14(8) <= \<const0>\;
  rx_cntvalueout_ext_14(7) <= \<const0>\;
  rx_cntvalueout_ext_14(6) <= \<const0>\;
  rx_cntvalueout_ext_14(5) <= \<const0>\;
  rx_cntvalueout_ext_14(4) <= \<const0>\;
  rx_cntvalueout_ext_14(3) <= \<const0>\;
  rx_cntvalueout_ext_14(2) <= \<const0>\;
  rx_cntvalueout_ext_14(1) <= \<const0>\;
  rx_cntvalueout_ext_14(0) <= \<const0>\;
  rx_cntvalueout_ext_15(8) <= \<const0>\;
  rx_cntvalueout_ext_15(7) <= \<const0>\;
  rx_cntvalueout_ext_15(6) <= \<const0>\;
  rx_cntvalueout_ext_15(5) <= \<const0>\;
  rx_cntvalueout_ext_15(4) <= \<const0>\;
  rx_cntvalueout_ext_15(3) <= \<const0>\;
  rx_cntvalueout_ext_15(2) <= \<const0>\;
  rx_cntvalueout_ext_15(1) <= \<const0>\;
  rx_cntvalueout_ext_15(0) <= \<const0>\;
  rx_cntvalueout_ext_16(8) <= \<const0>\;
  rx_cntvalueout_ext_16(7) <= \<const0>\;
  rx_cntvalueout_ext_16(6) <= \<const0>\;
  rx_cntvalueout_ext_16(5) <= \<const0>\;
  rx_cntvalueout_ext_16(4) <= \<const0>\;
  rx_cntvalueout_ext_16(3) <= \<const0>\;
  rx_cntvalueout_ext_16(2) <= \<const0>\;
  rx_cntvalueout_ext_16(1) <= \<const0>\;
  rx_cntvalueout_ext_16(0) <= \<const0>\;
  rx_cntvalueout_ext_17(8) <= \<const0>\;
  rx_cntvalueout_ext_17(7) <= \<const0>\;
  rx_cntvalueout_ext_17(6) <= \<const0>\;
  rx_cntvalueout_ext_17(5) <= \<const0>\;
  rx_cntvalueout_ext_17(4) <= \<const0>\;
  rx_cntvalueout_ext_17(3) <= \<const0>\;
  rx_cntvalueout_ext_17(2) <= \<const0>\;
  rx_cntvalueout_ext_17(1) <= \<const0>\;
  rx_cntvalueout_ext_17(0) <= \<const0>\;
  rx_cntvalueout_ext_18(8) <= \<const0>\;
  rx_cntvalueout_ext_18(7) <= \<const0>\;
  rx_cntvalueout_ext_18(6) <= \<const0>\;
  rx_cntvalueout_ext_18(5) <= \<const0>\;
  rx_cntvalueout_ext_18(4) <= \<const0>\;
  rx_cntvalueout_ext_18(3) <= \<const0>\;
  rx_cntvalueout_ext_18(2) <= \<const0>\;
  rx_cntvalueout_ext_18(1) <= \<const0>\;
  rx_cntvalueout_ext_18(0) <= \<const0>\;
  rx_cntvalueout_ext_19(8) <= \<const0>\;
  rx_cntvalueout_ext_19(7) <= \<const0>\;
  rx_cntvalueout_ext_19(6) <= \<const0>\;
  rx_cntvalueout_ext_19(5) <= \<const0>\;
  rx_cntvalueout_ext_19(4) <= \<const0>\;
  rx_cntvalueout_ext_19(3) <= \<const0>\;
  rx_cntvalueout_ext_19(2) <= \<const0>\;
  rx_cntvalueout_ext_19(1) <= \<const0>\;
  rx_cntvalueout_ext_19(0) <= \<const0>\;
  rx_cntvalueout_ext_2(8) <= \<const0>\;
  rx_cntvalueout_ext_2(7) <= \<const0>\;
  rx_cntvalueout_ext_2(6) <= \<const0>\;
  rx_cntvalueout_ext_2(5) <= \<const0>\;
  rx_cntvalueout_ext_2(4) <= \<const0>\;
  rx_cntvalueout_ext_2(3) <= \<const0>\;
  rx_cntvalueout_ext_2(2) <= \<const0>\;
  rx_cntvalueout_ext_2(1) <= \<const0>\;
  rx_cntvalueout_ext_2(0) <= \<const0>\;
  rx_cntvalueout_ext_20(8) <= \<const0>\;
  rx_cntvalueout_ext_20(7) <= \<const0>\;
  rx_cntvalueout_ext_20(6) <= \<const0>\;
  rx_cntvalueout_ext_20(5) <= \<const0>\;
  rx_cntvalueout_ext_20(4) <= \<const0>\;
  rx_cntvalueout_ext_20(3) <= \<const0>\;
  rx_cntvalueout_ext_20(2) <= \<const0>\;
  rx_cntvalueout_ext_20(1) <= \<const0>\;
  rx_cntvalueout_ext_20(0) <= \<const0>\;
  rx_cntvalueout_ext_21(8) <= \<const0>\;
  rx_cntvalueout_ext_21(7) <= \<const0>\;
  rx_cntvalueout_ext_21(6) <= \<const0>\;
  rx_cntvalueout_ext_21(5) <= \<const0>\;
  rx_cntvalueout_ext_21(4) <= \<const0>\;
  rx_cntvalueout_ext_21(3) <= \<const0>\;
  rx_cntvalueout_ext_21(2) <= \<const0>\;
  rx_cntvalueout_ext_21(1) <= \<const0>\;
  rx_cntvalueout_ext_21(0) <= \<const0>\;
  rx_cntvalueout_ext_22(8) <= \<const0>\;
  rx_cntvalueout_ext_22(7) <= \<const0>\;
  rx_cntvalueout_ext_22(6) <= \<const0>\;
  rx_cntvalueout_ext_22(5) <= \<const0>\;
  rx_cntvalueout_ext_22(4) <= \<const0>\;
  rx_cntvalueout_ext_22(3) <= \<const0>\;
  rx_cntvalueout_ext_22(2) <= \<const0>\;
  rx_cntvalueout_ext_22(1) <= \<const0>\;
  rx_cntvalueout_ext_22(0) <= \<const0>\;
  rx_cntvalueout_ext_23(8) <= \<const0>\;
  rx_cntvalueout_ext_23(7) <= \<const0>\;
  rx_cntvalueout_ext_23(6) <= \<const0>\;
  rx_cntvalueout_ext_23(5) <= \<const0>\;
  rx_cntvalueout_ext_23(4) <= \<const0>\;
  rx_cntvalueout_ext_23(3) <= \<const0>\;
  rx_cntvalueout_ext_23(2) <= \<const0>\;
  rx_cntvalueout_ext_23(1) <= \<const0>\;
  rx_cntvalueout_ext_23(0) <= \<const0>\;
  rx_cntvalueout_ext_24(8) <= \<const0>\;
  rx_cntvalueout_ext_24(7) <= \<const0>\;
  rx_cntvalueout_ext_24(6) <= \<const0>\;
  rx_cntvalueout_ext_24(5) <= \<const0>\;
  rx_cntvalueout_ext_24(4) <= \<const0>\;
  rx_cntvalueout_ext_24(3) <= \<const0>\;
  rx_cntvalueout_ext_24(2) <= \<const0>\;
  rx_cntvalueout_ext_24(1) <= \<const0>\;
  rx_cntvalueout_ext_24(0) <= \<const0>\;
  rx_cntvalueout_ext_25(8) <= \<const0>\;
  rx_cntvalueout_ext_25(7) <= \<const0>\;
  rx_cntvalueout_ext_25(6) <= \<const0>\;
  rx_cntvalueout_ext_25(5) <= \<const0>\;
  rx_cntvalueout_ext_25(4) <= \<const0>\;
  rx_cntvalueout_ext_25(3) <= \<const0>\;
  rx_cntvalueout_ext_25(2) <= \<const0>\;
  rx_cntvalueout_ext_25(1) <= \<const0>\;
  rx_cntvalueout_ext_25(0) <= \<const0>\;
  rx_cntvalueout_ext_26(8) <= \<const0>\;
  rx_cntvalueout_ext_26(7) <= \<const0>\;
  rx_cntvalueout_ext_26(6) <= \<const0>\;
  rx_cntvalueout_ext_26(5) <= \<const0>\;
  rx_cntvalueout_ext_26(4) <= \<const0>\;
  rx_cntvalueout_ext_26(3) <= \<const0>\;
  rx_cntvalueout_ext_26(2) <= \<const0>\;
  rx_cntvalueout_ext_26(1) <= \<const0>\;
  rx_cntvalueout_ext_26(0) <= \<const0>\;
  rx_cntvalueout_ext_27(8) <= \<const0>\;
  rx_cntvalueout_ext_27(7) <= \<const0>\;
  rx_cntvalueout_ext_27(6) <= \<const0>\;
  rx_cntvalueout_ext_27(5) <= \<const0>\;
  rx_cntvalueout_ext_27(4) <= \<const0>\;
  rx_cntvalueout_ext_27(3) <= \<const0>\;
  rx_cntvalueout_ext_27(2) <= \<const0>\;
  rx_cntvalueout_ext_27(1) <= \<const0>\;
  rx_cntvalueout_ext_27(0) <= \<const0>\;
  rx_cntvalueout_ext_28(8) <= \<const0>\;
  rx_cntvalueout_ext_28(7) <= \<const0>\;
  rx_cntvalueout_ext_28(6) <= \<const0>\;
  rx_cntvalueout_ext_28(5) <= \<const0>\;
  rx_cntvalueout_ext_28(4) <= \<const0>\;
  rx_cntvalueout_ext_28(3) <= \<const0>\;
  rx_cntvalueout_ext_28(2) <= \<const0>\;
  rx_cntvalueout_ext_28(1) <= \<const0>\;
  rx_cntvalueout_ext_28(0) <= \<const0>\;
  rx_cntvalueout_ext_29(8) <= \<const0>\;
  rx_cntvalueout_ext_29(7) <= \<const0>\;
  rx_cntvalueout_ext_29(6) <= \<const0>\;
  rx_cntvalueout_ext_29(5) <= \<const0>\;
  rx_cntvalueout_ext_29(4) <= \<const0>\;
  rx_cntvalueout_ext_29(3) <= \<const0>\;
  rx_cntvalueout_ext_29(2) <= \<const0>\;
  rx_cntvalueout_ext_29(1) <= \<const0>\;
  rx_cntvalueout_ext_29(0) <= \<const0>\;
  rx_cntvalueout_ext_3(8) <= \<const0>\;
  rx_cntvalueout_ext_3(7) <= \<const0>\;
  rx_cntvalueout_ext_3(6) <= \<const0>\;
  rx_cntvalueout_ext_3(5) <= \<const0>\;
  rx_cntvalueout_ext_3(4) <= \<const0>\;
  rx_cntvalueout_ext_3(3) <= \<const0>\;
  rx_cntvalueout_ext_3(2) <= \<const0>\;
  rx_cntvalueout_ext_3(1) <= \<const0>\;
  rx_cntvalueout_ext_3(0) <= \<const0>\;
  rx_cntvalueout_ext_30(8) <= \<const0>\;
  rx_cntvalueout_ext_30(7) <= \<const0>\;
  rx_cntvalueout_ext_30(6) <= \<const0>\;
  rx_cntvalueout_ext_30(5) <= \<const0>\;
  rx_cntvalueout_ext_30(4) <= \<const0>\;
  rx_cntvalueout_ext_30(3) <= \<const0>\;
  rx_cntvalueout_ext_30(2) <= \<const0>\;
  rx_cntvalueout_ext_30(1) <= \<const0>\;
  rx_cntvalueout_ext_30(0) <= \<const0>\;
  rx_cntvalueout_ext_31(8) <= \<const0>\;
  rx_cntvalueout_ext_31(7) <= \<const0>\;
  rx_cntvalueout_ext_31(6) <= \<const0>\;
  rx_cntvalueout_ext_31(5) <= \<const0>\;
  rx_cntvalueout_ext_31(4) <= \<const0>\;
  rx_cntvalueout_ext_31(3) <= \<const0>\;
  rx_cntvalueout_ext_31(2) <= \<const0>\;
  rx_cntvalueout_ext_31(1) <= \<const0>\;
  rx_cntvalueout_ext_31(0) <= \<const0>\;
  rx_cntvalueout_ext_32(8) <= \<const0>\;
  rx_cntvalueout_ext_32(7) <= \<const0>\;
  rx_cntvalueout_ext_32(6) <= \<const0>\;
  rx_cntvalueout_ext_32(5) <= \<const0>\;
  rx_cntvalueout_ext_32(4) <= \<const0>\;
  rx_cntvalueout_ext_32(3) <= \<const0>\;
  rx_cntvalueout_ext_32(2) <= \<const0>\;
  rx_cntvalueout_ext_32(1) <= \<const0>\;
  rx_cntvalueout_ext_32(0) <= \<const0>\;
  rx_cntvalueout_ext_33(8) <= \<const0>\;
  rx_cntvalueout_ext_33(7) <= \<const0>\;
  rx_cntvalueout_ext_33(6) <= \<const0>\;
  rx_cntvalueout_ext_33(5) <= \<const0>\;
  rx_cntvalueout_ext_33(4) <= \<const0>\;
  rx_cntvalueout_ext_33(3) <= \<const0>\;
  rx_cntvalueout_ext_33(2) <= \<const0>\;
  rx_cntvalueout_ext_33(1) <= \<const0>\;
  rx_cntvalueout_ext_33(0) <= \<const0>\;
  rx_cntvalueout_ext_34(8) <= \<const0>\;
  rx_cntvalueout_ext_34(7) <= \<const0>\;
  rx_cntvalueout_ext_34(6) <= \<const0>\;
  rx_cntvalueout_ext_34(5) <= \<const0>\;
  rx_cntvalueout_ext_34(4) <= \<const0>\;
  rx_cntvalueout_ext_34(3) <= \<const0>\;
  rx_cntvalueout_ext_34(2) <= \<const0>\;
  rx_cntvalueout_ext_34(1) <= \<const0>\;
  rx_cntvalueout_ext_34(0) <= \<const0>\;
  rx_cntvalueout_ext_35(8) <= \<const0>\;
  rx_cntvalueout_ext_35(7) <= \<const0>\;
  rx_cntvalueout_ext_35(6) <= \<const0>\;
  rx_cntvalueout_ext_35(5) <= \<const0>\;
  rx_cntvalueout_ext_35(4) <= \<const0>\;
  rx_cntvalueout_ext_35(3) <= \<const0>\;
  rx_cntvalueout_ext_35(2) <= \<const0>\;
  rx_cntvalueout_ext_35(1) <= \<const0>\;
  rx_cntvalueout_ext_35(0) <= \<const0>\;
  rx_cntvalueout_ext_36(8) <= \<const0>\;
  rx_cntvalueout_ext_36(7) <= \<const0>\;
  rx_cntvalueout_ext_36(6) <= \<const0>\;
  rx_cntvalueout_ext_36(5) <= \<const0>\;
  rx_cntvalueout_ext_36(4) <= \<const0>\;
  rx_cntvalueout_ext_36(3) <= \<const0>\;
  rx_cntvalueout_ext_36(2) <= \<const0>\;
  rx_cntvalueout_ext_36(1) <= \<const0>\;
  rx_cntvalueout_ext_36(0) <= \<const0>\;
  rx_cntvalueout_ext_37(8) <= \<const0>\;
  rx_cntvalueout_ext_37(7) <= \<const0>\;
  rx_cntvalueout_ext_37(6) <= \<const0>\;
  rx_cntvalueout_ext_37(5) <= \<const0>\;
  rx_cntvalueout_ext_37(4) <= \<const0>\;
  rx_cntvalueout_ext_37(3) <= \<const0>\;
  rx_cntvalueout_ext_37(2) <= \<const0>\;
  rx_cntvalueout_ext_37(1) <= \<const0>\;
  rx_cntvalueout_ext_37(0) <= \<const0>\;
  rx_cntvalueout_ext_38(8) <= \<const0>\;
  rx_cntvalueout_ext_38(7) <= \<const0>\;
  rx_cntvalueout_ext_38(6) <= \<const0>\;
  rx_cntvalueout_ext_38(5) <= \<const0>\;
  rx_cntvalueout_ext_38(4) <= \<const0>\;
  rx_cntvalueout_ext_38(3) <= \<const0>\;
  rx_cntvalueout_ext_38(2) <= \<const0>\;
  rx_cntvalueout_ext_38(1) <= \<const0>\;
  rx_cntvalueout_ext_38(0) <= \<const0>\;
  rx_cntvalueout_ext_39(8) <= \<const0>\;
  rx_cntvalueout_ext_39(7) <= \<const0>\;
  rx_cntvalueout_ext_39(6) <= \<const0>\;
  rx_cntvalueout_ext_39(5) <= \<const0>\;
  rx_cntvalueout_ext_39(4) <= \<const0>\;
  rx_cntvalueout_ext_39(3) <= \<const0>\;
  rx_cntvalueout_ext_39(2) <= \<const0>\;
  rx_cntvalueout_ext_39(1) <= \<const0>\;
  rx_cntvalueout_ext_39(0) <= \<const0>\;
  rx_cntvalueout_ext_4(8) <= \<const0>\;
  rx_cntvalueout_ext_4(7) <= \<const0>\;
  rx_cntvalueout_ext_4(6) <= \<const0>\;
  rx_cntvalueout_ext_4(5) <= \<const0>\;
  rx_cntvalueout_ext_4(4) <= \<const0>\;
  rx_cntvalueout_ext_4(3) <= \<const0>\;
  rx_cntvalueout_ext_4(2) <= \<const0>\;
  rx_cntvalueout_ext_4(1) <= \<const0>\;
  rx_cntvalueout_ext_4(0) <= \<const0>\;
  rx_cntvalueout_ext_40(8) <= \<const0>\;
  rx_cntvalueout_ext_40(7) <= \<const0>\;
  rx_cntvalueout_ext_40(6) <= \<const0>\;
  rx_cntvalueout_ext_40(5) <= \<const0>\;
  rx_cntvalueout_ext_40(4) <= \<const0>\;
  rx_cntvalueout_ext_40(3) <= \<const0>\;
  rx_cntvalueout_ext_40(2) <= \<const0>\;
  rx_cntvalueout_ext_40(1) <= \<const0>\;
  rx_cntvalueout_ext_40(0) <= \<const0>\;
  rx_cntvalueout_ext_41(8) <= \<const0>\;
  rx_cntvalueout_ext_41(7) <= \<const0>\;
  rx_cntvalueout_ext_41(6) <= \<const0>\;
  rx_cntvalueout_ext_41(5) <= \<const0>\;
  rx_cntvalueout_ext_41(4) <= \<const0>\;
  rx_cntvalueout_ext_41(3) <= \<const0>\;
  rx_cntvalueout_ext_41(2) <= \<const0>\;
  rx_cntvalueout_ext_41(1) <= \<const0>\;
  rx_cntvalueout_ext_41(0) <= \<const0>\;
  rx_cntvalueout_ext_42(8) <= \<const0>\;
  rx_cntvalueout_ext_42(7) <= \<const0>\;
  rx_cntvalueout_ext_42(6) <= \<const0>\;
  rx_cntvalueout_ext_42(5) <= \<const0>\;
  rx_cntvalueout_ext_42(4) <= \<const0>\;
  rx_cntvalueout_ext_42(3) <= \<const0>\;
  rx_cntvalueout_ext_42(2) <= \<const0>\;
  rx_cntvalueout_ext_42(1) <= \<const0>\;
  rx_cntvalueout_ext_42(0) <= \<const0>\;
  rx_cntvalueout_ext_43(8) <= \<const0>\;
  rx_cntvalueout_ext_43(7) <= \<const0>\;
  rx_cntvalueout_ext_43(6) <= \<const0>\;
  rx_cntvalueout_ext_43(5) <= \<const0>\;
  rx_cntvalueout_ext_43(4) <= \<const0>\;
  rx_cntvalueout_ext_43(3) <= \<const0>\;
  rx_cntvalueout_ext_43(2) <= \<const0>\;
  rx_cntvalueout_ext_43(1) <= \<const0>\;
  rx_cntvalueout_ext_43(0) <= \<const0>\;
  rx_cntvalueout_ext_44(8) <= \<const0>\;
  rx_cntvalueout_ext_44(7) <= \<const0>\;
  rx_cntvalueout_ext_44(6) <= \<const0>\;
  rx_cntvalueout_ext_44(5) <= \<const0>\;
  rx_cntvalueout_ext_44(4) <= \<const0>\;
  rx_cntvalueout_ext_44(3) <= \<const0>\;
  rx_cntvalueout_ext_44(2) <= \<const0>\;
  rx_cntvalueout_ext_44(1) <= \<const0>\;
  rx_cntvalueout_ext_44(0) <= \<const0>\;
  rx_cntvalueout_ext_45(8) <= \<const0>\;
  rx_cntvalueout_ext_45(7) <= \<const0>\;
  rx_cntvalueout_ext_45(6) <= \<const0>\;
  rx_cntvalueout_ext_45(5) <= \<const0>\;
  rx_cntvalueout_ext_45(4) <= \<const0>\;
  rx_cntvalueout_ext_45(3) <= \<const0>\;
  rx_cntvalueout_ext_45(2) <= \<const0>\;
  rx_cntvalueout_ext_45(1) <= \<const0>\;
  rx_cntvalueout_ext_45(0) <= \<const0>\;
  rx_cntvalueout_ext_46(8) <= \<const0>\;
  rx_cntvalueout_ext_46(7) <= \<const0>\;
  rx_cntvalueout_ext_46(6) <= \<const0>\;
  rx_cntvalueout_ext_46(5) <= \<const0>\;
  rx_cntvalueout_ext_46(4) <= \<const0>\;
  rx_cntvalueout_ext_46(3) <= \<const0>\;
  rx_cntvalueout_ext_46(2) <= \<const0>\;
  rx_cntvalueout_ext_46(1) <= \<const0>\;
  rx_cntvalueout_ext_46(0) <= \<const0>\;
  rx_cntvalueout_ext_47(8) <= \<const0>\;
  rx_cntvalueout_ext_47(7) <= \<const0>\;
  rx_cntvalueout_ext_47(6) <= \<const0>\;
  rx_cntvalueout_ext_47(5) <= \<const0>\;
  rx_cntvalueout_ext_47(4) <= \<const0>\;
  rx_cntvalueout_ext_47(3) <= \<const0>\;
  rx_cntvalueout_ext_47(2) <= \<const0>\;
  rx_cntvalueout_ext_47(1) <= \<const0>\;
  rx_cntvalueout_ext_47(0) <= \<const0>\;
  rx_cntvalueout_ext_48(8) <= \<const0>\;
  rx_cntvalueout_ext_48(7) <= \<const0>\;
  rx_cntvalueout_ext_48(6) <= \<const0>\;
  rx_cntvalueout_ext_48(5) <= \<const0>\;
  rx_cntvalueout_ext_48(4) <= \<const0>\;
  rx_cntvalueout_ext_48(3) <= \<const0>\;
  rx_cntvalueout_ext_48(2) <= \<const0>\;
  rx_cntvalueout_ext_48(1) <= \<const0>\;
  rx_cntvalueout_ext_48(0) <= \<const0>\;
  rx_cntvalueout_ext_49(8) <= \<const0>\;
  rx_cntvalueout_ext_49(7) <= \<const0>\;
  rx_cntvalueout_ext_49(6) <= \<const0>\;
  rx_cntvalueout_ext_49(5) <= \<const0>\;
  rx_cntvalueout_ext_49(4) <= \<const0>\;
  rx_cntvalueout_ext_49(3) <= \<const0>\;
  rx_cntvalueout_ext_49(2) <= \<const0>\;
  rx_cntvalueout_ext_49(1) <= \<const0>\;
  rx_cntvalueout_ext_49(0) <= \<const0>\;
  rx_cntvalueout_ext_5(8) <= \<const0>\;
  rx_cntvalueout_ext_5(7) <= \<const0>\;
  rx_cntvalueout_ext_5(6) <= \<const0>\;
  rx_cntvalueout_ext_5(5) <= \<const0>\;
  rx_cntvalueout_ext_5(4) <= \<const0>\;
  rx_cntvalueout_ext_5(3) <= \<const0>\;
  rx_cntvalueout_ext_5(2) <= \<const0>\;
  rx_cntvalueout_ext_5(1) <= \<const0>\;
  rx_cntvalueout_ext_5(0) <= \<const0>\;
  rx_cntvalueout_ext_50(8) <= \<const0>\;
  rx_cntvalueout_ext_50(7) <= \<const0>\;
  rx_cntvalueout_ext_50(6) <= \<const0>\;
  rx_cntvalueout_ext_50(5) <= \<const0>\;
  rx_cntvalueout_ext_50(4) <= \<const0>\;
  rx_cntvalueout_ext_50(3) <= \<const0>\;
  rx_cntvalueout_ext_50(2) <= \<const0>\;
  rx_cntvalueout_ext_50(1) <= \<const0>\;
  rx_cntvalueout_ext_50(0) <= \<const0>\;
  rx_cntvalueout_ext_51(8) <= \<const0>\;
  rx_cntvalueout_ext_51(7) <= \<const0>\;
  rx_cntvalueout_ext_51(6) <= \<const0>\;
  rx_cntvalueout_ext_51(5) <= \<const0>\;
  rx_cntvalueout_ext_51(4) <= \<const0>\;
  rx_cntvalueout_ext_51(3) <= \<const0>\;
  rx_cntvalueout_ext_51(2) <= \<const0>\;
  rx_cntvalueout_ext_51(1) <= \<const0>\;
  rx_cntvalueout_ext_51(0) <= \<const0>\;
  rx_cntvalueout_ext_6(8) <= \<const0>\;
  rx_cntvalueout_ext_6(7) <= \<const0>\;
  rx_cntvalueout_ext_6(6) <= \<const0>\;
  rx_cntvalueout_ext_6(5) <= \<const0>\;
  rx_cntvalueout_ext_6(4) <= \<const0>\;
  rx_cntvalueout_ext_6(3) <= \<const0>\;
  rx_cntvalueout_ext_6(2) <= \<const0>\;
  rx_cntvalueout_ext_6(1) <= \<const0>\;
  rx_cntvalueout_ext_6(0) <= \<const0>\;
  rx_cntvalueout_ext_7(8) <= \<const0>\;
  rx_cntvalueout_ext_7(7) <= \<const0>\;
  rx_cntvalueout_ext_7(6) <= \<const0>\;
  rx_cntvalueout_ext_7(5) <= \<const0>\;
  rx_cntvalueout_ext_7(4) <= \<const0>\;
  rx_cntvalueout_ext_7(3) <= \<const0>\;
  rx_cntvalueout_ext_7(2) <= \<const0>\;
  rx_cntvalueout_ext_7(1) <= \<const0>\;
  rx_cntvalueout_ext_7(0) <= \<const0>\;
  rx_cntvalueout_ext_8(8) <= \<const0>\;
  rx_cntvalueout_ext_8(7) <= \<const0>\;
  rx_cntvalueout_ext_8(6) <= \<const0>\;
  rx_cntvalueout_ext_8(5) <= \<const0>\;
  rx_cntvalueout_ext_8(4) <= \<const0>\;
  rx_cntvalueout_ext_8(3) <= \<const0>\;
  rx_cntvalueout_ext_8(2) <= \<const0>\;
  rx_cntvalueout_ext_8(1) <= \<const0>\;
  rx_cntvalueout_ext_8(0) <= \<const0>\;
  rx_cntvalueout_ext_9(8) <= \<const0>\;
  rx_cntvalueout_ext_9(7) <= \<const0>\;
  rx_cntvalueout_ext_9(6) <= \<const0>\;
  rx_cntvalueout_ext_9(5) <= \<const0>\;
  rx_cntvalueout_ext_9(4) <= \<const0>\;
  rx_cntvalueout_ext_9(3) <= \<const0>\;
  rx_cntvalueout_ext_9(2) <= \<const0>\;
  rx_cntvalueout_ext_9(1) <= \<const0>\;
  rx_cntvalueout_ext_9(0) <= \<const0>\;
  rxtx_bitslip_sync_done <= \<const1>\;
  shared_pll0_clkoutphy_out <= \<const0>\;
  shared_pll1_clkoutphy_out <= \<const0>\;
  tx_cntvalueout_0(8) <= \<const0>\;
  tx_cntvalueout_0(7) <= \<const0>\;
  tx_cntvalueout_0(6) <= \<const0>\;
  tx_cntvalueout_0(5) <= \<const0>\;
  tx_cntvalueout_0(4) <= \<const0>\;
  tx_cntvalueout_0(3) <= \<const0>\;
  tx_cntvalueout_0(2) <= \<const0>\;
  tx_cntvalueout_0(1) <= \<const0>\;
  tx_cntvalueout_0(0) <= \<const0>\;
  tx_cntvalueout_1(8) <= \<const0>\;
  tx_cntvalueout_1(7) <= \<const0>\;
  tx_cntvalueout_1(6) <= \<const0>\;
  tx_cntvalueout_1(5) <= \<const0>\;
  tx_cntvalueout_1(4) <= \<const0>\;
  tx_cntvalueout_1(3) <= \<const0>\;
  tx_cntvalueout_1(2) <= \<const0>\;
  tx_cntvalueout_1(1) <= \<const0>\;
  tx_cntvalueout_1(0) <= \<const0>\;
  tx_cntvalueout_10(8) <= \<const0>\;
  tx_cntvalueout_10(7) <= \<const0>\;
  tx_cntvalueout_10(6) <= \<const0>\;
  tx_cntvalueout_10(5) <= \<const0>\;
  tx_cntvalueout_10(4) <= \<const0>\;
  tx_cntvalueout_10(3) <= \<const0>\;
  tx_cntvalueout_10(2) <= \<const0>\;
  tx_cntvalueout_10(1) <= \<const0>\;
  tx_cntvalueout_10(0) <= \<const0>\;
  tx_cntvalueout_11(8) <= \<const0>\;
  tx_cntvalueout_11(7) <= \<const0>\;
  tx_cntvalueout_11(6) <= \<const0>\;
  tx_cntvalueout_11(5) <= \<const0>\;
  tx_cntvalueout_11(4) <= \<const0>\;
  tx_cntvalueout_11(3) <= \<const0>\;
  tx_cntvalueout_11(2) <= \<const0>\;
  tx_cntvalueout_11(1) <= \<const0>\;
  tx_cntvalueout_11(0) <= \<const0>\;
  tx_cntvalueout_12(8) <= \<const0>\;
  tx_cntvalueout_12(7) <= \<const0>\;
  tx_cntvalueout_12(6) <= \<const0>\;
  tx_cntvalueout_12(5) <= \<const0>\;
  tx_cntvalueout_12(4) <= \<const0>\;
  tx_cntvalueout_12(3) <= \<const0>\;
  tx_cntvalueout_12(2) <= \<const0>\;
  tx_cntvalueout_12(1) <= \<const0>\;
  tx_cntvalueout_12(0) <= \<const0>\;
  tx_cntvalueout_13(8) <= \<const0>\;
  tx_cntvalueout_13(7) <= \<const0>\;
  tx_cntvalueout_13(6) <= \<const0>\;
  tx_cntvalueout_13(5) <= \<const0>\;
  tx_cntvalueout_13(4) <= \<const0>\;
  tx_cntvalueout_13(3) <= \<const0>\;
  tx_cntvalueout_13(2) <= \<const0>\;
  tx_cntvalueout_13(1) <= \<const0>\;
  tx_cntvalueout_13(0) <= \<const0>\;
  tx_cntvalueout_14(8) <= \<const0>\;
  tx_cntvalueout_14(7) <= \<const0>\;
  tx_cntvalueout_14(6) <= \<const0>\;
  tx_cntvalueout_14(5) <= \<const0>\;
  tx_cntvalueout_14(4) <= \<const0>\;
  tx_cntvalueout_14(3) <= \<const0>\;
  tx_cntvalueout_14(2) <= \<const0>\;
  tx_cntvalueout_14(1) <= \<const0>\;
  tx_cntvalueout_14(0) <= \<const0>\;
  tx_cntvalueout_15(8) <= \<const0>\;
  tx_cntvalueout_15(7) <= \<const0>\;
  tx_cntvalueout_15(6) <= \<const0>\;
  tx_cntvalueout_15(5) <= \<const0>\;
  tx_cntvalueout_15(4) <= \<const0>\;
  tx_cntvalueout_15(3) <= \<const0>\;
  tx_cntvalueout_15(2) <= \<const0>\;
  tx_cntvalueout_15(1) <= \<const0>\;
  tx_cntvalueout_15(0) <= \<const0>\;
  tx_cntvalueout_16(8) <= \<const0>\;
  tx_cntvalueout_16(7) <= \<const0>\;
  tx_cntvalueout_16(6) <= \<const0>\;
  tx_cntvalueout_16(5) <= \<const0>\;
  tx_cntvalueout_16(4) <= \<const0>\;
  tx_cntvalueout_16(3) <= \<const0>\;
  tx_cntvalueout_16(2) <= \<const0>\;
  tx_cntvalueout_16(1) <= \<const0>\;
  tx_cntvalueout_16(0) <= \<const0>\;
  tx_cntvalueout_17(8) <= \<const0>\;
  tx_cntvalueout_17(7) <= \<const0>\;
  tx_cntvalueout_17(6) <= \<const0>\;
  tx_cntvalueout_17(5) <= \<const0>\;
  tx_cntvalueout_17(4) <= \<const0>\;
  tx_cntvalueout_17(3) <= \<const0>\;
  tx_cntvalueout_17(2) <= \<const0>\;
  tx_cntvalueout_17(1) <= \<const0>\;
  tx_cntvalueout_17(0) <= \<const0>\;
  tx_cntvalueout_18(8) <= \<const0>\;
  tx_cntvalueout_18(7) <= \<const0>\;
  tx_cntvalueout_18(6) <= \<const0>\;
  tx_cntvalueout_18(5) <= \<const0>\;
  tx_cntvalueout_18(4) <= \<const0>\;
  tx_cntvalueout_18(3) <= \<const0>\;
  tx_cntvalueout_18(2) <= \<const0>\;
  tx_cntvalueout_18(1) <= \<const0>\;
  tx_cntvalueout_18(0) <= \<const0>\;
  tx_cntvalueout_19(8) <= \<const0>\;
  tx_cntvalueout_19(7) <= \<const0>\;
  tx_cntvalueout_19(6) <= \<const0>\;
  tx_cntvalueout_19(5) <= \<const0>\;
  tx_cntvalueout_19(4) <= \<const0>\;
  tx_cntvalueout_19(3) <= \<const0>\;
  tx_cntvalueout_19(2) <= \<const0>\;
  tx_cntvalueout_19(1) <= \<const0>\;
  tx_cntvalueout_19(0) <= \<const0>\;
  tx_cntvalueout_2(8) <= \<const0>\;
  tx_cntvalueout_2(7) <= \<const0>\;
  tx_cntvalueout_2(6) <= \<const0>\;
  tx_cntvalueout_2(5) <= \<const0>\;
  tx_cntvalueout_2(4) <= \<const0>\;
  tx_cntvalueout_2(3) <= \<const0>\;
  tx_cntvalueout_2(2) <= \<const0>\;
  tx_cntvalueout_2(1) <= \<const0>\;
  tx_cntvalueout_2(0) <= \<const0>\;
  tx_cntvalueout_20(8) <= \<const0>\;
  tx_cntvalueout_20(7) <= \<const0>\;
  tx_cntvalueout_20(6) <= \<const0>\;
  tx_cntvalueout_20(5) <= \<const0>\;
  tx_cntvalueout_20(4) <= \<const0>\;
  tx_cntvalueout_20(3) <= \<const0>\;
  tx_cntvalueout_20(2) <= \<const0>\;
  tx_cntvalueout_20(1) <= \<const0>\;
  tx_cntvalueout_20(0) <= \<const0>\;
  tx_cntvalueout_21(8) <= \<const0>\;
  tx_cntvalueout_21(7) <= \<const0>\;
  tx_cntvalueout_21(6) <= \<const0>\;
  tx_cntvalueout_21(5) <= \<const0>\;
  tx_cntvalueout_21(4) <= \<const0>\;
  tx_cntvalueout_21(3) <= \<const0>\;
  tx_cntvalueout_21(2) <= \<const0>\;
  tx_cntvalueout_21(1) <= \<const0>\;
  tx_cntvalueout_21(0) <= \<const0>\;
  tx_cntvalueout_22(8) <= \<const0>\;
  tx_cntvalueout_22(7) <= \<const0>\;
  tx_cntvalueout_22(6) <= \<const0>\;
  tx_cntvalueout_22(5) <= \<const0>\;
  tx_cntvalueout_22(4) <= \<const0>\;
  tx_cntvalueout_22(3) <= \<const0>\;
  tx_cntvalueout_22(2) <= \<const0>\;
  tx_cntvalueout_22(1) <= \<const0>\;
  tx_cntvalueout_22(0) <= \<const0>\;
  tx_cntvalueout_23(8) <= \<const0>\;
  tx_cntvalueout_23(7) <= \<const0>\;
  tx_cntvalueout_23(6) <= \<const0>\;
  tx_cntvalueout_23(5) <= \<const0>\;
  tx_cntvalueout_23(4) <= \<const0>\;
  tx_cntvalueout_23(3) <= \<const0>\;
  tx_cntvalueout_23(2) <= \<const0>\;
  tx_cntvalueout_23(1) <= \<const0>\;
  tx_cntvalueout_23(0) <= \<const0>\;
  tx_cntvalueout_24(8) <= \<const0>\;
  tx_cntvalueout_24(7) <= \<const0>\;
  tx_cntvalueout_24(6) <= \<const0>\;
  tx_cntvalueout_24(5) <= \<const0>\;
  tx_cntvalueout_24(4) <= \<const0>\;
  tx_cntvalueout_24(3) <= \<const0>\;
  tx_cntvalueout_24(2) <= \<const0>\;
  tx_cntvalueout_24(1) <= \<const0>\;
  tx_cntvalueout_24(0) <= \<const0>\;
  tx_cntvalueout_25(8) <= \<const0>\;
  tx_cntvalueout_25(7) <= \<const0>\;
  tx_cntvalueout_25(6) <= \<const0>\;
  tx_cntvalueout_25(5) <= \<const0>\;
  tx_cntvalueout_25(4) <= \<const0>\;
  tx_cntvalueout_25(3) <= \<const0>\;
  tx_cntvalueout_25(2) <= \<const0>\;
  tx_cntvalueout_25(1) <= \<const0>\;
  tx_cntvalueout_25(0) <= \<const0>\;
  tx_cntvalueout_26(8) <= \<const0>\;
  tx_cntvalueout_26(7) <= \<const0>\;
  tx_cntvalueout_26(6) <= \<const0>\;
  tx_cntvalueout_26(5) <= \<const0>\;
  tx_cntvalueout_26(4) <= \<const0>\;
  tx_cntvalueout_26(3) <= \<const0>\;
  tx_cntvalueout_26(2) <= \<const0>\;
  tx_cntvalueout_26(1) <= \<const0>\;
  tx_cntvalueout_26(0) <= \<const0>\;
  tx_cntvalueout_27(8) <= \<const0>\;
  tx_cntvalueout_27(7) <= \<const0>\;
  tx_cntvalueout_27(6) <= \<const0>\;
  tx_cntvalueout_27(5) <= \<const0>\;
  tx_cntvalueout_27(4) <= \<const0>\;
  tx_cntvalueout_27(3) <= \<const0>\;
  tx_cntvalueout_27(2) <= \<const0>\;
  tx_cntvalueout_27(1) <= \<const0>\;
  tx_cntvalueout_27(0) <= \<const0>\;
  tx_cntvalueout_28(8) <= \<const0>\;
  tx_cntvalueout_28(7) <= \<const0>\;
  tx_cntvalueout_28(6) <= \<const0>\;
  tx_cntvalueout_28(5) <= \<const0>\;
  tx_cntvalueout_28(4) <= \<const0>\;
  tx_cntvalueout_28(3) <= \<const0>\;
  tx_cntvalueout_28(2) <= \<const0>\;
  tx_cntvalueout_28(1) <= \<const0>\;
  tx_cntvalueout_28(0) <= \<const0>\;
  tx_cntvalueout_29(8) <= \<const0>\;
  tx_cntvalueout_29(7) <= \<const0>\;
  tx_cntvalueout_29(6) <= \<const0>\;
  tx_cntvalueout_29(5) <= \<const0>\;
  tx_cntvalueout_29(4) <= \<const0>\;
  tx_cntvalueout_29(3) <= \<const0>\;
  tx_cntvalueout_29(2) <= \<const0>\;
  tx_cntvalueout_29(1) <= \<const0>\;
  tx_cntvalueout_29(0) <= \<const0>\;
  tx_cntvalueout_3(8) <= \<const0>\;
  tx_cntvalueout_3(7) <= \<const0>\;
  tx_cntvalueout_3(6) <= \<const0>\;
  tx_cntvalueout_3(5) <= \<const0>\;
  tx_cntvalueout_3(4) <= \<const0>\;
  tx_cntvalueout_3(3) <= \<const0>\;
  tx_cntvalueout_3(2) <= \<const0>\;
  tx_cntvalueout_3(1) <= \<const0>\;
  tx_cntvalueout_3(0) <= \<const0>\;
  tx_cntvalueout_30(8) <= \<const0>\;
  tx_cntvalueout_30(7) <= \<const0>\;
  tx_cntvalueout_30(6) <= \<const0>\;
  tx_cntvalueout_30(5) <= \<const0>\;
  tx_cntvalueout_30(4) <= \<const0>\;
  tx_cntvalueout_30(3) <= \<const0>\;
  tx_cntvalueout_30(2) <= \<const0>\;
  tx_cntvalueout_30(1) <= \<const0>\;
  tx_cntvalueout_30(0) <= \<const0>\;
  tx_cntvalueout_31(8) <= \<const0>\;
  tx_cntvalueout_31(7) <= \<const0>\;
  tx_cntvalueout_31(6) <= \<const0>\;
  tx_cntvalueout_31(5) <= \<const0>\;
  tx_cntvalueout_31(4) <= \<const0>\;
  tx_cntvalueout_31(3) <= \<const0>\;
  tx_cntvalueout_31(2) <= \<const0>\;
  tx_cntvalueout_31(1) <= \<const0>\;
  tx_cntvalueout_31(0) <= \<const0>\;
  tx_cntvalueout_32(8) <= \<const0>\;
  tx_cntvalueout_32(7) <= \<const0>\;
  tx_cntvalueout_32(6) <= \<const0>\;
  tx_cntvalueout_32(5) <= \<const0>\;
  tx_cntvalueout_32(4) <= \<const0>\;
  tx_cntvalueout_32(3) <= \<const0>\;
  tx_cntvalueout_32(2) <= \<const0>\;
  tx_cntvalueout_32(1) <= \<const0>\;
  tx_cntvalueout_32(0) <= \<const0>\;
  tx_cntvalueout_33(8) <= \<const0>\;
  tx_cntvalueout_33(7) <= \<const0>\;
  tx_cntvalueout_33(6) <= \<const0>\;
  tx_cntvalueout_33(5) <= \<const0>\;
  tx_cntvalueout_33(4) <= \<const0>\;
  tx_cntvalueout_33(3) <= \<const0>\;
  tx_cntvalueout_33(2) <= \<const0>\;
  tx_cntvalueout_33(1) <= \<const0>\;
  tx_cntvalueout_33(0) <= \<const0>\;
  tx_cntvalueout_34(8) <= \<const0>\;
  tx_cntvalueout_34(7) <= \<const0>\;
  tx_cntvalueout_34(6) <= \<const0>\;
  tx_cntvalueout_34(5) <= \<const0>\;
  tx_cntvalueout_34(4) <= \<const0>\;
  tx_cntvalueout_34(3) <= \<const0>\;
  tx_cntvalueout_34(2) <= \<const0>\;
  tx_cntvalueout_34(1) <= \<const0>\;
  tx_cntvalueout_34(0) <= \<const0>\;
  tx_cntvalueout_35(8) <= \<const0>\;
  tx_cntvalueout_35(7) <= \<const0>\;
  tx_cntvalueout_35(6) <= \<const0>\;
  tx_cntvalueout_35(5) <= \<const0>\;
  tx_cntvalueout_35(4) <= \<const0>\;
  tx_cntvalueout_35(3) <= \<const0>\;
  tx_cntvalueout_35(2) <= \<const0>\;
  tx_cntvalueout_35(1) <= \<const0>\;
  tx_cntvalueout_35(0) <= \<const0>\;
  tx_cntvalueout_36(8) <= \<const0>\;
  tx_cntvalueout_36(7) <= \<const0>\;
  tx_cntvalueout_36(6) <= \<const0>\;
  tx_cntvalueout_36(5) <= \<const0>\;
  tx_cntvalueout_36(4) <= \<const0>\;
  tx_cntvalueout_36(3) <= \<const0>\;
  tx_cntvalueout_36(2) <= \<const0>\;
  tx_cntvalueout_36(1) <= \<const0>\;
  tx_cntvalueout_36(0) <= \<const0>\;
  tx_cntvalueout_37(8) <= \<const0>\;
  tx_cntvalueout_37(7) <= \<const0>\;
  tx_cntvalueout_37(6) <= \<const0>\;
  tx_cntvalueout_37(5) <= \<const0>\;
  tx_cntvalueout_37(4) <= \<const0>\;
  tx_cntvalueout_37(3) <= \<const0>\;
  tx_cntvalueout_37(2) <= \<const0>\;
  tx_cntvalueout_37(1) <= \<const0>\;
  tx_cntvalueout_37(0) <= \<const0>\;
  tx_cntvalueout_38(8) <= \<const0>\;
  tx_cntvalueout_38(7) <= \<const0>\;
  tx_cntvalueout_38(6) <= \<const0>\;
  tx_cntvalueout_38(5) <= \<const0>\;
  tx_cntvalueout_38(4) <= \<const0>\;
  tx_cntvalueout_38(3) <= \<const0>\;
  tx_cntvalueout_38(2) <= \<const0>\;
  tx_cntvalueout_38(1) <= \<const0>\;
  tx_cntvalueout_38(0) <= \<const0>\;
  tx_cntvalueout_39(8) <= \<const0>\;
  tx_cntvalueout_39(7) <= \<const0>\;
  tx_cntvalueout_39(6) <= \<const0>\;
  tx_cntvalueout_39(5) <= \<const0>\;
  tx_cntvalueout_39(4) <= \<const0>\;
  tx_cntvalueout_39(3) <= \<const0>\;
  tx_cntvalueout_39(2) <= \<const0>\;
  tx_cntvalueout_39(1) <= \<const0>\;
  tx_cntvalueout_39(0) <= \<const0>\;
  tx_cntvalueout_4(8) <= \<const0>\;
  tx_cntvalueout_4(7) <= \<const0>\;
  tx_cntvalueout_4(6) <= \<const0>\;
  tx_cntvalueout_4(5) <= \<const0>\;
  tx_cntvalueout_4(4) <= \<const0>\;
  tx_cntvalueout_4(3) <= \<const0>\;
  tx_cntvalueout_4(2) <= \<const0>\;
  tx_cntvalueout_4(1) <= \<const0>\;
  tx_cntvalueout_4(0) <= \<const0>\;
  tx_cntvalueout_40(8) <= \<const0>\;
  tx_cntvalueout_40(7) <= \<const0>\;
  tx_cntvalueout_40(6) <= \<const0>\;
  tx_cntvalueout_40(5) <= \<const0>\;
  tx_cntvalueout_40(4) <= \<const0>\;
  tx_cntvalueout_40(3) <= \<const0>\;
  tx_cntvalueout_40(2) <= \<const0>\;
  tx_cntvalueout_40(1) <= \<const0>\;
  tx_cntvalueout_40(0) <= \<const0>\;
  tx_cntvalueout_41(8) <= \<const0>\;
  tx_cntvalueout_41(7) <= \<const0>\;
  tx_cntvalueout_41(6) <= \<const0>\;
  tx_cntvalueout_41(5) <= \<const0>\;
  tx_cntvalueout_41(4) <= \<const0>\;
  tx_cntvalueout_41(3) <= \<const0>\;
  tx_cntvalueout_41(2) <= \<const0>\;
  tx_cntvalueout_41(1) <= \<const0>\;
  tx_cntvalueout_41(0) <= \<const0>\;
  tx_cntvalueout_42(8) <= \<const0>\;
  tx_cntvalueout_42(7) <= \<const0>\;
  tx_cntvalueout_42(6) <= \<const0>\;
  tx_cntvalueout_42(5) <= \<const0>\;
  tx_cntvalueout_42(4) <= \<const0>\;
  tx_cntvalueout_42(3) <= \<const0>\;
  tx_cntvalueout_42(2) <= \<const0>\;
  tx_cntvalueout_42(1) <= \<const0>\;
  tx_cntvalueout_42(0) <= \<const0>\;
  tx_cntvalueout_43(8) <= \<const0>\;
  tx_cntvalueout_43(7) <= \<const0>\;
  tx_cntvalueout_43(6) <= \<const0>\;
  tx_cntvalueout_43(5) <= \<const0>\;
  tx_cntvalueout_43(4) <= \<const0>\;
  tx_cntvalueout_43(3) <= \<const0>\;
  tx_cntvalueout_43(2) <= \<const0>\;
  tx_cntvalueout_43(1) <= \<const0>\;
  tx_cntvalueout_43(0) <= \<const0>\;
  tx_cntvalueout_44(8) <= \<const0>\;
  tx_cntvalueout_44(7) <= \<const0>\;
  tx_cntvalueout_44(6) <= \<const0>\;
  tx_cntvalueout_44(5) <= \<const0>\;
  tx_cntvalueout_44(4) <= \<const0>\;
  tx_cntvalueout_44(3) <= \<const0>\;
  tx_cntvalueout_44(2) <= \<const0>\;
  tx_cntvalueout_44(1) <= \<const0>\;
  tx_cntvalueout_44(0) <= \<const0>\;
  tx_cntvalueout_45(8) <= \<const0>\;
  tx_cntvalueout_45(7) <= \<const0>\;
  tx_cntvalueout_45(6) <= \<const0>\;
  tx_cntvalueout_45(5) <= \<const0>\;
  tx_cntvalueout_45(4) <= \<const0>\;
  tx_cntvalueout_45(3) <= \<const0>\;
  tx_cntvalueout_45(2) <= \<const0>\;
  tx_cntvalueout_45(1) <= \<const0>\;
  tx_cntvalueout_45(0) <= \<const0>\;
  tx_cntvalueout_46(8) <= \<const0>\;
  tx_cntvalueout_46(7) <= \<const0>\;
  tx_cntvalueout_46(6) <= \<const0>\;
  tx_cntvalueout_46(5) <= \<const0>\;
  tx_cntvalueout_46(4) <= \<const0>\;
  tx_cntvalueout_46(3) <= \<const0>\;
  tx_cntvalueout_46(2) <= \<const0>\;
  tx_cntvalueout_46(1) <= \<const0>\;
  tx_cntvalueout_46(0) <= \<const0>\;
  tx_cntvalueout_47(8) <= \<const0>\;
  tx_cntvalueout_47(7) <= \<const0>\;
  tx_cntvalueout_47(6) <= \<const0>\;
  tx_cntvalueout_47(5) <= \<const0>\;
  tx_cntvalueout_47(4) <= \<const0>\;
  tx_cntvalueout_47(3) <= \<const0>\;
  tx_cntvalueout_47(2) <= \<const0>\;
  tx_cntvalueout_47(1) <= \<const0>\;
  tx_cntvalueout_47(0) <= \<const0>\;
  tx_cntvalueout_48(8) <= \<const0>\;
  tx_cntvalueout_48(7) <= \<const0>\;
  tx_cntvalueout_48(6) <= \<const0>\;
  tx_cntvalueout_48(5) <= \<const0>\;
  tx_cntvalueout_48(4) <= \<const0>\;
  tx_cntvalueout_48(3) <= \<const0>\;
  tx_cntvalueout_48(2) <= \<const0>\;
  tx_cntvalueout_48(1) <= \<const0>\;
  tx_cntvalueout_48(0) <= \<const0>\;
  tx_cntvalueout_49(8) <= \<const0>\;
  tx_cntvalueout_49(7) <= \<const0>\;
  tx_cntvalueout_49(6) <= \<const0>\;
  tx_cntvalueout_49(5) <= \<const0>\;
  tx_cntvalueout_49(4) <= \<const0>\;
  tx_cntvalueout_49(3) <= \<const0>\;
  tx_cntvalueout_49(2) <= \<const0>\;
  tx_cntvalueout_49(1) <= \<const0>\;
  tx_cntvalueout_49(0) <= \<const0>\;
  tx_cntvalueout_5(8) <= \<const0>\;
  tx_cntvalueout_5(7) <= \<const0>\;
  tx_cntvalueout_5(6) <= \<const0>\;
  tx_cntvalueout_5(5) <= \<const0>\;
  tx_cntvalueout_5(4) <= \<const0>\;
  tx_cntvalueout_5(3) <= \<const0>\;
  tx_cntvalueout_5(2) <= \<const0>\;
  tx_cntvalueout_5(1) <= \<const0>\;
  tx_cntvalueout_5(0) <= \<const0>\;
  tx_cntvalueout_50(8) <= \<const0>\;
  tx_cntvalueout_50(7) <= \<const0>\;
  tx_cntvalueout_50(6) <= \<const0>\;
  tx_cntvalueout_50(5) <= \<const0>\;
  tx_cntvalueout_50(4) <= \<const0>\;
  tx_cntvalueout_50(3) <= \<const0>\;
  tx_cntvalueout_50(2) <= \<const0>\;
  tx_cntvalueout_50(1) <= \<const0>\;
  tx_cntvalueout_50(0) <= \<const0>\;
  tx_cntvalueout_51(8) <= \<const0>\;
  tx_cntvalueout_51(7) <= \<const0>\;
  tx_cntvalueout_51(6) <= \<const0>\;
  tx_cntvalueout_51(5) <= \<const0>\;
  tx_cntvalueout_51(4) <= \<const0>\;
  tx_cntvalueout_51(3) <= \<const0>\;
  tx_cntvalueout_51(2) <= \<const0>\;
  tx_cntvalueout_51(1) <= \<const0>\;
  tx_cntvalueout_51(0) <= \<const0>\;
  tx_cntvalueout_6(8) <= \<const0>\;
  tx_cntvalueout_6(7) <= \<const0>\;
  tx_cntvalueout_6(6) <= \<const0>\;
  tx_cntvalueout_6(5) <= \<const0>\;
  tx_cntvalueout_6(4) <= \<const0>\;
  tx_cntvalueout_6(3) <= \<const0>\;
  tx_cntvalueout_6(2) <= \<const0>\;
  tx_cntvalueout_6(1) <= \<const0>\;
  tx_cntvalueout_6(0) <= \<const0>\;
  tx_cntvalueout_7(8) <= \<const0>\;
  tx_cntvalueout_7(7) <= \<const0>\;
  tx_cntvalueout_7(6) <= \<const0>\;
  tx_cntvalueout_7(5) <= \<const0>\;
  tx_cntvalueout_7(4) <= \<const0>\;
  tx_cntvalueout_7(3) <= \<const0>\;
  tx_cntvalueout_7(2) <= \<const0>\;
  tx_cntvalueout_7(1) <= \<const0>\;
  tx_cntvalueout_7(0) <= \<const0>\;
  tx_cntvalueout_8(8) <= \<const0>\;
  tx_cntvalueout_8(7) <= \<const0>\;
  tx_cntvalueout_8(6) <= \<const0>\;
  tx_cntvalueout_8(5) <= \<const0>\;
  tx_cntvalueout_8(4) <= \<const0>\;
  tx_cntvalueout_8(3) <= \<const0>\;
  tx_cntvalueout_8(2) <= \<const0>\;
  tx_cntvalueout_8(1) <= \<const0>\;
  tx_cntvalueout_8(0) <= \<const0>\;
  tx_cntvalueout_9(8) <= \<const0>\;
  tx_cntvalueout_9(7) <= \<const0>\;
  tx_cntvalueout_9(6) <= \<const0>\;
  tx_cntvalueout_9(5) <= \<const0>\;
  tx_cntvalueout_9(4) <= \<const0>\;
  tx_cntvalueout_9(3) <= \<const0>\;
  tx_cntvalueout_9(2) <= \<const0>\;
  tx_cntvalueout_9(1) <= \<const0>\;
  tx_cntvalueout_9(0) <= \<const0>\;
  vtc_rdy_bsc3 <= \<const0>\;
  vtc_rdy_bsc4 <= \<const0>\;
  vtc_rdy_bsc5 <= \<const0>\;
  vtc_rdy_bsc6 <= \<const0>\;
  vtc_rdy_bsc7 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
top_inst: entity work.mipi_dphy_0_mipi_dphy_0_hssio_tx65_hssio_wiz_top
     port map (
      \GEN_RIU_NOT_FROM_PLL.rst_seq_done_reg\ => rst_seq_done,
      bs_rst_dphy_in => bs_rst_dphy_in,
      clk_txn => clk_txn,
      clk_txp => clk_txp,
      data_from_fabric_clk_txp(7 downto 0) => data_from_fabric_clk_txp(7 downto 0),
      data_from_fabric_data_txp0(7 downto 0) => data_from_fabric_data_txp0(7 downto 0),
      data_from_fabric_data_txp1(7 downto 0) => data_from_fabric_data_txp1(7 downto 0),
      data_from_fabric_data_txp2(7 downto 0) => data_from_fabric_data_txp2(7 downto 0),
      data_from_fabric_data_txp3(7 downto 0) => data_from_fabric_data_txp3(7 downto 0),
      data_txn0 => data_txn0,
      data_txn1 => data_txn1,
      data_txn2 => data_txn2,
      data_txn3 => data_txn3,
      data_txp0 => data_txp0,
      data_txp1 => data_txp1,
      data_txp2 => data_txp2,
      data_txp3 => data_txp3,
      dly_rdy_bsc0 => dly_rdy_bsc0,
      dly_rdy_bsc1 => dly_rdy_bsc1,
      dly_rdy_bsc2 => dly_rdy_bsc2,
      en_vtc_bsc0 => en_vtc_bsc0,
      en_vtc_bsc1 => en_vtc_bsc1,
      en_vtc_bsc2 => en_vtc_bsc2,
      lptx_i_n(4 downto 0) => lptx_i_n(4 downto 0),
      lptx_i_p(4 downto 0) => lptx_i_p(4 downto 0),
      lptx_t(4 downto 0) => lptx_t(4 downto 0),
      multi_intf_lock_in => multi_intf_lock_in,
      n0_vtc_rdy_out => vtc_rdy_bsc0,
      n1_vtc_rdy_out => vtc_rdy_bsc1,
      n2_vtc_rdy_out => vtc_rdy_bsc2,
      riu_addr_bg0(5 downto 0) => riu_addr_bg0(5 downto 0),
      riu_addr_bg1(5 downto 0) => riu_addr_bg1(5 downto 0),
      riu_clk => riu_clk,
      riu_nibble_sel_bg0(1 downto 0) => riu_nibble_sel_bg0(1 downto 0),
      riu_nibble_sel_bg1(0) => riu_nibble_sel_bg1(0),
      riu_rd_data_bg0(15 downto 0) => riu_rd_data_bg0(15 downto 0),
      riu_rd_data_bg0_bs0(15 downto 0) => riu_rd_data_bg0_bs0(15 downto 0),
      riu_rd_data_bg0_bs1(15 downto 0) => riu_rd_data_bg0_bs1(15 downto 0),
      riu_rd_data_bg1_bs2(15 downto 0) => \^riu_rd_data_bg1_bs2\(15 downto 0),
      riu_valid_bg0 => riu_valid_bg0,
      riu_valid_bg0_bs0 => riu_valid_bg0_bs0,
      riu_valid_bg0_bs1 => riu_valid_bg0_bs1,
      riu_valid_bg1_bs2 => \^riu_valid_bg1_bs2\,
      riu_wr_data_bg0(15 downto 0) => riu_wr_data_bg0(15 downto 0),
      riu_wr_data_bg1(15 downto 0) => riu_wr_data_bg1(15 downto 0),
      riu_wr_en_bg0 => riu_wr_en_bg0,
      riu_wr_en_bg1 => riu_wr_en_bg1,
      rst => rst,
      shared_pll0_clkout0_in => shared_pll0_clkout0_in,
      shared_pll0_clkoutphy_in => shared_pll0_clkoutphy_in,
      shared_pll0_locked_in => shared_pll0_locked_in,
      tri_t_0 => tri_t_0,
      tri_t_15 => tri_t_15,
      tri_t_2 => tri_t_2,
      tri_t_4 => tri_t_4,
      tri_t_8 => tri_t_8,
      tri_tbyte3(3 downto 0) => tri_tbyte3(3 downto 0),
      tri_tbyte4(3 downto 0) => tri_tbyte4(3 downto 0),
      tri_tbyte5(3 downto 0) => tri_tbyte5(3 downto 0),
      tri_tbyte6(3 downto 0) => tri_tbyte6(3 downto 0),
      tri_tbyte7(3 downto 0) => tri_tbyte7(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_0_hssio_tx65 is
  port (
    lptx_t : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_i_p : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lptx_i_n : in STD_LOGIC_VECTOR ( 4 downto 0 );
    tri_t_0 : in STD_LOGIC;
    tri_t_2 : in STD_LOGIC;
    tri_t_4 : in STD_LOGIC;
    tri_t_8 : in STD_LOGIC;
    tri_t_15 : in STD_LOGIC;
    vtc_rdy_bsc0 : out STD_LOGIC;
    en_vtc_bsc0 : in STD_LOGIC;
    vtc_rdy_bsc1 : out STD_LOGIC;
    en_vtc_bsc1 : in STD_LOGIC;
    vtc_rdy_bsc2 : out STD_LOGIC;
    en_vtc_bsc2 : in STD_LOGIC;
    dly_rdy_bsc0 : out STD_LOGIC;
    dly_rdy_bsc1 : out STD_LOGIC;
    dly_rdy_bsc2 : out STD_LOGIC;
    rst_seq_done : out STD_LOGIC;
    shared_pll0_clkout0_in : in STD_LOGIC;
    shared_pll0_clkoutphy_in : in STD_LOGIC;
    shared_pll0_locked_in : in STD_LOGIC;
    rst : in STD_LOGIC;
    bs_rst_dphy_in : in STD_LOGIC;
    riu_clk : in STD_LOGIC;
    data_txp0 : out STD_LOGIC;
    data_from_fabric_data_txp0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_txn0 : out STD_LOGIC;
    data_txp2 : out STD_LOGIC;
    data_from_fabric_data_txp2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_txn2 : out STD_LOGIC;
    data_txp1 : out STD_LOGIC;
    data_from_fabric_data_txp1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_txn1 : out STD_LOGIC;
    data_txp3 : out STD_LOGIC;
    data_from_fabric_data_txp3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_txn3 : out STD_LOGIC;
    clk_txp : out STD_LOGIC;
    data_from_fabric_clk_txp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clk_txn : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mipi_dphy_0_mipi_dphy_0_hssio_tx65 : entity is "mipi_dphy_0_hssio_tx65,mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mipi_dphy_0_mipi_dphy_0_hssio_tx65 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_0_hssio_tx65 : entity is "mipi_dphy_0_hssio_tx65";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mipi_dphy_0_mipi_dphy_0_hssio_tx65 : entity is "mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1,Vivado 2019.1";
end mipi_dphy_0_mipi_dphy_0_hssio_tx65;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_0_hssio_tx65 is
  signal NLW_inst_bitslip_error_0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_10_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_11_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_12_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_13_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_14_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_15_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_16_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_17_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_18_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_19_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_20_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_21_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_22_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_23_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_24_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_25_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_26_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_27_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_28_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_29_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_30_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_31_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_32_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_33_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_34_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_35_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_36_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_37_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_38_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_39_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_40_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_41_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_42_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_43_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_44_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_45_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_46_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_47_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_48_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_49_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_50_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_51_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_8_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bitslip_error_9_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_clk_from_ibuf_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_dly_rdy_bsc7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_drdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_10_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_11_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_12_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_13_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_14_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_15_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_16_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_17_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_18_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_19_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_20_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_21_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_22_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_23_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_24_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_25_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_26_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_27_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_28_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_29_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_30_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_31_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_32_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_33_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_34_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_35_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_36_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_37_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_38_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_39_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_40_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_41_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_42_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_43_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_44_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_45_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_46_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_47_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_48_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_49_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_50_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_51_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_8_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_empty_9_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_rd_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_13_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_19_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_26_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_32_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_39_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_45_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_wr_clk_6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_intf_rdy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll0_clkout0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll0_clkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll0_locked_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll1_clkout0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_pll1_locked_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg0_bs0_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg0_bs1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg1_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg1_bs2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg1_bs3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg2_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg2_bs4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg2_bs5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg3_bs6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_riu_valid_bg3_bs7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rx_bitslip_sync_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_rxtx_bitslip_sync_done_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_shared_pll0_clkoutphy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_shared_pll1_clkoutphy_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc3_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc4_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc5_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc6_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_vtc_rdy_bsc7_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bidir_tx_bs_tri_cntvalueout7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_do_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_lp_rx_o_n_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_lp_rx_o_p_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_riu_rd_data_bg0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg0_bs0_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg0_bs1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg1_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg1_bs2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg1_bs3_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg2_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg2_bs4_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg2_bs5_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg3_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg3_bs6_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_riu_rd_data_bg3_bs7_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rx_cntvalueout_0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_10_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_11_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_12_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_13_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_14_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_15_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_16_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_17_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_18_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_19_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_20_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_21_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_22_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_23_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_24_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_25_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_26_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_27_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_28_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_29_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_30_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_31_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_32_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_33_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_34_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_35_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_36_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_37_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_38_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_39_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_40_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_41_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_42_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_43_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_44_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_45_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_46_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_47_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_48_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_49_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_50_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_51_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_8_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_9_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_10_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_11_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_12_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_13_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_14_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_15_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_16_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_17_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_18_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_19_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_20_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_21_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_22_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_23_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_24_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_25_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_26_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_27_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_28_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_29_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_30_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_31_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_32_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_33_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_34_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_35_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_36_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_37_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_38_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_39_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_40_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_41_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_42_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_43_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_44_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_45_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_46_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_47_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_48_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_49_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_50_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_51_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_8_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_rx_cntvalueout_ext_9_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_0_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_1_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_10_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_11_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_12_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_13_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_14_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_15_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_16_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_17_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_18_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_19_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_2_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_20_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_21_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_22_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_23_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_24_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_25_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_26_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_27_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_28_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_29_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_3_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_30_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_31_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_32_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_33_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_34_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_35_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_36_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_37_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_38_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_39_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_4_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_40_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_41_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_42_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_43_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_44_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_45_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_46_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_47_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_48_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_49_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_5_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_50_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_51_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_6_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_7_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_8_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_tx_cntvalueout_9_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ALL_EN_PIN_INFO : string;
  attribute C_ALL_EN_PIN_INFO of inst : label is "0 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp0 loc W8} 1 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn0 loc Y8} 2 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp2 loc U9} 3 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn2 loc V9} 4 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp1 loc U8} 5 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn1 loc V8} 8 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp3 loc R7} 9 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn3 loc T7} 15 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txp loc J1} 16 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txn loc H1}";
  attribute C_ALL_RX_EN : string;
  attribute C_ALL_RX_EN of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_BANK : integer;
  attribute C_BANK of inst : label is 65;
  attribute C_BIDIR_BITSLICE_EN : string;
  attribute C_BIDIR_BITSLICE_EN of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_BIDIR_FIFO_SYNC_MODE : string;
  attribute C_BIDIR_FIFO_SYNC_MODE of inst : label is "FALSE";
  attribute C_BIDIR_IS_RX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_RX_CLK_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_RX_RST_INVERTED : string;
  attribute C_BIDIR_IS_RX_RST_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_TX_CLK_INVERTED : string;
  attribute C_BIDIR_IS_TX_CLK_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_IS_TX_RST_INVERTED : string;
  attribute C_BIDIR_IS_TX_RST_INVERTED of inst : label is "1'b0";
  attribute C_BIDIR_RX_DELAY_FORMAT : string;
  attribute C_BIDIR_RX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_BIDIR_TX_DELAY_FORMAT : string;
  attribute C_BIDIR_TX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_BITSLIP_MODE : string;
  attribute C_BITSLIP_MODE of inst : label is "SLIP_PER_BIT";
  attribute C_BITSLIP_VAL : string;
  attribute C_BITSLIP_VAL of inst : label is "8'b00101100";
  attribute C_BS0_INFO : string;
  attribute C_BS0_INFO of inst : label is "0 {name bg0_pin0_nc loc W8} 1 {name bg0_pin6_nc loc R8} 2 {name bg1_pin0_nc loc L1} 3 {name bg1_pin6_nc loc H4} 4 {name bg2_pin0_nc loc L7} 5 {name bg2_pin6_nc loc P7} 6 {name bg3_pin0_nc loc J5} 7 {name bg3_pin6_nc loc K8}";
  attribute C_BSC_CTRL_CLK : string;
  attribute C_BSC_CTRL_CLK of inst : label is "EXTERNAL";
  attribute C_BSC_EN_DYN_ODLY_MODE : string;
  attribute C_BSC_EN_DYN_ODLY_MODE of inst : label is "FALSE";
  attribute C_BSC_IDLY_VT_TRACK : string;
  attribute C_BSC_IDLY_VT_TRACK of inst : label is "TRUE";
  attribute C_BSC_ODLY_VT_TRACK : string;
  attribute C_BSC_ODLY_VT_TRACK of inst : label is "TRUE";
  attribute C_BSC_QDLY_VT_TRACK : string;
  attribute C_BSC_QDLY_VT_TRACK of inst : label is "TRUE";
  attribute C_BSC_READ_IDLE_COUNT : string;
  attribute C_BSC_READ_IDLE_COUNT of inst : label is "6'b000000";
  attribute C_BSC_REFCLK_SRC : string;
  attribute C_BSC_REFCLK_SRC of inst : label is "PLLCLK";
  attribute C_BSC_ROUNDING_FACTOR : integer;
  attribute C_BSC_ROUNDING_FACTOR of inst : label is 16;
  attribute C_BSC_RXGATE_EXTEND : string;
  attribute C_BSC_RXGATE_EXTEND of inst : label is "FALSE";
  attribute C_BSC_RX_GATING : string;
  attribute C_BSC_RX_GATING of inst : label is "DISABLE";
  attribute C_BSC_SELF_CALIBRATE : string;
  attribute C_BSC_SELF_CALIBRATE of inst : label is "ENABLE";
  attribute C_BSC_SIM_SPEEDUP : string;
  attribute C_BSC_SIM_SPEEDUP of inst : label is "FAST";
  attribute C_BS_INIT_VAL : string;
  attribute C_BS_INIT_VAL of inst : label is "52'b0000000000000000000000000000000000010000001000101010";
  attribute C_CLKIN_DIFF_EN : integer;
  attribute C_CLKIN_DIFF_EN of inst : label is 0;
  attribute C_CLKIN_PERIOD : string;
  attribute C_CLKIN_PERIOD of inst : label is "8.000000";
  attribute C_CLK_FWD : integer;
  attribute C_CLK_FWD of inst : label is 0;
  attribute C_CLK_FWD_BITSLICE_NO : integer;
  attribute C_CLK_FWD_BITSLICE_NO of inst : label is 15;
  attribute C_CLK_FWD_ENABLE : string;
  attribute C_CLK_FWD_ENABLE of inst : label is "52'b0000000000000000000000000000000000011000000000000000";
  attribute C_CLK_FWD_PHASE : integer;
  attribute C_CLK_FWD_PHASE of inst : label is 90;
  attribute C_CLK_SIG_TYPE : string;
  attribute C_CLK_SIG_TYPE of inst : label is "SINGLE";
  attribute C_CLOCK_TRI : integer;
  attribute C_CLOCK_TRI of inst : label is 1;
  attribute C_DATA_PIN_EN : integer;
  attribute C_DATA_PIN_EN of inst : label is 5;
  attribute C_DATA_TRI : integer;
  attribute C_DATA_TRI of inst : label is 1;
  attribute C_DEVICE : string;
  attribute C_DEVICE of inst : label is "xczu5ev";
  attribute C_DEVICE_FAMILY : string;
  attribute C_DEVICE_FAMILY of inst : label is "zynquplus";
  attribute C_DIFFERENTIAL_IO_STD : string;
  attribute C_DIFFERENTIAL_IO_STD of inst : label is "MIPI_DPHY_DCI";
  attribute C_DIFFERENTIAL_IO_TERMINATION : string;
  attribute C_DIFFERENTIAL_IO_TERMINATION of inst : label is "NONE";
  attribute C_DIFF_EN : string;
  attribute C_DIFF_EN of inst : label is "52'b0000000000000000000000000000000000011000001100111111";
  attribute C_DIV_MODE : string;
  attribute C_DIV_MODE of inst : label is "DIV4";
  attribute C_ENABLE_BITSLIP : integer;
  attribute C_ENABLE_BITSLIP of inst : label is 0;
  attribute C_ENABLE_DATA_BITSLIP : integer;
  attribute C_ENABLE_DATA_BITSLIP of inst : label is 0;
  attribute C_ENABLE_N_PINS : integer;
  attribute C_ENABLE_N_PINS of inst : label is 1;
  attribute C_ENABLE_PLL0_PLLOUT1 : integer;
  attribute C_ENABLE_PLL0_PLLOUT1 of inst : label is 0;
  attribute C_ENABLE_PLL0_PLLOUTFB : integer;
  attribute C_ENABLE_PLL0_PLLOUTFB of inst : label is 0;
  attribute C_ENABLE_RIU_INTERFACE : integer;
  attribute C_ENABLE_RIU_INTERFACE of inst : label is 0;
  attribute C_ENABLE_RIU_SPLIT : integer;
  attribute C_ENABLE_RIU_SPLIT of inst : label is 0;
  attribute C_ENABLE_TX_TRI : integer;
  attribute C_ENABLE_TX_TRI of inst : label is 0;
  attribute C_EN_BIDIR : integer;
  attribute C_EN_BIDIR of inst : label is 0;
  attribute C_EN_BSC0 : integer;
  attribute C_EN_BSC0 of inst : label is 1;
  attribute C_EN_BSC1 : integer;
  attribute C_EN_BSC1 of inst : label is 1;
  attribute C_EN_BSC2 : integer;
  attribute C_EN_BSC2 of inst : label is 1;
  attribute C_EN_BSC3 : integer;
  attribute C_EN_BSC3 of inst : label is 0;
  attribute C_EN_BSC4 : integer;
  attribute C_EN_BSC4 of inst : label is 0;
  attribute C_EN_BSC5 : integer;
  attribute C_EN_BSC5 of inst : label is 0;
  attribute C_EN_BSC6 : integer;
  attribute C_EN_BSC6 of inst : label is 0;
  attribute C_EN_BSC7 : integer;
  attribute C_EN_BSC7 of inst : label is 0;
  attribute C_EN_MULTI_INTF_PORTS : integer;
  attribute C_EN_MULTI_INTF_PORTS of inst : label is 0;
  attribute C_EN_RIU_OR0 : string;
  attribute C_EN_RIU_OR0 of inst : label is "TRUE";
  attribute C_EN_RIU_OR1 : string;
  attribute C_EN_RIU_OR1 of inst : label is "FALSE";
  attribute C_EN_RIU_OR2 : string;
  attribute C_EN_RIU_OR2 of inst : label is "FALSE";
  attribute C_EN_RIU_OR3 : string;
  attribute C_EN_RIU_OR3 of inst : label is "FALSE";
  attribute C_EN_RX : integer;
  attribute C_EN_RX of inst : label is 0;
  attribute C_EN_TX : integer;
  attribute C_EN_TX of inst : label is 1;
  attribute C_EN_VTC : integer;
  attribute C_EN_VTC of inst : label is 0;
  attribute C_EXDES_BANK : string;
  attribute C_EXDES_BANK of inst : label is "64_(HP)";
  attribute C_EX_CLK_FREQ : string;
  attribute C_EX_CLK_FREQ of inst : label is "125.000000";
  attribute C_EX_INST_GEN : integer;
  attribute C_EX_INST_GEN of inst : label is 0;
  attribute C_FIFO_SYNC_MODE : integer;
  attribute C_FIFO_SYNC_MODE of inst : label is 1;
  attribute C_GC_LOC : string;
  attribute C_GC_LOC of inst : label is "21 {name IO_L11P_T1U_N8_GC_65 loc K4} 23 {name IO_L12P_T1U_N10_GC_65 loc L3} 28 {name IO_L14P_T2L_N2_GC_65 loc M6}";
  attribute C_INCLK_LOC : string;
  attribute C_INCLK_LOC of inst : label is "NONE";
  attribute C_INCLK_PIN : integer;
  attribute C_INCLK_PIN of inst : label is 100;
  attribute C_INV_RX_CLK : string;
  attribute C_INV_RX_CLK of inst : label is "8'b00000000";
  attribute C_NIB0_BS0_EN : integer;
  attribute C_NIB0_BS0_EN of inst : label is 0;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB0_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB0_EN_OTHER_NCLK : string;
  attribute C_NIB0_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB0_EN_OTHER_PCLK : string;
  attribute C_NIB0_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB1_BS0_EN : integer;
  attribute C_NIB1_BS0_EN of inst : label is 0;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB1_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB1_EN_OTHER_NCLK : string;
  attribute C_NIB1_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB1_EN_OTHER_PCLK : string;
  attribute C_NIB1_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB2_BS0_EN : integer;
  attribute C_NIB2_BS0_EN of inst : label is 0;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB2_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB2_EN_OTHER_NCLK : string;
  attribute C_NIB2_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB2_EN_OTHER_PCLK : string;
  attribute C_NIB2_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB3_BS0_EN : integer;
  attribute C_NIB3_BS0_EN of inst : label is 0;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB3_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB3_EN_OTHER_NCLK : string;
  attribute C_NIB3_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB3_EN_OTHER_PCLK : string;
  attribute C_NIB3_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB4_BS0_EN : integer;
  attribute C_NIB4_BS0_EN of inst : label is 0;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB4_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB4_EN_OTHER_NCLK : string;
  attribute C_NIB4_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB4_EN_OTHER_PCLK : string;
  attribute C_NIB4_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB5_BS0_EN : integer;
  attribute C_NIB5_BS0_EN of inst : label is 0;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB5_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB5_EN_OTHER_NCLK : string;
  attribute C_NIB5_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB5_EN_OTHER_PCLK : string;
  attribute C_NIB5_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB6_BS0_EN : integer;
  attribute C_NIB6_BS0_EN of inst : label is 0;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB6_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB6_EN_OTHER_NCLK : string;
  attribute C_NIB6_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB6_EN_OTHER_PCLK : string;
  attribute C_NIB6_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIB7_BS0_EN : integer;
  attribute C_NIB7_BS0_EN of inst : label is 0;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_NORTH of inst : label is "1'b0";
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH : string;
  attribute C_NIB7_EN_CLK_TO_EXT_SOUTH of inst : label is "1'b0";
  attribute C_NIB7_EN_OTHER_NCLK : string;
  attribute C_NIB7_EN_OTHER_NCLK of inst : label is "1'b0";
  attribute C_NIB7_EN_OTHER_PCLK : string;
  attribute C_NIB7_EN_OTHER_PCLK of inst : label is "1'b0";
  attribute C_NIBBLE0_TRI : integer;
  attribute C_NIBBLE0_TRI of inst : label is 0;
  attribute C_NIBBLE1_TRI : integer;
  attribute C_NIBBLE1_TRI of inst : label is 0;
  attribute C_NIBBLE2_TRI : integer;
  attribute C_NIBBLE2_TRI of inst : label is 0;
  attribute C_NIBBLE3_TRI : integer;
  attribute C_NIBBLE3_TRI of inst : label is 0;
  attribute C_NIBBLE4_TRI : integer;
  attribute C_NIBBLE4_TRI of inst : label is 0;
  attribute C_NIBBLE5_TRI : integer;
  attribute C_NIBBLE5_TRI of inst : label is 0;
  attribute C_NIBBLE6_TRI : integer;
  attribute C_NIBBLE6_TRI of inst : label is 0;
  attribute C_NIBBLE7_TRI : integer;
  attribute C_NIBBLE7_TRI of inst : label is 0;
  attribute C_PIN_INFO : string;
  attribute C_PIN_INFO of inst : label is "0 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp0 loc W8} 1 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn0 loc Y8} 2 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp2 loc U9} 3 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn2 loc V9} 4 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp1 loc U8} 5 {nibble 0 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn1 loc V8} 8 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txp3 loc R7} 9 {nibble 1 dir TX sig_type DIFF data_strb Data data_strb_org Data sig_name data_txn3 loc T7} 15 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txp loc J1} 16 {nibble 2 dir TX sig_type DIFF data_strb {Clk Fwd} data_strb_org {Clk Fwd} sig_name clk_txn loc H1}";
  attribute C_PLL0_CLK0_PHASE : string;
  attribute C_PLL0_CLK0_PHASE of inst : label is "0.000000";
  attribute C_PLL0_CLK1_PHASE : string;
  attribute C_PLL0_CLK1_PHASE of inst : label is "0.000000";
  attribute C_PLL0_CLKFBOUT_MULT : integer;
  attribute C_PLL0_CLKFBOUT_MULT of inst : label is 8;
  attribute C_PLL0_CLKOUT1_DIVIDE : integer;
  attribute C_PLL0_CLKOUT1_DIVIDE of inst : label is 1;
  attribute C_PLL0_CLKOUTPHY_MODE : string;
  attribute C_PLL0_CLKOUTPHY_MODE of inst : label is "VCO";
  attribute C_PLL0_CLK_SOURCE : string;
  attribute C_PLL0_CLK_SOURCE of inst : label is "BUFG_TO_PLL";
  attribute C_PLL0_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_DIVCLK_DIVIDE of inst : label is 1;
  attribute C_PLL0_DIV_FACTOR : string;
  attribute C_PLL0_DIV_FACTOR of inst : label is "1.000000";
  attribute C_PLL0_FIFO_WRITE_CLK_EN : integer;
  attribute C_PLL0_FIFO_WRITE_CLK_EN of inst : label is 0;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F : string;
  attribute C_PLL0_MMCM_CLKFBOUT_MULT_F of inst : label is "12.750000";
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F : string;
  attribute C_PLL0_MMCM_CLKOUT0_DIVIDE_F of inst : label is "12.750000";
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE : integer;
  attribute C_PLL0_MMCM_DIVCLK_DIVIDE of inst : label is 1;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA : integer;
  attribute C_PLL0_RX_EXTERNAL_CLK_TO_DATA of inst : label is 5;
  attribute C_PLL1_CLK0_PHASE : string;
  attribute C_PLL1_CLK0_PHASE of inst : label is "0.000000";
  attribute C_PLL1_CLK1_PHASE : string;
  attribute C_PLL1_CLK1_PHASE of inst : label is "0.000000";
  attribute C_PLL1_CLKFBOUT_MULT : integer;
  attribute C_PLL1_CLKFBOUT_MULT of inst : label is 8;
  attribute C_PLL1_CLKOUTPHY_MODE : string;
  attribute C_PLL1_CLKOUTPHY_MODE of inst : label is "VCO";
  attribute C_PLL1_DIVCLK_DIVIDE : integer;
  attribute C_PLL1_DIVCLK_DIVIDE of inst : label is 1;
  attribute C_PLL1_DIV_FACTOR : string;
  attribute C_PLL1_DIV_FACTOR of inst : label is "1.000000";
  attribute C_PLL_SHARING : integer;
  attribute C_PLL_SHARING of inst : label is 1;
  attribute C_PLL_VCOMIN : string;
  attribute C_PLL_VCOMIN of inst : label is "750.000000";
  attribute C_REC_IN_FREQ : string;
  attribute C_REC_IN_FREQ of inst : label is "125.000";
  attribute C_RX_BITSLICE0_EN : string;
  attribute C_RX_BITSLICE0_EN of inst : label is "8'b00000000";
  attribute C_RX_BITSLICE_EN : string;
  attribute C_RX_BITSLICE_EN of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_RX_DELAY_CASCADE : integer;
  attribute C_RX_DELAY_CASCADE of inst : label is 0;
  attribute C_RX_DELAY_FORMAT : string;
  attribute C_RX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_RX_DELAY_TYPE : string;
  attribute C_RX_DELAY_TYPE of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE0 : string;
  attribute C_RX_DELAY_TYPE0 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE1 : string;
  attribute C_RX_DELAY_TYPE1 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE10 : string;
  attribute C_RX_DELAY_TYPE10 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE11 : string;
  attribute C_RX_DELAY_TYPE11 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE12 : string;
  attribute C_RX_DELAY_TYPE12 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE13 : string;
  attribute C_RX_DELAY_TYPE13 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE14 : string;
  attribute C_RX_DELAY_TYPE14 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE15 : string;
  attribute C_RX_DELAY_TYPE15 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE16 : string;
  attribute C_RX_DELAY_TYPE16 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE17 : string;
  attribute C_RX_DELAY_TYPE17 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE18 : string;
  attribute C_RX_DELAY_TYPE18 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE19 : string;
  attribute C_RX_DELAY_TYPE19 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE2 : string;
  attribute C_RX_DELAY_TYPE2 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE20 : string;
  attribute C_RX_DELAY_TYPE20 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE21 : string;
  attribute C_RX_DELAY_TYPE21 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE22 : string;
  attribute C_RX_DELAY_TYPE22 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE23 : string;
  attribute C_RX_DELAY_TYPE23 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE24 : string;
  attribute C_RX_DELAY_TYPE24 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE25 : string;
  attribute C_RX_DELAY_TYPE25 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE26 : string;
  attribute C_RX_DELAY_TYPE26 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE27 : string;
  attribute C_RX_DELAY_TYPE27 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE28 : string;
  attribute C_RX_DELAY_TYPE28 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE29 : string;
  attribute C_RX_DELAY_TYPE29 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE3 : string;
  attribute C_RX_DELAY_TYPE3 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE30 : string;
  attribute C_RX_DELAY_TYPE30 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE31 : string;
  attribute C_RX_DELAY_TYPE31 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE32 : string;
  attribute C_RX_DELAY_TYPE32 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE33 : string;
  attribute C_RX_DELAY_TYPE33 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE34 : string;
  attribute C_RX_DELAY_TYPE34 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE35 : string;
  attribute C_RX_DELAY_TYPE35 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE36 : string;
  attribute C_RX_DELAY_TYPE36 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE37 : string;
  attribute C_RX_DELAY_TYPE37 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE38 : string;
  attribute C_RX_DELAY_TYPE38 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE39 : string;
  attribute C_RX_DELAY_TYPE39 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE4 : string;
  attribute C_RX_DELAY_TYPE4 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE40 : string;
  attribute C_RX_DELAY_TYPE40 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE41 : string;
  attribute C_RX_DELAY_TYPE41 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE42 : string;
  attribute C_RX_DELAY_TYPE42 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE43 : string;
  attribute C_RX_DELAY_TYPE43 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE44 : string;
  attribute C_RX_DELAY_TYPE44 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE45 : string;
  attribute C_RX_DELAY_TYPE45 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE46 : string;
  attribute C_RX_DELAY_TYPE46 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE47 : string;
  attribute C_RX_DELAY_TYPE47 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE48 : string;
  attribute C_RX_DELAY_TYPE48 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE49 : string;
  attribute C_RX_DELAY_TYPE49 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE5 : string;
  attribute C_RX_DELAY_TYPE5 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE50 : string;
  attribute C_RX_DELAY_TYPE50 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE51 : string;
  attribute C_RX_DELAY_TYPE51 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE6 : string;
  attribute C_RX_DELAY_TYPE6 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE7 : string;
  attribute C_RX_DELAY_TYPE7 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE8 : string;
  attribute C_RX_DELAY_TYPE8 of inst : label is "2'b00";
  attribute C_RX_DELAY_TYPE9 : string;
  attribute C_RX_DELAY_TYPE9 of inst : label is "2'b00";
  attribute C_RX_DELAY_VALUE : string;
  attribute C_RX_DELAY_VALUE of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE0 : string;
  attribute C_RX_DELAY_VALUE0 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE1 : string;
  attribute C_RX_DELAY_VALUE1 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE10 : string;
  attribute C_RX_DELAY_VALUE10 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE11 : string;
  attribute C_RX_DELAY_VALUE11 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE12 : string;
  attribute C_RX_DELAY_VALUE12 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE13 : string;
  attribute C_RX_DELAY_VALUE13 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE14 : string;
  attribute C_RX_DELAY_VALUE14 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE15 : string;
  attribute C_RX_DELAY_VALUE15 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE16 : string;
  attribute C_RX_DELAY_VALUE16 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE17 : string;
  attribute C_RX_DELAY_VALUE17 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE18 : string;
  attribute C_RX_DELAY_VALUE18 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE19 : string;
  attribute C_RX_DELAY_VALUE19 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE2 : string;
  attribute C_RX_DELAY_VALUE2 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE20 : string;
  attribute C_RX_DELAY_VALUE20 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE21 : string;
  attribute C_RX_DELAY_VALUE21 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE22 : string;
  attribute C_RX_DELAY_VALUE22 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE23 : string;
  attribute C_RX_DELAY_VALUE23 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE24 : string;
  attribute C_RX_DELAY_VALUE24 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE25 : string;
  attribute C_RX_DELAY_VALUE25 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE26 : string;
  attribute C_RX_DELAY_VALUE26 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE27 : string;
  attribute C_RX_DELAY_VALUE27 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE28 : string;
  attribute C_RX_DELAY_VALUE28 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE29 : string;
  attribute C_RX_DELAY_VALUE29 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE3 : string;
  attribute C_RX_DELAY_VALUE3 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE30 : string;
  attribute C_RX_DELAY_VALUE30 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE31 : string;
  attribute C_RX_DELAY_VALUE31 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE32 : string;
  attribute C_RX_DELAY_VALUE32 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE33 : string;
  attribute C_RX_DELAY_VALUE33 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE34 : string;
  attribute C_RX_DELAY_VALUE34 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE35 : string;
  attribute C_RX_DELAY_VALUE35 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE36 : string;
  attribute C_RX_DELAY_VALUE36 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE37 : string;
  attribute C_RX_DELAY_VALUE37 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE38 : string;
  attribute C_RX_DELAY_VALUE38 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE39 : string;
  attribute C_RX_DELAY_VALUE39 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE4 : string;
  attribute C_RX_DELAY_VALUE4 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE40 : string;
  attribute C_RX_DELAY_VALUE40 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE41 : string;
  attribute C_RX_DELAY_VALUE41 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE42 : string;
  attribute C_RX_DELAY_VALUE42 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE43 : string;
  attribute C_RX_DELAY_VALUE43 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE44 : string;
  attribute C_RX_DELAY_VALUE44 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE45 : string;
  attribute C_RX_DELAY_VALUE45 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE46 : string;
  attribute C_RX_DELAY_VALUE46 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE47 : string;
  attribute C_RX_DELAY_VALUE47 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE48 : string;
  attribute C_RX_DELAY_VALUE48 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE49 : string;
  attribute C_RX_DELAY_VALUE49 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE5 : string;
  attribute C_RX_DELAY_VALUE5 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE50 : string;
  attribute C_RX_DELAY_VALUE50 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE51 : string;
  attribute C_RX_DELAY_VALUE51 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE6 : string;
  attribute C_RX_DELAY_VALUE6 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE7 : string;
  attribute C_RX_DELAY_VALUE7 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE8 : string;
  attribute C_RX_DELAY_VALUE8 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE9 : string;
  attribute C_RX_DELAY_VALUE9 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT0 : string;
  attribute C_RX_DELAY_VALUE_EXT0 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT1 : string;
  attribute C_RX_DELAY_VALUE_EXT1 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT10 : string;
  attribute C_RX_DELAY_VALUE_EXT10 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT11 : string;
  attribute C_RX_DELAY_VALUE_EXT11 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT12 : string;
  attribute C_RX_DELAY_VALUE_EXT12 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT13 : string;
  attribute C_RX_DELAY_VALUE_EXT13 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT14 : string;
  attribute C_RX_DELAY_VALUE_EXT14 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT15 : string;
  attribute C_RX_DELAY_VALUE_EXT15 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT16 : string;
  attribute C_RX_DELAY_VALUE_EXT16 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT17 : string;
  attribute C_RX_DELAY_VALUE_EXT17 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT18 : string;
  attribute C_RX_DELAY_VALUE_EXT18 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT19 : string;
  attribute C_RX_DELAY_VALUE_EXT19 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT2 : string;
  attribute C_RX_DELAY_VALUE_EXT2 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT20 : string;
  attribute C_RX_DELAY_VALUE_EXT20 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT21 : string;
  attribute C_RX_DELAY_VALUE_EXT21 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT22 : string;
  attribute C_RX_DELAY_VALUE_EXT22 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT23 : string;
  attribute C_RX_DELAY_VALUE_EXT23 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT24 : string;
  attribute C_RX_DELAY_VALUE_EXT24 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT25 : string;
  attribute C_RX_DELAY_VALUE_EXT25 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT26 : string;
  attribute C_RX_DELAY_VALUE_EXT26 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT27 : string;
  attribute C_RX_DELAY_VALUE_EXT27 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT28 : string;
  attribute C_RX_DELAY_VALUE_EXT28 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT29 : string;
  attribute C_RX_DELAY_VALUE_EXT29 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT3 : string;
  attribute C_RX_DELAY_VALUE_EXT3 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT30 : string;
  attribute C_RX_DELAY_VALUE_EXT30 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT31 : string;
  attribute C_RX_DELAY_VALUE_EXT31 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT32 : string;
  attribute C_RX_DELAY_VALUE_EXT32 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT33 : string;
  attribute C_RX_DELAY_VALUE_EXT33 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT34 : string;
  attribute C_RX_DELAY_VALUE_EXT34 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT35 : string;
  attribute C_RX_DELAY_VALUE_EXT35 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT36 : string;
  attribute C_RX_DELAY_VALUE_EXT36 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT37 : string;
  attribute C_RX_DELAY_VALUE_EXT37 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT38 : string;
  attribute C_RX_DELAY_VALUE_EXT38 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT39 : string;
  attribute C_RX_DELAY_VALUE_EXT39 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT4 : string;
  attribute C_RX_DELAY_VALUE_EXT4 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT40 : string;
  attribute C_RX_DELAY_VALUE_EXT40 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT41 : string;
  attribute C_RX_DELAY_VALUE_EXT41 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT42 : string;
  attribute C_RX_DELAY_VALUE_EXT42 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT43 : string;
  attribute C_RX_DELAY_VALUE_EXT43 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT44 : string;
  attribute C_RX_DELAY_VALUE_EXT44 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT45 : string;
  attribute C_RX_DELAY_VALUE_EXT45 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT46 : string;
  attribute C_RX_DELAY_VALUE_EXT46 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT47 : string;
  attribute C_RX_DELAY_VALUE_EXT47 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT48 : string;
  attribute C_RX_DELAY_VALUE_EXT48 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT49 : string;
  attribute C_RX_DELAY_VALUE_EXT49 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT5 : string;
  attribute C_RX_DELAY_VALUE_EXT5 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT50 : string;
  attribute C_RX_DELAY_VALUE_EXT50 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT51 : string;
  attribute C_RX_DELAY_VALUE_EXT51 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT6 : string;
  attribute C_RX_DELAY_VALUE_EXT6 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT7 : string;
  attribute C_RX_DELAY_VALUE_EXT7 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT8 : string;
  attribute C_RX_DELAY_VALUE_EXT8 of inst : label is "12'b000000000000";
  attribute C_RX_DELAY_VALUE_EXT9 : string;
  attribute C_RX_DELAY_VALUE_EXT9 of inst : label is "12'b000000000000";
  attribute C_RX_EQUALIZATION_D : string;
  attribute C_RX_EQUALIZATION_D of inst : label is "NONE";
  attribute C_RX_EQUALIZATION_S : string;
  attribute C_RX_EQUALIZATION_S of inst : label is "NONE";
  attribute C_RX_FIFO_SYNC_MODE : string;
  attribute C_RX_FIFO_SYNC_MODE of inst : label is "FALSE";
  attribute C_RX_IS_CLK_EXT_INVERTED : string;
  attribute C_RX_IS_CLK_EXT_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_CLK_INVERTED : string;
  attribute C_RX_IS_CLK_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_RST_DLY_EXT_INVERTED : string;
  attribute C_RX_IS_RST_DLY_EXT_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_RST_DLY_INVERTED : string;
  attribute C_RX_IS_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_RX_IS_RST_INVERTED : string;
  attribute C_RX_IS_RST_INVERTED of inst : label is "1'b0";
  attribute C_RX_PIN_EN : string;
  attribute C_RX_PIN_EN of inst : label is "52'b0000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQ : integer;
  attribute C_RX_REFCLK_FREQ of inst : label is 1000;
  attribute C_RX_STROBE_EN : string;
  attribute C_RX_STROBE_EN of inst : label is "16'b0000000000000000";
  attribute C_SERIALIZATION_FACTOR : integer;
  attribute C_SERIALIZATION_FACTOR of inst : label is 8;
  attribute C_SERIAL_MODE : string;
  attribute C_SERIAL_MODE of inst : label is "FALSE";
  attribute C_SIM_DEVICE : string;
  attribute C_SIM_DEVICE of inst : label is "ULTRASCALE_PLUS_ES1";
  attribute C_SIM_VERSION : string;
  attribute C_SIM_VERSION of inst : label is "2.000000";
  attribute C_SINGLE_ENDED_IO_STD : string;
  attribute C_SINGLE_ENDED_IO_STD of inst : label is "NONE";
  attribute C_SINGLE_ENDED_IO_TERMINATION : string;
  attribute C_SINGLE_ENDED_IO_TERMINATION of inst : label is "NONE";
  attribute C_STRB_INFO : string;
  attribute C_STRB_INFO of inst : label is "99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99 99";
  attribute C_TEMPLATE : integer;
  attribute C_TEMPLATE of inst : label is 1;
  attribute C_TX_BITSLICE_EN : string;
  attribute C_TX_BITSLICE_EN of inst : label is "52'b0000000000000000000000000000000000001000000100010101";
  attribute C_TX_DATA_PHASE : integer;
  attribute C_TX_DATA_PHASE of inst : label is 0;
  attribute C_TX_DELAY_FORMAT : string;
  attribute C_TX_DELAY_FORMAT of inst : label is "TIME";
  attribute C_TX_DELAY_TYPE : integer;
  attribute C_TX_DELAY_TYPE of inst : label is 0;
  attribute C_TX_DELAY_TYPE0 : string;
  attribute C_TX_DELAY_TYPE0 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE1 : string;
  attribute C_TX_DELAY_TYPE1 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE10 : string;
  attribute C_TX_DELAY_TYPE10 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE11 : string;
  attribute C_TX_DELAY_TYPE11 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE12 : string;
  attribute C_TX_DELAY_TYPE12 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE13 : string;
  attribute C_TX_DELAY_TYPE13 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE14 : string;
  attribute C_TX_DELAY_TYPE14 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE15 : string;
  attribute C_TX_DELAY_TYPE15 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE16 : string;
  attribute C_TX_DELAY_TYPE16 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE17 : string;
  attribute C_TX_DELAY_TYPE17 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE18 : string;
  attribute C_TX_DELAY_TYPE18 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE19 : string;
  attribute C_TX_DELAY_TYPE19 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE2 : string;
  attribute C_TX_DELAY_TYPE2 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE20 : string;
  attribute C_TX_DELAY_TYPE20 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE21 : string;
  attribute C_TX_DELAY_TYPE21 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE22 : string;
  attribute C_TX_DELAY_TYPE22 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE23 : string;
  attribute C_TX_DELAY_TYPE23 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE24 : string;
  attribute C_TX_DELAY_TYPE24 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE25 : string;
  attribute C_TX_DELAY_TYPE25 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE26 : string;
  attribute C_TX_DELAY_TYPE26 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE27 : string;
  attribute C_TX_DELAY_TYPE27 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE28 : string;
  attribute C_TX_DELAY_TYPE28 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE29 : string;
  attribute C_TX_DELAY_TYPE29 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE3 : string;
  attribute C_TX_DELAY_TYPE3 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE30 : string;
  attribute C_TX_DELAY_TYPE30 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE31 : string;
  attribute C_TX_DELAY_TYPE31 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE32 : string;
  attribute C_TX_DELAY_TYPE32 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE33 : string;
  attribute C_TX_DELAY_TYPE33 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE34 : string;
  attribute C_TX_DELAY_TYPE34 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE35 : string;
  attribute C_TX_DELAY_TYPE35 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE36 : string;
  attribute C_TX_DELAY_TYPE36 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE37 : string;
  attribute C_TX_DELAY_TYPE37 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE38 : string;
  attribute C_TX_DELAY_TYPE38 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE39 : string;
  attribute C_TX_DELAY_TYPE39 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE4 : string;
  attribute C_TX_DELAY_TYPE4 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE40 : string;
  attribute C_TX_DELAY_TYPE40 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE41 : string;
  attribute C_TX_DELAY_TYPE41 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE42 : string;
  attribute C_TX_DELAY_TYPE42 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE43 : string;
  attribute C_TX_DELAY_TYPE43 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE44 : string;
  attribute C_TX_DELAY_TYPE44 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE45 : string;
  attribute C_TX_DELAY_TYPE45 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE46 : string;
  attribute C_TX_DELAY_TYPE46 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE47 : string;
  attribute C_TX_DELAY_TYPE47 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE48 : string;
  attribute C_TX_DELAY_TYPE48 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE49 : string;
  attribute C_TX_DELAY_TYPE49 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE5 : string;
  attribute C_TX_DELAY_TYPE5 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE50 : string;
  attribute C_TX_DELAY_TYPE50 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE51 : string;
  attribute C_TX_DELAY_TYPE51 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE6 : string;
  attribute C_TX_DELAY_TYPE6 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE7 : string;
  attribute C_TX_DELAY_TYPE7 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE8 : string;
  attribute C_TX_DELAY_TYPE8 of inst : label is "2'b00";
  attribute C_TX_DELAY_TYPE9 : string;
  attribute C_TX_DELAY_TYPE9 of inst : label is "2'b00";
  attribute C_TX_DELAY_VALUE : string;
  attribute C_TX_DELAY_VALUE of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE0 : string;
  attribute C_TX_DELAY_VALUE0 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE1 : string;
  attribute C_TX_DELAY_VALUE1 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE10 : string;
  attribute C_TX_DELAY_VALUE10 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE11 : string;
  attribute C_TX_DELAY_VALUE11 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE12 : string;
  attribute C_TX_DELAY_VALUE12 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE13 : string;
  attribute C_TX_DELAY_VALUE13 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE14 : string;
  attribute C_TX_DELAY_VALUE14 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE15 : string;
  attribute C_TX_DELAY_VALUE15 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE16 : string;
  attribute C_TX_DELAY_VALUE16 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE17 : string;
  attribute C_TX_DELAY_VALUE17 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE18 : string;
  attribute C_TX_DELAY_VALUE18 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE19 : string;
  attribute C_TX_DELAY_VALUE19 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE2 : string;
  attribute C_TX_DELAY_VALUE2 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE20 : string;
  attribute C_TX_DELAY_VALUE20 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE21 : string;
  attribute C_TX_DELAY_VALUE21 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE22 : string;
  attribute C_TX_DELAY_VALUE22 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE23 : string;
  attribute C_TX_DELAY_VALUE23 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE24 : string;
  attribute C_TX_DELAY_VALUE24 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE25 : string;
  attribute C_TX_DELAY_VALUE25 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE26 : string;
  attribute C_TX_DELAY_VALUE26 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE27 : string;
  attribute C_TX_DELAY_VALUE27 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE28 : string;
  attribute C_TX_DELAY_VALUE28 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE29 : string;
  attribute C_TX_DELAY_VALUE29 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE3 : string;
  attribute C_TX_DELAY_VALUE3 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE30 : string;
  attribute C_TX_DELAY_VALUE30 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE31 : string;
  attribute C_TX_DELAY_VALUE31 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE32 : string;
  attribute C_TX_DELAY_VALUE32 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE33 : string;
  attribute C_TX_DELAY_VALUE33 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE34 : string;
  attribute C_TX_DELAY_VALUE34 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE35 : string;
  attribute C_TX_DELAY_VALUE35 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE36 : string;
  attribute C_TX_DELAY_VALUE36 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE37 : string;
  attribute C_TX_DELAY_VALUE37 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE38 : string;
  attribute C_TX_DELAY_VALUE38 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE39 : string;
  attribute C_TX_DELAY_VALUE39 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE4 : string;
  attribute C_TX_DELAY_VALUE4 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE40 : string;
  attribute C_TX_DELAY_VALUE40 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE41 : string;
  attribute C_TX_DELAY_VALUE41 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE42 : string;
  attribute C_TX_DELAY_VALUE42 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE43 : string;
  attribute C_TX_DELAY_VALUE43 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE44 : string;
  attribute C_TX_DELAY_VALUE44 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE45 : string;
  attribute C_TX_DELAY_VALUE45 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE46 : string;
  attribute C_TX_DELAY_VALUE46 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE47 : string;
  attribute C_TX_DELAY_VALUE47 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE48 : string;
  attribute C_TX_DELAY_VALUE48 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE49 : string;
  attribute C_TX_DELAY_VALUE49 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE5 : string;
  attribute C_TX_DELAY_VALUE5 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE50 : string;
  attribute C_TX_DELAY_VALUE50 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE51 : string;
  attribute C_TX_DELAY_VALUE51 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE6 : string;
  attribute C_TX_DELAY_VALUE6 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE7 : string;
  attribute C_TX_DELAY_VALUE7 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE8 : string;
  attribute C_TX_DELAY_VALUE8 of inst : label is "12'b000000000000";
  attribute C_TX_DELAY_VALUE9 : string;
  attribute C_TX_DELAY_VALUE9 of inst : label is "12'b000000000000";
  attribute C_TX_DRIVE_D : string;
  attribute C_TX_DRIVE_D of inst : label is "";
  attribute C_TX_DRIVE_S : string;
  attribute C_TX_DRIVE_S of inst : label is "NONE";
  attribute C_TX_IS_CLK_INVERTED : string;
  attribute C_TX_IS_CLK_INVERTED of inst : label is "1'b0";
  attribute C_TX_IS_RST_DLY_INVERTED : string;
  attribute C_TX_IS_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_TX_IS_RST_INVERTED : string;
  attribute C_TX_IS_RST_INVERTED of inst : label is "1'b0";
  attribute C_TX_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_NATIVE_ODELAY_BYPASS of inst : label is "FALSE";
  attribute C_TX_PRE_EMPHASIS_D : string;
  attribute C_TX_PRE_EMPHASIS_D of inst : label is "NONE";
  attribute C_TX_PRE_EMPHASIS_S : string;
  attribute C_TX_PRE_EMPHASIS_S of inst : label is "NONE";
  attribute C_TX_REFCLK_FREQ : integer;
  attribute C_TX_REFCLK_FREQ of inst : label is 1000;
  attribute C_TX_SLEW_D : string;
  attribute C_TX_SLEW_D of inst : label is "";
  attribute C_TX_SLEW_S : string;
  attribute C_TX_SLEW_S of inst : label is "NONE";
  attribute C_TX_TRI_DELAY_FORMAT : string;
  attribute C_TX_TRI_DELAY_FORMAT of inst : label is "TIME";
  attribute C_TX_TRI_INIT : string;
  attribute C_TX_TRI_INIT of inst : label is "1'b1";
  attribute C_TX_TRI_IS_CLK_INVERTED : string;
  attribute C_TX_TRI_IS_CLK_INVERTED of inst : label is "1'b0";
  attribute C_TX_TRI_IS_RST_DLY_INVERTED : string;
  attribute C_TX_TRI_IS_RST_DLY_INVERTED of inst : label is "1'b0";
  attribute C_TX_TRI_IS_RST_INVERTED : string;
  attribute C_TX_TRI_IS_RST_INVERTED of inst : label is "1'b0";
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS : string;
  attribute C_TX_TRI_NATIVE_ODELAY_BYPASS of inst : label is "FALSE";
  attribute C_TX_TRI_OUTPUT_PHASE_90 : string;
  attribute C_TX_TRI_OUTPUT_PHASE_90 of inst : label is "FALSE";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute TX_BITSLICE_TRI_EN : string;
  attribute TX_BITSLICE_TRI_EN of inst : label is "8'b00000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_txn : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin16";
  attribute X_INTERFACE_INFO of clk_txp : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin15";
  attribute X_INTERFACE_INFO of data_txn0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin1";
  attribute X_INTERFACE_INFO of data_txn1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin5";
  attribute X_INTERFACE_INFO of data_txn2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin3";
  attribute X_INTERFACE_INFO of data_txn3 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin9";
  attribute X_INTERFACE_INFO of data_txp0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin0";
  attribute X_INTERFACE_INFO of data_txp1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin4";
  attribute X_INTERFACE_INFO of data_txp2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin2";
  attribute X_INTERFACE_INFO of data_txp3 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx:1.0 xiphy_tx_pins pin8";
  attribute X_INTERFACE_INFO of dly_rdy_bsc0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL dly_rdy_bsc0";
  attribute X_INTERFACE_INFO of dly_rdy_bsc1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL dly_rdy_bsc1";
  attribute X_INTERFACE_INFO of dly_rdy_bsc2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL dly_rdy_bsc2";
  attribute X_INTERFACE_INFO of en_vtc_bsc0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL en_vtc_bsc0";
  attribute X_INTERFACE_INFO of en_vtc_bsc1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL en_vtc_bsc1";
  attribute X_INTERFACE_INFO of en_vtc_bsc2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL en_vtc_bsc2";
  attribute X_INTERFACE_INFO of riu_clk : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL riu_clk";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 reset_rst RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME reset_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst_seq_done : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL rst_seq_done";
  attribute X_INTERFACE_INFO of tri_t_0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL tri_t_0";
  attribute X_INTERFACE_INFO of tri_t_15 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL tri_t_15";
  attribute X_INTERFACE_INFO of tri_t_2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL tri_t_2";
  attribute X_INTERFACE_INFO of tri_t_4 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL tri_t_4";
  attribute X_INTERFACE_INFO of tri_t_8 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL tri_t_8";
  attribute X_INTERFACE_INFO of vtc_rdy_bsc0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL vtc_rdy_bsc0";
  attribute X_INTERFACE_INFO of vtc_rdy_bsc1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL vtc_rdy_bsc1";
  attribute X_INTERFACE_INFO of vtc_rdy_bsc2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl:1.0 HSSIO_CTRL vtc_rdy_bsc2";
  attribute X_INTERFACE_INFO of data_from_fabric_clk_txp : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0 data_from_fabric fabric_to_ip_15";
  attribute X_INTERFACE_INFO of data_from_fabric_data_txp0 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0 data_from_fabric fabric_to_ip_0";
  attribute X_INTERFACE_INFO of data_from_fabric_data_txp1 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0 data_from_fabric fabric_to_ip_4";
  attribute X_INTERFACE_INFO of data_from_fabric_data_txp2 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0 data_from_fabric fabric_to_ip_2";
  attribute X_INTERFACE_INFO of data_from_fabric_data_txp3 : signal is "xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip:1.0 data_from_fabric fabric_to_ip_8";
begin
inst: entity work.mipi_dphy_0_mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1
     port map (
      app_clk => '0',
      bg0_pin0_nc => '0',
      bg0_pin6_nc => '0',
      bg1_pin0_nc => '0',
      bg1_pin6_nc => '0',
      bg2_pin0_nc => '0',
      bg2_pin6_nc => '0',
      bg3_pin0_nc => '0',
      bg3_pin6_nc => '0',
      bidir_rx_clk => '0',
      bidir_tx_bs_tri_ce0 => '0',
      bidir_tx_bs_tri_ce1 => '0',
      bidir_tx_bs_tri_ce2 => '0',
      bidir_tx_bs_tri_ce3 => '0',
      bidir_tx_bs_tri_ce4 => '0',
      bidir_tx_bs_tri_ce5 => '0',
      bidir_tx_bs_tri_ce6 => '0',
      bidir_tx_bs_tri_ce7 => '0',
      bidir_tx_bs_tri_clk => '0',
      bidir_tx_bs_tri_cntvaluein0(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein1(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein2(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein3(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein4(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein5(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein6(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvaluein7(8 downto 0) => B"000000000",
      bidir_tx_bs_tri_cntvalueout0(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout0_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout1(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout1_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout2(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout2_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout3(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout3_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout4(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout4_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout5(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout5_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout6(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout6_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_cntvalueout7(8 downto 0) => NLW_inst_bidir_tx_bs_tri_cntvalueout7_UNCONNECTED(8 downto 0),
      bidir_tx_bs_tri_en_vtc0 => '0',
      bidir_tx_bs_tri_en_vtc1 => '0',
      bidir_tx_bs_tri_en_vtc2 => '0',
      bidir_tx_bs_tri_en_vtc3 => '0',
      bidir_tx_bs_tri_en_vtc4 => '0',
      bidir_tx_bs_tri_en_vtc5 => '0',
      bidir_tx_bs_tri_en_vtc6 => '0',
      bidir_tx_bs_tri_en_vtc7 => '0',
      bidir_tx_bs_tri_inc0 => '0',
      bidir_tx_bs_tri_inc1 => '0',
      bidir_tx_bs_tri_inc2 => '0',
      bidir_tx_bs_tri_inc3 => '0',
      bidir_tx_bs_tri_inc4 => '0',
      bidir_tx_bs_tri_inc5 => '0',
      bidir_tx_bs_tri_inc6 => '0',
      bidir_tx_bs_tri_inc7 => '0',
      bidir_tx_bs_tri_load0 => '0',
      bidir_tx_bs_tri_load1 => '0',
      bidir_tx_bs_tri_load2 => '0',
      bidir_tx_bs_tri_load3 => '0',
      bidir_tx_bs_tri_load4 => '0',
      bidir_tx_bs_tri_load5 => '0',
      bidir_tx_bs_tri_load6 => '0',
      bidir_tx_bs_tri_load7 => '0',
      bidir_tx_clk => '0',
      bitslip_error_0 => NLW_inst_bitslip_error_0_UNCONNECTED,
      bitslip_error_1 => NLW_inst_bitslip_error_1_UNCONNECTED,
      bitslip_error_10 => NLW_inst_bitslip_error_10_UNCONNECTED,
      bitslip_error_11 => NLW_inst_bitslip_error_11_UNCONNECTED,
      bitslip_error_12 => NLW_inst_bitslip_error_12_UNCONNECTED,
      bitslip_error_13 => NLW_inst_bitslip_error_13_UNCONNECTED,
      bitslip_error_14 => NLW_inst_bitslip_error_14_UNCONNECTED,
      bitslip_error_15 => NLW_inst_bitslip_error_15_UNCONNECTED,
      bitslip_error_16 => NLW_inst_bitslip_error_16_UNCONNECTED,
      bitslip_error_17 => NLW_inst_bitslip_error_17_UNCONNECTED,
      bitslip_error_18 => NLW_inst_bitslip_error_18_UNCONNECTED,
      bitslip_error_19 => NLW_inst_bitslip_error_19_UNCONNECTED,
      bitslip_error_2 => NLW_inst_bitslip_error_2_UNCONNECTED,
      bitslip_error_20 => NLW_inst_bitslip_error_20_UNCONNECTED,
      bitslip_error_21 => NLW_inst_bitslip_error_21_UNCONNECTED,
      bitslip_error_22 => NLW_inst_bitslip_error_22_UNCONNECTED,
      bitslip_error_23 => NLW_inst_bitslip_error_23_UNCONNECTED,
      bitslip_error_24 => NLW_inst_bitslip_error_24_UNCONNECTED,
      bitslip_error_25 => NLW_inst_bitslip_error_25_UNCONNECTED,
      bitslip_error_26 => NLW_inst_bitslip_error_26_UNCONNECTED,
      bitslip_error_27 => NLW_inst_bitslip_error_27_UNCONNECTED,
      bitslip_error_28 => NLW_inst_bitslip_error_28_UNCONNECTED,
      bitslip_error_29 => NLW_inst_bitslip_error_29_UNCONNECTED,
      bitslip_error_3 => NLW_inst_bitslip_error_3_UNCONNECTED,
      bitslip_error_30 => NLW_inst_bitslip_error_30_UNCONNECTED,
      bitslip_error_31 => NLW_inst_bitslip_error_31_UNCONNECTED,
      bitslip_error_32 => NLW_inst_bitslip_error_32_UNCONNECTED,
      bitslip_error_33 => NLW_inst_bitslip_error_33_UNCONNECTED,
      bitslip_error_34 => NLW_inst_bitslip_error_34_UNCONNECTED,
      bitslip_error_35 => NLW_inst_bitslip_error_35_UNCONNECTED,
      bitslip_error_36 => NLW_inst_bitslip_error_36_UNCONNECTED,
      bitslip_error_37 => NLW_inst_bitslip_error_37_UNCONNECTED,
      bitslip_error_38 => NLW_inst_bitslip_error_38_UNCONNECTED,
      bitslip_error_39 => NLW_inst_bitslip_error_39_UNCONNECTED,
      bitslip_error_4 => NLW_inst_bitslip_error_4_UNCONNECTED,
      bitslip_error_40 => NLW_inst_bitslip_error_40_UNCONNECTED,
      bitslip_error_41 => NLW_inst_bitslip_error_41_UNCONNECTED,
      bitslip_error_42 => NLW_inst_bitslip_error_42_UNCONNECTED,
      bitslip_error_43 => NLW_inst_bitslip_error_43_UNCONNECTED,
      bitslip_error_44 => NLW_inst_bitslip_error_44_UNCONNECTED,
      bitslip_error_45 => NLW_inst_bitslip_error_45_UNCONNECTED,
      bitslip_error_46 => NLW_inst_bitslip_error_46_UNCONNECTED,
      bitslip_error_47 => NLW_inst_bitslip_error_47_UNCONNECTED,
      bitslip_error_48 => NLW_inst_bitslip_error_48_UNCONNECTED,
      bitslip_error_49 => NLW_inst_bitslip_error_49_UNCONNECTED,
      bitslip_error_5 => NLW_inst_bitslip_error_5_UNCONNECTED,
      bitslip_error_50 => NLW_inst_bitslip_error_50_UNCONNECTED,
      bitslip_error_51 => NLW_inst_bitslip_error_51_UNCONNECTED,
      bitslip_error_6 => NLW_inst_bitslip_error_6_UNCONNECTED,
      bitslip_error_7 => NLW_inst_bitslip_error_7_UNCONNECTED,
      bitslip_error_8 => NLW_inst_bitslip_error_8_UNCONNECTED,
      bitslip_error_9 => NLW_inst_bitslip_error_9_UNCONNECTED,
      bs_rst_dphy_in => bs_rst_dphy_in,
      clk => '0',
      clk_from_ibuf => NLW_inst_clk_from_ibuf_UNCONNECTED,
      clk_n => '0',
      clk_p => '0',
      clk_txn => clk_txn,
      clk_txp => clk_txp,
      daddr(6 downto 0) => B"0000000",
      data_from_fabric_clk_txp(7 downto 0) => data_from_fabric_clk_txp(7 downto 0),
      data_from_fabric_data_txp0(7 downto 0) => data_from_fabric_data_txp0(7 downto 0),
      data_from_fabric_data_txp1(7 downto 0) => data_from_fabric_data_txp1(7 downto 0),
      data_from_fabric_data_txp2(7 downto 0) => data_from_fabric_data_txp2(7 downto 0),
      data_from_fabric_data_txp3(7 downto 0) => data_from_fabric_data_txp3(7 downto 0),
      data_txn0 => data_txn0,
      data_txn1 => data_txn1,
      data_txn2 => data_txn2,
      data_txn3 => data_txn3,
      data_txp0 => data_txp0,
      data_txp1 => data_txp1,
      data_txp2 => data_txp2,
      data_txp3 => data_txp3,
      dclk => '0',
      den => '0',
      di(15 downto 0) => B"0000000000000000",
      dly_rdy_bsc0 => dly_rdy_bsc0,
      dly_rdy_bsc1 => dly_rdy_bsc1,
      dly_rdy_bsc2 => dly_rdy_bsc2,
      dly_rdy_bsc3 => NLW_inst_dly_rdy_bsc3_UNCONNECTED,
      dly_rdy_bsc4 => NLW_inst_dly_rdy_bsc4_UNCONNECTED,
      dly_rdy_bsc5 => NLW_inst_dly_rdy_bsc5_UNCONNECTED,
      dly_rdy_bsc6 => NLW_inst_dly_rdy_bsc6_UNCONNECTED,
      dly_rdy_bsc7 => NLW_inst_dly_rdy_bsc7_UNCONNECTED,
      do_out(15 downto 0) => NLW_inst_do_out_UNCONNECTED(15 downto 0),
      drdy => NLW_inst_drdy_UNCONNECTED,
      dwe => '0',
      en_vtc_bsc0 => en_vtc_bsc0,
      en_vtc_bsc1 => en_vtc_bsc1,
      en_vtc_bsc2 => en_vtc_bsc2,
      en_vtc_bsc3 => '0',
      en_vtc_bsc4 => '0',
      en_vtc_bsc5 => '0',
      en_vtc_bsc6 => '0',
      en_vtc_bsc7 => '0',
      fifo_empty_0 => NLW_inst_fifo_empty_0_UNCONNECTED,
      fifo_empty_1 => NLW_inst_fifo_empty_1_UNCONNECTED,
      fifo_empty_10 => NLW_inst_fifo_empty_10_UNCONNECTED,
      fifo_empty_11 => NLW_inst_fifo_empty_11_UNCONNECTED,
      fifo_empty_12 => NLW_inst_fifo_empty_12_UNCONNECTED,
      fifo_empty_13 => NLW_inst_fifo_empty_13_UNCONNECTED,
      fifo_empty_14 => NLW_inst_fifo_empty_14_UNCONNECTED,
      fifo_empty_15 => NLW_inst_fifo_empty_15_UNCONNECTED,
      fifo_empty_16 => NLW_inst_fifo_empty_16_UNCONNECTED,
      fifo_empty_17 => NLW_inst_fifo_empty_17_UNCONNECTED,
      fifo_empty_18 => NLW_inst_fifo_empty_18_UNCONNECTED,
      fifo_empty_19 => NLW_inst_fifo_empty_19_UNCONNECTED,
      fifo_empty_2 => NLW_inst_fifo_empty_2_UNCONNECTED,
      fifo_empty_20 => NLW_inst_fifo_empty_20_UNCONNECTED,
      fifo_empty_21 => NLW_inst_fifo_empty_21_UNCONNECTED,
      fifo_empty_22 => NLW_inst_fifo_empty_22_UNCONNECTED,
      fifo_empty_23 => NLW_inst_fifo_empty_23_UNCONNECTED,
      fifo_empty_24 => NLW_inst_fifo_empty_24_UNCONNECTED,
      fifo_empty_25 => NLW_inst_fifo_empty_25_UNCONNECTED,
      fifo_empty_26 => NLW_inst_fifo_empty_26_UNCONNECTED,
      fifo_empty_27 => NLW_inst_fifo_empty_27_UNCONNECTED,
      fifo_empty_28 => NLW_inst_fifo_empty_28_UNCONNECTED,
      fifo_empty_29 => NLW_inst_fifo_empty_29_UNCONNECTED,
      fifo_empty_3 => NLW_inst_fifo_empty_3_UNCONNECTED,
      fifo_empty_30 => NLW_inst_fifo_empty_30_UNCONNECTED,
      fifo_empty_31 => NLW_inst_fifo_empty_31_UNCONNECTED,
      fifo_empty_32 => NLW_inst_fifo_empty_32_UNCONNECTED,
      fifo_empty_33 => NLW_inst_fifo_empty_33_UNCONNECTED,
      fifo_empty_34 => NLW_inst_fifo_empty_34_UNCONNECTED,
      fifo_empty_35 => NLW_inst_fifo_empty_35_UNCONNECTED,
      fifo_empty_36 => NLW_inst_fifo_empty_36_UNCONNECTED,
      fifo_empty_37 => NLW_inst_fifo_empty_37_UNCONNECTED,
      fifo_empty_38 => NLW_inst_fifo_empty_38_UNCONNECTED,
      fifo_empty_39 => NLW_inst_fifo_empty_39_UNCONNECTED,
      fifo_empty_4 => NLW_inst_fifo_empty_4_UNCONNECTED,
      fifo_empty_40 => NLW_inst_fifo_empty_40_UNCONNECTED,
      fifo_empty_41 => NLW_inst_fifo_empty_41_UNCONNECTED,
      fifo_empty_42 => NLW_inst_fifo_empty_42_UNCONNECTED,
      fifo_empty_43 => NLW_inst_fifo_empty_43_UNCONNECTED,
      fifo_empty_44 => NLW_inst_fifo_empty_44_UNCONNECTED,
      fifo_empty_45 => NLW_inst_fifo_empty_45_UNCONNECTED,
      fifo_empty_46 => NLW_inst_fifo_empty_46_UNCONNECTED,
      fifo_empty_47 => NLW_inst_fifo_empty_47_UNCONNECTED,
      fifo_empty_48 => NLW_inst_fifo_empty_48_UNCONNECTED,
      fifo_empty_49 => NLW_inst_fifo_empty_49_UNCONNECTED,
      fifo_empty_5 => NLW_inst_fifo_empty_5_UNCONNECTED,
      fifo_empty_50 => NLW_inst_fifo_empty_50_UNCONNECTED,
      fifo_empty_51 => NLW_inst_fifo_empty_51_UNCONNECTED,
      fifo_empty_6 => NLW_inst_fifo_empty_6_UNCONNECTED,
      fifo_empty_7 => NLW_inst_fifo_empty_7_UNCONNECTED,
      fifo_empty_8 => NLW_inst_fifo_empty_8_UNCONNECTED,
      fifo_empty_9 => NLW_inst_fifo_empty_9_UNCONNECTED,
      fifo_rd_clk_0 => '0',
      fifo_rd_clk_1 => '0',
      fifo_rd_clk_10 => '0',
      fifo_rd_clk_11 => '0',
      fifo_rd_clk_12 => '0',
      fifo_rd_clk_13 => '0',
      fifo_rd_clk_14 => '0',
      fifo_rd_clk_15 => '0',
      fifo_rd_clk_16 => '0',
      fifo_rd_clk_17 => '0',
      fifo_rd_clk_18 => '0',
      fifo_rd_clk_19 => '0',
      fifo_rd_clk_2 => '0',
      fifo_rd_clk_20 => '0',
      fifo_rd_clk_21 => '0',
      fifo_rd_clk_22 => '0',
      fifo_rd_clk_23 => '0',
      fifo_rd_clk_24 => '0',
      fifo_rd_clk_25 => '0',
      fifo_rd_clk_26 => '0',
      fifo_rd_clk_27 => '0',
      fifo_rd_clk_28 => '0',
      fifo_rd_clk_29 => '0',
      fifo_rd_clk_3 => '0',
      fifo_rd_clk_30 => '0',
      fifo_rd_clk_31 => '0',
      fifo_rd_clk_32 => '0',
      fifo_rd_clk_33 => '0',
      fifo_rd_clk_34 => '0',
      fifo_rd_clk_35 => '0',
      fifo_rd_clk_36 => '0',
      fifo_rd_clk_37 => '0',
      fifo_rd_clk_38 => '0',
      fifo_rd_clk_39 => '0',
      fifo_rd_clk_4 => '0',
      fifo_rd_clk_40 => '0',
      fifo_rd_clk_41 => '0',
      fifo_rd_clk_42 => '0',
      fifo_rd_clk_43 => '0',
      fifo_rd_clk_44 => '0',
      fifo_rd_clk_45 => '0',
      fifo_rd_clk_46 => '0',
      fifo_rd_clk_47 => '0',
      fifo_rd_clk_48 => '0',
      fifo_rd_clk_49 => '0',
      fifo_rd_clk_5 => '0',
      fifo_rd_clk_50 => '0',
      fifo_rd_clk_51 => '0',
      fifo_rd_clk_6 => '0',
      fifo_rd_clk_7 => '0',
      fifo_rd_clk_8 => '0',
      fifo_rd_clk_9 => '0',
      fifo_rd_data_valid => NLW_inst_fifo_rd_data_valid_UNCONNECTED,
      fifo_rd_en_0 => '0',
      fifo_rd_en_1 => '0',
      fifo_rd_en_10 => '0',
      fifo_rd_en_11 => '0',
      fifo_rd_en_12 => '0',
      fifo_rd_en_13 => '0',
      fifo_rd_en_14 => '0',
      fifo_rd_en_15 => '0',
      fifo_rd_en_16 => '0',
      fifo_rd_en_17 => '0',
      fifo_rd_en_18 => '0',
      fifo_rd_en_19 => '0',
      fifo_rd_en_2 => '0',
      fifo_rd_en_20 => '0',
      fifo_rd_en_21 => '0',
      fifo_rd_en_22 => '0',
      fifo_rd_en_23 => '0',
      fifo_rd_en_24 => '0',
      fifo_rd_en_25 => '0',
      fifo_rd_en_26 => '0',
      fifo_rd_en_27 => '0',
      fifo_rd_en_28 => '0',
      fifo_rd_en_29 => '0',
      fifo_rd_en_3 => '0',
      fifo_rd_en_30 => '0',
      fifo_rd_en_31 => '0',
      fifo_rd_en_32 => '0',
      fifo_rd_en_33 => '0',
      fifo_rd_en_34 => '0',
      fifo_rd_en_35 => '0',
      fifo_rd_en_36 => '0',
      fifo_rd_en_37 => '0',
      fifo_rd_en_38 => '0',
      fifo_rd_en_39 => '0',
      fifo_rd_en_4 => '0',
      fifo_rd_en_40 => '0',
      fifo_rd_en_41 => '0',
      fifo_rd_en_42 => '0',
      fifo_rd_en_43 => '0',
      fifo_rd_en_44 => '0',
      fifo_rd_en_45 => '0',
      fifo_rd_en_46 => '0',
      fifo_rd_en_47 => '0',
      fifo_rd_en_48 => '0',
      fifo_rd_en_49 => '0',
      fifo_rd_en_5 => '0',
      fifo_rd_en_50 => '0',
      fifo_rd_en_51 => '0',
      fifo_rd_en_6 => '0',
      fifo_rd_en_7 => '0',
      fifo_rd_en_8 => '0',
      fifo_rd_en_9 => '0',
      fifo_wr_clk_0 => NLW_inst_fifo_wr_clk_0_UNCONNECTED,
      fifo_wr_clk_13 => NLW_inst_fifo_wr_clk_13_UNCONNECTED,
      fifo_wr_clk_19 => NLW_inst_fifo_wr_clk_19_UNCONNECTED,
      fifo_wr_clk_26 => NLW_inst_fifo_wr_clk_26_UNCONNECTED,
      fifo_wr_clk_32 => NLW_inst_fifo_wr_clk_32_UNCONNECTED,
      fifo_wr_clk_39 => NLW_inst_fifo_wr_clk_39_UNCONNECTED,
      fifo_wr_clk_45 => NLW_inst_fifo_wr_clk_45_UNCONNECTED,
      fifo_wr_clk_6 => NLW_inst_fifo_wr_clk_6_UNCONNECTED,
      hs_rx_disable(4 downto 0) => B"00000",
      intf_rdy => NLW_inst_intf_rdy_UNCONNECTED,
      lp_rx_disable(4 downto 0) => B"00000",
      lp_rx_o_n(4 downto 0) => NLW_inst_lp_rx_o_n_UNCONNECTED(4 downto 0),
      lp_rx_o_p(4 downto 0) => NLW_inst_lp_rx_o_p_UNCONNECTED(4 downto 0),
      lptx_i_n(4 downto 0) => lptx_i_n(4 downto 0),
      lptx_i_p(4 downto 0) => lptx_i_p(4 downto 0),
      lptx_t(4 downto 0) => lptx_t(4 downto 0),
      multi_intf_lock_in => '0',
      phy_rden_bsc0(3 downto 0) => B"0000",
      phy_rden_bsc1(3 downto 0) => B"0000",
      phy_rden_bsc2(3 downto 0) => B"0000",
      phy_rden_bsc3(3 downto 0) => B"0000",
      phy_rden_bsc4(3 downto 0) => B"0000",
      phy_rden_bsc5(3 downto 0) => B"0000",
      phy_rden_bsc6(3 downto 0) => B"0000",
      phy_rden_bsc7(3 downto 0) => B"0000",
      pll0_clkout0 => NLW_inst_pll0_clkout0_UNCONNECTED,
      pll0_clkout1 => NLW_inst_pll0_clkout1_UNCONNECTED,
      pll0_locked => NLW_inst_pll0_locked_UNCONNECTED,
      pll1_clkout0 => NLW_inst_pll1_clkout0_UNCONNECTED,
      pll1_locked => NLW_inst_pll1_locked_UNCONNECTED,
      riu_addr_bg0(5 downto 0) => B"000000",
      riu_addr_bg0_bs0(5 downto 0) => B"000000",
      riu_addr_bg0_bs1(5 downto 0) => B"000000",
      riu_addr_bg1(5 downto 0) => B"000000",
      riu_addr_bg1_bs2(5 downto 0) => B"000000",
      riu_addr_bg1_bs3(5 downto 0) => B"000000",
      riu_addr_bg2(5 downto 0) => B"000000",
      riu_addr_bg2_bs4(5 downto 0) => B"000000",
      riu_addr_bg2_bs5(5 downto 0) => B"000000",
      riu_addr_bg3(5 downto 0) => B"000000",
      riu_addr_bg3_bs6(5 downto 0) => B"000000",
      riu_addr_bg3_bs7(5 downto 0) => B"000000",
      riu_clk => riu_clk,
      riu_nibble_sel_bg0(1 downto 0) => B"00",
      riu_nibble_sel_bg0_bs0 => '0',
      riu_nibble_sel_bg0_bs1 => '0',
      riu_nibble_sel_bg1(1 downto 0) => B"00",
      riu_nibble_sel_bg1_bs2 => '0',
      riu_nibble_sel_bg1_bs3 => '0',
      riu_nibble_sel_bg2(1 downto 0) => B"00",
      riu_nibble_sel_bg2_bs4 => '0',
      riu_nibble_sel_bg2_bs5 => '0',
      riu_nibble_sel_bg3(1 downto 0) => B"00",
      riu_nibble_sel_bg3_bs6 => '0',
      riu_nibble_sel_bg3_bs7 => '0',
      riu_rd_data_bg0(15 downto 0) => NLW_inst_riu_rd_data_bg0_UNCONNECTED(15 downto 0),
      riu_rd_data_bg0_bs0(15 downto 0) => NLW_inst_riu_rd_data_bg0_bs0_UNCONNECTED(15 downto 0),
      riu_rd_data_bg0_bs1(15 downto 0) => NLW_inst_riu_rd_data_bg0_bs1_UNCONNECTED(15 downto 0),
      riu_rd_data_bg1(15 downto 0) => NLW_inst_riu_rd_data_bg1_UNCONNECTED(15 downto 0),
      riu_rd_data_bg1_bs2(15 downto 0) => NLW_inst_riu_rd_data_bg1_bs2_UNCONNECTED(15 downto 0),
      riu_rd_data_bg1_bs3(15 downto 0) => NLW_inst_riu_rd_data_bg1_bs3_UNCONNECTED(15 downto 0),
      riu_rd_data_bg2(15 downto 0) => NLW_inst_riu_rd_data_bg2_UNCONNECTED(15 downto 0),
      riu_rd_data_bg2_bs4(15 downto 0) => NLW_inst_riu_rd_data_bg2_bs4_UNCONNECTED(15 downto 0),
      riu_rd_data_bg2_bs5(15 downto 0) => NLW_inst_riu_rd_data_bg2_bs5_UNCONNECTED(15 downto 0),
      riu_rd_data_bg3(15 downto 0) => NLW_inst_riu_rd_data_bg3_UNCONNECTED(15 downto 0),
      riu_rd_data_bg3_bs6(15 downto 0) => NLW_inst_riu_rd_data_bg3_bs6_UNCONNECTED(15 downto 0),
      riu_rd_data_bg3_bs7(15 downto 0) => NLW_inst_riu_rd_data_bg3_bs7_UNCONNECTED(15 downto 0),
      riu_valid_bg0 => NLW_inst_riu_valid_bg0_UNCONNECTED,
      riu_valid_bg0_bs0 => NLW_inst_riu_valid_bg0_bs0_UNCONNECTED,
      riu_valid_bg0_bs1 => NLW_inst_riu_valid_bg0_bs1_UNCONNECTED,
      riu_valid_bg1 => NLW_inst_riu_valid_bg1_UNCONNECTED,
      riu_valid_bg1_bs2 => NLW_inst_riu_valid_bg1_bs2_UNCONNECTED,
      riu_valid_bg1_bs3 => NLW_inst_riu_valid_bg1_bs3_UNCONNECTED,
      riu_valid_bg2 => NLW_inst_riu_valid_bg2_UNCONNECTED,
      riu_valid_bg2_bs4 => NLW_inst_riu_valid_bg2_bs4_UNCONNECTED,
      riu_valid_bg2_bs5 => NLW_inst_riu_valid_bg2_bs5_UNCONNECTED,
      riu_valid_bg3 => NLW_inst_riu_valid_bg3_UNCONNECTED,
      riu_valid_bg3_bs6 => NLW_inst_riu_valid_bg3_bs6_UNCONNECTED,
      riu_valid_bg3_bs7 => NLW_inst_riu_valid_bg3_bs7_UNCONNECTED,
      riu_wr_data_bg0(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg0_bs0(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg0_bs1(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg1(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg1_bs2(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg1_bs3(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg2(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg2_bs4(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg2_bs5(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg3(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg3_bs6(15 downto 0) => B"0000000000000000",
      riu_wr_data_bg3_bs7(15 downto 0) => B"0000000000000000",
      riu_wr_en_bg0 => '0',
      riu_wr_en_bg0_bs0 => '0',
      riu_wr_en_bg0_bs1 => '0',
      riu_wr_en_bg1 => '0',
      riu_wr_en_bg1_bs2 => '0',
      riu_wr_en_bg1_bs3 => '0',
      riu_wr_en_bg2 => '0',
      riu_wr_en_bg2_bs4 => '0',
      riu_wr_en_bg2_bs5 => '0',
      riu_wr_en_bg3 => '0',
      riu_wr_en_bg3_bs6 => '0',
      riu_wr_en_bg3_bs7 => '0',
      rst => rst,
      rst_seq_done => rst_seq_done,
      rx_bitslip_sync_done => NLW_inst_rx_bitslip_sync_done_UNCONNECTED,
      rx_ce_0 => '0',
      rx_ce_1 => '0',
      rx_ce_10 => '0',
      rx_ce_11 => '0',
      rx_ce_12 => '0',
      rx_ce_13 => '0',
      rx_ce_14 => '0',
      rx_ce_15 => '0',
      rx_ce_16 => '0',
      rx_ce_17 => '0',
      rx_ce_18 => '0',
      rx_ce_19 => '0',
      rx_ce_2 => '0',
      rx_ce_20 => '0',
      rx_ce_21 => '0',
      rx_ce_22 => '0',
      rx_ce_23 => '0',
      rx_ce_24 => '0',
      rx_ce_25 => '0',
      rx_ce_26 => '0',
      rx_ce_27 => '0',
      rx_ce_28 => '0',
      rx_ce_29 => '0',
      rx_ce_3 => '0',
      rx_ce_30 => '0',
      rx_ce_31 => '0',
      rx_ce_32 => '0',
      rx_ce_33 => '0',
      rx_ce_34 => '0',
      rx_ce_35 => '0',
      rx_ce_36 => '0',
      rx_ce_37 => '0',
      rx_ce_38 => '0',
      rx_ce_39 => '0',
      rx_ce_4 => '0',
      rx_ce_40 => '0',
      rx_ce_41 => '0',
      rx_ce_42 => '0',
      rx_ce_43 => '0',
      rx_ce_44 => '0',
      rx_ce_45 => '0',
      rx_ce_46 => '0',
      rx_ce_47 => '0',
      rx_ce_48 => '0',
      rx_ce_49 => '0',
      rx_ce_5 => '0',
      rx_ce_50 => '0',
      rx_ce_51 => '0',
      rx_ce_6 => '0',
      rx_ce_7 => '0',
      rx_ce_8 => '0',
      rx_ce_9 => '0',
      rx_ce_ext_0 => '0',
      rx_ce_ext_1 => '0',
      rx_ce_ext_10 => '0',
      rx_ce_ext_11 => '0',
      rx_ce_ext_12 => '0',
      rx_ce_ext_13 => '0',
      rx_ce_ext_14 => '0',
      rx_ce_ext_15 => '0',
      rx_ce_ext_16 => '0',
      rx_ce_ext_17 => '0',
      rx_ce_ext_18 => '0',
      rx_ce_ext_19 => '0',
      rx_ce_ext_2 => '0',
      rx_ce_ext_20 => '0',
      rx_ce_ext_21 => '0',
      rx_ce_ext_22 => '0',
      rx_ce_ext_23 => '0',
      rx_ce_ext_24 => '0',
      rx_ce_ext_25 => '0',
      rx_ce_ext_26 => '0',
      rx_ce_ext_27 => '0',
      rx_ce_ext_28 => '0',
      rx_ce_ext_29 => '0',
      rx_ce_ext_3 => '0',
      rx_ce_ext_30 => '0',
      rx_ce_ext_31 => '0',
      rx_ce_ext_32 => '0',
      rx_ce_ext_33 => '0',
      rx_ce_ext_34 => '0',
      rx_ce_ext_35 => '0',
      rx_ce_ext_36 => '0',
      rx_ce_ext_37 => '0',
      rx_ce_ext_38 => '0',
      rx_ce_ext_39 => '0',
      rx_ce_ext_4 => '0',
      rx_ce_ext_40 => '0',
      rx_ce_ext_41 => '0',
      rx_ce_ext_42 => '0',
      rx_ce_ext_43 => '0',
      rx_ce_ext_44 => '0',
      rx_ce_ext_45 => '0',
      rx_ce_ext_46 => '0',
      rx_ce_ext_47 => '0',
      rx_ce_ext_48 => '0',
      rx_ce_ext_49 => '0',
      rx_ce_ext_5 => '0',
      rx_ce_ext_50 => '0',
      rx_ce_ext_51 => '0',
      rx_ce_ext_6 => '0',
      rx_ce_ext_7 => '0',
      rx_ce_ext_8 => '0',
      rx_ce_ext_9 => '0',
      rx_clk => '0',
      rx_cntvaluein_0(8 downto 0) => B"000000000",
      rx_cntvaluein_1(8 downto 0) => B"000000000",
      rx_cntvaluein_10(8 downto 0) => B"000000000",
      rx_cntvaluein_11(8 downto 0) => B"000000000",
      rx_cntvaluein_12(8 downto 0) => B"000000000",
      rx_cntvaluein_13(8 downto 0) => B"000000000",
      rx_cntvaluein_14(8 downto 0) => B"000000000",
      rx_cntvaluein_15(8 downto 0) => B"000000000",
      rx_cntvaluein_16(8 downto 0) => B"000000000",
      rx_cntvaluein_17(8 downto 0) => B"000000000",
      rx_cntvaluein_18(8 downto 0) => B"000000000",
      rx_cntvaluein_19(8 downto 0) => B"000000000",
      rx_cntvaluein_2(8 downto 0) => B"000000000",
      rx_cntvaluein_20(8 downto 0) => B"000000000",
      rx_cntvaluein_21(8 downto 0) => B"000000000",
      rx_cntvaluein_22(8 downto 0) => B"000000000",
      rx_cntvaluein_23(8 downto 0) => B"000000000",
      rx_cntvaluein_24(8 downto 0) => B"000000000",
      rx_cntvaluein_25(8 downto 0) => B"000000000",
      rx_cntvaluein_26(8 downto 0) => B"000000000",
      rx_cntvaluein_27(8 downto 0) => B"000000000",
      rx_cntvaluein_28(8 downto 0) => B"000000000",
      rx_cntvaluein_29(8 downto 0) => B"000000000",
      rx_cntvaluein_3(8 downto 0) => B"000000000",
      rx_cntvaluein_30(8 downto 0) => B"000000000",
      rx_cntvaluein_31(8 downto 0) => B"000000000",
      rx_cntvaluein_32(8 downto 0) => B"000000000",
      rx_cntvaluein_33(8 downto 0) => B"000000000",
      rx_cntvaluein_34(8 downto 0) => B"000000000",
      rx_cntvaluein_35(8 downto 0) => B"000000000",
      rx_cntvaluein_36(8 downto 0) => B"000000000",
      rx_cntvaluein_37(8 downto 0) => B"000000000",
      rx_cntvaluein_38(8 downto 0) => B"000000000",
      rx_cntvaluein_39(8 downto 0) => B"000000000",
      rx_cntvaluein_4(8 downto 0) => B"000000000",
      rx_cntvaluein_40(8 downto 0) => B"000000000",
      rx_cntvaluein_41(8 downto 0) => B"000000000",
      rx_cntvaluein_42(8 downto 0) => B"000000000",
      rx_cntvaluein_43(8 downto 0) => B"000000000",
      rx_cntvaluein_44(8 downto 0) => B"000000000",
      rx_cntvaluein_45(8 downto 0) => B"000000000",
      rx_cntvaluein_46(8 downto 0) => B"000000000",
      rx_cntvaluein_47(8 downto 0) => B"000000000",
      rx_cntvaluein_48(8 downto 0) => B"000000000",
      rx_cntvaluein_49(8 downto 0) => B"000000000",
      rx_cntvaluein_5(8 downto 0) => B"000000000",
      rx_cntvaluein_50(8 downto 0) => B"000000000",
      rx_cntvaluein_51(8 downto 0) => B"000000000",
      rx_cntvaluein_6(8 downto 0) => B"000000000",
      rx_cntvaluein_7(8 downto 0) => B"000000000",
      rx_cntvaluein_8(8 downto 0) => B"000000000",
      rx_cntvaluein_9(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_0(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_1(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_10(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_11(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_12(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_13(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_14(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_15(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_16(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_17(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_18(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_19(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_2(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_20(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_21(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_22(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_23(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_24(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_25(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_26(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_27(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_28(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_29(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_3(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_30(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_31(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_32(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_33(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_34(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_35(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_36(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_37(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_38(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_39(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_4(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_40(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_41(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_42(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_43(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_44(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_45(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_46(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_47(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_48(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_49(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_5(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_50(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_51(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_6(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_7(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_8(8 downto 0) => B"000000000",
      rx_cntvaluein_ext_9(8 downto 0) => B"000000000",
      rx_cntvalueout_0(8 downto 0) => NLW_inst_rx_cntvalueout_0_UNCONNECTED(8 downto 0),
      rx_cntvalueout_1(8 downto 0) => NLW_inst_rx_cntvalueout_1_UNCONNECTED(8 downto 0),
      rx_cntvalueout_10(8 downto 0) => NLW_inst_rx_cntvalueout_10_UNCONNECTED(8 downto 0),
      rx_cntvalueout_11(8 downto 0) => NLW_inst_rx_cntvalueout_11_UNCONNECTED(8 downto 0),
      rx_cntvalueout_12(8 downto 0) => NLW_inst_rx_cntvalueout_12_UNCONNECTED(8 downto 0),
      rx_cntvalueout_13(8 downto 0) => NLW_inst_rx_cntvalueout_13_UNCONNECTED(8 downto 0),
      rx_cntvalueout_14(8 downto 0) => NLW_inst_rx_cntvalueout_14_UNCONNECTED(8 downto 0),
      rx_cntvalueout_15(8 downto 0) => NLW_inst_rx_cntvalueout_15_UNCONNECTED(8 downto 0),
      rx_cntvalueout_16(8 downto 0) => NLW_inst_rx_cntvalueout_16_UNCONNECTED(8 downto 0),
      rx_cntvalueout_17(8 downto 0) => NLW_inst_rx_cntvalueout_17_UNCONNECTED(8 downto 0),
      rx_cntvalueout_18(8 downto 0) => NLW_inst_rx_cntvalueout_18_UNCONNECTED(8 downto 0),
      rx_cntvalueout_19(8 downto 0) => NLW_inst_rx_cntvalueout_19_UNCONNECTED(8 downto 0),
      rx_cntvalueout_2(8 downto 0) => NLW_inst_rx_cntvalueout_2_UNCONNECTED(8 downto 0),
      rx_cntvalueout_20(8 downto 0) => NLW_inst_rx_cntvalueout_20_UNCONNECTED(8 downto 0),
      rx_cntvalueout_21(8 downto 0) => NLW_inst_rx_cntvalueout_21_UNCONNECTED(8 downto 0),
      rx_cntvalueout_22(8 downto 0) => NLW_inst_rx_cntvalueout_22_UNCONNECTED(8 downto 0),
      rx_cntvalueout_23(8 downto 0) => NLW_inst_rx_cntvalueout_23_UNCONNECTED(8 downto 0),
      rx_cntvalueout_24(8 downto 0) => NLW_inst_rx_cntvalueout_24_UNCONNECTED(8 downto 0),
      rx_cntvalueout_25(8 downto 0) => NLW_inst_rx_cntvalueout_25_UNCONNECTED(8 downto 0),
      rx_cntvalueout_26(8 downto 0) => NLW_inst_rx_cntvalueout_26_UNCONNECTED(8 downto 0),
      rx_cntvalueout_27(8 downto 0) => NLW_inst_rx_cntvalueout_27_UNCONNECTED(8 downto 0),
      rx_cntvalueout_28(8 downto 0) => NLW_inst_rx_cntvalueout_28_UNCONNECTED(8 downto 0),
      rx_cntvalueout_29(8 downto 0) => NLW_inst_rx_cntvalueout_29_UNCONNECTED(8 downto 0),
      rx_cntvalueout_3(8 downto 0) => NLW_inst_rx_cntvalueout_3_UNCONNECTED(8 downto 0),
      rx_cntvalueout_30(8 downto 0) => NLW_inst_rx_cntvalueout_30_UNCONNECTED(8 downto 0),
      rx_cntvalueout_31(8 downto 0) => NLW_inst_rx_cntvalueout_31_UNCONNECTED(8 downto 0),
      rx_cntvalueout_32(8 downto 0) => NLW_inst_rx_cntvalueout_32_UNCONNECTED(8 downto 0),
      rx_cntvalueout_33(8 downto 0) => NLW_inst_rx_cntvalueout_33_UNCONNECTED(8 downto 0),
      rx_cntvalueout_34(8 downto 0) => NLW_inst_rx_cntvalueout_34_UNCONNECTED(8 downto 0),
      rx_cntvalueout_35(8 downto 0) => NLW_inst_rx_cntvalueout_35_UNCONNECTED(8 downto 0),
      rx_cntvalueout_36(8 downto 0) => NLW_inst_rx_cntvalueout_36_UNCONNECTED(8 downto 0),
      rx_cntvalueout_37(8 downto 0) => NLW_inst_rx_cntvalueout_37_UNCONNECTED(8 downto 0),
      rx_cntvalueout_38(8 downto 0) => NLW_inst_rx_cntvalueout_38_UNCONNECTED(8 downto 0),
      rx_cntvalueout_39(8 downto 0) => NLW_inst_rx_cntvalueout_39_UNCONNECTED(8 downto 0),
      rx_cntvalueout_4(8 downto 0) => NLW_inst_rx_cntvalueout_4_UNCONNECTED(8 downto 0),
      rx_cntvalueout_40(8 downto 0) => NLW_inst_rx_cntvalueout_40_UNCONNECTED(8 downto 0),
      rx_cntvalueout_41(8 downto 0) => NLW_inst_rx_cntvalueout_41_UNCONNECTED(8 downto 0),
      rx_cntvalueout_42(8 downto 0) => NLW_inst_rx_cntvalueout_42_UNCONNECTED(8 downto 0),
      rx_cntvalueout_43(8 downto 0) => NLW_inst_rx_cntvalueout_43_UNCONNECTED(8 downto 0),
      rx_cntvalueout_44(8 downto 0) => NLW_inst_rx_cntvalueout_44_UNCONNECTED(8 downto 0),
      rx_cntvalueout_45(8 downto 0) => NLW_inst_rx_cntvalueout_45_UNCONNECTED(8 downto 0),
      rx_cntvalueout_46(8 downto 0) => NLW_inst_rx_cntvalueout_46_UNCONNECTED(8 downto 0),
      rx_cntvalueout_47(8 downto 0) => NLW_inst_rx_cntvalueout_47_UNCONNECTED(8 downto 0),
      rx_cntvalueout_48(8 downto 0) => NLW_inst_rx_cntvalueout_48_UNCONNECTED(8 downto 0),
      rx_cntvalueout_49(8 downto 0) => NLW_inst_rx_cntvalueout_49_UNCONNECTED(8 downto 0),
      rx_cntvalueout_5(8 downto 0) => NLW_inst_rx_cntvalueout_5_UNCONNECTED(8 downto 0),
      rx_cntvalueout_50(8 downto 0) => NLW_inst_rx_cntvalueout_50_UNCONNECTED(8 downto 0),
      rx_cntvalueout_51(8 downto 0) => NLW_inst_rx_cntvalueout_51_UNCONNECTED(8 downto 0),
      rx_cntvalueout_6(8 downto 0) => NLW_inst_rx_cntvalueout_6_UNCONNECTED(8 downto 0),
      rx_cntvalueout_7(8 downto 0) => NLW_inst_rx_cntvalueout_7_UNCONNECTED(8 downto 0),
      rx_cntvalueout_8(8 downto 0) => NLW_inst_rx_cntvalueout_8_UNCONNECTED(8 downto 0),
      rx_cntvalueout_9(8 downto 0) => NLW_inst_rx_cntvalueout_9_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_0(8 downto 0) => NLW_inst_rx_cntvalueout_ext_0_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_1(8 downto 0) => NLW_inst_rx_cntvalueout_ext_1_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_10(8 downto 0) => NLW_inst_rx_cntvalueout_ext_10_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_11(8 downto 0) => NLW_inst_rx_cntvalueout_ext_11_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_12(8 downto 0) => NLW_inst_rx_cntvalueout_ext_12_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_13(8 downto 0) => NLW_inst_rx_cntvalueout_ext_13_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_14(8 downto 0) => NLW_inst_rx_cntvalueout_ext_14_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_15(8 downto 0) => NLW_inst_rx_cntvalueout_ext_15_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_16(8 downto 0) => NLW_inst_rx_cntvalueout_ext_16_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_17(8 downto 0) => NLW_inst_rx_cntvalueout_ext_17_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_18(8 downto 0) => NLW_inst_rx_cntvalueout_ext_18_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_19(8 downto 0) => NLW_inst_rx_cntvalueout_ext_19_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_2(8 downto 0) => NLW_inst_rx_cntvalueout_ext_2_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_20(8 downto 0) => NLW_inst_rx_cntvalueout_ext_20_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_21(8 downto 0) => NLW_inst_rx_cntvalueout_ext_21_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_22(8 downto 0) => NLW_inst_rx_cntvalueout_ext_22_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_23(8 downto 0) => NLW_inst_rx_cntvalueout_ext_23_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_24(8 downto 0) => NLW_inst_rx_cntvalueout_ext_24_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_25(8 downto 0) => NLW_inst_rx_cntvalueout_ext_25_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_26(8 downto 0) => NLW_inst_rx_cntvalueout_ext_26_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_27(8 downto 0) => NLW_inst_rx_cntvalueout_ext_27_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_28(8 downto 0) => NLW_inst_rx_cntvalueout_ext_28_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_29(8 downto 0) => NLW_inst_rx_cntvalueout_ext_29_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_3(8 downto 0) => NLW_inst_rx_cntvalueout_ext_3_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_30(8 downto 0) => NLW_inst_rx_cntvalueout_ext_30_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_31(8 downto 0) => NLW_inst_rx_cntvalueout_ext_31_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_32(8 downto 0) => NLW_inst_rx_cntvalueout_ext_32_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_33(8 downto 0) => NLW_inst_rx_cntvalueout_ext_33_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_34(8 downto 0) => NLW_inst_rx_cntvalueout_ext_34_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_35(8 downto 0) => NLW_inst_rx_cntvalueout_ext_35_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_36(8 downto 0) => NLW_inst_rx_cntvalueout_ext_36_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_37(8 downto 0) => NLW_inst_rx_cntvalueout_ext_37_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_38(8 downto 0) => NLW_inst_rx_cntvalueout_ext_38_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_39(8 downto 0) => NLW_inst_rx_cntvalueout_ext_39_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_4(8 downto 0) => NLW_inst_rx_cntvalueout_ext_4_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_40(8 downto 0) => NLW_inst_rx_cntvalueout_ext_40_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_41(8 downto 0) => NLW_inst_rx_cntvalueout_ext_41_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_42(8 downto 0) => NLW_inst_rx_cntvalueout_ext_42_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_43(8 downto 0) => NLW_inst_rx_cntvalueout_ext_43_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_44(8 downto 0) => NLW_inst_rx_cntvalueout_ext_44_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_45(8 downto 0) => NLW_inst_rx_cntvalueout_ext_45_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_46(8 downto 0) => NLW_inst_rx_cntvalueout_ext_46_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_47(8 downto 0) => NLW_inst_rx_cntvalueout_ext_47_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_48(8 downto 0) => NLW_inst_rx_cntvalueout_ext_48_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_49(8 downto 0) => NLW_inst_rx_cntvalueout_ext_49_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_5(8 downto 0) => NLW_inst_rx_cntvalueout_ext_5_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_50(8 downto 0) => NLW_inst_rx_cntvalueout_ext_50_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_51(8 downto 0) => NLW_inst_rx_cntvalueout_ext_51_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_6(8 downto 0) => NLW_inst_rx_cntvalueout_ext_6_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_7(8 downto 0) => NLW_inst_rx_cntvalueout_ext_7_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_8(8 downto 0) => NLW_inst_rx_cntvalueout_ext_8_UNCONNECTED(8 downto 0),
      rx_cntvalueout_ext_9(8 downto 0) => NLW_inst_rx_cntvalueout_ext_9_UNCONNECTED(8 downto 0),
      rx_en_vtc_0 => '0',
      rx_en_vtc_1 => '0',
      rx_en_vtc_10 => '0',
      rx_en_vtc_11 => '0',
      rx_en_vtc_12 => '0',
      rx_en_vtc_13 => '0',
      rx_en_vtc_14 => '0',
      rx_en_vtc_15 => '0',
      rx_en_vtc_16 => '0',
      rx_en_vtc_17 => '0',
      rx_en_vtc_18 => '0',
      rx_en_vtc_19 => '0',
      rx_en_vtc_2 => '0',
      rx_en_vtc_20 => '0',
      rx_en_vtc_21 => '0',
      rx_en_vtc_22 => '0',
      rx_en_vtc_23 => '0',
      rx_en_vtc_24 => '0',
      rx_en_vtc_25 => '0',
      rx_en_vtc_26 => '0',
      rx_en_vtc_27 => '0',
      rx_en_vtc_28 => '0',
      rx_en_vtc_29 => '0',
      rx_en_vtc_3 => '0',
      rx_en_vtc_30 => '0',
      rx_en_vtc_31 => '0',
      rx_en_vtc_32 => '0',
      rx_en_vtc_33 => '0',
      rx_en_vtc_34 => '0',
      rx_en_vtc_35 => '0',
      rx_en_vtc_36 => '0',
      rx_en_vtc_37 => '0',
      rx_en_vtc_38 => '0',
      rx_en_vtc_39 => '0',
      rx_en_vtc_4 => '0',
      rx_en_vtc_40 => '0',
      rx_en_vtc_41 => '0',
      rx_en_vtc_42 => '0',
      rx_en_vtc_43 => '0',
      rx_en_vtc_44 => '0',
      rx_en_vtc_45 => '0',
      rx_en_vtc_46 => '0',
      rx_en_vtc_47 => '0',
      rx_en_vtc_48 => '0',
      rx_en_vtc_49 => '0',
      rx_en_vtc_5 => '0',
      rx_en_vtc_50 => '0',
      rx_en_vtc_51 => '0',
      rx_en_vtc_6 => '0',
      rx_en_vtc_7 => '0',
      rx_en_vtc_8 => '0',
      rx_en_vtc_9 => '0',
      rx_en_vtc_ext_0 => '0',
      rx_en_vtc_ext_1 => '0',
      rx_en_vtc_ext_10 => '0',
      rx_en_vtc_ext_11 => '0',
      rx_en_vtc_ext_12 => '0',
      rx_en_vtc_ext_13 => '0',
      rx_en_vtc_ext_14 => '0',
      rx_en_vtc_ext_15 => '0',
      rx_en_vtc_ext_16 => '0',
      rx_en_vtc_ext_17 => '0',
      rx_en_vtc_ext_18 => '0',
      rx_en_vtc_ext_19 => '0',
      rx_en_vtc_ext_2 => '0',
      rx_en_vtc_ext_20 => '0',
      rx_en_vtc_ext_21 => '0',
      rx_en_vtc_ext_22 => '0',
      rx_en_vtc_ext_23 => '0',
      rx_en_vtc_ext_24 => '0',
      rx_en_vtc_ext_25 => '0',
      rx_en_vtc_ext_26 => '0',
      rx_en_vtc_ext_27 => '0',
      rx_en_vtc_ext_28 => '0',
      rx_en_vtc_ext_29 => '0',
      rx_en_vtc_ext_3 => '0',
      rx_en_vtc_ext_30 => '0',
      rx_en_vtc_ext_31 => '0',
      rx_en_vtc_ext_32 => '0',
      rx_en_vtc_ext_33 => '0',
      rx_en_vtc_ext_34 => '0',
      rx_en_vtc_ext_35 => '0',
      rx_en_vtc_ext_36 => '0',
      rx_en_vtc_ext_37 => '0',
      rx_en_vtc_ext_38 => '0',
      rx_en_vtc_ext_39 => '0',
      rx_en_vtc_ext_4 => '0',
      rx_en_vtc_ext_40 => '0',
      rx_en_vtc_ext_41 => '0',
      rx_en_vtc_ext_42 => '0',
      rx_en_vtc_ext_43 => '0',
      rx_en_vtc_ext_44 => '0',
      rx_en_vtc_ext_45 => '0',
      rx_en_vtc_ext_46 => '0',
      rx_en_vtc_ext_47 => '0',
      rx_en_vtc_ext_48 => '0',
      rx_en_vtc_ext_49 => '0',
      rx_en_vtc_ext_5 => '0',
      rx_en_vtc_ext_50 => '0',
      rx_en_vtc_ext_51 => '0',
      rx_en_vtc_ext_6 => '0',
      rx_en_vtc_ext_7 => '0',
      rx_en_vtc_ext_8 => '0',
      rx_en_vtc_ext_9 => '0',
      rx_inc_0 => '0',
      rx_inc_1 => '0',
      rx_inc_10 => '0',
      rx_inc_11 => '0',
      rx_inc_12 => '0',
      rx_inc_13 => '0',
      rx_inc_14 => '0',
      rx_inc_15 => '0',
      rx_inc_16 => '0',
      rx_inc_17 => '0',
      rx_inc_18 => '0',
      rx_inc_19 => '0',
      rx_inc_2 => '0',
      rx_inc_20 => '0',
      rx_inc_21 => '0',
      rx_inc_22 => '0',
      rx_inc_23 => '0',
      rx_inc_24 => '0',
      rx_inc_25 => '0',
      rx_inc_26 => '0',
      rx_inc_27 => '0',
      rx_inc_28 => '0',
      rx_inc_29 => '0',
      rx_inc_3 => '0',
      rx_inc_30 => '0',
      rx_inc_31 => '0',
      rx_inc_32 => '0',
      rx_inc_33 => '0',
      rx_inc_34 => '0',
      rx_inc_35 => '0',
      rx_inc_36 => '0',
      rx_inc_37 => '0',
      rx_inc_38 => '0',
      rx_inc_39 => '0',
      rx_inc_4 => '0',
      rx_inc_40 => '0',
      rx_inc_41 => '0',
      rx_inc_42 => '0',
      rx_inc_43 => '0',
      rx_inc_44 => '0',
      rx_inc_45 => '0',
      rx_inc_46 => '0',
      rx_inc_47 => '0',
      rx_inc_48 => '0',
      rx_inc_49 => '0',
      rx_inc_5 => '0',
      rx_inc_50 => '0',
      rx_inc_51 => '0',
      rx_inc_6 => '0',
      rx_inc_7 => '0',
      rx_inc_8 => '0',
      rx_inc_9 => '0',
      rx_inc_ext_0 => '0',
      rx_inc_ext_1 => '0',
      rx_inc_ext_10 => '0',
      rx_inc_ext_11 => '0',
      rx_inc_ext_12 => '0',
      rx_inc_ext_13 => '0',
      rx_inc_ext_14 => '0',
      rx_inc_ext_15 => '0',
      rx_inc_ext_16 => '0',
      rx_inc_ext_17 => '0',
      rx_inc_ext_18 => '0',
      rx_inc_ext_19 => '0',
      rx_inc_ext_2 => '0',
      rx_inc_ext_20 => '0',
      rx_inc_ext_21 => '0',
      rx_inc_ext_22 => '0',
      rx_inc_ext_23 => '0',
      rx_inc_ext_24 => '0',
      rx_inc_ext_25 => '0',
      rx_inc_ext_26 => '0',
      rx_inc_ext_27 => '0',
      rx_inc_ext_28 => '0',
      rx_inc_ext_29 => '0',
      rx_inc_ext_3 => '0',
      rx_inc_ext_30 => '0',
      rx_inc_ext_31 => '0',
      rx_inc_ext_32 => '0',
      rx_inc_ext_33 => '0',
      rx_inc_ext_34 => '0',
      rx_inc_ext_35 => '0',
      rx_inc_ext_36 => '0',
      rx_inc_ext_37 => '0',
      rx_inc_ext_38 => '0',
      rx_inc_ext_39 => '0',
      rx_inc_ext_4 => '0',
      rx_inc_ext_40 => '0',
      rx_inc_ext_41 => '0',
      rx_inc_ext_42 => '0',
      rx_inc_ext_43 => '0',
      rx_inc_ext_44 => '0',
      rx_inc_ext_45 => '0',
      rx_inc_ext_46 => '0',
      rx_inc_ext_47 => '0',
      rx_inc_ext_48 => '0',
      rx_inc_ext_49 => '0',
      rx_inc_ext_5 => '0',
      rx_inc_ext_50 => '0',
      rx_inc_ext_51 => '0',
      rx_inc_ext_6 => '0',
      rx_inc_ext_7 => '0',
      rx_inc_ext_8 => '0',
      rx_inc_ext_9 => '0',
      rx_load_0 => '0',
      rx_load_1 => '0',
      rx_load_10 => '0',
      rx_load_11 => '0',
      rx_load_12 => '0',
      rx_load_13 => '0',
      rx_load_14 => '0',
      rx_load_15 => '0',
      rx_load_16 => '0',
      rx_load_17 => '0',
      rx_load_18 => '0',
      rx_load_19 => '0',
      rx_load_2 => '0',
      rx_load_20 => '0',
      rx_load_21 => '0',
      rx_load_22 => '0',
      rx_load_23 => '0',
      rx_load_24 => '0',
      rx_load_25 => '0',
      rx_load_26 => '0',
      rx_load_27 => '0',
      rx_load_28 => '0',
      rx_load_29 => '0',
      rx_load_3 => '0',
      rx_load_30 => '0',
      rx_load_31 => '0',
      rx_load_32 => '0',
      rx_load_33 => '0',
      rx_load_34 => '0',
      rx_load_35 => '0',
      rx_load_36 => '0',
      rx_load_37 => '0',
      rx_load_38 => '0',
      rx_load_39 => '0',
      rx_load_4 => '0',
      rx_load_40 => '0',
      rx_load_41 => '0',
      rx_load_42 => '0',
      rx_load_43 => '0',
      rx_load_44 => '0',
      rx_load_45 => '0',
      rx_load_46 => '0',
      rx_load_47 => '0',
      rx_load_48 => '0',
      rx_load_49 => '0',
      rx_load_5 => '0',
      rx_load_50 => '0',
      rx_load_51 => '0',
      rx_load_6 => '0',
      rx_load_7 => '0',
      rx_load_8 => '0',
      rx_load_9 => '0',
      rx_load_ext_0 => '0',
      rx_load_ext_1 => '0',
      rx_load_ext_10 => '0',
      rx_load_ext_11 => '0',
      rx_load_ext_12 => '0',
      rx_load_ext_13 => '0',
      rx_load_ext_14 => '0',
      rx_load_ext_15 => '0',
      rx_load_ext_16 => '0',
      rx_load_ext_17 => '0',
      rx_load_ext_18 => '0',
      rx_load_ext_19 => '0',
      rx_load_ext_2 => '0',
      rx_load_ext_20 => '0',
      rx_load_ext_21 => '0',
      rx_load_ext_22 => '0',
      rx_load_ext_23 => '0',
      rx_load_ext_24 => '0',
      rx_load_ext_25 => '0',
      rx_load_ext_26 => '0',
      rx_load_ext_27 => '0',
      rx_load_ext_28 => '0',
      rx_load_ext_29 => '0',
      rx_load_ext_3 => '0',
      rx_load_ext_30 => '0',
      rx_load_ext_31 => '0',
      rx_load_ext_32 => '0',
      rx_load_ext_33 => '0',
      rx_load_ext_34 => '0',
      rx_load_ext_35 => '0',
      rx_load_ext_36 => '0',
      rx_load_ext_37 => '0',
      rx_load_ext_38 => '0',
      rx_load_ext_39 => '0',
      rx_load_ext_4 => '0',
      rx_load_ext_40 => '0',
      rx_load_ext_41 => '0',
      rx_load_ext_42 => '0',
      rx_load_ext_43 => '0',
      rx_load_ext_44 => '0',
      rx_load_ext_45 => '0',
      rx_load_ext_46 => '0',
      rx_load_ext_47 => '0',
      rx_load_ext_48 => '0',
      rx_load_ext_49 => '0',
      rx_load_ext_5 => '0',
      rx_load_ext_50 => '0',
      rx_load_ext_51 => '0',
      rx_load_ext_6 => '0',
      rx_load_ext_7 => '0',
      rx_load_ext_8 => '0',
      rx_load_ext_9 => '0',
      rxtx_bitslip_sync_done => NLW_inst_rxtx_bitslip_sync_done_UNCONNECTED,
      shared_pll0_clkout0_in => shared_pll0_clkout0_in,
      shared_pll0_clkoutphy_in => shared_pll0_clkoutphy_in,
      shared_pll0_clkoutphy_out => NLW_inst_shared_pll0_clkoutphy_out_UNCONNECTED,
      shared_pll0_locked_in => shared_pll0_locked_in,
      shared_pll1_clkout0_in => '0',
      shared_pll1_clkoutphy_in => '0',
      shared_pll1_clkoutphy_out => NLW_inst_shared_pll1_clkoutphy_out_UNCONNECTED,
      shared_pll1_locked_in => '0',
      start_bitslip => '0',
      tri_t_0 => tri_t_0,
      tri_t_1 => '0',
      tri_t_10 => '0',
      tri_t_11 => '0',
      tri_t_12 => '0',
      tri_t_13 => '0',
      tri_t_14 => '0',
      tri_t_15 => tri_t_15,
      tri_t_16 => '0',
      tri_t_17 => '0',
      tri_t_18 => '0',
      tri_t_19 => '0',
      tri_t_2 => tri_t_2,
      tri_t_20 => '0',
      tri_t_21 => '0',
      tri_t_22 => '0',
      tri_t_23 => '0',
      tri_t_24 => '0',
      tri_t_25 => '0',
      tri_t_26 => '0',
      tri_t_27 => '0',
      tri_t_28 => '0',
      tri_t_29 => '0',
      tri_t_3 => '0',
      tri_t_30 => '0',
      tri_t_31 => '0',
      tri_t_32 => '0',
      tri_t_33 => '0',
      tri_t_34 => '0',
      tri_t_35 => '0',
      tri_t_36 => '0',
      tri_t_37 => '0',
      tri_t_38 => '0',
      tri_t_39 => '0',
      tri_t_4 => tri_t_4,
      tri_t_40 => '0',
      tri_t_41 => '0',
      tri_t_42 => '0',
      tri_t_43 => '0',
      tri_t_44 => '0',
      tri_t_45 => '0',
      tri_t_46 => '0',
      tri_t_47 => '0',
      tri_t_48 => '0',
      tri_t_49 => '0',
      tri_t_5 => '0',
      tri_t_50 => '0',
      tri_t_51 => '0',
      tri_t_6 => '0',
      tri_t_7 => '0',
      tri_t_8 => tri_t_8,
      tri_t_9 => '0',
      tri_tbyte0(3 downto 0) => B"0000",
      tri_tbyte1(3 downto 0) => B"0000",
      tri_tbyte2(3 downto 0) => B"0000",
      tri_tbyte3(3 downto 0) => B"0000",
      tri_tbyte4(3 downto 0) => B"0000",
      tri_tbyte5(3 downto 0) => B"0000",
      tri_tbyte6(3 downto 0) => B"0000",
      tri_tbyte7(3 downto 0) => B"0000",
      tx_ce_0 => '0',
      tx_ce_1 => '0',
      tx_ce_10 => '0',
      tx_ce_11 => '0',
      tx_ce_12 => '0',
      tx_ce_13 => '0',
      tx_ce_14 => '0',
      tx_ce_15 => '0',
      tx_ce_16 => '0',
      tx_ce_17 => '0',
      tx_ce_18 => '0',
      tx_ce_19 => '0',
      tx_ce_2 => '0',
      tx_ce_20 => '0',
      tx_ce_21 => '0',
      tx_ce_22 => '0',
      tx_ce_23 => '0',
      tx_ce_24 => '0',
      tx_ce_25 => '0',
      tx_ce_26 => '0',
      tx_ce_27 => '0',
      tx_ce_28 => '0',
      tx_ce_29 => '0',
      tx_ce_3 => '0',
      tx_ce_30 => '0',
      tx_ce_31 => '0',
      tx_ce_32 => '0',
      tx_ce_33 => '0',
      tx_ce_34 => '0',
      tx_ce_35 => '0',
      tx_ce_36 => '0',
      tx_ce_37 => '0',
      tx_ce_38 => '0',
      tx_ce_39 => '0',
      tx_ce_4 => '0',
      tx_ce_40 => '0',
      tx_ce_41 => '0',
      tx_ce_42 => '0',
      tx_ce_43 => '0',
      tx_ce_44 => '0',
      tx_ce_45 => '0',
      tx_ce_46 => '0',
      tx_ce_47 => '0',
      tx_ce_48 => '0',
      tx_ce_49 => '0',
      tx_ce_5 => '0',
      tx_ce_50 => '0',
      tx_ce_51 => '0',
      tx_ce_6 => '0',
      tx_ce_7 => '0',
      tx_ce_8 => '0',
      tx_ce_9 => '0',
      tx_clk => '0',
      tx_cntvaluein_0(8 downto 0) => B"000000000",
      tx_cntvaluein_1(8 downto 0) => B"000000000",
      tx_cntvaluein_10(8 downto 0) => B"000000000",
      tx_cntvaluein_11(8 downto 0) => B"000000000",
      tx_cntvaluein_12(8 downto 0) => B"000000000",
      tx_cntvaluein_13(8 downto 0) => B"000000000",
      tx_cntvaluein_14(8 downto 0) => B"000000000",
      tx_cntvaluein_15(8 downto 0) => B"000000000",
      tx_cntvaluein_16(8 downto 0) => B"000000000",
      tx_cntvaluein_17(8 downto 0) => B"000000000",
      tx_cntvaluein_18(8 downto 0) => B"000000000",
      tx_cntvaluein_19(8 downto 0) => B"000000000",
      tx_cntvaluein_2(8 downto 0) => B"000000000",
      tx_cntvaluein_20(8 downto 0) => B"000000000",
      tx_cntvaluein_21(8 downto 0) => B"000000000",
      tx_cntvaluein_22(8 downto 0) => B"000000000",
      tx_cntvaluein_23(8 downto 0) => B"000000000",
      tx_cntvaluein_24(8 downto 0) => B"000000000",
      tx_cntvaluein_25(8 downto 0) => B"000000000",
      tx_cntvaluein_26(8 downto 0) => B"000000000",
      tx_cntvaluein_27(8 downto 0) => B"000000000",
      tx_cntvaluein_28(8 downto 0) => B"000000000",
      tx_cntvaluein_29(8 downto 0) => B"000000000",
      tx_cntvaluein_3(8 downto 0) => B"000000000",
      tx_cntvaluein_30(8 downto 0) => B"000000000",
      tx_cntvaluein_31(8 downto 0) => B"000000000",
      tx_cntvaluein_32(8 downto 0) => B"000000000",
      tx_cntvaluein_33(8 downto 0) => B"000000000",
      tx_cntvaluein_34(8 downto 0) => B"000000000",
      tx_cntvaluein_35(8 downto 0) => B"000000000",
      tx_cntvaluein_36(8 downto 0) => B"000000000",
      tx_cntvaluein_37(8 downto 0) => B"000000000",
      tx_cntvaluein_38(8 downto 0) => B"000000000",
      tx_cntvaluein_39(8 downto 0) => B"000000000",
      tx_cntvaluein_4(8 downto 0) => B"000000000",
      tx_cntvaluein_40(8 downto 0) => B"000000000",
      tx_cntvaluein_41(8 downto 0) => B"000000000",
      tx_cntvaluein_42(8 downto 0) => B"000000000",
      tx_cntvaluein_43(8 downto 0) => B"000000000",
      tx_cntvaluein_44(8 downto 0) => B"000000000",
      tx_cntvaluein_45(8 downto 0) => B"000000000",
      tx_cntvaluein_46(8 downto 0) => B"000000000",
      tx_cntvaluein_47(8 downto 0) => B"000000000",
      tx_cntvaluein_48(8 downto 0) => B"000000000",
      tx_cntvaluein_49(8 downto 0) => B"000000000",
      tx_cntvaluein_5(8 downto 0) => B"000000000",
      tx_cntvaluein_50(8 downto 0) => B"000000000",
      tx_cntvaluein_51(8 downto 0) => B"000000000",
      tx_cntvaluein_6(8 downto 0) => B"000000000",
      tx_cntvaluein_7(8 downto 0) => B"000000000",
      tx_cntvaluein_8(8 downto 0) => B"000000000",
      tx_cntvaluein_9(8 downto 0) => B"000000000",
      tx_cntvalueout_0(8 downto 0) => NLW_inst_tx_cntvalueout_0_UNCONNECTED(8 downto 0),
      tx_cntvalueout_1(8 downto 0) => NLW_inst_tx_cntvalueout_1_UNCONNECTED(8 downto 0),
      tx_cntvalueout_10(8 downto 0) => NLW_inst_tx_cntvalueout_10_UNCONNECTED(8 downto 0),
      tx_cntvalueout_11(8 downto 0) => NLW_inst_tx_cntvalueout_11_UNCONNECTED(8 downto 0),
      tx_cntvalueout_12(8 downto 0) => NLW_inst_tx_cntvalueout_12_UNCONNECTED(8 downto 0),
      tx_cntvalueout_13(8 downto 0) => NLW_inst_tx_cntvalueout_13_UNCONNECTED(8 downto 0),
      tx_cntvalueout_14(8 downto 0) => NLW_inst_tx_cntvalueout_14_UNCONNECTED(8 downto 0),
      tx_cntvalueout_15(8 downto 0) => NLW_inst_tx_cntvalueout_15_UNCONNECTED(8 downto 0),
      tx_cntvalueout_16(8 downto 0) => NLW_inst_tx_cntvalueout_16_UNCONNECTED(8 downto 0),
      tx_cntvalueout_17(8 downto 0) => NLW_inst_tx_cntvalueout_17_UNCONNECTED(8 downto 0),
      tx_cntvalueout_18(8 downto 0) => NLW_inst_tx_cntvalueout_18_UNCONNECTED(8 downto 0),
      tx_cntvalueout_19(8 downto 0) => NLW_inst_tx_cntvalueout_19_UNCONNECTED(8 downto 0),
      tx_cntvalueout_2(8 downto 0) => NLW_inst_tx_cntvalueout_2_UNCONNECTED(8 downto 0),
      tx_cntvalueout_20(8 downto 0) => NLW_inst_tx_cntvalueout_20_UNCONNECTED(8 downto 0),
      tx_cntvalueout_21(8 downto 0) => NLW_inst_tx_cntvalueout_21_UNCONNECTED(8 downto 0),
      tx_cntvalueout_22(8 downto 0) => NLW_inst_tx_cntvalueout_22_UNCONNECTED(8 downto 0),
      tx_cntvalueout_23(8 downto 0) => NLW_inst_tx_cntvalueout_23_UNCONNECTED(8 downto 0),
      tx_cntvalueout_24(8 downto 0) => NLW_inst_tx_cntvalueout_24_UNCONNECTED(8 downto 0),
      tx_cntvalueout_25(8 downto 0) => NLW_inst_tx_cntvalueout_25_UNCONNECTED(8 downto 0),
      tx_cntvalueout_26(8 downto 0) => NLW_inst_tx_cntvalueout_26_UNCONNECTED(8 downto 0),
      tx_cntvalueout_27(8 downto 0) => NLW_inst_tx_cntvalueout_27_UNCONNECTED(8 downto 0),
      tx_cntvalueout_28(8 downto 0) => NLW_inst_tx_cntvalueout_28_UNCONNECTED(8 downto 0),
      tx_cntvalueout_29(8 downto 0) => NLW_inst_tx_cntvalueout_29_UNCONNECTED(8 downto 0),
      tx_cntvalueout_3(8 downto 0) => NLW_inst_tx_cntvalueout_3_UNCONNECTED(8 downto 0),
      tx_cntvalueout_30(8 downto 0) => NLW_inst_tx_cntvalueout_30_UNCONNECTED(8 downto 0),
      tx_cntvalueout_31(8 downto 0) => NLW_inst_tx_cntvalueout_31_UNCONNECTED(8 downto 0),
      tx_cntvalueout_32(8 downto 0) => NLW_inst_tx_cntvalueout_32_UNCONNECTED(8 downto 0),
      tx_cntvalueout_33(8 downto 0) => NLW_inst_tx_cntvalueout_33_UNCONNECTED(8 downto 0),
      tx_cntvalueout_34(8 downto 0) => NLW_inst_tx_cntvalueout_34_UNCONNECTED(8 downto 0),
      tx_cntvalueout_35(8 downto 0) => NLW_inst_tx_cntvalueout_35_UNCONNECTED(8 downto 0),
      tx_cntvalueout_36(8 downto 0) => NLW_inst_tx_cntvalueout_36_UNCONNECTED(8 downto 0),
      tx_cntvalueout_37(8 downto 0) => NLW_inst_tx_cntvalueout_37_UNCONNECTED(8 downto 0),
      tx_cntvalueout_38(8 downto 0) => NLW_inst_tx_cntvalueout_38_UNCONNECTED(8 downto 0),
      tx_cntvalueout_39(8 downto 0) => NLW_inst_tx_cntvalueout_39_UNCONNECTED(8 downto 0),
      tx_cntvalueout_4(8 downto 0) => NLW_inst_tx_cntvalueout_4_UNCONNECTED(8 downto 0),
      tx_cntvalueout_40(8 downto 0) => NLW_inst_tx_cntvalueout_40_UNCONNECTED(8 downto 0),
      tx_cntvalueout_41(8 downto 0) => NLW_inst_tx_cntvalueout_41_UNCONNECTED(8 downto 0),
      tx_cntvalueout_42(8 downto 0) => NLW_inst_tx_cntvalueout_42_UNCONNECTED(8 downto 0),
      tx_cntvalueout_43(8 downto 0) => NLW_inst_tx_cntvalueout_43_UNCONNECTED(8 downto 0),
      tx_cntvalueout_44(8 downto 0) => NLW_inst_tx_cntvalueout_44_UNCONNECTED(8 downto 0),
      tx_cntvalueout_45(8 downto 0) => NLW_inst_tx_cntvalueout_45_UNCONNECTED(8 downto 0),
      tx_cntvalueout_46(8 downto 0) => NLW_inst_tx_cntvalueout_46_UNCONNECTED(8 downto 0),
      tx_cntvalueout_47(8 downto 0) => NLW_inst_tx_cntvalueout_47_UNCONNECTED(8 downto 0),
      tx_cntvalueout_48(8 downto 0) => NLW_inst_tx_cntvalueout_48_UNCONNECTED(8 downto 0),
      tx_cntvalueout_49(8 downto 0) => NLW_inst_tx_cntvalueout_49_UNCONNECTED(8 downto 0),
      tx_cntvalueout_5(8 downto 0) => NLW_inst_tx_cntvalueout_5_UNCONNECTED(8 downto 0),
      tx_cntvalueout_50(8 downto 0) => NLW_inst_tx_cntvalueout_50_UNCONNECTED(8 downto 0),
      tx_cntvalueout_51(8 downto 0) => NLW_inst_tx_cntvalueout_51_UNCONNECTED(8 downto 0),
      tx_cntvalueout_6(8 downto 0) => NLW_inst_tx_cntvalueout_6_UNCONNECTED(8 downto 0),
      tx_cntvalueout_7(8 downto 0) => NLW_inst_tx_cntvalueout_7_UNCONNECTED(8 downto 0),
      tx_cntvalueout_8(8 downto 0) => NLW_inst_tx_cntvalueout_8_UNCONNECTED(8 downto 0),
      tx_cntvalueout_9(8 downto 0) => NLW_inst_tx_cntvalueout_9_UNCONNECTED(8 downto 0),
      tx_en_vtc_0 => '0',
      tx_en_vtc_1 => '0',
      tx_en_vtc_10 => '0',
      tx_en_vtc_11 => '0',
      tx_en_vtc_12 => '0',
      tx_en_vtc_13 => '0',
      tx_en_vtc_14 => '0',
      tx_en_vtc_15 => '0',
      tx_en_vtc_16 => '0',
      tx_en_vtc_17 => '0',
      tx_en_vtc_18 => '0',
      tx_en_vtc_19 => '0',
      tx_en_vtc_2 => '0',
      tx_en_vtc_20 => '0',
      tx_en_vtc_21 => '0',
      tx_en_vtc_22 => '0',
      tx_en_vtc_23 => '0',
      tx_en_vtc_24 => '0',
      tx_en_vtc_25 => '0',
      tx_en_vtc_26 => '0',
      tx_en_vtc_27 => '0',
      tx_en_vtc_28 => '0',
      tx_en_vtc_29 => '0',
      tx_en_vtc_3 => '0',
      tx_en_vtc_30 => '0',
      tx_en_vtc_31 => '0',
      tx_en_vtc_32 => '0',
      tx_en_vtc_33 => '0',
      tx_en_vtc_34 => '0',
      tx_en_vtc_35 => '0',
      tx_en_vtc_36 => '0',
      tx_en_vtc_37 => '0',
      tx_en_vtc_38 => '0',
      tx_en_vtc_39 => '0',
      tx_en_vtc_4 => '0',
      tx_en_vtc_40 => '0',
      tx_en_vtc_41 => '0',
      tx_en_vtc_42 => '0',
      tx_en_vtc_43 => '0',
      tx_en_vtc_44 => '0',
      tx_en_vtc_45 => '0',
      tx_en_vtc_46 => '0',
      tx_en_vtc_47 => '0',
      tx_en_vtc_48 => '0',
      tx_en_vtc_49 => '0',
      tx_en_vtc_5 => '0',
      tx_en_vtc_50 => '0',
      tx_en_vtc_51 => '0',
      tx_en_vtc_6 => '0',
      tx_en_vtc_7 => '0',
      tx_en_vtc_8 => '0',
      tx_en_vtc_9 => '0',
      tx_inc_0 => '0',
      tx_inc_1 => '0',
      tx_inc_10 => '0',
      tx_inc_11 => '0',
      tx_inc_12 => '0',
      tx_inc_13 => '0',
      tx_inc_14 => '0',
      tx_inc_15 => '0',
      tx_inc_16 => '0',
      tx_inc_17 => '0',
      tx_inc_18 => '0',
      tx_inc_19 => '0',
      tx_inc_2 => '0',
      tx_inc_20 => '0',
      tx_inc_21 => '0',
      tx_inc_22 => '0',
      tx_inc_23 => '0',
      tx_inc_24 => '0',
      tx_inc_25 => '0',
      tx_inc_26 => '0',
      tx_inc_27 => '0',
      tx_inc_28 => '0',
      tx_inc_29 => '0',
      tx_inc_3 => '0',
      tx_inc_30 => '0',
      tx_inc_31 => '0',
      tx_inc_32 => '0',
      tx_inc_33 => '0',
      tx_inc_34 => '0',
      tx_inc_35 => '0',
      tx_inc_36 => '0',
      tx_inc_37 => '0',
      tx_inc_38 => '0',
      tx_inc_39 => '0',
      tx_inc_4 => '0',
      tx_inc_40 => '0',
      tx_inc_41 => '0',
      tx_inc_42 => '0',
      tx_inc_43 => '0',
      tx_inc_44 => '0',
      tx_inc_45 => '0',
      tx_inc_46 => '0',
      tx_inc_47 => '0',
      tx_inc_48 => '0',
      tx_inc_49 => '0',
      tx_inc_5 => '0',
      tx_inc_50 => '0',
      tx_inc_51 => '0',
      tx_inc_6 => '0',
      tx_inc_7 => '0',
      tx_inc_8 => '0',
      tx_inc_9 => '0',
      tx_load_0 => '0',
      tx_load_1 => '0',
      tx_load_10 => '0',
      tx_load_11 => '0',
      tx_load_12 => '0',
      tx_load_13 => '0',
      tx_load_14 => '0',
      tx_load_15 => '0',
      tx_load_16 => '0',
      tx_load_17 => '0',
      tx_load_18 => '0',
      tx_load_19 => '0',
      tx_load_2 => '0',
      tx_load_20 => '0',
      tx_load_21 => '0',
      tx_load_22 => '0',
      tx_load_23 => '0',
      tx_load_24 => '0',
      tx_load_25 => '0',
      tx_load_26 => '0',
      tx_load_27 => '0',
      tx_load_28 => '0',
      tx_load_29 => '0',
      tx_load_3 => '0',
      tx_load_30 => '0',
      tx_load_31 => '0',
      tx_load_32 => '0',
      tx_load_33 => '0',
      tx_load_34 => '0',
      tx_load_35 => '0',
      tx_load_36 => '0',
      tx_load_37 => '0',
      tx_load_38 => '0',
      tx_load_39 => '0',
      tx_load_4 => '0',
      tx_load_40 => '0',
      tx_load_41 => '0',
      tx_load_42 => '0',
      tx_load_43 => '0',
      tx_load_44 => '0',
      tx_load_45 => '0',
      tx_load_46 => '0',
      tx_load_47 => '0',
      tx_load_48 => '0',
      tx_load_49 => '0',
      tx_load_5 => '0',
      tx_load_50 => '0',
      tx_load_51 => '0',
      tx_load_6 => '0',
      tx_load_7 => '0',
      tx_load_8 => '0',
      tx_load_9 => '0',
      vtc_rdy_bsc0 => vtc_rdy_bsc0,
      vtc_rdy_bsc1 => vtc_rdy_bsc1,
      vtc_rdy_bsc2 => vtc_rdy_bsc2,
      vtc_rdy_bsc3 => NLW_inst_vtc_rdy_bsc3_UNCONNECTED,
      vtc_rdy_bsc4 => NLW_inst_vtc_rdy_bsc4_UNCONNECTED,
      vtc_rdy_bsc5 => NLW_inst_vtc_rdy_bsc5_UNCONNECTED,
      vtc_rdy_bsc6 => NLW_inst_vtc_rdy_bsc6_UNCONNECTED,
      vtc_rdy_bsc7 => NLW_inst_vtc_rdy_bsc7_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_0_c1 is
  port (
    init_done : out STD_LOGIC;
    cl_txclkactivehs : out STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_txreadyhs : out STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_txreadyesc : out STD_LOGIC;
    dl1_txreadyhs : out STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_txreadyesc : out STD_LOGIC;
    dl2_txreadyhs : out STD_LOGIC;
    dl2_stopstate : out STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    dl2_txreadyesc : out STD_LOGIC;
    dl3_txreadyhs : out STD_LOGIC;
    dl3_stopstate : out STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    dl3_txreadyesc : out STD_LOGIC;
    data_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_txn : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk_txp : out STD_LOGIC;
    clk_txn : out STD_LOGIC;
    txbyteclkhs_in : in STD_LOGIC;
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_txulpsclk : in STD_LOGIC;
    cl_txulpsexit : in STD_LOGIC;
    dl0_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txrequesths : in STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    txclkesc_in : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    dl0_txlpdtesc : in STD_LOGIC;
    dl0_txulpsexit : in STD_LOGIC;
    dl0_txulpsesc : in STD_LOGIC;
    dl0_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txvalidesc : in STD_LOGIC;
    dl1_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txrequesths : in STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    dl1_txlpdtesc : in STD_LOGIC;
    dl1_txulpsexit : in STD_LOGIC;
    dl1_txulpsesc : in STD_LOGIC;
    dl1_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txvalidesc : in STD_LOGIC;
    dl2_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txrequesths : in STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    dl2_txlpdtesc : in STD_LOGIC;
    dl2_txulpsexit : in STD_LOGIC;
    dl2_txulpsesc : in STD_LOGIC;
    dl2_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl2_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txvalidesc : in STD_LOGIC;
    dl3_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txrequesths : in STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    dl3_txlpdtesc : in STD_LOGIC;
    dl3_txulpsexit : in STD_LOGIC;
    dl3_txulpsesc : in STD_LOGIC;
    dl3_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl3_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txvalidesc : in STD_LOGIC;
    clkoutphy_in : in STD_LOGIC;
    pll_lock_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_0_c1 : entity is "mipi_dphy_0_c1";
end mipi_dphy_0_mipi_dphy_0_c1;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_0_c1 is
  signal phy_rdy_all : STD_LOGIC;
  signal phy_rst_w : STD_LOGIC;
  signal tx_cl_en_hs_tst_w : STD_LOGIC;
  signal tx_cl_en_lp_tst_w : STD_LOGIC;
  signal tx_cl_lp_cn_w : STD_LOGIC;
  signal tx_cl_lp_cp_w : STD_LOGIC;
  signal tx_dl0_en_hs_tst_w : STD_LOGIC;
  signal tx_dl0_en_lp_tst_w : STD_LOGIC;
  signal tx_dl0_hs_dp_w : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_dl0_lp_dn_w : STD_LOGIC;
  signal tx_dl0_lp_dp_w : STD_LOGIC;
  signal tx_dl1_en_hs_tst_w : STD_LOGIC;
  signal tx_dl1_en_lp_tst_w : STD_LOGIC;
  signal tx_dl1_hs_dp_w : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_dl1_lp_dn_w : STD_LOGIC;
  signal tx_dl1_lp_dp_w : STD_LOGIC;
  signal tx_dl2_en_hs_tst_w : STD_LOGIC;
  signal tx_dl2_en_lp_tst_w : STD_LOGIC;
  signal tx_dl2_hs_dp_w : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_dl2_lp_dn_w : STD_LOGIC;
  signal tx_dl2_lp_dp_w : STD_LOGIC;
  signal tx_dl3_en_hs_tst_w : STD_LOGIC;
  signal tx_dl3_en_lp_tst_w : STD_LOGIC;
  signal tx_dl3_hs_dp_w : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_dl3_lp_dn_w : STD_LOGIC;
  signal tx_dl3_lp_dp_w : STD_LOGIC;
  signal tx_hs_clk_p_w : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_master_tx.dphy_tx_fab_top_core_ref_clk_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl0_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl1_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl2_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl3_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl4_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl4_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl4_txreadyesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl4_txreadyhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl4_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl5_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl5_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl5_txreadyesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl5_txreadyhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl5_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl6_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl6_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl6_txreadyesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl6_txreadyhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl6_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl7_stopstate_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl7_txbyteclkhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl7_txreadyesc_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl7_txreadyhs_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dl7_ulpsactivenot_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dphy_en_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_dphy_srst_out_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_arready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_awready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_bvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_rvalid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_wready_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl4_en_hs_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl4_en_lp_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl4_lp_dn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl4_lp_dp_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl5_en_hs_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl5_en_lp_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl5_lp_dn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl5_lp_dp_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl6_en_hs_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl6_en_lp_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl6_lp_dn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl6_lp_dp_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl7_en_hs_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl7_en_lp_tst_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl7_lp_dn_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl7_lp_dp_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_bresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_rdata_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_master_tx.dphy_tx_fab_top_s_axi_rresp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl4_hs_dp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl5_hs_dp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl6_hs_dp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_master_tx.dphy_tx_fab_top_tx_dl7_hs_dp_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_master_tx.dphy_tx_fab_top_tx_hs_clk_p_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_dly_rdy_bsc0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_dly_rdy_bsc1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_dly_rdy_bsc2_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_vtc_rdy_bsc0_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_vtc_rdy_bsc1_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_vtc_rdy_bsc2_UNCONNECTED\ : STD_LOGIC;
  attribute BYTE_UI_LOCAL : integer;
  attribute BYTE_UI_LOCAL of \master_tx.dphy_tx_fab_top\ : label is 8;
  attribute C_CLK_POST_VAL : integer;
  attribute C_CLK_POST_VAL of \master_tx.dphy_tx_fab_top\ : label is 112;
  attribute C_CLK_PREPARE_VAL : integer;
  attribute C_CLK_PREPARE_VAL of \master_tx.dphy_tx_fab_top\ : label is 95;
  attribute C_CLK_PRE_VAL : integer;
  attribute C_CLK_PRE_VAL of \master_tx.dphy_tx_fab_top\ : label is 8;
  attribute C_CLK_TRAIL_VAL : integer;
  attribute C_CLK_TRAIL_VAL of \master_tx.dphy_tx_fab_top\ : label is 60;
  attribute C_CLK_ZERO_VAL : integer;
  attribute C_CLK_ZERO_VAL of \master_tx.dphy_tx_fab_top\ : label is 205;
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of \master_tx.dphy_tx_fab_top\ : label is 4;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of \master_tx.dphy_tx_fab_top\ : label is "MASTER";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of \master_tx.dphy_tx_fab_top\ : label is 0;
  attribute C_EN_HS_OBUFTDS : string;
  attribute C_EN_HS_OBUFTDS of \master_tx.dphy_tx_fab_top\ : label is "FALSE";
  attribute C_EN_REGISTER : integer;
  attribute C_EN_REGISTER of \master_tx.dphy_tx_fab_top\ : label is 0;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of \master_tx.dphy_tx_fab_top\ : label is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of \master_tx.dphy_tx_fab_top\ : label is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of \master_tx.dphy_tx_fab_top\ : label is 25600;
  attribute C_HS_EXIT_VAL : integer;
  attribute C_HS_EXIT_VAL of \master_tx.dphy_tx_fab_top\ : label is 100;
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of \master_tx.dphy_tx_fab_top\ : label is 1000;
  attribute C_HS_PREPARE_VAL : integer;
  attribute C_HS_PREPARE_VAL of \master_tx.dphy_tx_fab_top\ : label is 91;
  attribute C_HS_TRAIL_VAL : integer;
  attribute C_HS_TRAIL_VAL of \master_tx.dphy_tx_fab_top\ : label is 64;
  attribute C_HS_TX_TIMEOUT : integer;
  attribute C_HS_TX_TIMEOUT of \master_tx.dphy_tx_fab_top\ : label is 65541;
  attribute C_HS_ZERO_VAL : integer;
  attribute C_HS_ZERO_VAL of \master_tx.dphy_tx_fab_top\ : label is 111;
  attribute C_INIT : integer;
  attribute C_INIT of \master_tx.dphy_tx_fab_top\ : label is 1000000;
  attribute C_IS_7SERIES : string;
  attribute C_IS_7SERIES of \master_tx.dphy_tx_fab_top\ : label is "FALSE";
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of \master_tx.dphy_tx_fab_top\ : label is 50;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of \master_tx.dphy_tx_fab_top\ : label is "5.000000";
  attribute C_USE_LANE0_TXREADYHS : string;
  attribute C_USE_LANE0_TXREADYHS of \master_tx.dphy_tx_fab_top\ : label is "TRUE";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of \master_tx.dphy_tx_fab_top\ : label is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of \master_tx.dphy_tx_fab_top\ : label is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of \master_tx.dphy_tx_fab_top\ : label is "false";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \master_tx.dphy_tx_fab_top\ : label is "yes";
  attribute IS_VERSAL : integer;
  attribute IS_VERSAL of \master_tx.dphy_tx_fab_top\ : label is 0;
  attribute LINE_RATE_SPEC_SWITCH : integer;
  attribute LINE_RATE_SPEC_SWITCH of \master_tx.dphy_tx_fab_top\ : label is 1500;
  attribute LP_STATE_CNT : integer;
  attribute LP_STATE_CNT of \master_tx.dphy_tx_fab_top\ : label is 9;
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of \master_tx.dphy_tx_fab_top\ : label is 3;
  attribute SKEW_CAL_FIRST_TIME : integer;
  attribute SKEW_CAL_FIRST_TIME of \master_tx.dphy_tx_fab_top\ : label is 4096;
  attribute SKEW_CAL_PERIODIC_TIME : integer;
  attribute SKEW_CAL_PERIODIC_TIME of \master_tx.dphy_tx_fab_top\ : label is 128;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of \master_tx.dphy_tx_fab_top\ : label is 0;
  attribute UI : integer;
  attribute UI of \master_tx.dphy_tx_fab_top\ : label is 1000;
  attribute UI4 : integer;
  attribute UI4 of \master_tx.dphy_tx_fab_top\ : label is 4;
  attribute UI52 : integer;
  attribute UI52 of \master_tx.dphy_tx_fab_top\ : label is 52;
  attribute UI6 : integer;
  attribute UI6 of \master_tx.dphy_tx_fab_top\ : label is 6;
  attribute UI8 : integer;
  attribute UI8 of \master_tx.dphy_tx_fab_top\ : label is 8;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \master_tx.mipi_dphy_0_tx65_hssio_i\ : label is "mipi_dphy_0_hssio_tx65,mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1,{}";
  attribute DowngradeIPIdentifiedWarnings of \master_tx.mipi_dphy_0_tx65_hssio_i\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \master_tx.mipi_dphy_0_tx65_hssio_i\ : label is "mipi_dphy_0_hssio_tx65_high_speed_selectio_wiz_v3_5_1,Vivado 2019.1";
begin
\master_tx.dphy_tx_fab_top\: entity work.mipi_dphy_0_mipi_dphy_v4_1_3_tx_fab_top
     port map (
      active_lanes_in(7 downto 0) => B"11111111",
      cl_enable => cl_enable,
      cl_stopstate => cl_stopstate,
      cl_tst_clk_in => '0',
      cl_txclkactivehs => cl_txclkactivehs,
      cl_txrequesths => cl_txrequesths,
      cl_txulpsclk => cl_txulpsclk,
      cl_txulpsexit => cl_txulpsexit,
      cl_ulpsactivenot => cl_ulpsactivenot,
      config_div4_clk => '0',
      core_clk => core_clk,
      core_ref_clk => \NLW_master_tx.dphy_tx_fab_top_core_ref_clk_UNCONNECTED\,
      core_rst => core_rst,
      dl0_enable => dl0_enable,
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_stopstate => dl0_stopstate,
      dl0_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl0_txbyteclkhs_UNCONNECTED\,
      dl0_txclkesc => txclkesc_in,
      dl0_txdataesc(7 downto 0) => dl0_txdataesc(7 downto 0),
      dl0_txdatahs(7 downto 0) => dl0_txdatahs(7 downto 0),
      dl0_txlpdtesc => dl0_txlpdtesc,
      dl0_txreadyesc => dl0_txreadyesc,
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txrequestesc => dl0_txrequestesc,
      dl0_txrequesths => dl0_txrequesths,
      dl0_txskewcalhs => '0',
      dl0_txtriggeresc(3 downto 0) => dl0_txtriggeresc(3 downto 0),
      dl0_txulpsesc => dl0_txulpsesc,
      dl0_txulpsexit => dl0_txulpsexit,
      dl0_txvalidesc => dl0_txvalidesc,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl1_stopstate => dl1_stopstate,
      dl1_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl1_txbyteclkhs_UNCONNECTED\,
      dl1_txclkesc => '0',
      dl1_txdataesc(7 downto 0) => dl1_txdataesc(7 downto 0),
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txlpdtesc => dl1_txlpdtesc,
      dl1_txreadyesc => dl1_txreadyesc,
      dl1_txreadyhs => dl1_txreadyhs,
      dl1_txrequestesc => dl1_txrequestesc,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txskewcalhs => '0',
      dl1_txtriggeresc(3 downto 0) => dl1_txtriggeresc(3 downto 0),
      dl1_txulpsesc => dl1_txulpsesc,
      dl1_txulpsexit => dl1_txulpsexit,
      dl1_txvalidesc => dl1_txvalidesc,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl2_enable => dl2_enable,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl2_stopstate => dl2_stopstate,
      dl2_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl2_txbyteclkhs_UNCONNECTED\,
      dl2_txclkesc => '0',
      dl2_txdataesc(7 downto 0) => dl2_txdataesc(7 downto 0),
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txlpdtesc => dl2_txlpdtesc,
      dl2_txreadyesc => dl2_txreadyesc,
      dl2_txreadyhs => dl2_txreadyhs,
      dl2_txrequestesc => dl2_txrequestesc,
      dl2_txrequesths => dl2_txrequesths,
      dl2_txskewcalhs => '0',
      dl2_txtriggeresc(3 downto 0) => dl2_txtriggeresc(3 downto 0),
      dl2_txulpsesc => dl2_txulpsesc,
      dl2_txulpsexit => dl2_txulpsexit,
      dl2_txvalidesc => dl2_txvalidesc,
      dl2_ulpsactivenot => dl2_ulpsactivenot,
      dl3_enable => dl3_enable,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      dl3_stopstate => dl3_stopstate,
      dl3_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl3_txbyteclkhs_UNCONNECTED\,
      dl3_txclkesc => '0',
      dl3_txdataesc(7 downto 0) => dl3_txdataesc(7 downto 0),
      dl3_txdatahs(7 downto 0) => dl3_txdatahs(7 downto 0),
      dl3_txlpdtesc => dl3_txlpdtesc,
      dl3_txreadyesc => dl3_txreadyesc,
      dl3_txreadyhs => dl3_txreadyhs,
      dl3_txrequestesc => dl3_txrequestesc,
      dl3_txrequesths => dl3_txrequesths,
      dl3_txskewcalhs => '0',
      dl3_txtriggeresc(3 downto 0) => dl3_txtriggeresc(3 downto 0),
      dl3_txulpsesc => dl3_txulpsesc,
      dl3_txulpsexit => dl3_txulpsexit,
      dl3_txvalidesc => dl3_txvalidesc,
      dl3_ulpsactivenot => dl3_ulpsactivenot,
      dl4_enable => '0',
      dl4_forcetxstopmode => '0',
      dl4_stopstate => \NLW_master_tx.dphy_tx_fab_top_dl4_stopstate_UNCONNECTED\,
      dl4_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl4_txbyteclkhs_UNCONNECTED\,
      dl4_txclkesc => '0',
      dl4_txdataesc(7 downto 0) => B"00000000",
      dl4_txdatahs(7 downto 0) => B"00000000",
      dl4_txlpdtesc => '0',
      dl4_txreadyesc => \NLW_master_tx.dphy_tx_fab_top_dl4_txreadyesc_UNCONNECTED\,
      dl4_txreadyhs => \NLW_master_tx.dphy_tx_fab_top_dl4_txreadyhs_UNCONNECTED\,
      dl4_txrequestesc => '0',
      dl4_txrequesths => '0',
      dl4_txskewcalhs => '0',
      dl4_txtriggeresc(3 downto 0) => B"0000",
      dl4_txulpsesc => '0',
      dl4_txulpsexit => '0',
      dl4_txvalidesc => '0',
      dl4_ulpsactivenot => \NLW_master_tx.dphy_tx_fab_top_dl4_ulpsactivenot_UNCONNECTED\,
      dl5_enable => '0',
      dl5_forcetxstopmode => '0',
      dl5_stopstate => \NLW_master_tx.dphy_tx_fab_top_dl5_stopstate_UNCONNECTED\,
      dl5_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl5_txbyteclkhs_UNCONNECTED\,
      dl5_txclkesc => '0',
      dl5_txdataesc(7 downto 0) => B"00000000",
      dl5_txdatahs(7 downto 0) => B"00000000",
      dl5_txlpdtesc => '0',
      dl5_txreadyesc => \NLW_master_tx.dphy_tx_fab_top_dl5_txreadyesc_UNCONNECTED\,
      dl5_txreadyhs => \NLW_master_tx.dphy_tx_fab_top_dl5_txreadyhs_UNCONNECTED\,
      dl5_txrequestesc => '0',
      dl5_txrequesths => '0',
      dl5_txskewcalhs => '0',
      dl5_txtriggeresc(3 downto 0) => B"0000",
      dl5_txulpsesc => '0',
      dl5_txulpsexit => '0',
      dl5_txvalidesc => '0',
      dl5_ulpsactivenot => \NLW_master_tx.dphy_tx_fab_top_dl5_ulpsactivenot_UNCONNECTED\,
      dl6_enable => '0',
      dl6_forcetxstopmode => '0',
      dl6_stopstate => \NLW_master_tx.dphy_tx_fab_top_dl6_stopstate_UNCONNECTED\,
      dl6_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl6_txbyteclkhs_UNCONNECTED\,
      dl6_txclkesc => '0',
      dl6_txdataesc(7 downto 0) => B"00000000",
      dl6_txdatahs(7 downto 0) => B"00000000",
      dl6_txlpdtesc => '0',
      dl6_txreadyesc => \NLW_master_tx.dphy_tx_fab_top_dl6_txreadyesc_UNCONNECTED\,
      dl6_txreadyhs => \NLW_master_tx.dphy_tx_fab_top_dl6_txreadyhs_UNCONNECTED\,
      dl6_txrequestesc => '0',
      dl6_txrequesths => '0',
      dl6_txskewcalhs => '0',
      dl6_txtriggeresc(3 downto 0) => B"0000",
      dl6_txulpsesc => '0',
      dl6_txulpsexit => '0',
      dl6_txvalidesc => '0',
      dl6_ulpsactivenot => \NLW_master_tx.dphy_tx_fab_top_dl6_ulpsactivenot_UNCONNECTED\,
      dl7_enable => '0',
      dl7_forcetxstopmode => '0',
      dl7_stopstate => \NLW_master_tx.dphy_tx_fab_top_dl7_stopstate_UNCONNECTED\,
      dl7_txbyteclkhs => \NLW_master_tx.dphy_tx_fab_top_dl7_txbyteclkhs_UNCONNECTED\,
      dl7_txclkesc => '0',
      dl7_txdataesc(7 downto 0) => B"00000000",
      dl7_txdatahs(7 downto 0) => B"00000000",
      dl7_txlpdtesc => '0',
      dl7_txreadyesc => \NLW_master_tx.dphy_tx_fab_top_dl7_txreadyesc_UNCONNECTED\,
      dl7_txreadyhs => \NLW_master_tx.dphy_tx_fab_top_dl7_txreadyhs_UNCONNECTED\,
      dl7_txrequestesc => '0',
      dl7_txrequesths => '0',
      dl7_txskewcalhs => '0',
      dl7_txtriggeresc(3 downto 0) => B"0000",
      dl7_txulpsesc => '0',
      dl7_txulpsexit => '0',
      dl7_txvalidesc => '0',
      dl7_ulpsactivenot => \NLW_master_tx.dphy_tx_fab_top_dl7_ulpsactivenot_UNCONNECTED\,
      dl_tst_clk_in => '0',
      dphy_en_out => \NLW_master_tx.dphy_tx_fab_top_dphy_en_out_UNCONNECTED\,
      dphy_srst_out => \NLW_master_tx.dphy_tx_fab_top_dphy_srst_out_UNCONNECTED\,
      init_done => init_done,
      oserdes_clkdiv_in => '0',
      phy_ready => phy_rdy_all,
      phy_rst => phy_rst_w,
      s_axi_aclk => '0',
      s_axi_araddr(6 downto 0) => B"0000000",
      s_axi_aresetn => '0',
      s_axi_arready => \NLW_master_tx.dphy_tx_fab_top_s_axi_arready_UNCONNECTED\,
      s_axi_arvalid => '0',
      s_axi_awaddr(6 downto 0) => B"0000000",
      s_axi_awready => \NLW_master_tx.dphy_tx_fab_top_s_axi_awready_UNCONNECTED\,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => \NLW_master_tx.dphy_tx_fab_top_s_axi_bresp_UNCONNECTED\(1 downto 0),
      s_axi_bvalid => \NLW_master_tx.dphy_tx_fab_top_s_axi_bvalid_UNCONNECTED\,
      s_axi_rdata(31 downto 0) => \NLW_master_tx.dphy_tx_fab_top_s_axi_rdata_UNCONNECTED\(31 downto 0),
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => \NLW_master_tx.dphy_tx_fab_top_s_axi_rresp_UNCONNECTED\(1 downto 0),
      s_axi_rvalid => \NLW_master_tx.dphy_tx_fab_top_s_axi_rvalid_UNCONNECTED\,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => \NLW_master_tx.dphy_tx_fab_top_s_axi_wready_UNCONNECTED\,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => '0',
      system_rst_byteclk_in => '0',
      system_rst_escclk_in => '0',
      system_rst_in => system_rst_in,
      system_rst_phybyteclk_in => '0',
      tx_cl_en_hs_tst => tx_cl_en_hs_tst_w,
      tx_cl_en_lp_tst => tx_cl_en_lp_tst_w,
      tx_cl_lp_cn => tx_cl_lp_cn_w,
      tx_cl_lp_cp => tx_cl_lp_cp_w,
      tx_div4_clk => txbyteclkhs_in,
      tx_dl0_en_hs_tst => tx_dl0_en_hs_tst_w,
      tx_dl0_en_lp_tst => tx_dl0_en_lp_tst_w,
      tx_dl0_hs_dp(7 downto 0) => tx_dl0_hs_dp_w(7 downto 0),
      tx_dl0_lp_dn => tx_dl0_lp_dn_w,
      tx_dl0_lp_dp => tx_dl0_lp_dp_w,
      tx_dl1_en_hs_tst => tx_dl1_en_hs_tst_w,
      tx_dl1_en_lp_tst => tx_dl1_en_lp_tst_w,
      tx_dl1_hs_dp(7 downto 0) => tx_dl1_hs_dp_w(7 downto 0),
      tx_dl1_lp_dn => tx_dl1_lp_dn_w,
      tx_dl1_lp_dp => tx_dl1_lp_dp_w,
      tx_dl2_en_hs_tst => tx_dl2_en_hs_tst_w,
      tx_dl2_en_lp_tst => tx_dl2_en_lp_tst_w,
      tx_dl2_hs_dp(7 downto 0) => tx_dl2_hs_dp_w(7 downto 0),
      tx_dl2_lp_dn => tx_dl2_lp_dn_w,
      tx_dl2_lp_dp => tx_dl2_lp_dp_w,
      tx_dl3_en_hs_tst => tx_dl3_en_hs_tst_w,
      tx_dl3_en_lp_tst => tx_dl3_en_lp_tst_w,
      tx_dl3_hs_dp(7 downto 0) => tx_dl3_hs_dp_w(7 downto 0),
      tx_dl3_lp_dn => tx_dl3_lp_dn_w,
      tx_dl3_lp_dp => tx_dl3_lp_dp_w,
      tx_dl4_en_hs_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl4_en_hs_tst_UNCONNECTED\,
      tx_dl4_en_lp_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl4_en_lp_tst_UNCONNECTED\,
      tx_dl4_hs_dp(7 downto 0) => \NLW_master_tx.dphy_tx_fab_top_tx_dl4_hs_dp_UNCONNECTED\(7 downto 0),
      tx_dl4_lp_dn => \NLW_master_tx.dphy_tx_fab_top_tx_dl4_lp_dn_UNCONNECTED\,
      tx_dl4_lp_dp => \NLW_master_tx.dphy_tx_fab_top_tx_dl4_lp_dp_UNCONNECTED\,
      tx_dl5_en_hs_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl5_en_hs_tst_UNCONNECTED\,
      tx_dl5_en_lp_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl5_en_lp_tst_UNCONNECTED\,
      tx_dl5_hs_dp(7 downto 0) => \NLW_master_tx.dphy_tx_fab_top_tx_dl5_hs_dp_UNCONNECTED\(7 downto 0),
      tx_dl5_lp_dn => \NLW_master_tx.dphy_tx_fab_top_tx_dl5_lp_dn_UNCONNECTED\,
      tx_dl5_lp_dp => \NLW_master_tx.dphy_tx_fab_top_tx_dl5_lp_dp_UNCONNECTED\,
      tx_dl6_en_hs_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl6_en_hs_tst_UNCONNECTED\,
      tx_dl6_en_lp_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl6_en_lp_tst_UNCONNECTED\,
      tx_dl6_hs_dp(7 downto 0) => \NLW_master_tx.dphy_tx_fab_top_tx_dl6_hs_dp_UNCONNECTED\(7 downto 0),
      tx_dl6_lp_dn => \NLW_master_tx.dphy_tx_fab_top_tx_dl6_lp_dn_UNCONNECTED\,
      tx_dl6_lp_dp => \NLW_master_tx.dphy_tx_fab_top_tx_dl6_lp_dp_UNCONNECTED\,
      tx_dl7_en_hs_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl7_en_hs_tst_UNCONNECTED\,
      tx_dl7_en_lp_tst => \NLW_master_tx.dphy_tx_fab_top_tx_dl7_en_lp_tst_UNCONNECTED\,
      tx_dl7_hs_dp(7 downto 0) => \NLW_master_tx.dphy_tx_fab_top_tx_dl7_hs_dp_UNCONNECTED\(7 downto 0),
      tx_dl7_lp_dn => \NLW_master_tx.dphy_tx_fab_top_tx_dl7_lp_dn_UNCONNECTED\,
      tx_dl7_lp_dp => \NLW_master_tx.dphy_tx_fab_top_tx_dl7_lp_dp_UNCONNECTED\,
      tx_hs_clk_p(7) => \NLW_master_tx.dphy_tx_fab_top_tx_hs_clk_p_UNCONNECTED\(7),
      tx_hs_clk_p(6) => tx_hs_clk_p_w(6),
      tx_hs_clk_p(5 downto 0) => \NLW_master_tx.dphy_tx_fab_top_tx_hs_clk_p_UNCONNECTED\(5 downto 0)
    );
\master_tx.mipi_dphy_0_tx65_hssio_i\: entity work.mipi_dphy_0_mipi_dphy_0_hssio_tx65
     port map (
      bs_rst_dphy_in => '0',
      clk_txn => clk_txn,
      clk_txp => clk_txp,
      data_from_fabric_clk_txp(7) => '0',
      data_from_fabric_clk_txp(6) => tx_hs_clk_p_w(6),
      data_from_fabric_clk_txp(5) => '0',
      data_from_fabric_clk_txp(4) => tx_hs_clk_p_w(6),
      data_from_fabric_clk_txp(3) => '0',
      data_from_fabric_clk_txp(2) => tx_hs_clk_p_w(6),
      data_from_fabric_clk_txp(1) => '0',
      data_from_fabric_clk_txp(0) => tx_hs_clk_p_w(6),
      data_from_fabric_data_txp0(7 downto 0) => tx_dl0_hs_dp_w(7 downto 0),
      data_from_fabric_data_txp1(7 downto 0) => tx_dl1_hs_dp_w(7 downto 0),
      data_from_fabric_data_txp2(7 downto 0) => tx_dl2_hs_dp_w(7 downto 0),
      data_from_fabric_data_txp3(7 downto 0) => tx_dl3_hs_dp_w(7 downto 0),
      data_txn0 => data_txn(0),
      data_txn1 => data_txn(1),
      data_txn2 => data_txn(2),
      data_txn3 => data_txn(3),
      data_txp0 => data_txp(0),
      data_txp1 => data_txp(1),
      data_txp2 => data_txp(2),
      data_txp3 => data_txp(3),
      dly_rdy_bsc0 => \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_dly_rdy_bsc0_UNCONNECTED\,
      dly_rdy_bsc1 => \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_dly_rdy_bsc1_UNCONNECTED\,
      dly_rdy_bsc2 => \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_dly_rdy_bsc2_UNCONNECTED\,
      en_vtc_bsc0 => '1',
      en_vtc_bsc1 => '1',
      en_vtc_bsc2 => '1',
      lptx_i_n(4) => tx_cl_lp_cn_w,
      lptx_i_n(3) => tx_dl3_lp_dn_w,
      lptx_i_n(2) => tx_dl1_lp_dn_w,
      lptx_i_n(1) => tx_dl2_lp_dn_w,
      lptx_i_n(0) => tx_dl0_lp_dn_w,
      lptx_i_p(4) => tx_cl_lp_cp_w,
      lptx_i_p(3) => tx_dl3_lp_dp_w,
      lptx_i_p(2) => tx_dl1_lp_dp_w,
      lptx_i_p(1) => tx_dl2_lp_dp_w,
      lptx_i_p(0) => tx_dl0_lp_dp_w,
      lptx_t(4) => tx_cl_en_lp_tst_w,
      lptx_t(3) => tx_dl3_en_lp_tst_w,
      lptx_t(2) => tx_dl1_en_lp_tst_w,
      lptx_t(1) => tx_dl2_en_lp_tst_w,
      lptx_t(0) => tx_dl0_en_lp_tst_w,
      riu_clk => core_clk,
      rst => phy_rst_w,
      rst_seq_done => phy_rdy_all,
      shared_pll0_clkout0_in => txbyteclkhs_in,
      shared_pll0_clkoutphy_in => clkoutphy_in,
      shared_pll0_locked_in => pll_lock_in,
      tri_t_0 => tx_dl0_en_hs_tst_w,
      tri_t_15 => tx_cl_en_hs_tst_w,
      tri_t_2 => tx_dl2_en_hs_tst_w,
      tri_t_4 => tx_dl1_en_hs_tst_w,
      tri_t_8 => tx_dl3_en_hs_tst_w,
      vtc_rdy_bsc0 => \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_vtc_rdy_bsc0_UNCONNECTED\,
      vtc_rdy_bsc1 => \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_vtc_rdy_bsc1_UNCONNECTED\,
      vtc_rdy_bsc2 => \NLW_master_tx.mipi_dphy_0_tx65_hssio_i_vtc_rdy_bsc2_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0_mipi_dphy_0_core is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    txclkesc_in : in STD_LOGIC;
    txbyteclkhs_in : in STD_LOGIC;
    clkoutphy_in : in STD_LOGIC;
    pll_lock_in : in STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    init_done : out STD_LOGIC;
    cl_txclkactivehs : out STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_txulpsclk : in STD_LOGIC;
    cl_txulpsexit : in STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txrequesths : in STD_LOGIC;
    dl0_txreadyhs : out STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    dl0_txlpdtesc : in STD_LOGIC;
    dl0_txulpsexit : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_txulpsesc : in STD_LOGIC;
    dl0_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txvalidesc : in STD_LOGIC;
    dl0_txreadyesc : out STD_LOGIC;
    dl1_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txrequesths : in STD_LOGIC;
    dl1_txreadyhs : out STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    dl1_txlpdtesc : in STD_LOGIC;
    dl1_txulpsexit : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_txulpsesc : in STD_LOGIC;
    dl1_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txvalidesc : in STD_LOGIC;
    dl1_txreadyesc : out STD_LOGIC;
    dl2_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txrequesths : in STD_LOGIC;
    dl2_txreadyhs : out STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    dl2_stopstate : out STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    dl2_txlpdtesc : in STD_LOGIC;
    dl2_txulpsexit : in STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    dl2_txulpsesc : in STD_LOGIC;
    dl2_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl2_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txvalidesc : in STD_LOGIC;
    dl2_txreadyesc : out STD_LOGIC;
    dl3_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txrequesths : in STD_LOGIC;
    dl3_txreadyhs : out STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    dl3_stopstate : out STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    dl3_txlpdtesc : in STD_LOGIC;
    dl3_txulpsexit : in STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    dl3_txulpsesc : in STD_LOGIC;
    dl3_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl3_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txvalidesc : in STD_LOGIC;
    dl3_txreadyesc : out STD_LOGIC;
    clk_txp : out STD_LOGIC;
    clk_txn : out STD_LOGIC;
    data_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_txn : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of mipi_dphy_0_mipi_dphy_0_core : entity is "FIXED";
  attribute C_DIV4_CLK_PERIOD : string;
  attribute C_DIV4_CLK_PERIOD of mipi_dphy_0_mipi_dphy_0_core : entity is "8.000000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of mipi_dphy_0_mipi_dphy_0_core : entity is 4;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of mipi_dphy_0_mipi_dphy_0_core : entity is "MASTER";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of mipi_dphy_0_mipi_dphy_0_core : entity is 0;
  attribute C_EN_REG_IF : integer;
  attribute C_EN_REG_IF of mipi_dphy_0_mipi_dphy_0_core : entity is 0;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of mipi_dphy_0_mipi_dphy_0_core : entity is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of mipi_dphy_0_mipi_dphy_0_core : entity is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of mipi_dphy_0_mipi_dphy_0_core : entity is 25600;
  attribute C_EXAMPLE_SIMULATION : string;
  attribute C_EXAMPLE_SIMULATION of mipi_dphy_0_mipi_dphy_0_core : entity is "false";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of mipi_dphy_0_mipi_dphy_0_core : entity is 1000;
  attribute C_HS_TIMEOUT : integer;
  attribute C_HS_TIMEOUT of mipi_dphy_0_mipi_dphy_0_core : entity is 65541;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of mipi_dphy_0_mipi_dphy_0_core : entity is 0;
  attribute C_INIT : integer;
  attribute C_INIT of mipi_dphy_0_mipi_dphy_0_core : entity is 1000000;
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of mipi_dphy_0_mipi_dphy_0_core : entity is 50;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of mipi_dphy_0_mipi_dphy_0_core : entity is "false";
  attribute C_SKEWCAL_FIRST_TIME : integer;
  attribute C_SKEWCAL_FIRST_TIME of mipi_dphy_0_mipi_dphy_0_core : entity is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME : integer;
  attribute C_SKEWCAL_PERIODIC_TIME of mipi_dphy_0_mipi_dphy_0_core : entity is 128;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of mipi_dphy_0_mipi_dphy_0_core : entity is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD : string;
  attribute C_TXPLL_CLKIN_PERIOD of mipi_dphy_0_mipi_dphy_0_core : entity is "8.000000";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of mipi_dphy_0_mipi_dphy_0_core : entity is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of mipi_dphy_0_mipi_dphy_0_core : entity is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of mipi_dphy_0_mipi_dphy_0_core : entity is "false";
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of mipi_dphy_0_mipi_dphy_0_core : entity is "None";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mipi_dphy_0_mipi_dphy_0_core : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of mipi_dphy_0_mipi_dphy_0_core : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of mipi_dphy_0_mipi_dphy_0_core : entity is "mipi_dphy_0_core";
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of mipi_dphy_0_mipi_dphy_0_core : entity is 0;
end mipi_dphy_0_mipi_dphy_0_core;

architecture STRUCTURE of mipi_dphy_0_mipi_dphy_0_core is
begin
inst: entity work.mipi_dphy_0_mipi_dphy_0_c1
     port map (
      cl_enable => cl_enable,
      cl_stopstate => cl_stopstate,
      cl_txclkactivehs => cl_txclkactivehs,
      cl_txrequesths => cl_txrequesths,
      cl_txulpsclk => cl_txulpsclk,
      cl_txulpsexit => cl_txulpsexit,
      cl_ulpsactivenot => cl_ulpsactivenot,
      clk_txn => clk_txn,
      clk_txp => clk_txp,
      clkoutphy_in => clkoutphy_in,
      core_clk => core_clk,
      core_rst => core_rst,
      data_txn(3 downto 0) => data_txn(3 downto 0),
      data_txp(3 downto 0) => data_txp(3 downto 0),
      dl0_enable => dl0_enable,
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_stopstate => dl0_stopstate,
      dl0_txdataesc(7 downto 0) => dl0_txdataesc(7 downto 0),
      dl0_txdatahs(7 downto 0) => dl0_txdatahs(7 downto 0),
      dl0_txlpdtesc => dl0_txlpdtesc,
      dl0_txreadyesc => dl0_txreadyesc,
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txrequestesc => dl0_txrequestesc,
      dl0_txrequesths => dl0_txrequesths,
      dl0_txtriggeresc(3 downto 0) => dl0_txtriggeresc(3 downto 0),
      dl0_txulpsesc => dl0_txulpsesc,
      dl0_txulpsexit => dl0_txulpsexit,
      dl0_txvalidesc => dl0_txvalidesc,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl1_stopstate => dl1_stopstate,
      dl1_txdataesc(7 downto 0) => dl1_txdataesc(7 downto 0),
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txlpdtesc => dl1_txlpdtesc,
      dl1_txreadyesc => dl1_txreadyesc,
      dl1_txreadyhs => dl1_txreadyhs,
      dl1_txrequestesc => dl1_txrequestesc,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txtriggeresc(3 downto 0) => dl1_txtriggeresc(3 downto 0),
      dl1_txulpsesc => dl1_txulpsesc,
      dl1_txulpsexit => dl1_txulpsexit,
      dl1_txvalidesc => dl1_txvalidesc,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl2_enable => dl2_enable,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl2_stopstate => dl2_stopstate,
      dl2_txdataesc(7 downto 0) => dl2_txdataesc(7 downto 0),
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txlpdtesc => dl2_txlpdtesc,
      dl2_txreadyesc => dl2_txreadyesc,
      dl2_txreadyhs => dl2_txreadyhs,
      dl2_txrequestesc => dl2_txrequestesc,
      dl2_txrequesths => dl2_txrequesths,
      dl2_txtriggeresc(3 downto 0) => dl2_txtriggeresc(3 downto 0),
      dl2_txulpsesc => dl2_txulpsesc,
      dl2_txulpsexit => dl2_txulpsexit,
      dl2_txvalidesc => dl2_txvalidesc,
      dl2_ulpsactivenot => dl2_ulpsactivenot,
      dl3_enable => dl3_enable,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      dl3_stopstate => dl3_stopstate,
      dl3_txdataesc(7 downto 0) => dl3_txdataesc(7 downto 0),
      dl3_txdatahs(7 downto 0) => dl3_txdatahs(7 downto 0),
      dl3_txlpdtesc => dl3_txlpdtesc,
      dl3_txreadyesc => dl3_txreadyesc,
      dl3_txreadyhs => dl3_txreadyhs,
      dl3_txrequestesc => dl3_txrequestesc,
      dl3_txrequesths => dl3_txrequesths,
      dl3_txtriggeresc(3 downto 0) => dl3_txtriggeresc(3 downto 0),
      dl3_txulpsesc => dl3_txulpsesc,
      dl3_txulpsexit => dl3_txulpsexit,
      dl3_txvalidesc => dl3_txvalidesc,
      dl3_ulpsactivenot => dl3_ulpsactivenot,
      init_done => init_done,
      pll_lock_in => pll_lock_in,
      system_rst_in => system_rst_in,
      txbyteclkhs_in => txbyteclkhs_in,
      txclkesc_in => txclkesc_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity mipi_dphy_0 is
  port (
    core_clk : in STD_LOGIC;
    core_rst : in STD_LOGIC;
    txclkesc_in : in STD_LOGIC;
    txbyteclkhs_in : in STD_LOGIC;
    clkoutphy_in : in STD_LOGIC;
    pll_lock_in : in STD_LOGIC;
    system_rst_in : in STD_LOGIC;
    init_done : out STD_LOGIC;
    cl_txclkactivehs : out STD_LOGIC;
    cl_txrequesths : in STD_LOGIC;
    cl_stopstate : out STD_LOGIC;
    cl_enable : in STD_LOGIC;
    cl_txulpsclk : in STD_LOGIC;
    cl_txulpsexit : in STD_LOGIC;
    cl_ulpsactivenot : out STD_LOGIC;
    dl0_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txrequesths : in STD_LOGIC;
    dl0_txreadyhs : out STD_LOGIC;
    dl0_forcetxstopmode : in STD_LOGIC;
    dl0_stopstate : out STD_LOGIC;
    dl0_enable : in STD_LOGIC;
    dl0_txrequestesc : in STD_LOGIC;
    dl0_txlpdtesc : in STD_LOGIC;
    dl0_txulpsexit : in STD_LOGIC;
    dl0_ulpsactivenot : out STD_LOGIC;
    dl0_txulpsesc : in STD_LOGIC;
    dl0_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl0_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_txvalidesc : in STD_LOGIC;
    dl0_txreadyesc : out STD_LOGIC;
    dl1_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txrequesths : in STD_LOGIC;
    dl1_txreadyhs : out STD_LOGIC;
    dl1_forcetxstopmode : in STD_LOGIC;
    dl1_stopstate : out STD_LOGIC;
    dl1_enable : in STD_LOGIC;
    dl1_txrequestesc : in STD_LOGIC;
    dl1_txlpdtesc : in STD_LOGIC;
    dl1_txulpsexit : in STD_LOGIC;
    dl1_ulpsactivenot : out STD_LOGIC;
    dl1_txulpsesc : in STD_LOGIC;
    dl1_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl1_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_txvalidesc : in STD_LOGIC;
    dl1_txreadyesc : out STD_LOGIC;
    dl2_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txrequesths : in STD_LOGIC;
    dl2_txreadyhs : out STD_LOGIC;
    dl2_forcetxstopmode : in STD_LOGIC;
    dl2_stopstate : out STD_LOGIC;
    dl2_enable : in STD_LOGIC;
    dl2_txrequestesc : in STD_LOGIC;
    dl2_txlpdtesc : in STD_LOGIC;
    dl2_txulpsexit : in STD_LOGIC;
    dl2_ulpsactivenot : out STD_LOGIC;
    dl2_txulpsesc : in STD_LOGIC;
    dl2_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl2_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_txvalidesc : in STD_LOGIC;
    dl2_txreadyesc : out STD_LOGIC;
    dl3_txdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txrequesths : in STD_LOGIC;
    dl3_txreadyhs : out STD_LOGIC;
    dl3_forcetxstopmode : in STD_LOGIC;
    dl3_stopstate : out STD_LOGIC;
    dl3_enable : in STD_LOGIC;
    dl3_txrequestesc : in STD_LOGIC;
    dl3_txlpdtesc : in STD_LOGIC;
    dl3_txulpsexit : in STD_LOGIC;
    dl3_ulpsactivenot : out STD_LOGIC;
    dl3_txulpsesc : in STD_LOGIC;
    dl3_txtriggeresc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dl3_txdataesc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_txvalidesc : in STD_LOGIC;
    dl3_txreadyesc : out STD_LOGIC;
    clk_txp : out STD_LOGIC;
    clk_txn : out STD_LOGIC;
    data_txp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    data_txn : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of mipi_dphy_0 : entity is true;
  attribute C_CAL_MODE : string;
  attribute C_CAL_MODE of mipi_dphy_0 : entity is "FIXED";
  attribute C_DIV4_CLK_PERIOD : string;
  attribute C_DIV4_CLK_PERIOD of mipi_dphy_0 : entity is "8.000000";
  attribute C_DPHY_LANES : integer;
  attribute C_DPHY_LANES of mipi_dphy_0 : entity is 4;
  attribute C_DPHY_MODE : string;
  attribute C_DPHY_MODE of mipi_dphy_0 : entity is "MASTER";
  attribute C_EN_DEBUG_REGS : integer;
  attribute C_EN_DEBUG_REGS of mipi_dphy_0 : entity is 0;
  attribute C_EN_REG_IF : integer;
  attribute C_EN_REG_IF of mipi_dphy_0 : entity is 0;
  attribute C_EN_TIMEOUT_REGS : integer;
  attribute C_EN_TIMEOUT_REGS of mipi_dphy_0 : entity is 0;
  attribute C_ESC_CLK_PERIOD : string;
  attribute C_ESC_CLK_PERIOD of mipi_dphy_0 : entity is "50.000000";
  attribute C_ESC_TIMEOUT : integer;
  attribute C_ESC_TIMEOUT of mipi_dphy_0 : entity is 25600;
  attribute C_EXAMPLE_SIMULATION : string;
  attribute C_EXAMPLE_SIMULATION of mipi_dphy_0 : entity is "false";
  attribute C_HS_LINE_RATE : integer;
  attribute C_HS_LINE_RATE of mipi_dphy_0 : entity is 1000;
  attribute C_HS_TIMEOUT : integer;
  attribute C_HS_TIMEOUT of mipi_dphy_0 : entity is 65541;
  attribute C_IDLY_TAP : integer;
  attribute C_IDLY_TAP of mipi_dphy_0 : entity is 0;
  attribute C_INIT : integer;
  attribute C_INIT of mipi_dphy_0 : entity is 1000000;
  attribute C_LPX_PERIOD : integer;
  attribute C_LPX_PERIOD of mipi_dphy_0 : entity is 50;
  attribute C_RCVE_DESKEW_SEQ : string;
  attribute C_RCVE_DESKEW_SEQ of mipi_dphy_0 : entity is "false";
  attribute C_SKEWCAL_FIRST_TIME : integer;
  attribute C_SKEWCAL_FIRST_TIME of mipi_dphy_0 : entity is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME : integer;
  attribute C_SKEWCAL_PERIODIC_TIME of mipi_dphy_0 : entity is 128;
  attribute C_STABLE_CLK_PERIOD : string;
  attribute C_STABLE_CLK_PERIOD of mipi_dphy_0 : entity is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD : string;
  attribute C_TXPLL_CLKIN_PERIOD of mipi_dphy_0 : entity is "8.000000";
  attribute C_WAKEUP : integer;
  attribute C_WAKEUP of mipi_dphy_0 : entity is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ : string;
  attribute C_XMIT_FIRST_DESKEW_SEQ of mipi_dphy_0 : entity is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ : string;
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of mipi_dphy_0 : entity is "false";
  attribute DPHY_PRESET : string;
  attribute DPHY_PRESET of mipi_dphy_0 : entity is "None";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of mipi_dphy_0 : entity is "yes";
  attribute MTBF_SYNC_STAGES : integer;
  attribute MTBF_SYNC_STAGES of mipi_dphy_0 : entity is 3;
  attribute SUPPORT_LEVEL : integer;
  attribute SUPPORT_LEVEL of mipi_dphy_0 : entity is 0;
end mipi_dphy_0;

architecture STRUCTURE of mipi_dphy_0 is
  attribute C_CAL_MODE of inst : label is "FIXED";
  attribute C_DIV4_CLK_PERIOD of inst : label is "8.000000";
  attribute C_DPHY_LANES of inst : label is 4;
  attribute C_DPHY_MODE of inst : label is "MASTER";
  attribute C_EN_DEBUG_REGS of inst : label is 0;
  attribute C_EN_REG_IF of inst : label is 0;
  attribute C_EN_TIMEOUT_REGS of inst : label is 0;
  attribute C_ESC_CLK_PERIOD of inst : label is "50.000000";
  attribute C_ESC_TIMEOUT of inst : label is 25600;
  attribute C_EXAMPLE_SIMULATION of inst : label is "false";
  attribute C_HS_LINE_RATE of inst : label is 1000;
  attribute C_HS_TIMEOUT of inst : label is 65541;
  attribute C_IDLY_TAP of inst : label is 0;
  attribute C_INIT of inst : label is 1000000;
  attribute C_LPX_PERIOD of inst : label is 50;
  attribute C_RCVE_DESKEW_SEQ of inst : label is "false";
  attribute C_SKEWCAL_FIRST_TIME of inst : label is 4096;
  attribute C_SKEWCAL_PERIODIC_TIME of inst : label is 128;
  attribute C_STABLE_CLK_PERIOD of inst : label is "5.000000";
  attribute C_TXPLL_CLKIN_PERIOD of inst : label is "8.000000";
  attribute C_WAKEUP of inst : label is 1000000;
  attribute C_XMIT_FIRST_DESKEW_SEQ of inst : label is "false";
  attribute C_XMIT_PERIODIC_DESKEW_SEQ of inst : label is "false";
  attribute DPHY_PRESET of inst : label is "None";
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute MTBF_SYNC_STAGES of inst : label is 3;
  attribute SUPPORT_LEVEL of inst : label is 0;
begin
inst: entity work.mipi_dphy_0_mipi_dphy_0_core
     port map (
      cl_enable => cl_enable,
      cl_stopstate => cl_stopstate,
      cl_txclkactivehs => cl_txclkactivehs,
      cl_txrequesths => cl_txrequesths,
      cl_txulpsclk => cl_txulpsclk,
      cl_txulpsexit => cl_txulpsexit,
      cl_ulpsactivenot => cl_ulpsactivenot,
      clk_txn => clk_txn,
      clk_txp => clk_txp,
      clkoutphy_in => clkoutphy_in,
      core_clk => core_clk,
      core_rst => core_rst,
      data_txn(3 downto 0) => data_txn(3 downto 0),
      data_txp(3 downto 0) => data_txp(3 downto 0),
      dl0_enable => dl0_enable,
      dl0_forcetxstopmode => dl0_forcetxstopmode,
      dl0_stopstate => dl0_stopstate,
      dl0_txdataesc(7 downto 0) => dl0_txdataesc(7 downto 0),
      dl0_txdatahs(7 downto 0) => dl0_txdatahs(7 downto 0),
      dl0_txlpdtesc => dl0_txlpdtesc,
      dl0_txreadyesc => dl0_txreadyesc,
      dl0_txreadyhs => dl0_txreadyhs,
      dl0_txrequestesc => dl0_txrequestesc,
      dl0_txrequesths => dl0_txrequesths,
      dl0_txtriggeresc(3 downto 0) => dl0_txtriggeresc(3 downto 0),
      dl0_txulpsesc => dl0_txulpsesc,
      dl0_txulpsexit => dl0_txulpsexit,
      dl0_txvalidesc => dl0_txvalidesc,
      dl0_ulpsactivenot => dl0_ulpsactivenot,
      dl1_enable => dl1_enable,
      dl1_forcetxstopmode => dl1_forcetxstopmode,
      dl1_stopstate => dl1_stopstate,
      dl1_txdataesc(7 downto 0) => dl1_txdataesc(7 downto 0),
      dl1_txdatahs(7 downto 0) => dl1_txdatahs(7 downto 0),
      dl1_txlpdtesc => dl1_txlpdtesc,
      dl1_txreadyesc => dl1_txreadyesc,
      dl1_txreadyhs => dl1_txreadyhs,
      dl1_txrequestesc => dl1_txrequestesc,
      dl1_txrequesths => dl1_txrequesths,
      dl1_txtriggeresc(3 downto 0) => dl1_txtriggeresc(3 downto 0),
      dl1_txulpsesc => dl1_txulpsesc,
      dl1_txulpsexit => dl1_txulpsexit,
      dl1_txvalidesc => dl1_txvalidesc,
      dl1_ulpsactivenot => dl1_ulpsactivenot,
      dl2_enable => dl2_enable,
      dl2_forcetxstopmode => dl2_forcetxstopmode,
      dl2_stopstate => dl2_stopstate,
      dl2_txdataesc(7 downto 0) => dl2_txdataesc(7 downto 0),
      dl2_txdatahs(7 downto 0) => dl2_txdatahs(7 downto 0),
      dl2_txlpdtesc => dl2_txlpdtesc,
      dl2_txreadyesc => dl2_txreadyesc,
      dl2_txreadyhs => dl2_txreadyhs,
      dl2_txrequestesc => dl2_txrequestesc,
      dl2_txrequesths => dl2_txrequesths,
      dl2_txtriggeresc(3 downto 0) => dl2_txtriggeresc(3 downto 0),
      dl2_txulpsesc => dl2_txulpsesc,
      dl2_txulpsexit => dl2_txulpsexit,
      dl2_txvalidesc => dl2_txvalidesc,
      dl2_ulpsactivenot => dl2_ulpsactivenot,
      dl3_enable => dl3_enable,
      dl3_forcetxstopmode => dl3_forcetxstopmode,
      dl3_stopstate => dl3_stopstate,
      dl3_txdataesc(7 downto 0) => dl3_txdataesc(7 downto 0),
      dl3_txdatahs(7 downto 0) => dl3_txdatahs(7 downto 0),
      dl3_txlpdtesc => dl3_txlpdtesc,
      dl3_txreadyesc => dl3_txreadyesc,
      dl3_txreadyhs => dl3_txreadyhs,
      dl3_txrequestesc => dl3_txrequestesc,
      dl3_txrequesths => dl3_txrequesths,
      dl3_txtriggeresc(3 downto 0) => dl3_txtriggeresc(3 downto 0),
      dl3_txulpsesc => dl3_txulpsesc,
      dl3_txulpsexit => dl3_txulpsexit,
      dl3_txvalidesc => dl3_txvalidesc,
      dl3_ulpsactivenot => dl3_ulpsactivenot,
      init_done => init_done,
      pll_lock_in => pll_lock_in,
      system_rst_in => system_rst_in,
      txbyteclkhs_in => txbyteclkhs_in,
      txclkesc_in => txclkesc_in
    );
end STRUCTURE;
