
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 366.723 ; gain = 97.863
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:2]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/realtime/clock_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clock' (1#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/realtime/clock_stub.v:5]
WARNING: [Synth 8-350] instance 'my_clock' of module 'clock' requires 8 connections, but only 5 given [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:49]
INFO: [Synth 8-638] synthesizing module 'resetlocked' [C:/Users/bened/Desktop/freqd/rtl/ov7670_fr/resetlocked.v:7]
INFO: [Synth 8-256] done synthesizing module 'resetlocked' (2#1) [C:/Users/bened/Desktop/freqd/rtl/ov7670_fr/resetlocked.v:7]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v:1]
	Parameter HM bound to: 799 - type: integer 
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VM bound to: 524 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA' (3#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v:1]
WARNING: [Synth 8-350] instance 'my_VGA' of module 'VGA' requires 12 connections, but only 10 given [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:71]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/debounce.v:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (4#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/debounce.v:4]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_controller.v:1]
	Parameter camera_address bound to: 8'b01000010 
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/i2c_sender.v:2]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (5#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/i2c_sender.v:2]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.v:1]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (6#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.v:1]
WARNING: [Synth 8-3848] Net siod_xhdl0 in module/entity ov7670_controller does not have driver. [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_controller.v:11]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (7#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_controller.v:1]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (8#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_capture.v:3]
WARNING: [Synth 8-6014] Unused sequential element line_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_capture.v:63]
WARNING: [Synth 8-6014] Unused sequential element href_hold_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_capture.v:64]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (9#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_capture.v:3]
INFO: [Synth 8-638] synthesizing module 'RGB' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/RGB.v:16]
INFO: [Synth 8-256] done synthesizing module 'RGB' (10#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/RGB.v:16]
INFO: [Synth 8-638] synthesizing module 'Address_Generator' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/address_Generator.v:4]
INFO: [Synth 8-4471] merging register 'address_C_reg[18:0]' into 'val_reg[18:0]' [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/address_Generator.v:47]
WARNING: [Synth 8-6014] Unused sequential element address_C_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/address_Generator.v:47]
INFO: [Synth 8-256] done synthesizing module 'Address_Generator' (11#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/address_Generator.v:4]
INFO: [Synth 8-638] synthesizing module 'filtering' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:22]
	Parameter position_center bound to: 4'b0000 
	Parameter position_up bound to: 4'b0001 
	Parameter position_down bound to: 4'b0010 
	Parameter position_left bound to: 4'b0011 
	Parameter position_right bound to: 4'b0100 
	Parameter position_left_up bound to: 4'b0101 
	Parameter position_left_down bound to: 4'b0110 
	Parameter position_right_up bound to: 4'b0111 
	Parameter position_right_down bound to: 4'b1000 
WARNING: [Synth 8-6014] Unused sequential element pcount_reg was removed.  [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:112]
WARNING: [Synth 8-6014] Unused sequential element addra_reg was removed.  [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:157]
WARNING: [Synth 8-3848] Net gray_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net left_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net right_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net up_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net down_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net leftup_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net leftdown_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net rightup_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net rightdown_nxt in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:68]
WARNING: [Synth 8-3848] Net hblank in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:44]
WARNING: [Synth 8-3848] Net vblank in module/entity filtering does not have driver. [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:45]
INFO: [Synth 8-256] done synthesizing module 'filtering' (12#1) [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:22]
WARNING: [Synth 8-350] instance 'my_filtering' of module 'filtering' requires 21 connections, but only 18 given [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:176]
INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [C:/Users/bened/Desktop/freqd/rtl/filtering/draw_rect_char.v:13]
	Parameter rect_x bound to: 200 - type: integer 
	Parameter rect_width bound to: 240 - type: integer 
	Parameter rect_y bound to: 400 - type: integer 
	Parameter rect_height bound to: 32 - type: integer 
	Parameter FRAME_X_POS bound to: 10 - type: integer 
	Parameter FRAME_Y_POS bound to: 10 - type: integer 
	Parameter FRAME_X_PIX bound to: 630 - type: integer 
	Parameter FRAME_Y_PIX bound to: 470 - type: integer 
	Parameter FRAME_RGB bound to: 12'b000000000000 
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/bened/Desktop/freqd/rtl/filtering/delay.v:3]
	Parameter WIDTH bound to: 38 - type: integer 
	Parameter CLK_DEL bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (13#1) [C:/Users/bened/Desktop/freqd/rtl/filtering/delay.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (14#1) [C:/Users/bened/Desktop/freqd/rtl/filtering/draw_rect_char.v:13]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/bened/Desktop/freqd/rtl/filtering/font_rom.v:9]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (15#1) [C:/Users/bened/Desktop/freqd/rtl/filtering/font_rom.v:9]
INFO: [Synth 8-638] synthesizing module 'char_rom' [C:/Users/bened/Desktop/freqd/rtl/filtering/char_rom.v:13]
	Parameter string_length bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_rom' (16#1) [C:/Users/bened/Desktop/freqd/rtl/filtering/char_rom.v:13]
WARNING: [Synth 8-3848] Net ov7670_siod_xhdl0 in module/entity top_level does not have driver. [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:32]
INFO: [Synth 8-256] done synthesizing module 'top_level' (17#1) [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:2]
WARNING: [Synth 8-3331] design filtering has unconnected port hblank
WARNING: [Synth 8-3331] design filtering has unconnected port vblank
WARNING: [Synth 8-3331] design filtering has unconnected port clk10
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[3]
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[2]
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[1]
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[0]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[23]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[22]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[21]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[20]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[19]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[18]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[17]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[16]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[15]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[14]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[13]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[12]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[11]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[10]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[9]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[8]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[7]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[6]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[5]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[4]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[3]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[2]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[1]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.812 ; gain = 144.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_VGA:rez_160x120 to constant 0 [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:71]
WARNING: [Synth 8-3295] tying undriven pin my_VGA:rez_320x240 to constant 0 [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 413.812 ; gain = 144.953
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/dcp5/frame_buffer_in_context.xdc] for cell 'my_frame_buffer'
Finished Parsing XDC File [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/dcp5/frame_buffer_in_context.xdc] for cell 'my_frame_buffer'
Parsing XDC File [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/dcp7/clock_in_context.xdc] for cell 'my_clock'
Finished Parsing XDC File [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/dcp7/clock_in_context.xdc] for cell 'my_clock'
Parsing XDC File [C:/Users/bened/Desktop/freqd/constraints/project_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'ov7670_pclk_IBUF'. [C:/Users/bened/Desktop/freqd/constraints/project_constraints.xdc:108]
Finished Parsing XDC File [C:/Users/bened/Desktop/freqd/constraints/project_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/bened/Desktop/freqd/constraints/project_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/bened/Desktop/freqd/constraints/project_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 728.898 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 728.898 ; gain = 460.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 728.898 ; gain = 460.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk100. (constraint file  C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/dcp7/clock_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk100. (constraint file  C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-11848-DESKTOP-E1S6T55/dcp7/clock_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for my_clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_frame_buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 728.898 ; gain = 460.039
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Vcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activeArea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activeArea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activeArea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Vcnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "activeArea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activeArea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activeArea" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/i2c_sender.v:46]
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register 0ÆùU˝ driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element sreg_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.v:19]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.v:26]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_capture.v:36]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:300]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:590]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:448]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:590]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:448]
WARNING: [Synth 8-6014] Unused sequential element char_line_pixels_reg was removed.  [C:/Users/bened/Desktop/freqd/rtl/filtering/font_rom.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'red_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:309]
WARNING: [Synth 8-327] inferring latch for variable 'green_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:310]
WARNING: [Synth 8-327] inferring latch for variable 'blue_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:311]
WARNING: [Synth 8-327] inferring latch for variable 'red_o_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:300]
WARNING: [Synth 8-327] inferring latch for variable 'green_o_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:301]
WARNING: [Synth 8-327] inferring latch for variable 'blue_o_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:302]
WARNING: [Synth 8-327] inferring latch for variable 'tred_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:289]
WARNING: [Synth 8-327] inferring latch for variable 'tgreen_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:288]
WARNING: [Synth 8-327] inferring latch for variable 'tblue_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:287]
WARNING: [Synth 8-327] inferring latch for variable 'r_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:317]
WARNING: [Synth 8-327] inferring latch for variable 'b_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:319]
WARNING: [Synth 8-327] inferring latch for variable 'g_nxt_reg' [C:/Users/bened/Desktop/freqd/rtl/filtering/filtering.v:318]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 728.898 ; gain = 460.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 1     
	   9 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   6 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               38 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 9     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 47    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input    238 Bit        Muxes := 1     
	   8 Input    238 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   8 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
	   8 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module resetlocked 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ov7670_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module RGB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module Address_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 9     
+---Registers : 
	               19 Bit    Registers := 9     
Module filtering 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   9 Input     12 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   6 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 43    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 11    
	   8 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 2     
Module draw_rect_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module char_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    238 Bit        Muxes := 1     
	   8 Input    238 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "activeArea" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Hcnt_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v:36]
WARNING: [Synth 8-6014] Unused sequential element Vcnt_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v:37]
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c_sender/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c_sender/taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ov7670_registers/finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register 0ÆùU˝ driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element Inst_ov7670_registers/sreg_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.v:19]
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c_sender/divider_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/i2c_sender.v:46]
WARNING: [Synth 8-6014] Unused sequential element Inst_ov7670_registers/address_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/basys3_ov7670/ov7670_registers.v:26]
WARNING: [Synth 8-6014] Unused sequential element my_font_rom/char_line_pixels_reg was removed.  [C:/Users/bened/Desktop/freqd/rtl/filtering/font_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element my_ov7670_capture/address_reg was removed.  [C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/ov7670_capture.v:36]
WARNING: [Synth 8-3331] design filtering has unconnected port hblank
WARNING: [Synth 8-3331] design filtering has unconnected port vblank
WARNING: [Synth 8-3331] design filtering has unconnected port clk10
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[3]
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[2]
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[1]
WARNING: [Synth 8-3331] design filtering has unconnected port pixel_position[0]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[23]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[22]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[21]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[20]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[19]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[18]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[17]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[16]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[15]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[14]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[13]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[12]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[11]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[10]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[9]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[8]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[7]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[6]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[5]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[4]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[3]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[2]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[1]
WARNING: [Synth 8-3331] design filtering has unconnected port rgb_up[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_ov7670_controller/\Inst_i2c_sender/data_sr_reg[0] )
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_nxt_reg[0]' (LD) to 'my_filtering/tblue_nxt_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_nxt_reg[1]' (LD) to 'my_filtering/tblue_nxt_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_nxt_reg[2]' (LD) to 'my_filtering/tblue_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_nxt_reg[3]' (LD) to 'my_filtering/tblue_nxt_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_nxt_reg[0]' (LD) to 'my_filtering/tgreen_nxt_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_nxt_reg[0]' (LD) to 'my_filtering/tred_nxt_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_nxt_reg[1]' (LD) to 'my_filtering/tred_nxt_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_reg[0]' (FDR) to 'my_filtering/tblue_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_reg[1]' (FDR) to 'my_filtering/tblue_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_reg[2]' (FDR) to 'my_filtering/tblue_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tblue_reg[3]' (FDR) to 'my_filtering/tblue_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_reg[0]' (FDR) to 'my_filtering/tgreen_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_reg[0]' (FDR) to 'my_filtering/tred_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_reg[1]' (FDR) to 'my_filtering/tred_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_nxt_reg[1]' (LD) to 'my_filtering/tgreen_nxt_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_nxt_reg[2]' (LD) to 'my_filtering/tgreen_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_nxt_reg[3]' (LD) to 'my_filtering/tgreen_nxt_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_nxt_reg[2]' (LD) to 'my_filtering/tred_nxt_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_nxt_reg[3]' (LD) to 'my_filtering/tred_nxt_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[13]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[15]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[14]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[9]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[10]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[11]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[12]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[8]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[6]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[7]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[4]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[5]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[13]' (FDR) to 'my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[15]' (FDR) to 'my_filtering/g_reg[14]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[14]' (FDR) to 'my_filtering/g_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[9]' (FDR) to 'my_filtering/g_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[10]' (FDR) to 'my_filtering/g_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[11]' (FDR) to 'my_filtering/g_reg[12]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[12]' (FDR) to 'my_filtering/g_reg[8]'
INFO: [Synth 8-3886] merging instance 'my_filtering/g_reg[8]' (FDR) to 'my_filtering/r_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[4]' (FDR) to 'my_filtering/r_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[5]' (FDR) to 'my_filtering/r_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[6]' (FDR) to 'my_filtering/r_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_reg[1]' (FDR) to 'my_filtering/tgreen_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_reg[2]' (FDR) to 'my_filtering/tgreen_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tgreen_reg[3]' (FDR) to 'my_filtering/tgreen_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_reg[2]' (FDR) to 'my_filtering/tred_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_filtering/tred_reg[3]' (FDR) to 'my_filtering/tred_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[6]' (FDR) to 'my_filtering/r_reg[4]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[4]' (FDR) to 'my_filtering/r_reg[5]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[5]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[13]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[15]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[14]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[9]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[10]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[11]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[12]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/r_reg[8]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3886] merging instance 'my_filtering/b_reg[7]' (FDR) to 'my_filtering/r_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_filtering/\r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (Inst_i2c_sender/data_sr_reg[0]) is unused and will be removed from module ov7670_controller.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[18]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[17]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[16]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[15]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[14]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[13]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[12]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[11]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[10]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[9]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[8]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[7]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[6]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[5]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[4]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[3]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[2]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[1]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_N_reg[0]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[18]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[17]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[16]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[15]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[14]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[13]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[12]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[11]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[10]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[9]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[8]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[7]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[6]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[5]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[4]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[3]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[2]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[1]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_NE_reg[0]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[18]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[17]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[16]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[15]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[14]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[13]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[12]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[11]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[10]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[9]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[8]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[7]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[6]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[5]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[4]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[3]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[2]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[1]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_E_reg[0]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[18]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[17]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[16]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[15]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[14]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[13]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[12]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[11]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[10]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[9]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[8]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[7]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[6]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[5]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[4]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[3]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[2]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[1]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SE_reg[0]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[18]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[17]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[16]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[15]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[14]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[13]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[12]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[11]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[10]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[9]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[8]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[7]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[6]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[5]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[4]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[3]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[2]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[1]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_S_reg[0]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SW_reg[18]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SW_reg[17]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SW_reg[16]) is unused and will be removed from module Address_Generator.
WARNING: [Synth 8-3332] Sequential element (address_SW_reg[15]) is unused and will be removed from module Address_Generator.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 728.898 ; gain = 460.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+----------------------------------+---------------+----------------+
|Module Name       | RTL Object                       | Depth x Width | Implemented As | 
+------------------+----------------------------------+---------------+----------------+
|ov7670_registers  | sreg_reg                         | 256x16        | Block RAM      | 
|font_rom          | char_line_pixels_reg             | 2048x8        | Block RAM      | 
|ov7670_controller | Inst_ov7670_registers/sreg_reg   | 256x16        | Block RAM      | 
|top_level         | my_font_rom/char_line_pixels_reg | 2048x8        | Block RAM      | 
+------------------+----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_clock/CLK_10' to pin 'my_clock/bbstub_CLK_10/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_clock/CLK_100' to pin 'my_clock/bbstub_CLK_100/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_clock/CLK_25' to pin 'my_clock/bbstub_CLK_25/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_clock/CLK_50' to pin 'my_clock/bbstub_CLK_50/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'my_clock/CLK_90' to pin 'my_clock/bbstub_CLK_90/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 728.898 ; gain = 460.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 738.648 ; gain = 469.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance my_ov7670_controller/Inst_ov7670_registers/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_font_rom/char_line_pixels_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock         |         1|
|2     |frame_buffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clock        |     1|
|2     |frame_buffer |     1|
|3     |BUFG         |     2|
|4     |CARRY4       |    42|
|5     |LUT1         |    21|
|6     |LUT2         |    71|
|7     |LUT3         |    79|
|8     |LUT4         |    56|
|9     |LUT5         |    63|
|10    |LUT6         |   139|
|11    |MUXF7        |    16|
|12    |RAMB18E1     |     1|
|13    |RAMB18E1_1   |     1|
|14    |FDCE         |    60|
|15    |FDPE         |     4|
|16    |FDRE         |   292|
|17    |FDSE         |    34|
|18    |LD           |    48|
|19    |IBUF         |    16|
|20    |OBUF         |    19|
|21    |OBUFT        |     1|
+------+-------------+------+

Report Instance Areas: 
+------+--------------------------+------------------+------+
|      |Instance                  |Module            |Cells |
+------+--------------------------+------------------+------+
|1     |top                       |                  |   983|
|2     |  my_Address_Generator    |Address_Generator |    26|
|3     |  my_VGA                  |VGA               |   109|
|4     |  my_debounce             |debounce          |    37|
|5     |  my_draw_rect_char       |draw_rect_char    |   152|
|6     |    my_delay              |delay             |    77|
|7     |  my_filtering            |filtering         |   337|
|8     |  my_font_rom             |font_rom          |     6|
|9     |  my_ov7670_capture       |ov7670_capture    |    54|
|10    |  my_ov7670_controller    |ov7670_controller |   180|
|11    |    Inst_i2c_sender       |i2c_sender        |   146|
|12    |    Inst_ov7670_registers |ov7670_registers  |    32|
|13    |  my_resetlocked          |resetlocked       |    18|
+------+--------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 743.539 ; gain = 474.680
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 685 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 743.539 ; gain = 159.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 743.539 ; gain = 474.680
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 213 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 743.539 ; gain = 482.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/bened/Desktop/freqd/build/PROJEKT_UEC2.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.021 . Memory (MB): peak = 743.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 17:57:21 2022...
