#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jun 15 18:59:23 2025
# Process ID         : 6436
# Current directory  : D:/ACA_Group9/hd-aca-25-3/work
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent26240 D:\ACA_Group9\hd-aca-25-3\work\work.xpr
# Log file           : D:/ACA_Group9/hd-aca-25-3/work/vivado.log
# Journal file       : D:/ACA_Group9/hd-aca-25-3/work\vivado.jou
# Running On         : Eins
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-11400H @ 2.70GHz
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17023 MB
# Swap memory        : 4824 MB
# Total Virtual      : 21848 MB
# Available Virtual  : 10194 MB
#-----------------------------------------------------------
start_gui
open_project D:/ACA_Group9/hd-aca-25-3/work/work.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd}
source ../scripts/add_ext_memory.tcl
set_property location {6 2206 746} [get_bd_cells ext_memory]
set_property location {5 1823 763} [get_bd_cells ext_memory]
set_property location {2315 738} [get_bd_intf_ports DDR]
set_property location {2317 756} [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
save_bd_design
startgroup
set_property -dict [list \
  CONFIG.C_DCACHE_LINE_LEN {8} \
  CONFIG.C_USE_DCACHE {1} \
] [get_bd_cells microblaze_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DC] -boundary_type upper [get_bd_intf_pins ext_memory/S_AXI]
save_bd_design
connect_bd_net [get_bd_pins ext_memory/aclk] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
assign_bd_address
validate_bd_design
validate_bd_design
startgroup
set_property CONFIG.DATA_WIDTH {32} [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.DATA_WIDTH.VALUE_SRC USER] [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
save_bd_design
validate_bd_design
startgroup
set_property CONFIG.DATA_WIDTH {64} [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
startgroup
set_property CONFIG.DATA_WIDTH {32} [get_bd_cells ext_memory/axi_protocol_convert_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {32} \
  CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NONE} \
] [get_bd_cells ext_memory/processing_system7_0]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins ext_memory/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
validate_bd_design
save_bd_design
validate_bd_design -force
validate_bd_design -force
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_microblaze_0_0_synth_1
reset_run design_1_dlmb_bram_if_cntlr_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/ACA_Group9/hd-aca-25-3/work/design_1_wrapper.xsa
open_bd_design {D:/ACA_Group9/hd-aca-25-3/bd/design_1/design_1.bd}
