0.7
2020.2
Jun 16 2023
19:36:26
/home/kanish/System_Design_through_FPGA/Vivado/mac_macro/mac_macro.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac.v,1694292854,verilog,,/home/kanish/System_Design_through_FPGA/Vivado/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac_tb.v,,mac,,,,,,,,
/home/kanish/System_Design_through_FPGA/Vivado/mac_macro/mac_macro.srcs/sources_1/imports/kanish/mac_tb.v,1694327898,verilog,,,,mac_tb,,,,,,,,
