
---------- Begin Simulation Statistics ----------
final_tick                               167384811000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 308554                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709620                       # Number of bytes of host memory used
host_op_rate                                   309242                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.09                       # Real time elapsed on the host
host_tick_rate                              516472615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100223083                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.167385                       # Number of seconds simulated
sim_ticks                                167384811000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.742751                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2718369                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2725380                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            165794                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4218516                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                268                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             648                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              380                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5253574                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119074                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100223083                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.673848                       # CPI: cycles per instruction
system.cpu.discardedOps                        449031                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36706568                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48291265                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12607969                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31737384                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597426                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        167384811                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                40801709     40.71%     40.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     40.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              102      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               46987587     46.88%     87.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12413003     12.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100223083                       # Class of committed instruction
system.cpu.tickCycles                       135647427                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          142                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       776868                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          490                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1555185                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            490                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              66996                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117256                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57058                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140452                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140452                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66996                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       589210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 589210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20781056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20781056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207448                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207448    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207448                       # Request fanout histogram
system.membus.respLayer1.occupancy         1122231750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           850786000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            472440                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       799446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          225                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          152000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           305878                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          305878                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           652                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       471788                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2331974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2333503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        56128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     93430784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93486912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          174804                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7504384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           953122                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025762                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 952489     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    633      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             953122                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2920015000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2333007990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1956000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               570821                       # number of demand (read+write) hits
system.l2.demand_hits::total                   570861                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  40                       # number of overall hits
system.l2.overall_hits::.cpu.data              570821                       # number of overall hits
system.l2.overall_hits::total                  570861                       # number of overall hits
system.l2.demand_misses::.cpu.inst                612                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206845                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207457                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               612                       # number of overall misses
system.l2.overall_misses::.cpu.data            206845                       # number of overall misses
system.l2.overall_misses::total                207457                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60655000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21555365000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21616020000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60655000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21555365000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21616020000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           777666                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778318                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          777666                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778318                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938650                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.265982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.266545                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938650                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.265982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.266545                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99109.477124                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104210.229882                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104195.182616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99109.477124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104210.229882                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104195.182616                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117256                       # number of writebacks
system.l2.writebacks::total                    117256                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207448                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207448                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17417924000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17466339000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17417924000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17466339000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.265970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.266534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.265970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.266534                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79109.477124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84211.278501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84196.227488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79109.477124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84211.278501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84196.227488                       # average overall mshr miss latency
system.l2.replacements                         174804                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       682190                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           682190                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       682190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       682190                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          218                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              218                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          218                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          218                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            165426                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165426                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140452                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140452                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14969640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14969640000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        305878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            305878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.459177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.459177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106581.892746                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106581.892746                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12160600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12160600000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.459177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.459177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86581.892746                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86581.892746                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 40                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              612                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60655000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60655000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99109.477124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99109.477124                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          612                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79109.477124                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79109.477124                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        405395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            405395                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        66393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6585725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6585725000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       471788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        471788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99193.062522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99193.062522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66384                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5257324000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5257324000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79195.649554                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79195.649554                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32180.493350                       # Cycle average of tags in use
system.l2.tags.total_refs                     1555034                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207572                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.491540                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.837488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        77.989227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32060.666635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982071                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29216                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12647916                       # Number of tag accesses
system.l2.tags.data_accesses                 12647916                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13237504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13276672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7504384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7504384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          206836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117256                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            234000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79084261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79318260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       234000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           234000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44833124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44833124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44833124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           234000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79084261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            124151384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005258120500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6971                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6971                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              566522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110416                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207448                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117256                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7196                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2909581000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1037040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6798481000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14028.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32778.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   133577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70470                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207448                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117256                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  161726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.283648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.746584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.446260                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85102     70.57%     70.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13316     11.04%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4041      3.35%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2480      2.06%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8638      7.16%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          798      0.66%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          451      0.37%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          418      0.35%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5356      4.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120600                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.752690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.535509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.037047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6802     97.58%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           37      0.53%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.85%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6971                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.818104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.788034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.015755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4162     59.70%     59.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.25%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2559     36.71%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.24%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6971                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13274112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7503296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13276672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7504384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  167376380000                       # Total gap between requests
system.mem_ctrls.avgGap                     515473.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13234944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7503296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 233999.726534326939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79068966.418942287564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44826624.083591431379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       206836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16997250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6781483750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3970270679250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27773.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32786.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33859850.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            426115200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            226485600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           732656820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          301898700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13212916080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32473544670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36929624640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84303241710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        503.649293                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95666925500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5589220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66128665500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            434968800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            231191400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           748236300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310088880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13212916080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33628888500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35956703520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84522993480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.962147                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  93125130500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5589220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  68670460500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     12161458                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12161458                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12161458                       # number of overall hits
system.cpu.icache.overall_hits::total        12161458                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          652                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            652                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          652                       # number of overall misses
system.cpu.icache.overall_misses::total           652                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     64788000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64788000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     64788000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64788000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12162110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12162110                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12162110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12162110                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99368.098160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99368.098160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99368.098160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99368.098160                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          225                       # number of writebacks
system.cpu.icache.writebacks::total               225                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          652                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          652                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          652                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          652                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63484000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63484000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63484000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 97368.098160                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97368.098160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 97368.098160                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97368.098160                       # average overall mshr miss latency
system.cpu.icache.replacements                    225                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12161458                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12161458                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          652                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     64788000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64788000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12162110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12162110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99368.098160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99368.098160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          652                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63484000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63484000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 97368.098160                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97368.098160                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           372.195468                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12162110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               652                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18653.542945                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   372.195468                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.726944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.726944                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24324872                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24324872                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     56644604                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56644604                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     56644621                       # number of overall hits
system.cpu.dcache.overall_hits::total        56644621                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       830192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         830192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       830207                       # number of overall misses
system.cpu.dcache.overall_misses::total        830207                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39129600000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39129600000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39129600000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39129600000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     57474796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57474796                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     57474828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57474828                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014444                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014445                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014445                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47133.193285                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47133.193285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47132.341693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47132.341693                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       682190                       # number of writebacks
system.cpu.dcache.writebacks::total            682190                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       777654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       777654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       777665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       777665                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35882286000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35882286000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35883446000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35883446000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013530                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013530                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013531                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013531                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46141.710838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46141.710838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46142.549813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46142.549813                       # average overall mshr miss latency
system.cpu.dcache.replacements                 776642                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     44590400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44590400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       471822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        471822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17464950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17464950000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45062222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45062222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010470                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37015.972125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37015.972125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       471776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       471776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  16516746000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16516746000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35009.720715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35009.720715                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12054204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12054204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       358370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       358370                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21664650000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21664650000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12412574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12412574                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60453.302453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60453.302453                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52492                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52492                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       305878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       305878                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19365540000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19365540000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024643                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63311.320200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63311.320200                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           15                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.468750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.468750                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1160000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.343750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.343750                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105454.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105454.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           62                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016129                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016129                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           62                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.891649                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57422410                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            777666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.839425                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.891649                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989152                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          744                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         115727570                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        115727570                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 167384811000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
