=====
SETUP
30.841
12.663
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[31].FA/sum_w_31_s0
10.886
11.403
dut_ripple/FA_i[31].FA/cout_w_s
12.093
12.663
cout_latched_r_s0
12.663
=====
SETUP
30.862
12.642
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[31].FA/sum_w_31_s0
10.886
11.403
dut_ripple/FA_i[31].FA/sum_w_31_s
12.093
12.642
sum_latched_r_31_s0
12.642
=====
SETUP
31.018
12.485
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[27].FA/sum_w_27_s0
10.968
11.421
dut_ripple/FA_i[28].FA/sum_w_28_s
11.915
12.485
sum_latched_r_28_s0
12.485
=====
SETUP
31.188
12.315
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[26].FA/sum_w_26_s1
11.138
11.591
dut_ripple/FA_i[26].FA/sum_w_26_s
11.745
12.315
sum_latched_r_26_s0
12.315
=====
SETUP
31.206
12.297
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[10].FA/sum_w_10_s0
9.999
10.516
dut_ripple/FA_i[12].FA/sum_w_12_s0
10.934
11.305
dut_ripple/FA_i[13].FA/sum_w_13_s
11.727
12.297
sum_latched_r_13_s0
12.297
=====
SETUP
31.264
12.239
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[29].FA/sum_w_29_s0
10.906
11.359
dut_ripple/FA_i[29].FA/sum_w_29_s
11.777
12.239
sum_latched_r_29_s0
12.239
=====
SETUP
31.342
12.161
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[22].FA/sum_w_22_s0
10.906
11.359
dut_ripple/FA_i[22].FA/sum_w_22_s
11.612
12.161
sum_latched_r_22_s0
12.161
=====
SETUP
31.342
12.161
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[22].FA/sum_w_22_s0
10.906
11.359
dut_ripple/FA_i[23].FA/sum_w_23_s
11.612
12.161
sum_latched_r_23_s0
12.161
=====
SETUP
31.345
12.158
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[17].FA/sum_w_17_s0
10.011
10.464
dut_ripple/FA_i[20].FA/sum_w_20_s0
11.045
11.615
dut_ripple/FA_i[20].FA/sum_w_20_s
11.787
12.158
sum_latched_r_20_s0
12.158
=====
SETUP
31.367
12.136
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[24].FA/sum_w_24_s0
10.968
11.421
dut_ripple/FA_i[24].FA/sum_w_24_s
11.674
12.136
sum_latched_r_24_s0
12.136
=====
SETUP
31.458
12.045
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[24].FA/sum_w_24_s0
10.968
11.421
dut_ripple/FA_i[25].FA/sum_w_25_s
11.674
12.045
sum_latched_r_25_s0
12.045
=====
SETUP
31.470
12.033
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[10].FA/sum_w_10_s0
9.999
10.516
dut_ripple/FA_i[12].FA/sum_w_12_s0
10.934
11.305
dut_ripple/FA_i[12].FA/sum_w_12_s5
11.484
12.033
sum_latched_r_12_s0
12.033
=====
SETUP
31.537
11.966
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[17].FA/sum_w_17_s0
10.011
10.464
dut_ripple/FA_i[18].FA/sum_w_18_s1
11.128
11.499
dut_ripple/FA_i[19].FA/sum_w_19_s
11.504
11.966
sum_latched_r_19_s0
11.966
=====
SETUP
31.590
11.913
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[29].FA/sum_w_29_s0
10.906
11.368
dut_ripple/FA_i[30].FA/sum_w_30_s
11.542
11.913
sum_latched_r_30_s0
11.913
=====
SETUP
31.608
11.895
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[27].FA/sum_w_27_s0
10.968
11.430
dut_ripple/FA_i[27].FA/sum_w_27_s
11.433
11.895
sum_latched_r_27_s0
11.895
=====
SETUP
31.796
11.708
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[17].FA/sum_w_17_s0
10.011
10.464
dut_ripple/FA_i[18].FA/sum_w_18_s2
11.138
11.708
sum_latched_r_18_s0
11.708
=====
SETUP
31.858
11.645
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[14].FA/sum_w_14_s0
9.757
10.219
dut_ripple/FA_i[15].FA/sum_w_15_s0
10.221
10.674
dut_ripple/FA_i[15].FA/sum_w_15_s
11.097
11.646
sum_latched_r_15_s0
11.646
=====
SETUP
31.858
11.645
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[14].FA/sum_w_14_s0
9.757
10.219
dut_ripple/FA_i[15].FA/sum_w_15_s0
10.221
10.674
dut_ripple/FA_i[16].FA/sum_w_16_s
11.097
11.646
sum_latched_r_16_s0
11.646
=====
SETUP
31.950
11.553
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[10].FA/sum_w_10_s0
9.999
10.516
dut_ripple/FA_i[10].FA/sum_w_10_s
11.182
11.553
sum_latched_r_10_s0
11.553
=====
SETUP
31.950
11.553
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[10].FA/sum_w_10_s0
9.999
10.516
dut_ripple/FA_i[11].FA/sum_w_11_s
11.182
11.553
sum_latched_r_11_s0
11.553
=====
SETUP
32.064
11.440
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[17].FA/sum_w_17_s0
10.011
10.464
dut_ripple/FA_i[17].FA/sum_w_17_s
10.870
11.440
sum_latched_r_17_s0
11.440
=====
SETUP
32.135
11.368
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[21].FA/sum_w_21_s0
10.011
10.464
dut_ripple/FA_i[21].FA/sum_w_21_s
10.906
11.368
sum_latched_r_21_s0
11.368
=====
SETUP
32.253
11.250
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[6].FA/sum_w_6_s3
9.206
9.577
dut_ripple/FA_i[7].FA/sum_w_7_s0
9.757
10.128
dut_ripple/FA_i[7].FA/sum_w_7_s
10.788
11.250
sum_latched_r_7_s0
11.250
=====
SETUP
32.283
11.220
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[6].FA/sum_w_6_s3
9.206
9.577
dut_ripple/FA_i[7].FA/sum_w_7_s0
9.757
10.128
dut_ripple/FA_i[8].FA/sum_w_8_s
10.650
11.220
sum_latched_r_8_s0
11.220
=====
SETUP
32.820
10.683
43.503
clk_ibuf
0.000
4.230
a_r_2_s0
6.501
6.733
dut_ripple/FA_i[5].FA/sum_w_5_s3
7.395
7.912
dut_ripple/FA_i[5].FA/sum_w_5_s1
8.567
9.029
dut_ripple/FA_i[9].FA/sum_w_9_s0
9.206
9.577
dut_ripple/FA_i[14].FA/sum_w_14_s0
9.757
10.219
dut_ripple/FA_i[14].FA/sum_w_14_s
10.221
10.683
sum_latched_r_14_s0
10.683
=====
HOLD
0.324
4.973
4.649
clk_ibuf
0.000
3.126
dut_tx/current_state_r_2_s0
4.638
4.840
dut_tx/current_state_r_1_s0
4.973
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
dut_tx/tx_done_r_s4
4.638
4.840
dut_tx/n103_s17
4.842
5.074
dut_tx/tx_done_r_s4
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
dut_rx/clock_count_r_6_s1
4.638
4.840
dut_rx/n138_s16
4.842
5.074
dut_rx/clock_count_r_6_s1
5.074
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
dut_tx/clock_count_r_4_s1
4.638
4.840
dut_tx/n107_s14
4.843
5.075
dut_tx/clock_count_r_4_s1
5.075
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
dut_rx/clock_count_r_1_s1
4.638
4.840
dut_rx/n143_s17
4.843
5.075
dut_rx/clock_count_r_1_s1
5.075
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
dut_rx/clock_count_r_7_s1
4.638
4.840
dut_rx/n137_s21
4.843
5.075
dut_rx/clock_count_r_7_s1
5.075
=====
HOLD
0.427
5.075
4.649
clk_ibuf
0.000
3.126
tx_index_r_1_s1
4.638
4.840
n428_s2
4.843
5.075
tx_index_r_1_s1
5.075
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
dut_tx/bit_index_r_1_s1
4.638
4.840
dut_tx/n113_s20
4.845
5.077
dut_tx/bit_index_r_1_s1
5.077
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
dut_rx/bit_index_r_0_s1
4.638
4.840
dut_rx/n147_s14
4.845
5.077
dut_rx/bit_index_r_0_s1
5.077
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
dut_rx/bit_index_r_2_s1
4.638
4.840
dut_rx/n145_s21
4.845
5.077
dut_rx/bit_index_r_2_s1
5.077
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
dut_rx/clock_count_r_3_s1
4.638
4.840
dut_rx/n141_s16
4.845
5.077
dut_rx/clock_count_r_3_s1
5.077
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
dut_rx/clock_count_r_4_s1
4.638
4.840
dut_rx/n140_s19
4.845
5.077
dut_rx/clock_count_r_4_s1
5.077
=====
HOLD
0.428
5.077
4.649
clk_ibuf
0.000
3.126
tx_index_r_2_s1
4.638
4.840
n427_s2
4.845
5.077
tx_index_r_2_s1
5.077
=====
HOLD
0.429
5.078
4.649
clk_ibuf
0.000
3.126
dut_tx/clock_count_r_0_s1
4.638
4.840
dut_tx/n111_s14
4.846
5.078
dut_tx/clock_count_r_0_s1
5.078
=====
HOLD
0.429
5.078
4.649
clk_ibuf
0.000
3.126
dut_tx/current_state_r_0_s0
4.638
4.840
dut_tx/next_state_r_0_s31
4.846
5.078
dut_tx/current_state_r_0_s0
5.078
=====
HOLD
0.430
5.079
4.649
clk_ibuf
0.000
3.126
dut_tx/current_state_r_1_s0
4.638
4.840
dut_tx/next_state_r_1_s10
4.847
5.079
dut_tx/current_state_r_1_s0
5.079
=====
HOLD
0.430
5.079
4.649
clk_ibuf
0.000
3.126
rx_index_r_1_s0
4.638
4.840
n89_s2
4.847
5.079
rx_index_r_1_s0
5.079
=====
HOLD
0.430
5.079
4.649
clk_ibuf
0.000
3.126
rx_index_r_2_s0
4.638
4.840
n88_s2
4.847
5.079
rx_index_r_2_s0
5.079
=====
HOLD
0.432
5.080
4.649
clk_ibuf
0.000
3.126
dut_rx/current_state_r_1_s0
4.638
4.840
dut_rx/next_state_r_1_s10
4.848
5.080
dut_rx/current_state_r_1_s0
5.080
=====
HOLD
0.460
5.109
4.649
clk_ibuf
0.000
3.126
dut_rx/current_state_r_2_s0
4.638
4.840
dut_rx/rx_dv_r_s1
5.109
=====
HOLD
0.460
5.109
4.649
clk_ibuf
0.000
3.126
dut_rx/current_state_r_2_s0
4.638
4.840
dut_rx/current_state_r_0_s0
5.109
=====
HOLD
0.483
5.132
4.649
clk_ibuf
0.000
3.126
dut_tx/bit_index_r_2_s1
4.638
4.840
dut_tx/n112_s21
4.842
5.132
dut_tx/bit_index_r_2_s1
5.132
=====
HOLD
0.487
5.136
4.649
clk_ibuf
0.000
3.126
dut_tx/bit_index_r_0_s1
4.638
4.840
dut_tx/n114_s14
4.846
5.136
dut_tx/bit_index_r_0_s1
5.136
=====
HOLD
0.537
5.186
4.649
clk_ibuf
0.000
3.126
dut_tx/clock_count_r_6_s1
4.638
4.840
dut_tx/n105_s14
4.842
5.186
dut_tx/clock_count_r_6_s1
5.186
=====
HOLD
0.537
5.186
4.649
clk_ibuf
0.000
3.126
dut_rx/clock_count_r_5_s1
4.638
4.840
dut_rx/n139_s18
4.842
5.186
dut_rx/clock_count_r_5_s1
5.186
