//! **************************************************************************
// Written by: Map P.20131013 on Thu Aug 11 13:46:56 2016
//! **************************************************************************

SCHEMATIC START;
NET
        "comms/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.pc_write_I"
        USELOWSKEWLINES;
COMP "CLOCK" LOCATE = SITE "E3" LEVEL 1;
COMP "usb_in" LOCATE = SITE "C4" LEVEL 1;
COMP "usb_out" LOCATE = SITE "D4" LEVEL 1;
COMP "led0" LOCATE = SITE "H17" LEVEL 1;
COMP "led1" LOCATE = SITE "K15" LEVEL 1;
COMP "led2" LOCATE = SITE "J13" LEVEL 1;
COMP "led3" LOCATE = SITE "N14" LEVEL 1;
SCHEMATIC END;

