;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -4, @-20
	ADD #720, 20
	SUB @0, <-52
	DJN -4, @-20
	JMZ <140, 9
	SUB @-127, 100
	CMP -4, <-20
	CMP -4, <-20
	SUB -507, <-120
	SUB @124, 103
	SUB 12, @10
	SUB <0, @2
	SUB #12, @600
	SUB #12, @600
	SUB @124, 103
	SUB 20, @12
	SUB -207, <-120
	DJN -4, @-20
	SUB -207, <-120
	SUB -207, <-120
	ADD 271, 0
	CMP @-121, 103
	SUB 12, @10
	JMN 12, #10
	SUB 12, @10
	SUB -1, <-20
	SUB #12, @200
	ADD 271, 0
	SLT 20, @12
	SLT 20, @12
	JMN -207, @-120
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	CMP -207, <-120
	ADD 271, 0
	ADD 271, 0
	SPL 0, <-54
	CMP -207, <-120
	SPL 0, <-54
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	JMN @12, #200
	ADD #270, <0
	SPL 0, <-54
