head	1.3;
access;
symbols
	OPENBSD_5_4:1.2.0.4
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.2
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.1.1.1.0.4
	OPENBSD_5_2_BASE:1.1.1.1
	OPENBSD_5_1_BASE:1.1.1.1
	OPENBSD_5_1:1.1.1.1.0.2
	v7_10_3:1.1.1.1
	mesa:1.1.1;
locks; strict;
comment	@ * @;


1.3
date	2013.09.05.14.02.14;	author jsg;	state dead;
branches;
next	1.2;

1.2
date	2012.08.17.13.58.09;	author mpi;	state Exp;
branches;
next	1.1;

1.1
date	2011.10.23.13.29.30;	author matthieu;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.10.23.13.29.30;	author matthieu;	state Exp;
branches;
next	;


desc
@@


1.3
log
@Merge Mesa 9.2.0
@
text
@/*
 * Copyright 2010 Dave Airlie
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * on the rights to use, copy, modify, merge, publish, distribute, sub
 * license, and/or sell copies of the Software, and to permit persons to whom
 * the Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors:
 *      Dave Airlie
 */
#include <pipe/p_compiler.h>
#include <pipe/p_screen.h>
#include <pipebuffer/pb_bufmgr.h>
#include "state_tracker/drm_driver.h"
#include "r600_priv.h"
#include "r600d.h"
#include "drm.h"
#include "radeon_drm.h"

struct r600_bo *r600_bo(struct radeon *radeon,
			unsigned size, unsigned alignment,
			unsigned binding, unsigned usage)
{
	struct r600_bo *bo;
	struct radeon_bo *rbo;
	uint32_t initial_domain, domains;
	  
	/* Staging resources particpate in transfers and blits only
	 * and are used for uploads and downloads from regular
	 * resources.  We generate them internally for some transfers.
	 */
	if (usage == PIPE_USAGE_STAGING)
		domains = RADEON_GEM_DOMAIN_CPU | RADEON_GEM_DOMAIN_GTT;
	else
		domains = (RADEON_GEM_DOMAIN_CPU |
				RADEON_GEM_DOMAIN_GTT |
				RADEON_GEM_DOMAIN_VRAM);

	if (binding & (PIPE_BIND_CONSTANT_BUFFER | PIPE_BIND_VERTEX_BUFFER | PIPE_BIND_INDEX_BUFFER)) {
		bo = r600_bomgr_bo_create(radeon->bomgr, size, alignment, *radeon->cfence);
		if (bo) {
			bo->domains = domains;
			return bo;
		}
	}

	switch(usage) {
	case PIPE_USAGE_DYNAMIC:
	case PIPE_USAGE_STREAM:
	case PIPE_USAGE_STAGING:
		initial_domain = RADEON_GEM_DOMAIN_GTT;
		break;
	case PIPE_USAGE_DEFAULT:
	case PIPE_USAGE_STATIC:
	case PIPE_USAGE_IMMUTABLE:
	default:
		initial_domain = RADEON_GEM_DOMAIN_VRAM;
		break;
	}
	rbo = radeon_bo(radeon, 0, size, alignment, initial_domain);
	if (rbo == NULL) {
		return NULL;
	}

	bo = calloc(1, sizeof(struct r600_bo));
	bo->size = size;
	bo->alignment = alignment;
	bo->domains = domains;
	bo->bo = rbo;
	if (binding & (PIPE_BIND_CONSTANT_BUFFER | PIPE_BIND_VERTEX_BUFFER | PIPE_BIND_INDEX_BUFFER)) {
		r600_bomgr_bo_init(radeon->bomgr, bo);
	}

	pipe_reference_init(&bo->reference, 1);
	return bo;
}

struct r600_bo *r600_bo_handle(struct radeon *radeon,
			       unsigned handle, unsigned *array_mode)
{
	struct r600_bo *bo = calloc(1, sizeof(struct r600_bo));
	struct radeon_bo *rbo;

	rbo = bo->bo = radeon_bo(radeon, handle, 0, 0, 0);
	if (rbo == NULL) {
		free(bo);
		return NULL;
	}
	bo->size = rbo->size;
	bo->domains = (RADEON_GEM_DOMAIN_CPU |
			RADEON_GEM_DOMAIN_GTT |
			RADEON_GEM_DOMAIN_VRAM);

	pipe_reference_init(&bo->reference, 1);

	radeon_bo_get_tiling_flags(radeon, rbo, &bo->tiling_flags, &bo->kernel_pitch);
	if (array_mode) {
		if (bo->tiling_flags) {
			if (bo->tiling_flags & RADEON_TILING_MACRO)
				*array_mode = V_0280A0_ARRAY_2D_TILED_THIN1;
			else if (bo->tiling_flags & RADEON_TILING_MICRO)
				*array_mode = V_0280A0_ARRAY_1D_TILED_THIN1;
		} else {
			*array_mode = 0;
		}
	}
	return bo;
}

void *r600_bo_map(struct radeon *radeon, struct r600_bo *bo, unsigned usage, void *ctx)
{
	struct pipe_context *pctx = ctx;

	if (usage & PB_USAGE_UNSYNCHRONIZED) {
		radeon_bo_map(radeon, bo->bo);
		return (uint8_t *) bo->bo->data + bo->offset;
	}

	if (p_atomic_read(&bo->bo->reference.count) > 1) {
		if (usage & PB_USAGE_DONTBLOCK) {
			return NULL;
		}
		if (ctx) {
                        pctx->flush(pctx, NULL);
		}
	}

	if (usage & PB_USAGE_DONTBLOCK) {
		uint32_t domain;

		if (radeon_bo_busy(radeon, bo->bo, &domain))
			return NULL;
		if (radeon_bo_map(radeon, bo->bo)) {
			return NULL;
		}
		goto out;
	}

	radeon_bo_map(radeon, bo->bo);
	if (radeon_bo_wait(radeon, bo->bo)) {
		radeon_bo_unmap(radeon, bo->bo);
		return NULL;
	}

out:
	return (uint8_t *) bo->bo->data + bo->offset;
}

void r600_bo_unmap(struct radeon *radeon, struct r600_bo *bo)
{
	radeon_bo_unmap(radeon, bo->bo);
}

void r600_bo_destroy(struct radeon *radeon, struct r600_bo *bo)
{
	if (bo->manager_id) {
		if (!r600_bomgr_bo_destroy(radeon->bomgr, bo)) {
			/* destroy is delayed by buffer manager */
			return;
		}
	}
	radeon_bo_reference(radeon, &bo->bo, NULL);
	free(bo);
}

boolean r600_bo_get_winsys_handle(struct radeon *radeon, struct r600_bo *bo,
				unsigned stride, struct winsys_handle *whandle)
{
	whandle->stride = stride;
	switch(whandle->type) {
	case DRM_API_HANDLE_TYPE_KMS:
		whandle->handle = bo->bo->handle;
		break;
	case DRM_API_HANDLE_TYPE_SHARED:
		if (radeon_bo_get_name(radeon, bo->bo, &whandle->handle))
			return FALSE;
		break;
	default:
		return FALSE;
	}

	return TRUE;
}
@


1.2
log
@Upate to libGL 7.11.2

Tested by jsg@@, matthieu@@ and ajacoutot@@, ok mattieu@@
@
text
@@


1.1
log
@Initial revision
@
text
@d41 12
d57 1
d62 14
a75 1
	rbo = radeon_bo(radeon, 0, size, alignment);
d83 1
a88 11
	/* Staging resources particpate in transfers and blits only
	 * and are used for uploads and downloads from regular
	 * resources.  We generate them internally for some transfers.
	 */
	if (usage == PIPE_USAGE_STAGING)
		bo->domains = RADEON_GEM_DOMAIN_CPU | RADEON_GEM_DOMAIN_GTT;
	else
		bo->domains = (RADEON_GEM_DOMAIN_CPU |
				RADEON_GEM_DOMAIN_GTT |
				RADEON_GEM_DOMAIN_VRAM);

d99 1
a99 1
	rbo = bo->bo = radeon_bo(radeon, handle, 0, 0);
d114 3
a116 1
			if (bo->tiling_flags & RADEON_TILING_MICRO)
a117 3
			if ((bo->tiling_flags & (RADEON_TILING_MICRO | RADEON_TILING_MACRO)) ==
			    (RADEON_TILING_MICRO | RADEON_TILING_MACRO))
				*array_mode = V_0280A0_ARRAY_2D_TILED_THIN1;
d139 1
a139 1
			pctx->flush(pctx, 0, NULL);
a180 10
void r600_bo_reference(struct radeon *radeon, struct r600_bo **dst, struct r600_bo *src)
{
	struct r600_bo *old = *dst;

	if (pipe_reference(&(*dst)->reference, &src->reference)) {
		r600_bo_destroy(radeon, old);
	}
	*dst = src;
}

d187 1
a187 1
		whandle->handle = r600_bo_get_handle(bo);
@


1.1.1.1
log
@Import Mesa 7.10.3
@
text
@@
