ARM GAS  /tmp/ccehN94c.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "pwm.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccehN94c.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SMBUS_HandleTypeDef hsmbus1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  46:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** UART_HandleTypeDef huart2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_I2C1_SMBUS_Init(void);
  58:Core/Src/main.c **** static void MX_TIM1_Init(void);
  59:Core/Src/main.c **** static void MX_TIM2_Init(void);
  60:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****   * @brief  The application entry point.
  72:Core/Src/main.c ****   * @retval int
  73:Core/Src/main.c ****   */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END Init */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccehN94c.s 			page 3


  89:Core/Src/main.c ****   /* Configure the system clock */
  90:Core/Src/main.c ****   SystemClock_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Initialize all configured peripherals */
  97:Core/Src/main.c ****   MX_GPIO_Init();
  98:Core/Src/main.c ****   MX_I2C1_SMBUS_Init();
  99:Core/Src/main.c ****   MX_TIM1_Init();
 100:Core/Src/main.c ****   MX_TIM2_Init();
 101:Core/Src/main.c ****   MX_USART2_UART_Init();
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     /* USER CODE END WHILE */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief System Clock Configuration
 119:Core/Src/main.c ****   * @retval None
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** void SystemClock_Config(void)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 130:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 131:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 132:Core/Src/main.c ****   */
 133:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccehN94c.s 			page 4


 146:Core/Src/main.c ****   }
 147:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 148:Core/Src/main.c ****   */
 149:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 157:Core/Src/main.c ****   {
 158:Core/Src/main.c ****     Error_Handler();
 159:Core/Src/main.c ****   }
 160:Core/Src/main.c **** }
 161:Core/Src/main.c **** 
 162:Core/Src/main.c **** /**
 163:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 164:Core/Src/main.c ****   * @param None
 165:Core/Src/main.c ****   * @retval None
 166:Core/Src/main.c ****   */
 167:Core/Src/main.c **** static void MX_I2C1_SMBUS_Init(void)
 168:Core/Src/main.c **** {
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 177:Core/Src/main.c ****   hsmbus1.Instance = I2C1;
 178:Core/Src/main.c ****   hsmbus1.Init.ClockSpeed = 100000;
 179:Core/Src/main.c ****   hsmbus1.Init.OwnAddress1 = 0;
 180:Core/Src/main.c ****   hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 181:Core/Src/main.c ****   hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 182:Core/Src/main.c ****   hsmbus1.Init.OwnAddress2 = 0;
 183:Core/Src/main.c ****   hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 184:Core/Src/main.c ****   hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 185:Core/Src/main.c ****   hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 186:Core/Src/main.c ****   hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 187:Core/Src/main.c ****   if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c ****   /** configuration Alert Mode
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c ****   if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 194:Core/Src/main.c ****   {
 195:Core/Src/main.c ****     Error_Handler();
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** }
 202:Core/Src/main.c **** 
ARM GAS  /tmp/ccehN94c.s 			page 5


 203:Core/Src/main.c **** /**
 204:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 205:Core/Src/main.c ****   * @param None
 206:Core/Src/main.c ****   * @retval None
 207:Core/Src/main.c ****   */
 208:Core/Src/main.c **** static void MX_TIM1_Init(void)
 209:Core/Src/main.c **** {
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 216:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 217:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 218:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 223:Core/Src/main.c ****   htim1.Instance = TIM1;
 224:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 225:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 226:Core/Src/main.c ****   htim1.Init.Period = 65535;
 227:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 228:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 229:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 230:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 231:Core/Src/main.c ****   {
 232:Core/Src/main.c ****     Error_Handler();
 233:Core/Src/main.c ****   }
 234:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 235:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 236:Core/Src/main.c ****   {
 237:Core/Src/main.c ****     Error_Handler();
 238:Core/Src/main.c ****   }
 239:Core/Src/main.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 244:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 245:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****     Error_Handler();
 248:Core/Src/main.c ****   }
 249:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 250:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 251:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 252:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 253:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 254:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 255:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 256:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
ARM GAS  /tmp/ccehN94c.s 			page 6


 260:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 269:Core/Src/main.c ****   {
 270:Core/Src/main.c ****     Error_Handler();
 271:Core/Src/main.c ****   }
 272:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 273:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 274:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 275:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 276:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 277:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 278:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 279:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 280:Core/Src/main.c ****   {
 281:Core/Src/main.c ****     Error_Handler();
 282:Core/Src/main.c ****   }
 283:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 286:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** }
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /**
 291:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 292:Core/Src/main.c ****   * @param None
 293:Core/Src/main.c ****   * @retval None
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c **** static void MX_TIM2_Init(void)
 296:Core/Src/main.c **** {
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 303:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 304:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 307:Core/Src/main.c **** 
 308:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 309:Core/Src/main.c ****   htim2.Instance = TIM2;
 310:Core/Src/main.c ****   htim2.Init.Prescaler = 41; // prescaler of 41 brings frequency from 84 MHz to 2 MHz
 311:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 312:Core/Src/main.c ****   htim2.Init.Period = 40000; // with prescaler of 41, 0.02 s period (50 Hz) is established when per
 313:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 314:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 315:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 316:Core/Src/main.c ****   {
ARM GAS  /tmp/ccehN94c.s 			page 7


 317:Core/Src/main.c ****     Error_Handler();
 318:Core/Src/main.c ****   }
 319:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 320:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 325:Core/Src/main.c ****   {
 326:Core/Src/main.c ****     Error_Handler();
 327:Core/Src/main.c ****   }
 328:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 329:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 330:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 331:Core/Src/main.c ****   {
 332:Core/Src/main.c ****     Error_Handler();
 333:Core/Src/main.c ****   }
 334:Core/Src/main.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 335:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 336:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 337:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 338:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 339:Core/Src/main.c ****   {
 340:Core/Src/main.c ****     Error_Handler();
 341:Core/Src/main.c ****   }
 342:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 345:Core/Src/main.c **** 
 346:Core/Src/main.c **** }
 347:Core/Src/main.c **** 
 348:Core/Src/main.c **** /**
 349:Core/Src/main.c ****   * @brief USART2 Initialization Function
 350:Core/Src/main.c ****   * @param None
 351:Core/Src/main.c ****   * @retval None
 352:Core/Src/main.c ****   */
 353:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 354:Core/Src/main.c **** {
 355:Core/Src/main.c **** 
 356:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 361:Core/Src/main.c **** 
 362:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 363:Core/Src/main.c ****   huart2.Instance = USART2;
 364:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 365:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 366:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 367:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 368:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 369:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 370:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 371:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 372:Core/Src/main.c ****   {
 373:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccehN94c.s 			page 8


 374:Core/Src/main.c ****   }
 375:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** }
 380:Core/Src/main.c **** 
 381:Core/Src/main.c **** /**
 382:Core/Src/main.c ****   * @brief GPIO Initialization Function
 383:Core/Src/main.c ****   * @param None
 384:Core/Src/main.c ****   * @retval None
 385:Core/Src/main.c ****   */
 386:Core/Src/main.c **** static void MX_GPIO_Init(void)
 387:Core/Src/main.c **** {
  28              		.loc 1 387 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 388:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 388 3 view .LVU1
  42              		.loc 1 388 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 391:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 391 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 391 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 391 3 view .LVU5
  54 0012 224B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 391 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 391 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 391 3 view .LVU8
 392:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
ARM GAS  /tmp/ccehN94c.s 			page 9


  66              		.loc 1 392 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 392 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 392 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 392 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 392 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 392 3 view .LVU14
 393:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 393 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 393 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 393 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 393 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 393 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 393 3 view .LVU20
 394:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 394 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 394 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 394 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 394 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 394 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 394 3 view .LVU26
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 397:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 397 3 view .LVU27
 115 0062 0F4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 2021     		movs	r1, #32
ARM GAS  /tmp/ccehN94c.s 			page 10


 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 398:Core/Src/main.c **** 
 399:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 400:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 121              		.loc 1 400 3 view .LVU28
 122              		.loc 1 400 23 is_stmt 0 view .LVU29
 123 006e 4FF40053 		mov	r3, #8192
 124 0072 0593     		str	r3, [sp, #20]
 401:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 401 3 is_stmt 1 view .LVU30
 126              		.loc 1 401 24 is_stmt 0 view .LVU31
 127 0074 4FF40413 		mov	r3, #2162688
 128 0078 0693     		str	r3, [sp, #24]
 402:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 402 3 is_stmt 1 view .LVU32
 130              		.loc 1 402 24 is_stmt 0 view .LVU33
 131 007a 0794     		str	r4, [sp, #28]
 403:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 403 3 is_stmt 1 view .LVU34
 133 007c 05A9     		add	r1, sp, #20
 134 007e 0948     		ldr	r0, .L3+8
 135 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 406:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 406 3 view .LVU35
 138              		.loc 1 406 23 is_stmt 0 view .LVU36
 139 0084 2023     		movs	r3, #32
 140 0086 0593     		str	r3, [sp, #20]
 407:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 407 3 is_stmt 1 view .LVU37
 142              		.loc 1 407 24 is_stmt 0 view .LVU38
 143 0088 0123     		movs	r3, #1
 144 008a 0693     		str	r3, [sp, #24]
 408:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 408 3 is_stmt 1 view .LVU39
 146              		.loc 1 408 24 is_stmt 0 view .LVU40
 147 008c 0794     		str	r4, [sp, #28]
 409:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 409 3 is_stmt 1 view .LVU41
 149              		.loc 1 409 25 is_stmt 0 view .LVU42
 150 008e 0894     		str	r4, [sp, #32]
 410:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 410 3 is_stmt 1 view .LVU43
 152 0090 05A9     		add	r1, sp, #20
 153 0092 2846     		mov	r0, r5
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 411:Core/Src/main.c **** 
 412:Core/Src/main.c **** }
 156              		.loc 1 412 1 is_stmt 0 view .LVU44
 157 0098 0BB0     		add	sp, sp, #44
 158              	.LCFI2:
 159              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccehN94c.s 			page 11


 160              		@ sp needed
 161 009a 30BD     		pop	{r4, r5, pc}
 162              	.L4:
 163              		.align	2
 164              	.L3:
 165 009c 00380240 		.word	1073887232
 166 00a0 00000240 		.word	1073872896
 167 00a4 00080240 		.word	1073874944
 168              		.cfi_endproc
 169              	.LFE136:
 171              		.section	.text.Error_Handler,"ax",%progbits
 172              		.align	1
 173              		.global	Error_Handler
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 177              		.fpu fpv4-sp-d16
 179              	Error_Handler:
 180              	.LFB137:
 413:Core/Src/main.c **** 
 414:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** /* USER CODE END 4 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c **** /**
 419:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 420:Core/Src/main.c ****   * @retval None
 421:Core/Src/main.c ****   */
 422:Core/Src/main.c **** void Error_Handler(void)
 423:Core/Src/main.c **** {
 181              		.loc 1 423 1 is_stmt 1 view -0
 182              		.cfi_startproc
 183              		@ Volatile: function does not return.
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186 0000 08B5     		push	{r3, lr}
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 3, -8
 190              		.cfi_offset 14, -4
 424:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 425:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 426:Core/Src/main.c ****   __disable_irq();
 191              		.loc 1 426 3 view .LVU46
 192              	.LBB8:
 193              	.LBI8:
 194              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  /tmp/ccehN94c.s 			page 12


  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
ARM GAS  /tmp/ccehN94c.s 			page 13


  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccehN94c.s 			page 14


 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 195              		.loc 2 140 27 view .LVU47
 196              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 197              		.loc 2 142 3 view .LVU48
 198              		.syntax unified
 199              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 200 0002 72B6     		cpsid i
 201              	@ 0 "" 2
 202              		.thumb
 203              		.syntax unified
 204              	.L6:
 205              	.LBE9:
 206              	.LBE8:
 427:Core/Src/main.c ****   while (1)
 207              		.loc 1 427 3 discriminator 1 view .LVU49
 428:Core/Src/main.c ****   {
 429:Core/Src/main.c ****     // setMotorPower(50, 1);
 430:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 208              		.loc 1 430 5 discriminator 1 view .LVU50
 209 0004 2021     		movs	r1, #32
 210 0006 0348     		ldr	r0, .L8
 211 0008 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 212              	.LVL3:
 431:Core/Src/main.c ****     HAL_Delay(100);
 213              		.loc 1 431 5 discriminator 1 view .LVU51
 214 000c 6420     		movs	r0, #100
 215 000e FFF7FEFF 		bl	HAL_Delay
 216              	.LVL4:
 427:Core/Src/main.c ****   while (1)
 217              		.loc 1 427 9 discriminator 1 view .LVU52
 218 0012 F7E7     		b	.L6
 219              	.L9:
 220              		.align	2
 221              	.L8:
 222 0014 00000240 		.word	1073872896
 223              		.cfi_endproc
 224              	.LFE137:
 226              		.section	.text.MX_I2C1_SMBUS_Init,"ax",%progbits
 227              		.align	1
 228              		.syntax unified
ARM GAS  /tmp/ccehN94c.s 			page 15


 229              		.thumb
 230              		.thumb_func
 231              		.fpu fpv4-sp-d16
 233              	MX_I2C1_SMBUS_Init:
 234              	.LFB132:
 168:Core/Src/main.c **** 
 235              		.loc 1 168 1 view -0
 236              		.cfi_startproc
 237              		@ args = 0, pretend = 0, frame = 0
 238              		@ frame_needed = 0, uses_anonymous_args = 0
 239 0000 08B5     		push	{r3, lr}
 240              	.LCFI4:
 241              		.cfi_def_cfa_offset 8
 242              		.cfi_offset 3, -8
 243              		.cfi_offset 14, -4
 177:Core/Src/main.c ****   hsmbus1.Init.ClockSpeed = 100000;
 244              		.loc 1 177 3 view .LVU54
 177:Core/Src/main.c ****   hsmbus1.Init.ClockSpeed = 100000;
 245              		.loc 1 177 20 is_stmt 0 view .LVU55
 246 0002 0E48     		ldr	r0, .L16
 247 0004 0E4B     		ldr	r3, .L16+4
 248 0006 0360     		str	r3, [r0]
 178:Core/Src/main.c ****   hsmbus1.Init.OwnAddress1 = 0;
 249              		.loc 1 178 3 is_stmt 1 view .LVU56
 178:Core/Src/main.c ****   hsmbus1.Init.OwnAddress1 = 0;
 250              		.loc 1 178 27 is_stmt 0 view .LVU57
 251 0008 0E4B     		ldr	r3, .L16+8
 252 000a 4360     		str	r3, [r0, #4]
 179:Core/Src/main.c ****   hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 253              		.loc 1 179 3 is_stmt 1 view .LVU58
 179:Core/Src/main.c ****   hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 254              		.loc 1 179 28 is_stmt 0 view .LVU59
 255 000c 0023     		movs	r3, #0
 256 000e C360     		str	r3, [r0, #12]
 180:Core/Src/main.c ****   hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 257              		.loc 1 180 3 is_stmt 1 view .LVU60
 180:Core/Src/main.c ****   hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 258              		.loc 1 180 31 is_stmt 0 view .LVU61
 259 0010 4FF48042 		mov	r2, #16384
 260 0014 0261     		str	r2, [r0, #16]
 181:Core/Src/main.c ****   hsmbus1.Init.OwnAddress2 = 0;
 261              		.loc 1 181 3 is_stmt 1 view .LVU62
 181:Core/Src/main.c ****   hsmbus1.Init.OwnAddress2 = 0;
 262              		.loc 1 181 32 is_stmt 0 view .LVU63
 263 0016 4361     		str	r3, [r0, #20]
 182:Core/Src/main.c ****   hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 264              		.loc 1 182 3 is_stmt 1 view .LVU64
 182:Core/Src/main.c ****   hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 265              		.loc 1 182 28 is_stmt 0 view .LVU65
 266 0018 8361     		str	r3, [r0, #24]
 183:Core/Src/main.c ****   hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 267              		.loc 1 183 3 is_stmt 1 view .LVU66
 183:Core/Src/main.c ****   hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 268              		.loc 1 183 32 is_stmt 0 view .LVU67
 269 001a C361     		str	r3, [r0, #28]
 184:Core/Src/main.c ****   hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 270              		.loc 1 184 3 is_stmt 1 view .LVU68
ARM GAS  /tmp/ccehN94c.s 			page 16


 184:Core/Src/main.c ****   hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 271              		.loc 1 184 30 is_stmt 0 view .LVU69
 272 001c 0362     		str	r3, [r0, #32]
 185:Core/Src/main.c ****   hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 273              		.loc 1 185 3 is_stmt 1 view .LVU70
 185:Core/Src/main.c ****   hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 274              		.loc 1 185 37 is_stmt 0 view .LVU71
 275 001e 4362     		str	r3, [r0, #36]
 186:Core/Src/main.c ****   if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 276              		.loc 1 186 3 is_stmt 1 view .LVU72
 186:Core/Src/main.c ****   if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 277              		.loc 1 186 31 is_stmt 0 view .LVU73
 278 0020 0223     		movs	r3, #2
 279 0022 8362     		str	r3, [r0, #40]
 187:Core/Src/main.c ****   {
 280              		.loc 1 187 3 is_stmt 1 view .LVU74
 187:Core/Src/main.c ****   {
 281              		.loc 1 187 7 is_stmt 0 view .LVU75
 282 0024 FFF7FEFF 		bl	HAL_SMBUS_Init
 283              	.LVL5:
 187:Core/Src/main.c ****   {
 284              		.loc 1 187 6 view .LVU76
 285 0028 20B9     		cbnz	r0, .L14
 193:Core/Src/main.c ****   {
 286              		.loc 1 193 3 is_stmt 1 view .LVU77
 193:Core/Src/main.c ****   {
 287              		.loc 1 193 7 is_stmt 0 view .LVU78
 288 002a 0448     		ldr	r0, .L16
 289 002c FFF7FEFF 		bl	HAL_SMBUS_EnableAlert_IT
 290              	.LVL6:
 193:Core/Src/main.c ****   {
 291              		.loc 1 193 6 view .LVU79
 292 0030 10B9     		cbnz	r0, .L15
 201:Core/Src/main.c **** 
 293              		.loc 1 201 1 view .LVU80
 294 0032 08BD     		pop	{r3, pc}
 295              	.L14:
 189:Core/Src/main.c ****   }
 296              		.loc 1 189 5 is_stmt 1 view .LVU81
 297 0034 FFF7FEFF 		bl	Error_Handler
 298              	.LVL7:
 299              	.L15:
 195:Core/Src/main.c ****   }
 300              		.loc 1 195 5 view .LVU82
 301 0038 FFF7FEFF 		bl	Error_Handler
 302              	.LVL8:
 303              	.L17:
 304              		.align	2
 305              	.L16:
 306 003c 00000000 		.word	.LANCHOR0
 307 0040 00540040 		.word	1073763328
 308 0044 A0860100 		.word	100000
 309              		.cfi_endproc
 310              	.LFE132:
 312              		.section	.text.MX_TIM1_Init,"ax",%progbits
 313              		.align	1
 314              		.syntax unified
ARM GAS  /tmp/ccehN94c.s 			page 17


 315              		.thumb
 316              		.thumb_func
 317              		.fpu fpv4-sp-d16
 319              	MX_TIM1_Init:
 320              	.LFB133:
 209:Core/Src/main.c **** 
 321              		.loc 1 209 1 view -0
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 88
 324              		@ frame_needed = 0, uses_anonymous_args = 0
 325 0000 10B5     		push	{r4, lr}
 326              	.LCFI5:
 327              		.cfi_def_cfa_offset 8
 328              		.cfi_offset 4, -8
 329              		.cfi_offset 14, -4
 330 0002 96B0     		sub	sp, sp, #88
 331              	.LCFI6:
 332              		.cfi_def_cfa_offset 96
 215:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 333              		.loc 1 215 3 view .LVU84
 215:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 334              		.loc 1 215 26 is_stmt 0 view .LVU85
 335 0004 0024     		movs	r4, #0
 336 0006 1294     		str	r4, [sp, #72]
 337 0008 1394     		str	r4, [sp, #76]
 338 000a 1494     		str	r4, [sp, #80]
 339 000c 1594     		str	r4, [sp, #84]
 216:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 340              		.loc 1 216 3 is_stmt 1 view .LVU86
 216:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 341              		.loc 1 216 27 is_stmt 0 view .LVU87
 342 000e 1094     		str	r4, [sp, #64]
 343 0010 1194     		str	r4, [sp, #68]
 217:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 344              		.loc 1 217 3 is_stmt 1 view .LVU88
 217:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 345              		.loc 1 217 22 is_stmt 0 view .LVU89
 346 0012 0994     		str	r4, [sp, #36]
 347 0014 0A94     		str	r4, [sp, #40]
 348 0016 0B94     		str	r4, [sp, #44]
 349 0018 0C94     		str	r4, [sp, #48]
 350 001a 0D94     		str	r4, [sp, #52]
 351 001c 0E94     		str	r4, [sp, #56]
 352 001e 0F94     		str	r4, [sp, #60]
 218:Core/Src/main.c **** 
 353              		.loc 1 218 3 is_stmt 1 view .LVU90
 218:Core/Src/main.c **** 
 354              		.loc 1 218 34 is_stmt 0 view .LVU91
 355 0020 2022     		movs	r2, #32
 356 0022 2146     		mov	r1, r4
 357 0024 01A8     		add	r0, sp, #4
 358 0026 FFF7FEFF 		bl	memset
 359              	.LVL9:
 223:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 360              		.loc 1 223 3 is_stmt 1 view .LVU92
 223:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 361              		.loc 1 223 18 is_stmt 0 view .LVU93
ARM GAS  /tmp/ccehN94c.s 			page 18


 362 002a 3548     		ldr	r0, .L38
 363 002c 354B     		ldr	r3, .L38+4
 364 002e 0360     		str	r3, [r0]
 224:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 365              		.loc 1 224 3 is_stmt 1 view .LVU94
 224:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 366              		.loc 1 224 24 is_stmt 0 view .LVU95
 367 0030 4460     		str	r4, [r0, #4]
 225:Core/Src/main.c ****   htim1.Init.Period = 65535;
 368              		.loc 1 225 3 is_stmt 1 view .LVU96
 225:Core/Src/main.c ****   htim1.Init.Period = 65535;
 369              		.loc 1 225 26 is_stmt 0 view .LVU97
 370 0032 8460     		str	r4, [r0, #8]
 226:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 371              		.loc 1 226 3 is_stmt 1 view .LVU98
 226:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 372              		.loc 1 226 21 is_stmt 0 view .LVU99
 373 0034 4FF6FF73 		movw	r3, #65535
 374 0038 C360     		str	r3, [r0, #12]
 227:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 375              		.loc 1 227 3 is_stmt 1 view .LVU100
 227:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 376              		.loc 1 227 28 is_stmt 0 view .LVU101
 377 003a 0461     		str	r4, [r0, #16]
 228:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 378              		.loc 1 228 3 is_stmt 1 view .LVU102
 228:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 379              		.loc 1 228 32 is_stmt 0 view .LVU103
 380 003c 4461     		str	r4, [r0, #20]
 229:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 381              		.loc 1 229 3 is_stmt 1 view .LVU104
 229:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 382              		.loc 1 229 32 is_stmt 0 view .LVU105
 383 003e 8461     		str	r4, [r0, #24]
 230:Core/Src/main.c ****   {
 384              		.loc 1 230 3 is_stmt 1 view .LVU106
 230:Core/Src/main.c ****   {
 385              		.loc 1 230 7 is_stmt 0 view .LVU107
 386 0040 FFF7FEFF 		bl	HAL_TIM_Base_Init
 387              	.LVL10:
 230:Core/Src/main.c ****   {
 388              		.loc 1 230 6 view .LVU108
 389 0044 0028     		cmp	r0, #0
 390 0046 49D1     		bne	.L29
 234:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 391              		.loc 1 234 3 is_stmt 1 view .LVU109
 234:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 392              		.loc 1 234 34 is_stmt 0 view .LVU110
 393 0048 4FF48053 		mov	r3, #4096
 394 004c 1293     		str	r3, [sp, #72]
 235:Core/Src/main.c ****   {
 395              		.loc 1 235 3 is_stmt 1 view .LVU111
 235:Core/Src/main.c ****   {
 396              		.loc 1 235 7 is_stmt 0 view .LVU112
 397 004e 12A9     		add	r1, sp, #72
 398 0050 2B48     		ldr	r0, .L38
 399 0052 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  /tmp/ccehN94c.s 			page 19


 400              	.LVL11:
 235:Core/Src/main.c ****   {
 401              		.loc 1 235 6 view .LVU113
 402 0056 0028     		cmp	r0, #0
 403 0058 42D1     		bne	.L30
 239:Core/Src/main.c ****   {
 404              		.loc 1 239 3 is_stmt 1 view .LVU114
 239:Core/Src/main.c ****   {
 405              		.loc 1 239 7 is_stmt 0 view .LVU115
 406 005a 2948     		ldr	r0, .L38
 407 005c FFF7FEFF 		bl	HAL_TIM_OC_Init
 408              	.LVL12:
 239:Core/Src/main.c ****   {
 409              		.loc 1 239 6 view .LVU116
 410 0060 0028     		cmp	r0, #0
 411 0062 3FD1     		bne	.L31
 243:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 412              		.loc 1 243 3 is_stmt 1 view .LVU117
 243:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 413              		.loc 1 243 37 is_stmt 0 view .LVU118
 414 0064 0023     		movs	r3, #0
 415 0066 1093     		str	r3, [sp, #64]
 244:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 416              		.loc 1 244 3 is_stmt 1 view .LVU119
 244:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 417              		.loc 1 244 33 is_stmt 0 view .LVU120
 418 0068 1193     		str	r3, [sp, #68]
 245:Core/Src/main.c ****   {
 419              		.loc 1 245 3 is_stmt 1 view .LVU121
 245:Core/Src/main.c ****   {
 420              		.loc 1 245 7 is_stmt 0 view .LVU122
 421 006a 10A9     		add	r1, sp, #64
 422 006c 2448     		ldr	r0, .L38
 423 006e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 424              	.LVL13:
 245:Core/Src/main.c ****   {
 425              		.loc 1 245 6 view .LVU123
 426 0072 0028     		cmp	r0, #0
 427 0074 38D1     		bne	.L32
 249:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 428              		.loc 1 249 3 is_stmt 1 view .LVU124
 249:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 429              		.loc 1 249 20 is_stmt 0 view .LVU125
 430 0076 0022     		movs	r2, #0
 431 0078 0992     		str	r2, [sp, #36]
 250:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 432              		.loc 1 250 3 is_stmt 1 view .LVU126
 250:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 433              		.loc 1 250 19 is_stmt 0 view .LVU127
 434 007a 0A92     		str	r2, [sp, #40]
 251:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 435              		.loc 1 251 3 is_stmt 1 view .LVU128
 251:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 436              		.loc 1 251 24 is_stmt 0 view .LVU129
 437 007c 0B92     		str	r2, [sp, #44]
 252:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 438              		.loc 1 252 3 is_stmt 1 view .LVU130
ARM GAS  /tmp/ccehN94c.s 			page 20


 252:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 439              		.loc 1 252 25 is_stmt 0 view .LVU131
 440 007e 0C92     		str	r2, [sp, #48]
 253:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 441              		.loc 1 253 3 is_stmt 1 view .LVU132
 253:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 442              		.loc 1 253 24 is_stmt 0 view .LVU133
 443 0080 0D92     		str	r2, [sp, #52]
 254:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 444              		.loc 1 254 3 is_stmt 1 view .LVU134
 254:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 445              		.loc 1 254 25 is_stmt 0 view .LVU135
 446 0082 0E92     		str	r2, [sp, #56]
 255:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 447              		.loc 1 255 3 is_stmt 1 view .LVU136
 255:Core/Src/main.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 448              		.loc 1 255 26 is_stmt 0 view .LVU137
 449 0084 0F92     		str	r2, [sp, #60]
 256:Core/Src/main.c ****   {
 450              		.loc 1 256 3 is_stmt 1 view .LVU138
 256:Core/Src/main.c ****   {
 451              		.loc 1 256 7 is_stmt 0 view .LVU139
 452 0086 09A9     		add	r1, sp, #36
 453 0088 1D48     		ldr	r0, .L38
 454 008a FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 455              	.LVL14:
 256:Core/Src/main.c ****   {
 456              		.loc 1 256 6 view .LVU140
 457 008e 68BB     		cbnz	r0, .L33
 260:Core/Src/main.c ****   {
 458              		.loc 1 260 3 is_stmt 1 view .LVU141
 260:Core/Src/main.c ****   {
 459              		.loc 1 260 7 is_stmt 0 view .LVU142
 460 0090 0422     		movs	r2, #4
 461 0092 09A9     		add	r1, sp, #36
 462 0094 1A48     		ldr	r0, .L38
 463 0096 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 464              	.LVL15:
 260:Core/Src/main.c ****   {
 465              		.loc 1 260 6 view .LVU143
 466 009a 48BB     		cbnz	r0, .L34
 264:Core/Src/main.c ****   {
 467              		.loc 1 264 3 is_stmt 1 view .LVU144
 264:Core/Src/main.c ****   {
 468              		.loc 1 264 7 is_stmt 0 view .LVU145
 469 009c 0822     		movs	r2, #8
 470 009e 09A9     		add	r1, sp, #36
 471 00a0 1748     		ldr	r0, .L38
 472 00a2 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 473              	.LVL16:
 264:Core/Src/main.c ****   {
 474              		.loc 1 264 6 view .LVU146
 475 00a6 28BB     		cbnz	r0, .L35
 268:Core/Src/main.c ****   {
 476              		.loc 1 268 3 is_stmt 1 view .LVU147
 268:Core/Src/main.c ****   {
 477              		.loc 1 268 7 is_stmt 0 view .LVU148
ARM GAS  /tmp/ccehN94c.s 			page 21


 478 00a8 0C22     		movs	r2, #12
 479 00aa 09A9     		add	r1, sp, #36
 480 00ac 1448     		ldr	r0, .L38
 481 00ae FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 482              	.LVL17:
 268:Core/Src/main.c ****   {
 483              		.loc 1 268 6 view .LVU149
 484 00b2 08BB     		cbnz	r0, .L36
 272:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 485              		.loc 1 272 3 is_stmt 1 view .LVU150
 272:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 486              		.loc 1 272 40 is_stmt 0 view .LVU151
 487 00b4 0023     		movs	r3, #0
 488 00b6 0193     		str	r3, [sp, #4]
 273:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 489              		.loc 1 273 3 is_stmt 1 view .LVU152
 273:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 490              		.loc 1 273 41 is_stmt 0 view .LVU153
 491 00b8 0293     		str	r3, [sp, #8]
 274:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 492              		.loc 1 274 3 is_stmt 1 view .LVU154
 274:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 493              		.loc 1 274 34 is_stmt 0 view .LVU155
 494 00ba 0393     		str	r3, [sp, #12]
 275:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 495              		.loc 1 275 3 is_stmt 1 view .LVU156
 275:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 496              		.loc 1 275 33 is_stmt 0 view .LVU157
 497 00bc 0493     		str	r3, [sp, #16]
 276:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 498              		.loc 1 276 3 is_stmt 1 view .LVU158
 276:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 499              		.loc 1 276 35 is_stmt 0 view .LVU159
 500 00be 0593     		str	r3, [sp, #20]
 277:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 501              		.loc 1 277 3 is_stmt 1 view .LVU160
 277:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 502              		.loc 1 277 38 is_stmt 0 view .LVU161
 503 00c0 4FF40052 		mov	r2, #8192
 504 00c4 0692     		str	r2, [sp, #24]
 278:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 505              		.loc 1 278 3 is_stmt 1 view .LVU162
 278:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 506              		.loc 1 278 40 is_stmt 0 view .LVU163
 507 00c6 0893     		str	r3, [sp, #32]
 279:Core/Src/main.c ****   {
 508              		.loc 1 279 3 is_stmt 1 view .LVU164
 279:Core/Src/main.c ****   {
 509              		.loc 1 279 7 is_stmt 0 view .LVU165
 510 00c8 01A9     		add	r1, sp, #4
 511 00ca 0D48     		ldr	r0, .L38
 512 00cc FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 513              	.LVL18:
 279:Core/Src/main.c ****   {
 514              		.loc 1 279 6 view .LVU166
 515 00d0 A0B9     		cbnz	r0, .L37
 286:Core/Src/main.c **** 
ARM GAS  /tmp/ccehN94c.s 			page 22


 516              		.loc 1 286 3 is_stmt 1 view .LVU167
 517 00d2 0B48     		ldr	r0, .L38
 518 00d4 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 519              	.LVL19:
 288:Core/Src/main.c **** 
 520              		.loc 1 288 1 is_stmt 0 view .LVU168
 521 00d8 16B0     		add	sp, sp, #88
 522              	.LCFI7:
 523              		.cfi_remember_state
 524              		.cfi_def_cfa_offset 8
 525              		@ sp needed
 526 00da 10BD     		pop	{r4, pc}
 527              	.L29:
 528              	.LCFI8:
 529              		.cfi_restore_state
 232:Core/Src/main.c ****   }
 530              		.loc 1 232 5 is_stmt 1 view .LVU169
 531 00dc FFF7FEFF 		bl	Error_Handler
 532              	.LVL20:
 533              	.L30:
 237:Core/Src/main.c ****   }
 534              		.loc 1 237 5 view .LVU170
 535 00e0 FFF7FEFF 		bl	Error_Handler
 536              	.LVL21:
 537              	.L31:
 241:Core/Src/main.c ****   }
 538              		.loc 1 241 5 view .LVU171
 539 00e4 FFF7FEFF 		bl	Error_Handler
 540              	.LVL22:
 541              	.L32:
 247:Core/Src/main.c ****   }
 542              		.loc 1 247 5 view .LVU172
 543 00e8 FFF7FEFF 		bl	Error_Handler
 544              	.LVL23:
 545              	.L33:
 258:Core/Src/main.c ****   }
 546              		.loc 1 258 5 view .LVU173
 547 00ec FFF7FEFF 		bl	Error_Handler
 548              	.LVL24:
 549              	.L34:
 262:Core/Src/main.c ****   }
 550              		.loc 1 262 5 view .LVU174
 551 00f0 FFF7FEFF 		bl	Error_Handler
 552              	.LVL25:
 553              	.L35:
 266:Core/Src/main.c ****   }
 554              		.loc 1 266 5 view .LVU175
 555 00f4 FFF7FEFF 		bl	Error_Handler
 556              	.LVL26:
 557              	.L36:
 270:Core/Src/main.c ****   }
 558              		.loc 1 270 5 view .LVU176
 559 00f8 FFF7FEFF 		bl	Error_Handler
 560              	.LVL27:
 561              	.L37:
 281:Core/Src/main.c ****   }
 562              		.loc 1 281 5 view .LVU177
ARM GAS  /tmp/ccehN94c.s 			page 23


 563 00fc FFF7FEFF 		bl	Error_Handler
 564              	.LVL28:
 565              	.L39:
 566              		.align	2
 567              	.L38:
 568 0100 00000000 		.word	.LANCHOR1
 569 0104 00000140 		.word	1073807360
 570              		.cfi_endproc
 571              	.LFE133:
 573              		.section	.text.MX_TIM2_Init,"ax",%progbits
 574              		.align	1
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
 578              		.fpu fpv4-sp-d16
 580              	MX_TIM2_Init:
 581              	.LFB134:
 296:Core/Src/main.c **** 
 582              		.loc 1 296 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 40
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586 0000 00B5     		push	{lr}
 587              	.LCFI9:
 588              		.cfi_def_cfa_offset 4
 589              		.cfi_offset 14, -4
 590 0002 8BB0     		sub	sp, sp, #44
 591              	.LCFI10:
 592              		.cfi_def_cfa_offset 48
 302:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 593              		.loc 1 302 3 view .LVU179
 302:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 594              		.loc 1 302 26 is_stmt 0 view .LVU180
 595 0004 0023     		movs	r3, #0
 596 0006 0693     		str	r3, [sp, #24]
 597 0008 0793     		str	r3, [sp, #28]
 598 000a 0893     		str	r3, [sp, #32]
 599 000c 0993     		str	r3, [sp, #36]
 303:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 600              		.loc 1 303 3 is_stmt 1 view .LVU181
 303:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 601              		.loc 1 303 27 is_stmt 0 view .LVU182
 602 000e 0493     		str	r3, [sp, #16]
 603 0010 0593     		str	r3, [sp, #20]
 304:Core/Src/main.c **** 
 604              		.loc 1 304 3 is_stmt 1 view .LVU183
 304:Core/Src/main.c **** 
 605              		.loc 1 304 22 is_stmt 0 view .LVU184
 606 0012 0093     		str	r3, [sp]
 607 0014 0193     		str	r3, [sp, #4]
 608 0016 0293     		str	r3, [sp, #8]
 609 0018 0393     		str	r3, [sp, #12]
 309:Core/Src/main.c ****   htim2.Init.Prescaler = 41; // prescaler of 41 brings frequency from 84 MHz to 2 MHz
 610              		.loc 1 309 3 is_stmt 1 view .LVU185
 309:Core/Src/main.c ****   htim2.Init.Prescaler = 41; // prescaler of 41 brings frequency from 84 MHz to 2 MHz
 611              		.loc 1 309 18 is_stmt 0 view .LVU186
 612 001a 1D48     		ldr	r0, .L52
ARM GAS  /tmp/ccehN94c.s 			page 24


 613 001c 4FF08042 		mov	r2, #1073741824
 614 0020 0260     		str	r2, [r0]
 310:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 615              		.loc 1 310 3 is_stmt 1 view .LVU187
 310:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 616              		.loc 1 310 24 is_stmt 0 view .LVU188
 617 0022 2922     		movs	r2, #41
 618 0024 4260     		str	r2, [r0, #4]
 311:Core/Src/main.c ****   htim2.Init.Period = 40000; // with prescaler of 41, 0.02 s period (50 Hz) is established when per
 619              		.loc 1 311 3 is_stmt 1 view .LVU189
 311:Core/Src/main.c ****   htim2.Init.Period = 40000; // with prescaler of 41, 0.02 s period (50 Hz) is established when per
 620              		.loc 1 311 26 is_stmt 0 view .LVU190
 621 0026 8360     		str	r3, [r0, #8]
 312:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 622              		.loc 1 312 3 is_stmt 1 view .LVU191
 312:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 623              		.loc 1 312 21 is_stmt 0 view .LVU192
 624 0028 49F64042 		movw	r2, #40000
 625 002c C260     		str	r2, [r0, #12]
 313:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 626              		.loc 1 313 3 is_stmt 1 view .LVU193
 313:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 627              		.loc 1 313 28 is_stmt 0 view .LVU194
 628 002e 0361     		str	r3, [r0, #16]
 314:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 629              		.loc 1 314 3 is_stmt 1 view .LVU195
 314:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 630              		.loc 1 314 32 is_stmt 0 view .LVU196
 631 0030 8361     		str	r3, [r0, #24]
 315:Core/Src/main.c ****   {
 632              		.loc 1 315 3 is_stmt 1 view .LVU197
 315:Core/Src/main.c ****   {
 633              		.loc 1 315 7 is_stmt 0 view .LVU198
 634 0032 FFF7FEFF 		bl	HAL_TIM_Base_Init
 635              	.LVL29:
 315:Core/Src/main.c ****   {
 636              		.loc 1 315 6 view .LVU199
 637 0036 08BB     		cbnz	r0, .L47
 319:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 638              		.loc 1 319 3 is_stmt 1 view .LVU200
 319:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 639              		.loc 1 319 34 is_stmt 0 view .LVU201
 640 0038 4FF48053 		mov	r3, #4096
 641 003c 0693     		str	r3, [sp, #24]
 320:Core/Src/main.c ****   {
 642              		.loc 1 320 3 is_stmt 1 view .LVU202
 320:Core/Src/main.c ****   {
 643              		.loc 1 320 7 is_stmt 0 view .LVU203
 644 003e 06A9     		add	r1, sp, #24
 645 0040 1348     		ldr	r0, .L52
 646 0042 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 647              	.LVL30:
 320:Core/Src/main.c ****   {
 648              		.loc 1 320 6 view .LVU204
 649 0046 D8B9     		cbnz	r0, .L48
 324:Core/Src/main.c ****   {
 650              		.loc 1 324 3 is_stmt 1 view .LVU205
ARM GAS  /tmp/ccehN94c.s 			page 25


 324:Core/Src/main.c ****   {
 651              		.loc 1 324 7 is_stmt 0 view .LVU206
 652 0048 1148     		ldr	r0, .L52
 653 004a FFF7FEFF 		bl	HAL_TIM_IC_Init
 654              	.LVL31:
 324:Core/Src/main.c ****   {
 655              		.loc 1 324 6 view .LVU207
 656 004e C8B9     		cbnz	r0, .L49
 328:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 657              		.loc 1 328 3 is_stmt 1 view .LVU208
 328:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 658              		.loc 1 328 37 is_stmt 0 view .LVU209
 659 0050 0023     		movs	r3, #0
 660 0052 0493     		str	r3, [sp, #16]
 329:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 661              		.loc 1 329 3 is_stmt 1 view .LVU210
 329:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 662              		.loc 1 329 33 is_stmt 0 view .LVU211
 663 0054 0593     		str	r3, [sp, #20]
 330:Core/Src/main.c ****   {
 664              		.loc 1 330 3 is_stmt 1 view .LVU212
 330:Core/Src/main.c ****   {
 665              		.loc 1 330 7 is_stmt 0 view .LVU213
 666 0056 04A9     		add	r1, sp, #16
 667 0058 0D48     		ldr	r0, .L52
 668 005a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 669              	.LVL32:
 330:Core/Src/main.c ****   {
 670              		.loc 1 330 6 view .LVU214
 671 005e 98B9     		cbnz	r0, .L50
 334:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 672              		.loc 1 334 3 is_stmt 1 view .LVU215
 334:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 673              		.loc 1 334 24 is_stmt 0 view .LVU216
 674 0060 0022     		movs	r2, #0
 675 0062 0092     		str	r2, [sp]
 335:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 676              		.loc 1 335 3 is_stmt 1 view .LVU217
 335:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 677              		.loc 1 335 25 is_stmt 0 view .LVU218
 678 0064 0123     		movs	r3, #1
 679 0066 0193     		str	r3, [sp, #4]
 336:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 680              		.loc 1 336 3 is_stmt 1 view .LVU219
 336:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 681              		.loc 1 336 25 is_stmt 0 view .LVU220
 682 0068 0292     		str	r2, [sp, #8]
 337:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 683              		.loc 1 337 3 is_stmt 1 view .LVU221
 337:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 684              		.loc 1 337 22 is_stmt 0 view .LVU222
 685 006a 0392     		str	r2, [sp, #12]
 338:Core/Src/main.c ****   {
 686              		.loc 1 338 3 is_stmt 1 view .LVU223
 338:Core/Src/main.c ****   {
 687              		.loc 1 338 7 is_stmt 0 view .LVU224
 688 006c 6946     		mov	r1, sp
ARM GAS  /tmp/ccehN94c.s 			page 26


 689 006e 0848     		ldr	r0, .L52
 690 0070 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 691              	.LVL33:
 338:Core/Src/main.c ****   {
 692              		.loc 1 338 6 view .LVU225
 693 0074 50B9     		cbnz	r0, .L51
 346:Core/Src/main.c **** 
 694              		.loc 1 346 1 view .LVU226
 695 0076 0BB0     		add	sp, sp, #44
 696              	.LCFI11:
 697              		.cfi_remember_state
 698              		.cfi_def_cfa_offset 4
 699              		@ sp needed
 700 0078 5DF804FB 		ldr	pc, [sp], #4
 701              	.L47:
 702              	.LCFI12:
 703              		.cfi_restore_state
 317:Core/Src/main.c ****   }
 704              		.loc 1 317 5 is_stmt 1 view .LVU227
 705 007c FFF7FEFF 		bl	Error_Handler
 706              	.LVL34:
 707              	.L48:
 322:Core/Src/main.c ****   }
 708              		.loc 1 322 5 view .LVU228
 709 0080 FFF7FEFF 		bl	Error_Handler
 710              	.LVL35:
 711              	.L49:
 326:Core/Src/main.c ****   }
 712              		.loc 1 326 5 view .LVU229
 713 0084 FFF7FEFF 		bl	Error_Handler
 714              	.LVL36:
 715              	.L50:
 332:Core/Src/main.c ****   }
 716              		.loc 1 332 5 view .LVU230
 717 0088 FFF7FEFF 		bl	Error_Handler
 718              	.LVL37:
 719              	.L51:
 340:Core/Src/main.c ****   }
 720              		.loc 1 340 5 view .LVU231
 721 008c FFF7FEFF 		bl	Error_Handler
 722              	.LVL38:
 723              	.L53:
 724              		.align	2
 725              	.L52:
 726 0090 00000000 		.word	.LANCHOR2
 727              		.cfi_endproc
 728              	.LFE134:
 730              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 731              		.align	1
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 735              		.fpu fpv4-sp-d16
 737              	MX_USART2_UART_Init:
 738              	.LFB135:
 354:Core/Src/main.c **** 
 739              		.loc 1 354 1 view -0
ARM GAS  /tmp/ccehN94c.s 			page 27


 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743 0000 08B5     		push	{r3, lr}
 744              	.LCFI13:
 745              		.cfi_def_cfa_offset 8
 746              		.cfi_offset 3, -8
 747              		.cfi_offset 14, -4
 363:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 748              		.loc 1 363 3 view .LVU233
 363:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 749              		.loc 1 363 19 is_stmt 0 view .LVU234
 750 0002 0A48     		ldr	r0, .L58
 751 0004 0A4B     		ldr	r3, .L58+4
 752 0006 0360     		str	r3, [r0]
 364:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 753              		.loc 1 364 3 is_stmt 1 view .LVU235
 364:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 754              		.loc 1 364 24 is_stmt 0 view .LVU236
 755 0008 4FF4E133 		mov	r3, #115200
 756 000c 4360     		str	r3, [r0, #4]
 365:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 757              		.loc 1 365 3 is_stmt 1 view .LVU237
 365:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 758              		.loc 1 365 26 is_stmt 0 view .LVU238
 759 000e 0023     		movs	r3, #0
 760 0010 8360     		str	r3, [r0, #8]
 366:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 761              		.loc 1 366 3 is_stmt 1 view .LVU239
 366:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 762              		.loc 1 366 24 is_stmt 0 view .LVU240
 763 0012 C360     		str	r3, [r0, #12]
 367:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 764              		.loc 1 367 3 is_stmt 1 view .LVU241
 367:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 765              		.loc 1 367 22 is_stmt 0 view .LVU242
 766 0014 0361     		str	r3, [r0, #16]
 368:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 767              		.loc 1 368 3 is_stmt 1 view .LVU243
 368:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 768              		.loc 1 368 20 is_stmt 0 view .LVU244
 769 0016 0C22     		movs	r2, #12
 770 0018 4261     		str	r2, [r0, #20]
 369:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 771              		.loc 1 369 3 is_stmt 1 view .LVU245
 369:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 772              		.loc 1 369 25 is_stmt 0 view .LVU246
 773 001a 8361     		str	r3, [r0, #24]
 370:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 774              		.loc 1 370 3 is_stmt 1 view .LVU247
 370:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 775              		.loc 1 370 28 is_stmt 0 view .LVU248
 776 001c C361     		str	r3, [r0, #28]
 371:Core/Src/main.c ****   {
 777              		.loc 1 371 3 is_stmt 1 view .LVU249
 371:Core/Src/main.c ****   {
 778              		.loc 1 371 7 is_stmt 0 view .LVU250
ARM GAS  /tmp/ccehN94c.s 			page 28


 779 001e FFF7FEFF 		bl	HAL_UART_Init
 780              	.LVL39:
 371:Core/Src/main.c ****   {
 781              		.loc 1 371 6 view .LVU251
 782 0022 00B9     		cbnz	r0, .L57
 379:Core/Src/main.c **** 
 783              		.loc 1 379 1 view .LVU252
 784 0024 08BD     		pop	{r3, pc}
 785              	.L57:
 373:Core/Src/main.c ****   }
 786              		.loc 1 373 5 is_stmt 1 view .LVU253
 787 0026 FFF7FEFF 		bl	Error_Handler
 788              	.LVL40:
 789              	.L59:
 790 002a 00BF     		.align	2
 791              	.L58:
 792 002c 00000000 		.word	.LANCHOR3
 793 0030 00440040 		.word	1073759232
 794              		.cfi_endproc
 795              	.LFE135:
 797              		.section	.text.SystemClock_Config,"ax",%progbits
 798              		.align	1
 799              		.global	SystemClock_Config
 800              		.syntax unified
 801              		.thumb
 802              		.thumb_func
 803              		.fpu fpv4-sp-d16
 805              	SystemClock_Config:
 806              	.LFB131:
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 807              		.loc 1 122 1 view -0
 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 80
 810              		@ frame_needed = 0, uses_anonymous_args = 0
 811 0000 00B5     		push	{lr}
 812              	.LCFI14:
 813              		.cfi_def_cfa_offset 4
 814              		.cfi_offset 14, -4
 815 0002 95B0     		sub	sp, sp, #84
 816              	.LCFI15:
 817              		.cfi_def_cfa_offset 88
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 818              		.loc 1 123 3 view .LVU255
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 819              		.loc 1 123 22 is_stmt 0 view .LVU256
 820 0004 3422     		movs	r2, #52
 821 0006 0021     		movs	r1, #0
 822 0008 07A8     		add	r0, sp, #28
 823 000a FFF7FEFF 		bl	memset
 824              	.LVL41:
 124:Core/Src/main.c **** 
 825              		.loc 1 124 3 is_stmt 1 view .LVU257
 124:Core/Src/main.c **** 
 826              		.loc 1 124 22 is_stmt 0 view .LVU258
 827 000e 0023     		movs	r3, #0
 828 0010 0293     		str	r3, [sp, #8]
 829 0012 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccehN94c.s 			page 29


 830 0014 0493     		str	r3, [sp, #16]
 831 0016 0593     		str	r3, [sp, #20]
 832 0018 0693     		str	r3, [sp, #24]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 833              		.loc 1 128 3 is_stmt 1 view .LVU259
 834              	.LBB10:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 835              		.loc 1 128 3 view .LVU260
 836 001a 0093     		str	r3, [sp]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 837              		.loc 1 128 3 view .LVU261
 838 001c 1F4A     		ldr	r2, .L66
 839 001e 116C     		ldr	r1, [r2, #64]
 840 0020 41F08051 		orr	r1, r1, #268435456
 841 0024 1164     		str	r1, [r2, #64]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 842              		.loc 1 128 3 view .LVU262
 843 0026 126C     		ldr	r2, [r2, #64]
 844 0028 02F08052 		and	r2, r2, #268435456
 845 002c 0092     		str	r2, [sp]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 846              		.loc 1 128 3 view .LVU263
 847 002e 009A     		ldr	r2, [sp]
 848              	.LBE10:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 849              		.loc 1 128 3 view .LVU264
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 850              		.loc 1 129 3 view .LVU265
 851              	.LBB11:
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 852              		.loc 1 129 3 view .LVU266
 853 0030 0193     		str	r3, [sp, #4]
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 854              		.loc 1 129 3 view .LVU267
 855 0032 1B49     		ldr	r1, .L66+4
 856 0034 0A68     		ldr	r2, [r1]
 857 0036 22F44042 		bic	r2, r2, #49152
 858 003a 42F48042 		orr	r2, r2, #16384
 859 003e 0A60     		str	r2, [r1]
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 860              		.loc 1 129 3 view .LVU268
 861 0040 0A68     		ldr	r2, [r1]
 862 0042 02F44042 		and	r2, r2, #49152
 863 0046 0192     		str	r2, [sp, #4]
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 864              		.loc 1 129 3 view .LVU269
 865 0048 019A     		ldr	r2, [sp, #4]
 866              	.LBE11:
 129:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 867              		.loc 1 129 3 view .LVU270
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 868              		.loc 1 133 3 view .LVU271
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 869              		.loc 1 133 36 is_stmt 0 view .LVU272
 870 004a 0222     		movs	r2, #2
 871 004c 0792     		str	r2, [sp, #28]
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
ARM GAS  /tmp/ccehN94c.s 			page 30


 872              		.loc 1 134 3 is_stmt 1 view .LVU273
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 873              		.loc 1 134 30 is_stmt 0 view .LVU274
 874 004e 0121     		movs	r1, #1
 875 0050 0A91     		str	r1, [sp, #40]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 876              		.loc 1 135 3 is_stmt 1 view .LVU275
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 877              		.loc 1 135 41 is_stmt 0 view .LVU276
 878 0052 1021     		movs	r1, #16
 879 0054 0B91     		str	r1, [sp, #44]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 880              		.loc 1 136 3 is_stmt 1 view .LVU277
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 881              		.loc 1 136 34 is_stmt 0 view .LVU278
 882 0056 0D92     		str	r2, [sp, #52]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 883              		.loc 1 137 3 is_stmt 1 view .LVU279
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 884              		.loc 1 137 35 is_stmt 0 view .LVU280
 885 0058 0E93     		str	r3, [sp, #56]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 886              		.loc 1 138 3 is_stmt 1 view .LVU281
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 887              		.loc 1 138 30 is_stmt 0 view .LVU282
 888 005a 0F91     		str	r1, [sp, #60]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 889              		.loc 1 139 3 is_stmt 1 view .LVU283
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 890              		.loc 1 139 30 is_stmt 0 view .LVU284
 891 005c 4FF4A873 		mov	r3, #336
 892 0060 1093     		str	r3, [sp, #64]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 893              		.loc 1 140 3 is_stmt 1 view .LVU285
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 894              		.loc 1 140 30 is_stmt 0 view .LVU286
 895 0062 0423     		movs	r3, #4
 896 0064 1193     		str	r3, [sp, #68]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 897              		.loc 1 141 3 is_stmt 1 view .LVU287
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 898              		.loc 1 141 30 is_stmt 0 view .LVU288
 899 0066 1292     		str	r2, [sp, #72]
 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 900              		.loc 1 142 3 is_stmt 1 view .LVU289
 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 901              		.loc 1 142 30 is_stmt 0 view .LVU290
 902 0068 1392     		str	r2, [sp, #76]
 143:Core/Src/main.c ****   {
 903              		.loc 1 143 3 is_stmt 1 view .LVU291
 143:Core/Src/main.c ****   {
 904              		.loc 1 143 7 is_stmt 0 view .LVU292
 905 006a 07A8     		add	r0, sp, #28
 906 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 907              	.LVL42:
 143:Core/Src/main.c ****   {
 908              		.loc 1 143 6 view .LVU293
ARM GAS  /tmp/ccehN94c.s 			page 31


 909 0070 80B9     		cbnz	r0, .L64
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 910              		.loc 1 149 3 is_stmt 1 view .LVU294
 149:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 911              		.loc 1 149 31 is_stmt 0 view .LVU295
 912 0072 0F23     		movs	r3, #15
 913 0074 0293     		str	r3, [sp, #8]
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 914              		.loc 1 151 3 is_stmt 1 view .LVU296
 151:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 915              		.loc 1 151 34 is_stmt 0 view .LVU297
 916 0076 0221     		movs	r1, #2
 917 0078 0391     		str	r1, [sp, #12]
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 918              		.loc 1 152 3 is_stmt 1 view .LVU298
 152:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 919              		.loc 1 152 35 is_stmt 0 view .LVU299
 920 007a 0023     		movs	r3, #0
 921 007c 0493     		str	r3, [sp, #16]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 922              		.loc 1 153 3 is_stmt 1 view .LVU300
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 923              		.loc 1 153 36 is_stmt 0 view .LVU301
 924 007e 4FF48052 		mov	r2, #4096
 925 0082 0592     		str	r2, [sp, #20]
 154:Core/Src/main.c **** 
 926              		.loc 1 154 3 is_stmt 1 view .LVU302
 154:Core/Src/main.c **** 
 927              		.loc 1 154 36 is_stmt 0 view .LVU303
 928 0084 0693     		str	r3, [sp, #24]
 156:Core/Src/main.c ****   {
 929              		.loc 1 156 3 is_stmt 1 view .LVU304
 156:Core/Src/main.c ****   {
 930              		.loc 1 156 7 is_stmt 0 view .LVU305
 931 0086 02A8     		add	r0, sp, #8
 932 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 933              	.LVL43:
 156:Core/Src/main.c ****   {
 934              		.loc 1 156 6 view .LVU306
 935 008c 20B9     		cbnz	r0, .L65
 160:Core/Src/main.c **** 
 936              		.loc 1 160 1 view .LVU307
 937 008e 15B0     		add	sp, sp, #84
 938              	.LCFI16:
 939              		.cfi_remember_state
 940              		.cfi_def_cfa_offset 4
 941              		@ sp needed
 942 0090 5DF804FB 		ldr	pc, [sp], #4
 943              	.L64:
 944              	.LCFI17:
 945              		.cfi_restore_state
 145:Core/Src/main.c ****   }
 946              		.loc 1 145 5 is_stmt 1 view .LVU308
 947 0094 FFF7FEFF 		bl	Error_Handler
 948              	.LVL44:
 949              	.L65:
 158:Core/Src/main.c ****   }
ARM GAS  /tmp/ccehN94c.s 			page 32


 950              		.loc 1 158 5 view .LVU309
 951 0098 FFF7FEFF 		bl	Error_Handler
 952              	.LVL45:
 953              	.L67:
 954              		.align	2
 955              	.L66:
 956 009c 00380240 		.word	1073887232
 957 00a0 00700040 		.word	1073770496
 958              		.cfi_endproc
 959              	.LFE131:
 961              		.section	.text.main,"ax",%progbits
 962              		.align	1
 963              		.global	main
 964              		.syntax unified
 965              		.thumb
 966              		.thumb_func
 967              		.fpu fpv4-sp-d16
 969              	main:
 970              	.LFB130:
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 971              		.loc 1 75 1 view -0
 972              		.cfi_startproc
 973              		@ Volatile: function does not return.
 974              		@ args = 0, pretend = 0, frame = 0
 975              		@ frame_needed = 0, uses_anonymous_args = 0
 976 0000 08B5     		push	{r3, lr}
 977              	.LCFI18:
 978              		.cfi_def_cfa_offset 8
 979              		.cfi_offset 3, -8
 980              		.cfi_offset 14, -4
  83:Core/Src/main.c **** 
 981              		.loc 1 83 3 view .LVU311
 982 0002 FFF7FEFF 		bl	HAL_Init
 983              	.LVL46:
  90:Core/Src/main.c **** 
 984              		.loc 1 90 3 view .LVU312
 985 0006 FFF7FEFF 		bl	SystemClock_Config
 986              	.LVL47:
  97:Core/Src/main.c ****   MX_I2C1_SMBUS_Init();
 987              		.loc 1 97 3 view .LVU313
 988 000a FFF7FEFF 		bl	MX_GPIO_Init
 989              	.LVL48:
  98:Core/Src/main.c ****   MX_TIM1_Init();
 990              		.loc 1 98 3 view .LVU314
 991 000e FFF7FEFF 		bl	MX_I2C1_SMBUS_Init
 992              	.LVL49:
  99:Core/Src/main.c ****   MX_TIM2_Init();
 993              		.loc 1 99 3 view .LVU315
 994 0012 FFF7FEFF 		bl	MX_TIM1_Init
 995              	.LVL50:
 100:Core/Src/main.c ****   MX_USART2_UART_Init();
 996              		.loc 1 100 3 view .LVU316
 997 0016 FFF7FEFF 		bl	MX_TIM2_Init
 998              	.LVL51:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 999              		.loc 1 101 3 view .LVU317
 1000 001a FFF7FEFF 		bl	MX_USART2_UART_Init
ARM GAS  /tmp/ccehN94c.s 			page 33


 1001              	.LVL52:
 1002              	.L69:
 108:Core/Src/main.c ****   {
 1003              		.loc 1 108 3 discriminator 1 view .LVU318
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 1004              		.loc 1 113 3 discriminator 1 view .LVU319
 108:Core/Src/main.c ****   {
 1005              		.loc 1 108 9 discriminator 1 view .LVU320
 1006 001e FEE7     		b	.L69
 1007              		.cfi_endproc
 1008              	.LFE130:
 1010              		.global	huart2
 1011              		.global	htim2
 1012              		.global	htim1
 1013              		.global	hsmbus1
 1014              		.section	.bss.hsmbus1,"aw",%nobits
 1015              		.align	2
 1016              		.set	.LANCHOR0,. + 0
 1019              	hsmbus1:
 1020 0000 00000000 		.space	80
 1020      00000000 
 1020      00000000 
 1020      00000000 
 1020      00000000 
 1021              		.section	.bss.htim1,"aw",%nobits
 1022              		.align	2
 1023              		.set	.LANCHOR1,. + 0
 1026              	htim1:
 1027 0000 00000000 		.space	72
 1027      00000000 
 1027      00000000 
 1027      00000000 
 1027      00000000 
 1028              		.section	.bss.htim2,"aw",%nobits
 1029              		.align	2
 1030              		.set	.LANCHOR2,. + 0
 1033              	htim2:
 1034 0000 00000000 		.space	72
 1034      00000000 
 1034      00000000 
 1034      00000000 
 1034      00000000 
 1035              		.section	.bss.huart2,"aw",%nobits
 1036              		.align	2
 1037              		.set	.LANCHOR3,. + 0
 1040              	huart2:
 1041 0000 00000000 		.space	68
 1041      00000000 
 1041      00000000 
 1041      00000000 
 1041      00000000 
 1042              		.text
 1043              	.Letext0:
 1044              		.file 3 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_types.h"
 1045              		.file 4 "/opt/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1046              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1047              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  /tmp/ccehN94c.s 			page 34


 1048              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1049              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1050              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1051              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1052              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_smbus.h"
 1053              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1054              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1055              		.file 14 "Core/Inc/main.h"
 1056              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1057              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1058              		.file 17 "<built-in>"
ARM GAS  /tmp/ccehN94c.s 			page 35


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccehN94c.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccehN94c.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccehN94c.s:165    .text.MX_GPIO_Init:000000000000009c $d
     /tmp/ccehN94c.s:172    .text.Error_Handler:0000000000000000 $t
     /tmp/ccehN94c.s:179    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccehN94c.s:222    .text.Error_Handler:0000000000000014 $d
     /tmp/ccehN94c.s:227    .text.MX_I2C1_SMBUS_Init:0000000000000000 $t
     /tmp/ccehN94c.s:233    .text.MX_I2C1_SMBUS_Init:0000000000000000 MX_I2C1_SMBUS_Init
     /tmp/ccehN94c.s:306    .text.MX_I2C1_SMBUS_Init:000000000000003c $d
     /tmp/ccehN94c.s:313    .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccehN94c.s:319    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccehN94c.s:568    .text.MX_TIM1_Init:0000000000000100 $d
     /tmp/ccehN94c.s:574    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccehN94c.s:580    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccehN94c.s:726    .text.MX_TIM2_Init:0000000000000090 $d
     /tmp/ccehN94c.s:731    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccehN94c.s:737    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccehN94c.s:792    .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccehN94c.s:798    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccehN94c.s:805    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccehN94c.s:956    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccehN94c.s:962    .text.main:0000000000000000 $t
     /tmp/ccehN94c.s:969    .text.main:0000000000000000 main
     /tmp/ccehN94c.s:1040   .bss.huart2:0000000000000000 huart2
     /tmp/ccehN94c.s:1033   .bss.htim2:0000000000000000 htim2
     /tmp/ccehN94c.s:1026   .bss.htim1:0000000000000000 htim1
     /tmp/ccehN94c.s:1019   .bss.hsmbus1:0000000000000000 hsmbus1
     /tmp/ccehN94c.s:1015   .bss.hsmbus1:0000000000000000 $d
     /tmp/ccehN94c.s:1022   .bss.htim1:0000000000000000 $d
     /tmp/ccehN94c.s:1029   .bss.htim2:0000000000000000 $d
     /tmp/ccehN94c.s:1036   .bss.huart2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_TogglePin
HAL_Delay
HAL_SMBUS_Init
HAL_SMBUS_EnableAlert_IT
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_TIM_IC_Init
HAL_TIM_IC_ConfigChannel
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
