%%  ************    Bibliography    ********************************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           Bibliography/book:Gail:2018.bib
%%
%%  Purpose:        Bibliography Entry
%%
%%  ************    LaTeX - BibLaTeX    ****************************

%   ----------------------------------------------------------------
%               ORIGIN
%   ----------------------------------------------------------------

% 2022.X.27 http://i.stanford.edu/cstr/reports/csl/tr/77/142/

@techreport{techreport:UeharavanCleemput:1978,
    author = {Takao Uehara and William M. vanCleemput},
    title = {{O}ptimal {L}ayout of {CMOS} {F}unctional {A}rrays},
    type = {Technical Report},
    number = {142},
    institution = {Stanford University, Computer Systems Laboratory},
    date = {1978-03},
    pagetotal = {[41]},
    abstract = {Designers of MOS LSI circuits can take advantage of complex
               functional cells in order to achieve better performance. This
               paper discusses the implementation of a random logic function
               on an array of CMOS transistors. A graph-theoretical
               algorithm which minimizes the size of an array is presented.
               This method is useful for the design of cells used in
               conventional design automation systems.},
    label = {CSL-TR-77-142},
}
