// Seed: 1934324940
module module_0 (
    input  tri   id_0,
    output wire  id_1,
    input  tri   id_2,
    output tri0  id_3,
    input  uwire id_4,
    output tri0  id_5
);
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4,
    input tri id_5,
    output wand id_6,
    input wor id_7,
    output logic id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri1 id_11,
    output tri id_12,
    input uwire id_13,
    output tri id_14,
    output supply1 id_15,
    input wire id_16
);
  tri1 id_18;
  always @(1 or posedge id_13) if (id_18 * id_18 - 1 < id_0) id_8 <= 1;
  module_0 modCall_1 (
      id_4,
      id_15,
      id_4,
      id_14,
      id_2,
      id_12
  );
  assign modCall_1.id_5 = 0;
  wire id_19;
  wire id_20;
  tri1 id_21 = 1'b0;
endmodule
