
Selected circuits
===================
 - **Circuit**: 16-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add16u_167 | 0.00015 | 0.0031 | 6.25 | 0.00053 | 1.0 |  [[Verilog<sub>generic</sub>](add16u_167.v)]  [[C](add16u_167.c)] |
| add16u_1BC | 0.00061 | 0.0031 | 18.75 | 0.0016 | 3.0 |  [[Verilog<sub>generic</sub>](add16u_1BC.v)]  [[C](add16u_1BC.c)] |
| add16u_1EE | 0.39 | 0.78 | 50.00 | 1.07 | 524288 |  [[Verilog<sub>generic</sub>](add16u_1EE.v)]  [[C](add16u_1EE.c)] |
| add16u_09F | 4.01 | 14.16 | 67.71 | 10.53 | 67108.863e3 |  [[Verilog<sub>generic</sub>](add16u_09F.v)]  [[C](add16u_09F.c)] |
| add16u_09E | 0.10 | 0.24 | 69.82 | 0.28 | 32768 |  [[Verilog<sub>generic</sub>](add16u_09E.v)]  [[C](add16u_09E.c)] |
| add16u_2E9 | 0.002 | 0.0061 | 88.28 | 0.0054 | 10 |  [[Verilog<sub>generic</sub>](add16u_2E9.v)]  [[C](add16u_2E9.c)] |
| add16u_2C6 | 9.90 | 34.18 | 100.00 | 22.35 | 25358.103e4 |  [[Verilog<sub>generic</sub>](add16u_2C6.v)]  [[C](add16u_2C6.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             