<?xml version="1.0" encoding="UTF-8"?>
<module id="hib3p3" HW_revision="">
    <register id="MEM_HIB_REQ" width="32" offset="0x0" description="">
        <bitfield id="NU1" description="" begin="8" end="2" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_RTC_TIMER_ENABLE" width="32" offset="0x4" description="">
    </register>
    <register id="MEM_HIB_RTC_TIMER_RESET" width="32" offset="0x8" description="">
    </register>
    <register id="MEM_HIB_RTC_TIMER_READ" width="32" offset="0xC" description="">
    </register>
    <register id="MEM_HIB_RTC_TIMER_LSW" width="32" offset="0x10" description="">
    </register>
    <register id="MEM_HIB_RTC_TIMER_MSW" width="32" offset="0x14" description="">
        <bitfield id="HIB_RTC_TIMER_MSW" description="Upper 32b value of the latched RTC-Timer." begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_RTC_WAKE_EN" width="32" offset="0x18" description="">
    </register>
    <register id="MEM_HIB_RTC_WAKE_LSW_CONF" width="32" offset="0x1C" description="">
    </register>
    <register id="MEM_HIB_RTC_WAKE_MSW_CONF" width="32" offset="0x20" description="">
        <bitfield id="MEM_HIB_RTC_WAKE_MSW_CONF" description="Configuration for RTC-Timer Wakeup (Upper 16b word)" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_INT_OSC_CONF" width="32" offset="0x2C" description="">
        <bitfield id="MEM_CM_INTOSC_32K_SPARE" description="" begin="14" end="9" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_INTOSC_32K_TRIM" description="" begin="6" end="1" width="6" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_XTAL_OSC_CONF" width="32" offset="0x34" description="">
        <bitfield id="MEM_CM_XTAL_TRIM" description="" begin="16" end="11" width="6" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_SLI_32K_TRIM" description="" begin="9" end="7" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_FREF_32K_SLICER_ITRIM" description="" begin="6" end="4" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_CM_EN_INPUT_SENSE" description="" begin="2" end="1" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_BGAP_PARAMETERS0" width="32" offset="0x38" description="">
        <bitfield id="MEM_VBOK4BG_COMP_TRIM" description="" begin="16" end="14" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BGAP_SPARE" description="" begin="9" end="0" width="10" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_BGAP_PARAMETERS1" width="32" offset="0x3C" description="">
        <bitfield id="MEM_BGAP_ACT_IREF_ITRIM" description="" begin="28" end="24" width="5" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_DETECTION_STATUS" width="32" offset="0x40" description="">
    </register>
    <register id="MEM_HIB_MISC_CONTROLS" width="32" offset="0x44" description="">
        <bitfield id="MEM_HIB_POK_POR_COMP_TRIM" description="" begin="8" end="6" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_CONFIG" width="32" offset="0x50" description="">
        <bitfield id="TOP_MUX_CTRL_SOP_SPIO" description="" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_RTC_IRQ_ENABLE" width="32" offset="0x54" description="">
    </register>
    <register id="MEM_HIB_RTC_IRQ_LSW_CONF" width="32" offset="0x58" description="">
    </register>
    <register id="MEM_HIB_RTC_IRQ_MSW_CONF" width="32" offset="0x5C" description="">
        <bitfield id="HIB_RTC_IRQ_MSW_CONF" description="Configuration for MSW of thr RTC-Timestamp at which the interrupt need to be generated" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_UART_CONF" width="32" offset="0x400" description="">
    </register>
    <register id="MEM_GPIO_WAKE_EN" width="32" offset="0x404" description="">
        <bitfield id="MEM_GPIO_WAKE_EN" description="1 - Enable the GPIO-Autonomous mode wakeup during Hibernate mode ; This is an auto-clear bit, once programmed to 1, it will latched into an internal register which remain asserted until the Hib-wakeup is initiated." begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_GPIO_WAKE_CONF" width="32" offset="0x408" description="">
        <bitfield id="MEM_GPIO_WAKE_CONF" description="Configuration to say whether the GPIO wakeup has to happen on Level0 or falling-edge for the given group. 00?  Level0 01?  Level1 10?- Fall-edge 11?- Rise-edge [1:0]  Conf for GPIO0 [3:2]  Conf for GPIO1 [5:4]  Conf for GPIO2 [7:6]  Conf for GPIO3 [9:8]  Conf for GPIO4 [11:10]  Conf for GPIO5 [13:12]  Conf for GPIO6" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_PAD_OEN_RET33_CONF" width="32" offset="0x40C" description="">
    </register>
    <register id="MEM_UART_RTS_OEN_RET33_CONF" width="32" offset="0x410" description="">
    </register>
    <register id="MEM_JTAG_CONF" width="32" offset="0x414" description="">
    </register>
    <register id="MEM_HIB_REG0" width="32" offset="0x418" description="">
    </register>
    <register id="MEM_HIB_REG1" width="32" offset="0x41C" description="">
    </register>
    <register id="MEM_HIB_REG2" width="32" offset="0x420" description="">
    </register>
    <register id="MEM_HIB_REG3" width="32" offset="0x424" description="">
    </register>
    <register id="MEM_HIB_SEQUENCER_CFG0" width="32" offset="0x45C" description="">
        <bitfield id="MEM_BDC_EV0_TO_EV1_TIME" description="Configuration for the number of slow-clks between de-assertion of EN_BG_3P3V to assertion of EN_BG_3P3V" begin="31" end="16" width="16" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_EV3_TO_EV4_TIME" description="Configuration for the number of slow-clks between assertion of EN_COMP_3P3V and assertion of EN_COMP_LATCH_3P3V" begin="14" end="13" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_EV2_TO_EV3_TIME" description="Configuration for the number of slow-clks between assertion of (EN_CAP_SW_3P3V,EN_COMP_REF) and assertion of (EN_COMP_3P3V)" begin="12" end="11" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_EV1_TO_EV2_TIME" description="Configuration for the number of slow-clks between assertion of (EN_BG_3P3V) and assertion of (EN_CAP_SW_3P3V, EN_COMP_REF_3P3V)" begin="10" end="9" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_SEQUENCER_CFG1" width="32" offset="0x460" description="">
        <bitfield id="MEM_BDC_EV5_TO_EV6_TIME" description="Configuration for number of slow-clks between de-assertion of EN_COMP_LATCH and assertion of" begin="15" end="14" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_TO_ACTIVE_EV1_TO_EV2_TIME" description="Configuration for number of slow-clks between assertion of EN_COMP_REF to assertion of EN_COMP during HIB-Exit" begin="13" end="12" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_TO_ACTIVE_EV0_TO_EV1_TIME" description="TBD" begin="11" end="10" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_TO_ACTIVE_EV0_TO_ACTIVE" description="Configuration in number of slow-clks between assertion of (EN_BGAP_3P3V, EN_CAP_SW_3P3V, EN_ACT_IREF_3P3V, EN_COMP_REF) to assertion of EN_COMP_3P3V" begin="9" end="8" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_ACTIVE_TO_BDC_EV1_TO_BDC_EV0_TIME" description="Configuration in number of slow-clks between de-assertion of (EN_COMP_3P3V, EN_COMP_REF_3P3V, EN_ACT_IREF_3P3V, EN_CAP_SW_3P3V) to deassertion of EN_BGAP_3P3V." begin="7" end="6" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="NU1" description="" begin="5" end="0" width="6" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_MISC_CONFIG" width="32" offset="0x464" description="">
    </register>
    <register id="MEM_HIB_WAKE_STATUS" width="32" offset="0x468" description="">
        <bitfield id="HIB_WAKE_SRC" description="&amp;quot;0100&amp;quot; - GPIO ; &amp;quot;0010&amp;quot; - RTC ; &amp;quot;0001&amp;quot; - UART Others - Reserved" begin="4" end="1" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_LPDS_GPIO_SEL" width="32" offset="0x46C" description="">
        <bitfield id="HIB_LPDS_GPIO_SEL" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="MEM_HIB_SEQUENCER_CFG2" width="32" offset="0x470" description="">
        <bitfield id="MEM_ACTIVE_TO_BDC_EV0_TO_ACTIVE_TO_BDC_EV1_TIME" description="Deassertion of EN_COMP_LATCH_3P3 to deassertion of (EN_COMP_3P3, EN_COMP_REF_3P3, EN_ACT_IREF_3P3, EN_CAP_SW_3P3)" begin="10" end="9" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_EV4_TO_EV5_TIME" description="Assertion of EN_COMP_LATCH_3P3 to deassertion of EN_COMP_LATCH_3P3" begin="8" end="6" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_EV6_TO_EV7_TIME" description="Deassertion of (EN_CAP_SW_3P3, EN_COMP_REF_3P3, EN_COMP_3P3, EN_COMP_OUT_LATCH_3P3) to deassertion of EN_BGAP_3P3" begin="5" end="4" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_BDC_TO_ACTIVE_EV1_TO_EV2_TIME" description="Assertion of EN_COMP_3P3 to assertion of EN_COMPOUT_LATCH_3P3" begin="3" end="2" width="2" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_HIB_TO_ACTIVE_EV2_TO_EV3_TIME" description="Assertion of EN_COMP_3P3 to assertion of EN_COMPOUT_LATCH_3P3" begin="1" end="0" width="2" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIBANA_SPARE_LOWV" width="32" offset="0x474" description="">
        <bitfield id="MEM_HIBANA_SPARE1" description="" begin="31" end="22" width="10" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_HIBANA_SPARE0" description="" begin="16" end="0" width="17" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_TMUX_CTRL" width="32" offset="0x478" description="">
        <bitfield id="MEM_HD_TMUX_CNTRL" description="" begin="9" end="0" width="10" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_1P2_1P8_LDO_TRIM" width="32" offset="0x47C" description="">
        <bitfield id="MEM_HD_1P2_LDO_VTRIM" description="" begin="7" end="4" width="4" rwaccess="R/W">
        </bitfield>
        <bitfield id="MEM_HD_1P8_LDO_VTRIM" description="" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_COMP_TRIM" width="32" offset="0x480" description="">
        <bitfield id="MEM_HD_COMP_TRIM" description="" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="HIB_EN_TS" width="32" offset="0x484" description="">
    </register>
    <register id="HIB_1P8V_DET_EN" width="32" offset="0x488" description="">
    </register>
    <register id="HIB_VBAT_MON_EN" width="32" offset="0x48C" description="">
    </register>
    <register id="HIB_NHIB_ENABLE" width="32" offset="0x490" description="">
    </register>
    <register id="HIB_UART_RTS_SW_ENABLE" width="32" offset="0x494" description="">
    </register>
</module>
