TRACE::2020-09-05.14:53:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:36::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-05.14:53:36::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-09-05.14:53:36::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform"
		}]
}
TRACE::2020-09-05.14:53:36::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-09-05.14:53:36::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-09-05.14:53:36::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform"
		}]
}
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:36::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.14:53:36::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:36::SCWMssOS::mss does not exists at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:36::SCWMssOS::Creating sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:36::SCWMssOS::Adding the swdes entry, created swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:36::SCWMssOS::updating the scw layer changes to swdes at   /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:36::SCWMssOS::Writing mss at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:36::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.14:53:36::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-09-05.14:53:36::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-09-05.14:53:36::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.14:53:36::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-09-05.14:53:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:53:40::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-09-05.14:53:40::SCWMssOS::Could not open the swdb for /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
KEYINFO::2020-09-05.14:53:40::SCWMssOS::Could not open the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss is not found

TRACE::2020-09-05.14:53:40::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-05.14:53:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.14:53:40::SCWMssOS::Writing the mss file completed /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-09-05.14:53:40::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-05.14:53:40::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-05.14:53:40::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-05.14:53:40::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-05.14:53:40::SCWSystem::Not a boot domain 
LOG::2020-09-05.14:53:40::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-05.14:53:40::SCWDomain::Generating domain artifcats
TRACE::2020-09-05.14:53:40::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-05.14:53:40::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.14:53:40::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-05.14:53:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-05.14:53:40::SCWDomain::Skipping the build for domain :  freertos10_xilinx_domain
TRACE::2020-09-05.14:53:40::SCWMssOS::skipping the bsp build ... 
TRACE::2020-09-05.14:53:40::SCWMssOS::Copying to export directory.
TRACE::2020-09-05.14:53:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-05.14:53:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-05.14:53:40::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-05.14:53:40::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-05.14:53:40::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-05.14:53:40::SCWPlatform::Started preparing the platform 
TRACE::2020-09-05.14:53:40::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-05.14:53:40::SCWSystem::dir created 
TRACE::2020-09-05.14:53:40::SCWSystem::Writing the bif 
TRACE::2020-09-05.14:53:40::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-05.14:53:40::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-05.14:53:40::SCWPlatform::Completed generating the platform
TRACE::2020-09-05.14:53:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:53:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:53:40::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-05.14:53:40::SCWPlatform::updated the xpfm file.
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:53:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:53:40::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx_domain",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:53:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:53:40::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-05.14:53:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:53:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:53:40::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-05.14:53:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:40::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-05.14:53:41::SCWPlatform::Clearing the existing platform
TRACE::2020-09-05.14:53:41::SCWSystem::Clearing the existing sysconfig
TRACE::2020-09-05.14:53:41::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWSystem::Clearing the domains completed.
TRACE::2020-09-05.14:53:41::SCWPlatform::Clearing the opened hw db.
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:41::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-05.14:53:41::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWReader::Active system found as  freeRTOS_Platform
TRACE::2020-09-05.14:53:41::SCWReader::Handling sysconfig freeRTOS_Platform
TRACE::2020-09-05.14:53:41::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.14:53:41::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.14:53:41::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.14:53:41::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:53:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:53:41::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:53:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-05.14:53:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:41::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:41::SCWReader::No isolation master present  
TRACE::2020-09-05.14:53:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::In reload Mss file.
TRACE::2020-09-05.14:53:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-05.14:53:54::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-05.14:53:54::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-05.14:53:54::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-05.14:53:54::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.14:53:54::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.14:53:54::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:53:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:53:54::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:53:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:53:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:54::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:55::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:55::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:55::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:55::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:53:55::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:53:55::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:53:55::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:55::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:53:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:53:55::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.14:53:55::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:55::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:55::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:53:55::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.14:53:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.14:53:55::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:54:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:54:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:54:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:54:12::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:54:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"2837f03f8996fd2c4e1c58070dba3abd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-05.14:54:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:54:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:54:12::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:54:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::In reload Mss file.
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.14:54:12::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.14:54:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.14:54:12::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:54:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:54:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.14:54:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.14:54:12::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.14:54:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.14:54:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.14:54:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.14:54:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.14:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.14:54:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.14:54:12::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.14:54:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.14:54:12::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.14:54:12::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.14:54:12::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-09-05.15:02:34::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-05.15:02:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-05.15:02:34::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-05.15:02:34::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-05.15:02:34::SCWSystem::Not a boot domain 
LOG::2020-09-05.15:02:34::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-05.15:02:34::SCWDomain::Generating domain artifcats
TRACE::2020-09-05.15:02:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-05.15:02:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-05.15:02:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:02:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:02:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:02:34::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:02:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-05.15:02:34::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-05.15:02:34::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-05.15:02:34::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-05.15:02:34::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:34::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:34::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:34::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.15:02:34::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.15:02:34::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:34::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.15:02:34::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-05.15:02:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-05.15:02:34::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-05.15:02:34::SCWMssOS::doing bsp build ... 
TRACE::2020-09-05.15:02:34::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:02:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:02:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-05.15:02:34::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-05.15:02:34::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-05.15:02:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-05.15:02:34::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:02:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:02:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.15:02:34::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.15:02:34::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-05.15:02:34::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-05.15:02:34::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:02:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:02:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-05.15:02:34::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-05.15:02:34::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::include

TRACE::2020-09-05.15:02:34::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.15:02:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:02:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:02:34::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:34::SCWMssOS::Compiling gpio

TRACE::2020-09-05.15:02:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.15:02:35::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:02:35::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:02:35::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:35::SCWMssOS::Compiling axidma

TRACE::2020-09-05.15:02:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.15:02:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-05.15:02:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-05.15:02:35::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:35::SCWMssOS::Compiling tmrctr

TRACE::2020-09-05.15:02:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.15:02:36::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:02:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:02:36::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:36::SCWMssOS::Compiling cpu

TRACE::2020-09-05.15:02:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.15:02:36::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-05.15:02:36::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-05.15:02:36::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:36::SCWMssOS::Compiling intc

TRACE::2020-09-05.15:02:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.15:02:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.15:02:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.15:02:36::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:36::SCWMssOS::Compiling uartlite

TRACE::2020-09-05.15:02:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.15:02:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:02:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:02:36::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:36::SCWMssOS::Compiling bram

TRACE::2020-09-05.15:02:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.15:02:37::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-05.15:02:37::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-05.15:02:37::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:02:37::SCWMssOS::Compiling standalone

TRACE::2020-09-05.15:02:38::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-05.15:02:40::SCWMssOS::Finished building libraries

TRACE::2020-09-05.15:02:40::SCWMssOS::Copying to export directory.
TRACE::2020-09-05.15:02:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-05.15:02:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-05.15:02:40::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-05.15:02:40::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-05.15:02:40::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-05.15:02:40::SCWPlatform::Started preparing the platform 
TRACE::2020-09-05.15:02:40::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-05.15:02:40::SCWSystem::dir created 
TRACE::2020-09-05.15:02:40::SCWSystem::Writing the bif 
TRACE::2020-09-05.15:02:40::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-05.15:02:40::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-05.15:02:40::SCWPlatform::Completed generating the platform
TRACE::2020-09-05.15:02:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:02:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:02:40::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:02:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:02:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:02:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:02:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:02:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:02:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:40::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"10124",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-05.15:02:40::SCWPlatform::updated the xpfm file.
TRACE::2020-09-05.15:02:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:02:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:02:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:02:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:02:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:02:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:02:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:02:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:02:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:08::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:08::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:08::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:08::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:08::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:08::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:08::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:08::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:08::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:08::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:08::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:23::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:23::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:23::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:23::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:23::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:23::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:23::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:23::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:46:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:46:42::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"6f95e7ac97692ded0306e608b587e195",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12288",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-05.15:46:42::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:46:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:46:42::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::In reload Mss file.
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.15:46:42::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.15:46:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.15:46:42::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:46:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:46:42::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.15:46:42::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.15:46:42::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.15:46:42::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:42::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.15:46:42::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-09-05.15:46:52::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-05.15:46:52::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-05.15:46:52::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-05.15:46:52::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-05.15:46:52::SCWSystem::Not a boot domain 
LOG::2020-09-05.15:46:52::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-05.15:46:52::SCWDomain::Generating domain artifcats
TRACE::2020-09-05.15:46:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-05.15:46:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-05.15:46:52::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:52::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:52::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:52::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:52::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:52::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:52::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:52::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:52::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:52::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-05.15:46:52::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-05.15:46:52::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-05.15:46:52::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-05.15:46:52::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:52::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:52::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:52::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.15:46:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.15:46:52::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:52::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.15:46:52::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-05.15:46:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-05.15:46:52::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-09-05.15:46:52::SCWMssOS::doing bsp build ... 
TRACE::2020-09-05.15:46:52::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:46:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:46:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-05.15:46:52::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-05.15:46:52::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-05.15:46:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-05.15:46:52::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:46:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:46:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.15:46:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.15:46:52::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-05.15:46:52::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-05.15:46:52::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:46:52::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:46:52::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-05.15:46:52::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-05.15:46:52::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::include

TRACE::2020-09-05.15:46:52::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.15:46:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:46:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:46:52::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:52::SCWMssOS::Compiling gpio

TRACE::2020-09-05.15:46:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.15:46:53::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:46:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:46:53::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:53::SCWMssOS::Compiling axidma

TRACE::2020-09-05.15:46:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.15:46:53::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-05.15:46:53::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-05.15:46:53::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:53::SCWMssOS::Compiling tmrctr

TRACE::2020-09-05.15:46:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.15:46:54::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:46:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:46:54::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:54::SCWMssOS::Compiling cpu

TRACE::2020-09-05.15:46:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.15:46:54::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-05.15:46:54::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-05.15:46:54::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:54::SCWMssOS::Compiling intc

TRACE::2020-09-05.15:46:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.15:46:54::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.15:46:54::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.15:46:54::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:54::SCWMssOS::Compiling uartlite

TRACE::2020-09-05.15:46:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.15:46:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:46:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:46:54::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:55::SCWMssOS::Compiling bram

TRACE::2020-09-05.15:46:55::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.15:46:55::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-05.15:46:55::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-05.15:46:55::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:46:55::SCWMssOS::Compiling standalone

TRACE::2020-09-05.15:46:56::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-05.15:46:58::SCWMssOS::Finished building libraries

TRACE::2020-09-05.15:46:58::SCWMssOS::Copying to export directory.
TRACE::2020-09-05.15:46:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-05.15:46:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-05.15:46:58::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-05.15:46:58::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-05.15:46:58::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-05.15:46:58::SCWPlatform::Started preparing the platform 
TRACE::2020-09-05.15:46:58::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-05.15:46:58::SCWSystem::dir created 
TRACE::2020-09-05.15:46:58::SCWSystem::Writing the bif 
TRACE::2020-09-05.15:46:58::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-05.15:46:58::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-05.15:46:58::SCWPlatform::Completed generating the platform
TRACE::2020-09-05.15:46:58::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:46:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:46:58::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:46:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:58::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"dea9a55aad7158525ff03a2c8ce73562",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"12288",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-05.15:46:58::SCWPlatform::updated the xpfm file.
TRACE::2020-09-05.15:46:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:46:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:46:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:46:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:46:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:46:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:46:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:46:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:51:42::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:42::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:42::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:42::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:51:42::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:42::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:51:42::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:51:42::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:51:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:51:42::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:51:42::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:51:42::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:51:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:51:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:51:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:51:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:51:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:51:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:51:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:51:54::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:51:54::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:51:54::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:51:54::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:51:54::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:51:54::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:51:54::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:51:54::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:52:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:52:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"dea9a55aad7158525ff03a2c8ce73562",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-05.15:52:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:52:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:52:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::In reload Mss file.
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.15:52:20::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.15:52:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.15:52:20::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:52:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:52:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:20::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:21::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:21::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:21::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:21::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:21::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:21::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:21::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:21::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:21::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.15:52:21::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:21::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:21::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:21::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.15:52:21::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.15:52:21::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:21::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.15:52:21::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-09-05.15:52:30::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-05.15:52:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-05.15:52:30::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-05.15:52:30::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-05.15:52:30::SCWSystem::Not a boot domain 
LOG::2020-09-05.15:52:30::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-05.15:52:30::SCWDomain::Generating domain artifcats
TRACE::2020-09-05.15:52:30::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-05.15:52:30::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-05.15:52:30::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:30::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:30::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:30::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:30::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:30::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:30::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:30::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:30::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:30::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-05.15:52:30::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-05.15:52:30::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-05.15:52:30::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-05.15:52:30::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:30::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:30::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:30::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.15:52:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.15:52:31::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:31::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.15:52:31::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-05.15:52:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-05.15:52:31::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-09-05.15:52:31::SCWMssOS::doing bsp build ... 
TRACE::2020-09-05.15:52:31::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:52:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:52:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-05.15:52:31::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-05.15:52:31::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-05.15:52:31::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-05.15:52:31::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:52:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:52:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.15:52:31::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.15:52:31::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-05.15:52:31::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-05.15:52:31::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:52:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:52:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-05.15:52:31::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-05.15:52:31::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::include

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:52:31::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:52:31::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Compiling gpio

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.15:52:31::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.15:52:31::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Compiling axidma

TRACE::2020-09-05.15:52:31::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.15:52:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-05.15:52:31::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-05.15:52:31::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:31::SCWMssOS::Compiling tmrctr

TRACE::2020-09-05.15:52:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.15:52:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:52:32::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:52:32::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:32::SCWMssOS::Compiling cpu

TRACE::2020-09-05.15:52:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.15:52:32::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-05.15:52:32::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-05.15:52:32::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:32::SCWMssOS::Compiling intc

TRACE::2020-09-05.15:52:32::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.15:52:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.15:52:32::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.15:52:32::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:32::SCWMssOS::Compiling uartlite

TRACE::2020-09-05.15:52:33::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.15:52:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.15:52:33::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.15:52:33::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:33::SCWMssOS::Compiling bram

TRACE::2020-09-05.15:52:33::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.15:52:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-05.15:52:33::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-05.15:52:33::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.15:52:33::SCWMssOS::Compiling standalone

TRACE::2020-09-05.15:52:34::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-05.15:52:36::SCWMssOS::Finished building libraries

TRACE::2020-09-05.15:52:36::SCWMssOS::Copying to export directory.
TRACE::2020-09-05.15:52:36::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-05.15:52:36::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-05.15:52:36::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-05.15:52:36::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-05.15:52:36::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-05.15:52:36::SCWPlatform::Started preparing the platform 
TRACE::2020-09-05.15:52:36::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-05.15:52:36::SCWSystem::dir created 
TRACE::2020-09-05.15:52:36::SCWSystem::Writing the bif 
TRACE::2020-09-05.15:52:36::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-05.15:52:36::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-05.15:52:36::SCWPlatform::Completed generating the platform
TRACE::2020-09-05.15:52:36::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.15:52:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.15:52:36::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.15:52:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:36::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-05.15:52:36::SCWPlatform::updated the xpfm file.
TRACE::2020-09-05.15:52:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.15:52:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.15:52:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.15:52:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.15:52:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.15:52:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.15:52:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.15:52:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:56:00::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:56:00::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:56:00::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:56:00::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:56:00::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:56:00::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:56:00::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:56:00::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:56:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:56:00::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:56:00::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.20:56:00::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::In reload Mss file.
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:57:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:57:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-05.20:57:58::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-05.20:57:58::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-05.20:57:58::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-05.20:57:58::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.20:57:58::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.20:57:58::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:57:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:57:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.20:57:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:57:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:57:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.20:57:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.20:57:58::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.20:57:58::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:57:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:57:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:57:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:57:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:57:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.20:57:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:57:58::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:58:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:58:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:58:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.20:58:12::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:12::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:12::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:12::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.20:58:12::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.20:58:12::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::In reload Mss file.
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:58:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:58:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-05.20:58:40::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-05.20:58:40::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-05.20:58:40::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-05.20:58:40::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.20:58:40::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.20:58:40::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:58:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:58:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.20:58:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:58:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:58:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.20:58:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.20:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.20:58:40::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.20:58:40::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.20:58:40::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.20:58:40::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.20:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.20:58:40::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.20:58:40::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.20:58:40::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:14::SCWMssOS::cleaning the bsp 
TRACE::2020-09-05.22:44:14::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-05.22:44:14::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-09-05.22:44:21::SCWMssOS::cleaning the bsp 
TRACE::2020-09-05.22:44:21::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-05.22:44:21::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-05.22:44:27::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-05.22:44:27::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-05.22:44:27::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-05.22:44:27::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-05.22:44:27::SCWSystem::Not a boot domain 
LOG::2020-09-05.22:44:27::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-05.22:44:27::SCWDomain::Generating domain artifcats
TRACE::2020-09-05.22:44:27::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-05.22:44:27::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-05.22:44:27::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:27::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:27::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:27::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.22:44:27::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:27::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.22:44:27::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.22:44:27::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.22:44:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.22:44:27::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:27::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-05.22:44:27::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:27::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:27::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:27::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-05.22:44:27::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-05.22:44:27::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:27::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-05.22:44:27::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-05.22:44:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-05.22:44:27::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-05.22:44:27::SCWMssOS::doing bsp build ... 
TRACE::2020-09-05.22:44:27::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.22:44:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.22:44:27::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-05.22:44:27::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-05.22:44:27::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-05.22:44:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-05.22:44:27::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.22:44:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.22:44:27::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.22:44:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.22:44:27::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-05.22:44:27::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-05.22:44:27::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.22:44:27::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.22:44:27::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-05.22:44:27::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-05.22:44:27::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::include

TRACE::2020-09-05.22:44:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-05.22:44:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.22:44:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.22:44:27::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:27::SCWMssOS::Compiling gpio

TRACE::2020-09-05.22:44:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-05.22:44:28::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-05.22:44:28::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-05.22:44:28::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:28::SCWMssOS::Compiling axidma

TRACE::2020-09-05.22:44:29::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-05.22:44:29::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-05.22:44:29::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-05.22:44:29::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:29::SCWMssOS::Compiling tmrctr

TRACE::2020-09-05.22:44:29::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-05.22:44:29::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.22:44:29::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.22:44:29::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:29::SCWMssOS::Compiling cpu

TRACE::2020-09-05.22:44:29::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-05.22:44:29::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-05.22:44:29::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-05.22:44:29::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:29::SCWMssOS::Compiling intc

TRACE::2020-09-05.22:44:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-05.22:44:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-05.22:44:30::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-05.22:44:30::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:30::SCWMssOS::Compiling uartlite

TRACE::2020-09-05.22:44:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-05.22:44:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-05.22:44:30::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-05.22:44:30::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:30::SCWMssOS::Compiling bram

TRACE::2020-09-05.22:44:30::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-05.22:44:30::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-05.22:44:30::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-05.22:44:30::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-05.22:44:30::SCWMssOS::Compiling standalone

TRACE::2020-09-05.22:44:32::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-05.22:44:33::SCWMssOS::Finished building libraries

TRACE::2020-09-05.22:44:33::SCWMssOS::Copying to export directory.
TRACE::2020-09-05.22:44:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-05.22:44:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-05.22:44:33::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-05.22:44:33::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-05.22:44:33::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-05.22:44:33::SCWPlatform::Started preparing the platform 
TRACE::2020-09-05.22:44:33::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-05.22:44:33::SCWSystem::dir created 
TRACE::2020-09-05.22:44:33::SCWSystem::Writing the bif 
TRACE::2020-09-05.22:44:33::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-05.22:44:33::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-05.22:44:33::SCWPlatform::Completed generating the platform
TRACE::2020-09-05.22:44:33::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-05.22:44:33::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-05.22:44:33::SCWMssOS::Commit changes completed.
TRACE::2020-09-05.22:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.22:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.22:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.22:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.22:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.22:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.22:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:33::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-05.22:44:33::SCWPlatform::updated the xpfm file.
TRACE::2020-09-05.22:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-05.22:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-05.22:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-05.22:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_1
TRACE::2020-09-05.22:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_1
TRACE::2020-09-05.22:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-05.22:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-05.22:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-05.22:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWReader::Active system found as  freeRTOS_Platform
TRACE::2020-09-06.09:01:13::SCWReader::Handling sysconfig freeRTOS_Platform
TRACE::2020-09-06.09:01:13::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-06.09:01:13::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-06.09:01:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-06.09:01:13::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:01:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:01:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-06.09:01:13::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-06.09:01:13::SCWMssOS::Commit changes completed.
TRACE::2020-09-06.09:01:13::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-06.09:01:13::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:01:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWReader::No isolation master present  
LOG::2020-09-06.09:01:13::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-06.09:01:13::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-06.09:01:13::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-06.09:01:13::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-06.09:01:13::SCWSystem::Not a boot domain 
LOG::2020-09-06.09:01:13::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-06.09:01:13::SCWDomain::Generating domain artifcats
TRACE::2020-09-06.09:01:13::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-06.09:01:13::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:01:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-06.09:01:13::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-06.09:01:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-06.09:01:13::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-06.09:01:13::SCWMssOS::doing bsp build ... 
TRACE::2020-09-06.09:01:13::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:01:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:01:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-06.09:01:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-06.09:01:13::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-06.09:01:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-06.09:01:13::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:01:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:01:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-06.09:01:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-06.09:01:13::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-06.09:01:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-06.09:01:13::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:01:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:01:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-06.09:01:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-06.09:01:13::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-06.09:01:13::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:13::SCWMssOS::include

TRACE::2020-09-06.09:01:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-06.09:01:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.09:01:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.09:01:14::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:14::SCWMssOS::Compiling gpio

TRACE::2020-09-06.09:01:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-06.09:01:15::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:01:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:01:15::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:15::SCWMssOS::Compiling axidma

TRACE::2020-09-06.09:01:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-06.09:01:16::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-06.09:01:16::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-06.09:01:16::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:16::SCWMssOS::Compiling tmrctr

TRACE::2020-09-06.09:01:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-06.09:01:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.09:01:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.09:01:16::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:16::SCWMssOS::Compiling cpu

TRACE::2020-09-06.09:01:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-06.09:01:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-06.09:01:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-06.09:01:16::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:16::SCWMssOS::Compiling intc

TRACE::2020-09-06.09:01:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-06.09:01:17::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-06.09:01:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-06.09:01:17::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:17::SCWMssOS::Compiling uartlite

TRACE::2020-09-06.09:01:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-06.09:01:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.09:01:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.09:01:17::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:17::SCWMssOS::Compiling bram

TRACE::2020-09-06.09:01:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-06.09:01:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-06.09:01:17::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-06.09:01:17::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:01:17::SCWMssOS::Compiling standalone

TRACE::2020-09-06.09:01:19::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-06.09:01:20::SCWMssOS::Finished building libraries

TRACE::2020-09-06.09:01:20::SCWMssOS::Copying to export directory.
TRACE::2020-09-06.09:01:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-06.09:01:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-06.09:01:20::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-06.09:01:20::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-06.09:01:20::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-06.09:01:20::SCWPlatform::Started preparing the platform 
TRACE::2020-09-06.09:01:20::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-06.09:01:20::SCWSystem::dir created 
TRACE::2020-09-06.09:01:20::SCWSystem::Writing the bif 
TRACE::2020-09-06.09:01:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-06.09:01:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-06.09:01:20::SCWPlatform::Completed generating the platform
TRACE::2020-09-06.09:01:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-06.09:01:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-06.09:01:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-06.09:01:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:01:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:20::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-06.09:01:20::SCWPlatform::updated the xpfm file.
TRACE::2020-09-06.09:01:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:01:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:01:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:01:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:01:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:01:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:01:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:01:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:04::SCWMssOS::cleaning the bsp 
TRACE::2020-09-06.09:39:04::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-06.09:39:04::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-06.09:39:11::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-06.09:39:11::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-06.09:39:11::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-06.09:39:11::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-06.09:39:11::SCWSystem::Not a boot domain 
LOG::2020-09-06.09:39:11::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-06.09:39:11::SCWDomain::Generating domain artifcats
TRACE::2020-09-06.09:39:11::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-06.09:39:11::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-06.09:39:11::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:11::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:11::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:11::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:39:11::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:11::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:39:11::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:39:11::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:39:11::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:11::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:39:11::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:11::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-06.09:39:11::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-06.09:39:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-06.09:39:11::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-06.09:39:11::SCWMssOS::doing bsp build ... 
TRACE::2020-09-06.09:39:11::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:39:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:39:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-06.09:39:11::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-06.09:39:11::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-06.09:39:11::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-06.09:39:11::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:39:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:39:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-06.09:39:11::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-06.09:39:11::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-06.09:39:11::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-06.09:39:11::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:39:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:39:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-06.09:39:11::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-06.09:39:11::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::include

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.09:39:11::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.09:39:11::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Compiling gpio

TRACE::2020-09-06.09:39:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-06.09:39:11::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.09:39:11::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.09:39:11::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:11::SCWMssOS::Compiling axidma

TRACE::2020-09-06.09:39:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-06.09:39:12::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-06.09:39:12::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-06.09:39:12::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:12::SCWMssOS::Compiling tmrctr

TRACE::2020-09-06.09:39:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-06.09:39:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.09:39:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.09:39:12::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:12::SCWMssOS::Compiling cpu

TRACE::2020-09-06.09:39:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-06.09:39:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-06.09:39:12::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-06.09:39:12::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:12::SCWMssOS::Compiling intc

TRACE::2020-09-06.09:39:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-06.09:39:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-06.09:39:12::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-06.09:39:12::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:12::SCWMssOS::Compiling uartlite

TRACE::2020-09-06.09:39:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-06.09:39:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.09:39:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.09:39:13::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:13::SCWMssOS::Compiling bram

TRACE::2020-09-06.09:39:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-06.09:39:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-06.09:39:13::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-06.09:39:13::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.09:39:13::SCWMssOS::Compiling standalone

TRACE::2020-09-06.09:39:14::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-06.09:39:15::SCWMssOS::Finished building libraries

TRACE::2020-09-06.09:39:15::SCWMssOS::Copying to export directory.
TRACE::2020-09-06.09:39:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-06.09:39:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-06.09:39:15::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-06.09:39:15::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-06.09:39:15::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-06.09:39:15::SCWPlatform::Started preparing the platform 
TRACE::2020-09-06.09:39:15::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-06.09:39:15::SCWSystem::dir created 
TRACE::2020-09-06.09:39:15::SCWSystem::Writing the bif 
TRACE::2020-09-06.09:39:15::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-06.09:39:15::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-06.09:39:15::SCWPlatform::Completed generating the platform
TRACE::2020-09-06.09:39:15::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-06.09:39:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-06.09:39:15::SCWMssOS::Commit changes completed.
TRACE::2020-09-06.09:39:15::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:39:15::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:39:15::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:39:15::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:39:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:39:15::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:15::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:39:15::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:15::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-06.09:39:15::SCWPlatform::updated the xpfm file.
TRACE::2020-09-06.09:39:15::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.09:39:15::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.09:39:15::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.09:39:15::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.09:39:15::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.09:39:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.09:39:15::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.09:39:15::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.09:39:15::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:34::SCWMssOS::cleaning the bsp 
TRACE::2020-09-06.16:41:34::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-06.16:41:34::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-06.16:41:41::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-06.16:41:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-06.16:41:41::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-06.16:41:41::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-06.16:41:41::SCWSystem::Not a boot domain 
LOG::2020-09-06.16:41:41::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-06.16:41:41::SCWDomain::Generating domain artifcats
TRACE::2020-09-06.16:41:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-06.16:41:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-06.16:41:41::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:41::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:41::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:41::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.16:41:41::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:41::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.16:41:41::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.16:41:41::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.16:41:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.16:41:41::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:41::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.16:41:41::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:41::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-06.16:41:41::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-06.16:41:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-06.16:41:41::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-06.16:41:41::SCWMssOS::doing bsp build ... 
TRACE::2020-09-06.16:41:41::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.16:41:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.16:41:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-06.16:41:41::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-06.16:41:41::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-06.16:41:41::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-06.16:41:41::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.16:41:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.16:41:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-06.16:41:41::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-06.16:41:41::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-06.16:41:41::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-06.16:41:41::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.16:41:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.16:41:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-06.16:41:41::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-06.16:41:41::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::include

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.16:41:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.16:41:41::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Compiling gpio

TRACE::2020-09-06.16:41:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-06.16:41:41::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-06.16:41:41::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-06.16:41:41::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:41::SCWMssOS::Compiling axidma

TRACE::2020-09-06.16:41:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-06.16:41:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-06.16:41:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-06.16:41:42::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:42::SCWMssOS::Compiling tmrctr

TRACE::2020-09-06.16:41:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-06.16:41:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.16:41:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.16:41:42::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:42::SCWMssOS::Compiling cpu

TRACE::2020-09-06.16:41:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-06.16:41:43::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-06.16:41:43::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-06.16:41:43::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:43::SCWMssOS::Compiling intc

TRACE::2020-09-06.16:41:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-06.16:41:43::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-06.16:41:43::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-06.16:41:43::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:43::SCWMssOS::Compiling uartlite

TRACE::2020-09-06.16:41:43::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-06.16:41:43::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-06.16:41:43::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-06.16:41:43::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:43::SCWMssOS::Compiling bram

TRACE::2020-09-06.16:41:44::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-06.16:41:44::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-06.16:41:44::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-06.16:41:44::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-06.16:41:44::SCWMssOS::Compiling standalone

TRACE::2020-09-06.16:41:45::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-06.16:41:46::SCWMssOS::Finished building libraries

TRACE::2020-09-06.16:41:46::SCWMssOS::Copying to export directory.
TRACE::2020-09-06.16:41:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-06.16:41:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-06.16:41:46::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-06.16:41:46::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-06.16:41:46::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-06.16:41:46::SCWPlatform::Started preparing the platform 
TRACE::2020-09-06.16:41:46::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-06.16:41:46::SCWSystem::dir created 
TRACE::2020-09-06.16:41:46::SCWSystem::Writing the bif 
TRACE::2020-09-06.16:41:46::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-06.16:41:46::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-06.16:41:46::SCWPlatform::Completed generating the platform
TRACE::2020-09-06.16:41:46::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-06.16:41:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-06.16:41:46::SCWMssOS::Commit changes completed.
TRACE::2020-09-06.16:41:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.16:41:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.16:41:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.16:41:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.16:41:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.16:41:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.16:41:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:46::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-06.16:41:46::SCWPlatform::updated the xpfm file.
TRACE::2020-09-06.16:41:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-06.16:41:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-06.16:41:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-06.16:41:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-06.16:41:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-06.16:41:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-06.16:41:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-06.16:41:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-06.16:41:46::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:04::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:04::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:04::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWReader::Active system found as  freeRTOS_Platform
TRACE::2020-09-07.08:32:06::SCWReader::Handling sysconfig freeRTOS_Platform
TRACE::2020-09-07.08:32:06::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-07.08:32:06::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:32:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:32:06::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:32:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:32:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:32:06::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:32:06::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:32:06::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-07.08:32:06::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:32:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWReader::No isolation master present  
LOG::2020-09-07.08:32:06::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:32:06::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:32:06::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:32:06::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:32:06::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:32:06::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:32:06::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:32:06::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:32:06::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:06::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:06::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:06::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:06::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:32:06::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:32:06::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:32:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:32:06::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-07.08:32:06::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:32:06::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:32:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:32:06::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:32:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:32:06::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:32:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:32:06::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:32:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:32:06::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:32:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:32:06::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:32:06::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:32:06::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:32:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:32:06::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:32:06::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:32:06::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::include

TRACE::2020-09-07.08:32:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:32:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:32:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:32:06::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:06::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:32:07::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:32:07::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:32:07::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:32:07::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:07::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:32:08::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:32:08::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:32:08::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:32:08::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:08::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:32:08::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:32:08::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:32:08::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:32:08::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:08::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:32:08::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:32:08::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:32:08::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:32:08::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:08::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:32:09::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:32:09::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:32:09::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:32:09::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:09::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:32:09::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:32:09::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:32:09::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:32:09::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:09::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:32:09::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:32:09::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:32:09::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:32:09::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:32:09::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:32:11::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:32:12::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:32:12::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:32:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:32:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:32:12::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:32:12::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:32:12::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:32:12::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:32:12::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:32:12::SCWSystem::dir created 
TRACE::2020-09-07.08:32:12::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:32:12::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:32:12::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:32:12::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:32:12::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:32:12::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:32:12::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:32:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:32:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:12::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:32:12::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:32:12::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:32:12::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:32:12::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:32:12::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:12::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:32:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:32:12::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:32:12::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:32:12::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:19::SCWMssOS::cleaning the bsp 
TRACE::2020-09-07.08:36:19::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-07.08:36:19::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-07.08:36:26::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:36:26::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:36:26::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:36:26::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:36:26::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:36:26::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:36:26::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:36:26::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:36:26::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:36:26::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:26::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:26::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:26::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:36:26::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:26::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:36:26::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:36:26::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:36:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:36:26::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:26::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:36:26::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:26::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:36:26::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:36:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:36:26::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-07.08:36:26::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:36:26::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:36:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:36:26::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:36:26::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:36:26::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:36:26::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:36:26::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:36:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:36:26::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:36:26::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:36:26::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:36:26::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:36:26::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:36:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:36:26::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:36:26::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:36:26::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::include

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:36:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:36:26::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:36:26::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:36:26::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:36:26::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:36:26::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:26::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:36:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:36:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:36:27::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:36:27::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:27::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:36:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:36:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:36:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:36:27::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:27::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:36:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:36:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:36:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:36:27::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:27::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:36:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:36:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:36:28::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:36:28::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:28::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:36:28::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:36:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:36:28::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:36:28::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:28::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:36:29::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:36:29::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:36:29::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:36:29::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:36:29::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:36:30::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:36:31::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:36:31::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:36:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:36:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:36:31::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:36:31::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:36:31::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:36:31::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:36:31::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:36:31::SCWSystem::dir created 
TRACE::2020-09-07.08:36:31::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:36:31::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:36:31::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:36:31::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:36:31::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:31::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:36:31::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:36:31::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:36:31::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:36:31::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:36:31::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:36:31::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:36:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:36:31::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:31::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:36:31::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:31::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:36:31::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:36:31::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:36:31::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:36:31::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:36:31::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:36:31::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:36:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:36:31::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:36:31::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:36:31::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:27::SCWMssOS::cleaning the bsp 
TRACE::2020-09-07.08:37:27::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-07.08:37:27::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-07.08:37:34::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:37:34::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:37:34::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:37:34::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:37:34::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:37:34::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:37:34::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:37:34::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:37:34::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:37:34::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:34::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:34::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:34::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:37:34::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:34::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:37:34::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:37:34::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:37:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:37:34::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:34::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:37:34::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:34::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:37:34::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:37:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:37:34::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-07.08:37:34::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:37:34::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:37:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:37:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:37:34::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:37:34::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:37:34::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:37:34::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:37:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:37:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:37:34::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:37:34::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:37:34::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:37:34::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:37:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:37:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:37:34::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:37:34::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::include

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:37:34::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:37:34::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:37:34::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:37:34::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:37:34::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:37:34::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:34::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:37:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:37:35::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:37:35::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:37:35::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:35::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:37:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:37:35::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:37:35::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:37:35::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:35::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:37:35::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:37:35::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:37:35::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:37:35::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:35::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:37:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:37:36::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:37:36::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:37:36::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:36::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:37:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:37:36::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:37:36::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:37:36::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:36::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:37:36::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:37:36::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:37:36::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:37:36::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:37:36::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:37:38::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:37:39::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:37:39::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:37:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:37:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:37:39::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:37:39::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:37:39::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:37:39::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:37:39::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:37:39::SCWSystem::dir created 
TRACE::2020-09-07.08:37:39::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:37:39::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:37:39::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:37:39::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:37:39::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:37:39::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:37:39::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:37:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:37:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:37:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:37:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:37:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:37:39::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:39::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:37:39::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:39::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:37:39::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:37:39::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:37:39::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:37:39::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:37:39::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_0
TRACE::2020-09-07.08:37:39::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_0
TRACE::2020-09-07.08:37:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:37:39::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:37:39::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:37:39::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWPlatform::Clearing the existing platform
TRACE::2020-09-07.08:42:25::SCWSystem::Clearing the existing sysconfig
TRACE::2020-09-07.08:42:25::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWSystem::Clearing the domains completed.
TRACE::2020-09-07.08:42:25::SCWPlatform::Clearing the opened hw db.
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform location is /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Removing the HwDB with name /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened new HwDB with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWReader::Active system found as  freeRTOS_Platform
TRACE::2020-09-07.08:42:25::SCWReader::Handling sysconfig freeRTOS_Platform
TRACE::2020-09-07.08:42:25::SCWDomain::checking for install qemu data   : 
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-07.08:42:25::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:42:25::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:42:25::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:42:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:42:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:42:25::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:42:25::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:42:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-09-07.08:42:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:25::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:25::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:25::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:25::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:42:25::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:25::SCWReader::No isolation master present  
TRACE::2020-09-07.08:42:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:35::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:35::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:42:35::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:35::SCWMssOS::In reload Mss file.
TRACE::2020-09-07.08:42:35::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:35::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:35::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:35::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:35::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:35::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:35::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-07.08:42:36::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-07.08:42:36::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-07.08:42:36::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-07.08:42:36::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:42:36::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:42:36::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:42:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:42:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:42:36::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:42:36::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:42:36::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:36::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:36::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:36::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:36::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:36::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:42:36::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:36::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:44::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:44::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:44::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:44::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:42:44::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:42:44::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:42:44::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:44::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:42:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:42:44::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:44::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-07.08:42:44::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:44::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:44::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:42:44::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:42:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:42:44::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:43:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:43:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:43:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:43:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:38::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:43:38::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:38::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:43:38::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:38::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:43:38::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:38::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:43:38::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:43:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:43:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:43:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:43:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:43:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:43:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:43:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:43:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:43:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:43:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:44:33::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:44:33::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"true",
							"total_heap_size":	"20048",
							"use_trace_facility":	"false",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-07.08:44:33::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:44:33::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:44:33::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::In reload Mss file.
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-07.08:44:33::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:44:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:44:33::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:44:33::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:44:33::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:33::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:33::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:33::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:33::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:33::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-07.08:44:33::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:44:33::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:44:33::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:33::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:44:33::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-09-07.08:44:45::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:44:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:44:45::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:44:45::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:44:45::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:44:45::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:44:45::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:44:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:44:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:44:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-07.08:44:45::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-07.08:44:45::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-07.08:44:45::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-07.08:44:45::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:45::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:45::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:45::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:44:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:44:45::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:45::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:44:45::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:44:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:44:45::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-09-07.08:44:45::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:44:45::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:44:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:44:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:44:45::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:44:45::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:44:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:44:45::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:44:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:44:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:44:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:44:45::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:44:45::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:44:45::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:44:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:44:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:44:45::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:44:45::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::include

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:44:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:44:45::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:44:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:44:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:44:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:44:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:45::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:44:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:44:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:44:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:44:46::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:46::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:44:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:44:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:44:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:44:47::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:47::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:44:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:44:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:44:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:44:47::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:47::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:44:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:44:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:44:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:44:47::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:47::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:44:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:44:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:44:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:44:47::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:47::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:44:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:44:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:44:48::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:44:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:44:48::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:44:50::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:44:51::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:44:51::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:44:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:44:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:44:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:44:51::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:44:51::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:44:51::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:44:51::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:44:51::SCWSystem::dir created 
TRACE::2020-09-07.08:44:51::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:44:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:44:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:44:51::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:44:51::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:44:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:44:51::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:44:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:51::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"ed7cd7dcc4a876c6526c6b4da5d415e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"true",
							"total_heap_size":	"20048",
							"use_trace_facility":	"false",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:44:51::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:44:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:44:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:44:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:44:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:44:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:44:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:44:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:44:57::SCWMssOS::cleaning the bsp 
TRACE::2020-09-07.08:44:57::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-07.08:44:57::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-07.08:45:12::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:45:12::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:45:12::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:45:12::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:45:12::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:45:13::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:45:13::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:45:13::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:45:13::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:45:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:45:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:45:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:45:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:45:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:45:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:45:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:45:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:45:13::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:45:13::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:45:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:45:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:45:13::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-07.08:45:13::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:45:13::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:45:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:45:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:45:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:45:13::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:45:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:45:13::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:45:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:45:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:45:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:45:13::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:45:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:45:13::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:45:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:45:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:45:13::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:45:13::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::include

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:45:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:45:13::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:45:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:45:13::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:45:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:45:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:13::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:45:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:45:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:45:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:45:14::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:14::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:45:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:45:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:45:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:45:14::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:14::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:45:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:45:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:45:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:45:14::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:14::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:45:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:45:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:45:15::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:45:15::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:15::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:45:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:45:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:45:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:45:15::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:15::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:45:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:45:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:45:15::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:45:15::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:45:15::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:45:17::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:45:18::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:45:18::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:45:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:45:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:45:18::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:45:18::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:45:18::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:45:18::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:45:18::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:45:18::SCWSystem::dir created 
TRACE::2020-09-07.08:45:18::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:45:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:45:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:45:18::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:45:18::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:45:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:45:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:45:18::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:45:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:45:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:45:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:45:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:45:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:45:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:45:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:45:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:45:18::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"ed7cd7dcc4a876c6526c6b4da5d415e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"true",
							"total_heap_size":	"20048",
							"use_trace_facility":	"false",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:45:18::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:45:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:45:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:45:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:45:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:45:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:45:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:45:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:45:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:45:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:37::SCWMssOS::cleaning the bsp 
TRACE::2020-09-07.08:47:38::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-07.08:47:38::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-07.08:47:45::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:47:45::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:47:45::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:47:45::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:47:45::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:47:45::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:47:45::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:47:45::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:47:45::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:47:45::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:45::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:45::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:45::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:47:45::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:45::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:47:45::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:47:45::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:47:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:47:45::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:45::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:47:45::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:45::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:47:45::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:47:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:47:45::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-07.08:47:45::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:47:45::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:47:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:47:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:47:45::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:47:45::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:47:45::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:47:45::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:47:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:47:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:47:45::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:47:45::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:47:45::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:47:45::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:47:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:47:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:47:45::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:47:45::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::include

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:47:45::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:47:45::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:47:45::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:47:45::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:47:45::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:47:45::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:45::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:47:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:47:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:47:46::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:47:46::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:46::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:47:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:47:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:47:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:47:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:46::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:47:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:47:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:47:46::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:47:46::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:46::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:47:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:47:47::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:47:47::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:47:47::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:47::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:47:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:47:47::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:47:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:47:47::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:47::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:47:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:47:47::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:47:47::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:47:47::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:47:48::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:47:49::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:47:50::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:47:50::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:47:50::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:47:50::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:47:50::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:47:50::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:47:50::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:47:50::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:47:50::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:47:50::SCWSystem::dir created 
TRACE::2020-09-07.08:47:50::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:47:50::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:47:50::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:47:50::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:47:50::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:47:50::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:47:50::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:47:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:47:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:47:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:47:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:47:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:47:50::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:50::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"ed7cd7dcc4a876c6526c6b4da5d415e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"true",
							"total_heap_size":	"20048",
							"use_trace_facility":	"false",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:47:50::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:47:50::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:47:50::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:47:50::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:47:50::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:47:50::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:47:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:47:50::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:47:50::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:47:50::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2020-09-07.08:48:13::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:48:13::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:48:13::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:48:13::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:48:13::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:48:13::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:48:13::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:48:13::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:48:13::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:48:13::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:13::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:13::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:13::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:48:13::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:13::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:48:13::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:48:13::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:48:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:48:13::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:48:13::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:48:13::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:48:13::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:48:13::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:48:13::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:48:13::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:48:13::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-09-07.08:48:13::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:48:13::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:48:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:48:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:48:13::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:48:13::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:48:13::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:48:13::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:48:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:48:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:48:13::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:48:13::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:48:13::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:48:13::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:48:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:48:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:48:13::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:48:13::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::include

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:48:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:48:13::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:48:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:48:13::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:48:13::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:48:13::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:13::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:48:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:48:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:48:14::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:48:14::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:14::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:48:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:48:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:48:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:48:14::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:14::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:48:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:48:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:48:14::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:48:14::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:14::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:48:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:48:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:48:15::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:48:15::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:15::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:48:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:48:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:48:15::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:48:15::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:15::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:48:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:48:15::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:48:15::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:48:15::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:48:15::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:48:17::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:48:18::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:48:18::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:48:18::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:48:18::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:48:18::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:48:18::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:48:18::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:48:18::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:48:18::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:48:18::SCWSystem::dir created 
TRACE::2020-09-07.08:48:18::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:48:18::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:48:18::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:48:18::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:48:18::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:48:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:48:18::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:48:18::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:48:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:48:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:48:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:48:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:48:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:48:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:48:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:48:18::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"ed7cd7dcc4a876c6526c6b4da5d415e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"true",
							"total_heap_size":	"20048",
							"use_trace_facility":	"false",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:48:18::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:48:18::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:48:18::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:48:18::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:48:18::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:48:18::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:48:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:48:18::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:48:18::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:48:18::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2020-09-07.08:49:10::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:49:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:49:10::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:49:10::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:49:10::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:49:10::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:49:10::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:49:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:49:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:49:10::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:10::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:10::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:10::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:49:10::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:10::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:49:10::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:49:10::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:49:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:49:10::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:49:10::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:49:10::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:49:10::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:49:10::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:49:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:49:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:49:10::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-09-07.08:49:10::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:49:10::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:49:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:49:10::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:49:10::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:49:10::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:49:10::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:49:10::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:49:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:49:10::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:49:10::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:49:10::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:49:10::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:49:10::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:49:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:49:10::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:49:10::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:49:10::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::include

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:49:10::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:49:10::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:49:10::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:49:10::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:49:10::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:49:10::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:10::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:49:11::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:49:11::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:49:11::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:49:11::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:11::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:49:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:49:12::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:49:12::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:49:12::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:12::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:49:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:49:12::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:49:12::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:49:12::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:12::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:49:12::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:49:12::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:49:12::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:49:12::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:12::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:49:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:49:13::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:49:13::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:49:13::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:13::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:49:13::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:49:13::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:49:13::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:49:13::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:49:13::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:49:15::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:49:16::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:49:16::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:49:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:49:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:49:16::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:49:16::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:49:16::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:49:16::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:49:16::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:49:16::SCWSystem::dir created 
TRACE::2020-09-07.08:49:16::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:49:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:49:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:49:16::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:49:16::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:49:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:49:16::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:49:16::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:49:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:49:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:49:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:49:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:49:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:49:16::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:49:16::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:49:16::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:49:16::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"ed7cd7dcc4a876c6526c6b4da5d415e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"true",
							"total_heap_size":	"20048",
							"use_trace_facility":	"false",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:49:16::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:49:16::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:49:16::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:49:16::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:49:16::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:49:16::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:49:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:49:16::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:49:16::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:49:16::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
LOG::2020-09-07.08:50:14::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:50:14::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:50:14::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:50:14::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:50:14::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:50:14::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:50:14::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:50:14::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:50:14::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:50:14::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:14::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:14::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:14::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:50:14::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:14::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:50:14::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:50:14::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:50:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:50:14::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:50:14::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:50:14::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:50:14::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:50:14::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:50:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:50:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:50:14::SCWDomain::Building the domain :  freertos10_xilinx_domain
TRACE::2020-09-07.08:50:14::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:50:14::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:50:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:50:14::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:50:14::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:50:14::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:50:14::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:50:14::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:50:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:50:14::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:50:14::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:50:14::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:50:14::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:50:14::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:50:14::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:50:14::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:50:14::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:50:14::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::include

TRACE::2020-09-07.08:50:14::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:50:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:50:14::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:50:14::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:14::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:50:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:50:15::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:50:15::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:50:15::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:15::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:50:15::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:50:15::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:50:15::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:50:15::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:15::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:50:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:50:16::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:50:16::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:50:16::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:16::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:50:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:50:16::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:50:16::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:50:16::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:16::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:50:16::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:50:16::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:50:16::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:50:16::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:16::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:50:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:50:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:50:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:50:17::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:17::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:50:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:50:17::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:50:17::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:50:17::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:50:17::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:50:19::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:50:20::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:50:20::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:50:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:50:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:50:20::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:50:20::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:50:20::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:50:20::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:50:20::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:50:20::SCWSystem::dir created 
TRACE::2020-09-07.08:50:20::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:50:20::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:50:20::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:50:20::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:50:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:50:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:50:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:50:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:50:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:50:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:50:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:50:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:50:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:50:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:50:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:50:20::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"ed7cd7dcc4a876c6526c6b4da5d415e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"true",
							"total_heap_size":	"20048",
							"use_trace_facility":	"false",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:50:20::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:50:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:50:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:50:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:50:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:50:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:50:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:50:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:50:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:50:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:53:37::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:37::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:37::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:37::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:53:37::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:37::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:53:37::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:53:37::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:53:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:53:37::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:53:37::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:53:37::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:53:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:53:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:53:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:53:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:53:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:53:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:53:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:53:58::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:53:58::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:53:58::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:53:58::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:53:58::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:53:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:53:58::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:53:58::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:53:58::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:54:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:54:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"ed7cd7dcc4a876c6526c6b4da5d415e2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"support_static_allocation":	"false",
							"total_heap_size":	"20048",
							"use_trace_facility":	"true",
							"libOptionNames":	["support_static_allocation", "total_heap_size", "use_trace_facility"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-09-07.08:54:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:54:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:54:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::In reload Mss file.
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-07.08:54:20::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:54:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:54:20::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:54:20::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:54:20::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:20::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Removing the swdes entry for  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:20::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:20::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:20::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:20::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-09-07.08:54:20::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:54:20::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:54:20::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:20::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:54:20::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-09-07.08:54:33::SCWMssOS::cleaning the bsp 
TRACE::2020-09-07.08:54:33::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-07.08:54:33::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-09-07.08:54:39::SCWMssOS::cleaning the bsp 
TRACE::2020-09-07.08:54:39::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  clean " 
TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s clean 

TRACE::2020-09-07.08:54:39::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-09-07.08:54:46::SCWPlatform::Started generating the artifacts platform freeRTOS_Platform
TRACE::2020-09-07.08:54:46::SCWPlatform::Sanity checking of platform is completed
LOG::2020-09-07.08:54:46::SCWPlatform::Started generating the artifacts for system configuration freeRTOS_Platform
LOG::2020-09-07.08:54:46::SCWSystem::Checking the domain freertos10_xilinx_domain
LOG::2020-09-07.08:54:46::SCWSystem::Not a boot domain 
LOG::2020-09-07.08:54:46::SCWSystem::Started Processing the domain freertos10_xilinx_domain
TRACE::2020-09-07.08:54:46::SCWDomain::Generating domain artifcats
TRACE::2020-09-07.08:54:46::SCWMssOS::Generating standalone artifcats
TRACE::2020-09-07.08:54:46::SCWMssOS:: Copying the user libraries. 
TRACE::2020-09-07.08:54:46::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:46::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:46::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:46::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:46::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:46::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:46::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:46::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:46::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:46::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

KEYINFO::2020-09-07.08:54:46::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-09-07.08:54:46::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-09-07.08:54:46::SCWMssOS::Cleared the swdb table entry
TRACE::2020-09-07.08:54:46::SCWMssOS::No sw design opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:46::SCWMssOS::mss exists loading the mss file  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:46::SCWMssOS::Opened the sw design from mss  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:46::SCWMssOS::Adding the swdes entry /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss with des name system
TRACE::2020-09-07.08:54:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-09-07.08:54:46::SCWMssOS::Opened the sw design.  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:46::SCWMssOS::Completed writing the mss file at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp
TRACE::2020-09-07.08:54:46::SCWMssOS::Mss edits present, copying mssfile into export location /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:46::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-09-07.08:54:46::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-09-07.08:54:46::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_domain
TRACE::2020-09-07.08:54:46::SCWMssOS::doing bsp build ... 
TRACE::2020-09-07.08:54:46::SCWMssOS::System Command Ran  cd  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp ; bash -c "make  " 
TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:54:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:54:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-09-07.08:54:46::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pat
TRACE::2020-09-07.08:54:46::SCWMssOS::tern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2020-09-07.08:54:46::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patt
TRACE::2020-09-07.08:54:46::SCWMssOS::ern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:54:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:54:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:54:46::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:54:46::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-09-07.08:54:46::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pa
TRACE::2020-09-07.08:54:46::SCWMssOS::ttern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:54:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:54:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make include in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVE
TRACE::2020-09-07.08:54:46::SCWMssOS::R=mb-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequenc
TRACE::2020-09-07.08:54:46::SCWMssOS::y -mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::include

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_6/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:54:46::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:54:46::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Compiling gpio

TRACE::2020-09-07.08:54:46::SCWMssOS::Running Make libs in microblaze_0/libsrc/axidma_v9_11/src

TRACE::2020-09-07.08:54:46::SCWMssOS::make -C microblaze_0/libsrc/axidma_v9_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-09-07.08:54:46::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patter
TRACE::2020-09-07.08:54:46::SCWMssOS::n-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:46::SCWMssOS::Compiling axidma

TRACE::2020-09-07.08:54:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_6/src

TRACE::2020-09-07.08:54:47::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2020-09-07.08:54:47::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern
TRACE::2020-09-07.08:54:47::SCWMssOS::-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:47::SCWMssOS::Compiling tmrctr

TRACE::2020-09-07.08:54:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_11/src

TRACE::2020-09-07.08:54:47::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:54:47::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:54:47::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:47::SCWMssOS::Compiling cpu

TRACE::2020-09-07.08:54:47::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_11/src

TRACE::2020-09-07.08:54:47::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2020-09-07.08:54:47::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-
TRACE::2020-09-07.08:54:47::SCWMssOS::compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:47::SCWMssOS::Compiling intc

TRACE::2020-09-07.08:54:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_4/src

TRACE::2020-09-07.08:54:48::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-09-07.08:54:48::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-patte
TRACE::2020-09-07.08:54:48::SCWMssOS::rn-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:48::SCWMssOS::Compiling uartlite

TRACE::2020-09-07.08:54:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_4/src

TRACE::2020-09-07.08:54:48::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_4/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-09-07.08:54:48::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -mxl-pattern-c
TRACE::2020-09-07.08:54:48::SCWMssOS::ompare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:48::SCWMssOS::Compiling bram

TRACE::2020-09-07.08:54:48::SCWMssOS::Running Make libs in microblaze_0/libsrc/freertos10_xilinx_v1_6/src

TRACE::2020-09-07.08:54:48::SCWMssOS::make -C microblaze_0/libsrc/freertos10_xilinx_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=m
TRACE::2020-09-07.08:54:48::SCWMssOS::b-ar" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-frequency -
TRACE::2020-09-07.08:54:48::SCWMssOS::mxl-pattern-compare" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra"

TRACE::2020-09-07.08:54:48::SCWMssOS::Compiling standalone

TRACE::2020-09-07.08:54:50::SCWMssOS::Compiling FreeRTOS

TRACE::2020-09-07.08:54:51::SCWMssOS::Finished building libraries

TRACE::2020-09-07.08:54:51::SCWMssOS::Copying to export directory.
TRACE::2020-09-07.08:54:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-09-07.08:54:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-09-07.08:54:51::SCWSystem::Completed Processing the domain freertos10_xilinx_domain
LOG::2020-09-07.08:54:51::SCWSystem::Completed Processing the sysconfig freeRTOS_Platform
LOG::2020-09-07.08:54:51::SCWPlatform::Completed generating the artifacts for system configuration freeRTOS_Platform
TRACE::2020-09-07.08:54:51::SCWPlatform::Started preparing the platform 
TRACE::2020-09-07.08:54:51::SCWSystem::Writing the bif file for system config freeRTOS_Platform
TRACE::2020-09-07.08:54:51::SCWSystem::dir created 
TRACE::2020-09-07.08:54:51::SCWSystem::Writing the bif 
TRACE::2020-09-07.08:54:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-09-07.08:54:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-09-07.08:54:51::SCWPlatform::Completed generating the platform
TRACE::2020-09-07.08:54:51::SCWMssOS::Saving the mss changes /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-09-07.08:54:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-09-07.08:54:51::SCWMssOS::Commit changes completed.
TRACE::2020-09-07.08:54:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:51::SCWWriter::formatted JSON is {
	"platformName":	"freeRTOS_Platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"freeRTOS_Platform",
	"platHandOff":	"/media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vivado/axis_dma/axis_dma_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/axis_dma_design_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"freeRTOS_Platform",
	"systems":	[{
			"systemName":	"freeRTOS_Platform",
			"systemDesc":	"freeRTOS_Platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"freeRTOS_Platform",
			"sysActiveDom":	"freertos10_xilinx_domain",
			"sysDefaultDom":	"freertos10_xilinx_domain",
			"domains":	[{
					"domainName":	"freertos10_xilinx_domain",
					"domainDispName":	"freertos10_xilinx on microblaze_0",
					"domainDesc":	"freertos10_xilinx_domain",
					"processors":	"microblaze_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.6",
					"mssFile":	"",
					"md5Digest":	"b955a2d20f9593012b1497b0cb8df2bd",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"20048",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-09-07.08:54:51::SCWPlatform::updated the xpfm file.
TRACE::2020-09-07.08:54:51::SCWPlatform::Trying to open the hw design at /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform::DSA given /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform::DSA absoulate path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform::DSA directory /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw
TRACE::2020-09-07.08:54:51::SCWPlatform:: Platform Path /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/hw/axis_dma_design_wrapper.xsa
TRACE::2020-09-07.08:54:51::SCWPlatform:: Unique name xilinx:cmod-s7-25::0.0
TRACE::2020-09-07.08:54:51::SCWPlatform::Trying to set the existing hwdb with name axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:51::SCWPlatform::Opened existing hwdb axis_dma_design_wrapper_4
TRACE::2020-09-07.08:54:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-09-07.08:54:51::SCWMssOS::Checking the sw design at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
TRACE::2020-09-07.08:54:51::SCWMssOS::DEBUG:  swdes dump  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss|system||

TRACE::2020-09-07.08:54:51::SCWMssOS::Sw design exists and opened at  /media/tcmichals/Working/xilinx/CMODS7-25/github/CMODS7/axi_dma_stream_microblaze/vitis/freeRTOS_Platform/microblaze_0/freertos10_xilinx_domain/bsp/system.mss
