

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4'
================================================================
* Date:           Mon May 20 14:16:00 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_3_VITIS_LOOP_28_4  |       36|       36|         7|          2|          1|    16|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    257|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   12|     660|    280|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    141|    -|
|Register         |        -|    -|     471|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1131|    678|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_32ns_48_2_1_U21  |mul_32s_32ns_48_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32ns_48_2_1_U22  |mul_32s_32ns_48_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32ns_48_2_1_U25  |mul_32s_32ns_48_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32ns_48_2_1_U26  |mul_32s_32ns_48_2_1  |        0|   3|  165|  50|    0|
    |mux_42_32_1_1_U19        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U20        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U23        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U24        |mux_42_32_1_1        |        0|   0|    0|  20|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|  12|  660| 280|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1273_fu_192_p2     |         +|   0|  0|  13|           4|           3|
    |add_ln1347_3_fu_404_p2   |         +|   0|  0|  55|          48|          48|
    |add_ln1347_4_fu_449_p2   |         +|   0|  0|  55|          48|          48|
    |add_ln1347_fu_426_p2     |         +|   0|  0|  55|          48|          48|
    |add_ln27_1_fu_160_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln27_fu_211_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln28_fu_282_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln29_fu_304_p2       |         +|   0|  0|  13|           4|           4|
    |icmp_ln27_fu_154_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln28_fu_169_p2      |      icmp|   0|  0|   9|           3|           4|
    |select_ln27_1_fu_217_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln27_fu_175_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1273_fu_240_p2     |       xor|   0|  0|   4|           3|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 257|         177|         174|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |P_init_V_address0                     |  14|          3|    4|         12|
    |P_init_V_address1                     |  14|          3|    4|         12|
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |i_1_fu_66                             |   9|          2|    3|          6|
    |indvar_flatten_fu_70                  |   9|          2|    5|         10|
    |j_fu_62                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 141|         31|   34|         77|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln29_reg_547                  |   4|   0|    4|          0|
    |add_ln29_reg_547_pp0_iter2_reg    |   4|   0|    4|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_1_fu_66                         |   3|   0|    3|          0|
    |icmp_ln27_reg_489                 |   1|   0|    1|          0|
    |icmp_ln27_reg_489_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln28_reg_493                 |   1|   0|    1|          0|
    |indvar_flatten_fu_70              |   5|   0|    5|          0|
    |j_fu_62                           |   3|   0|    3|          0|
    |mul_ln1273_3_reg_582              |  48|   0|   48|          0|
    |mul_ln1273_4_reg_612              |  48|   0|   48|          0|
    |mul_ln1273_5_reg_622              |  48|   0|   48|          0|
    |reg_128                           |  32|   0|   32|          0|
    |reg_132                           |  32|   0|   32|          0|
    |select_ln27_reg_498               |   3|   0|    3|          0|
    |tmp_4_reg_537                     |  32|   0|   32|          0|
    |tmp_5_reg_542                     |  32|   0|   32|          0|
    |tmp_6_reg_572                     |  32|   0|   32|          0|
    |tmp_7_reg_577                     |  32|   0|   32|          0|
    |tmp_8_reg_587                     |  32|   0|   32|          0|
    |tmp_9_reg_617                     |  32|   0|   32|          0|
    |trunc_ln29_reg_520                |   2|   0|    2|          0|
    |trunc_ln818_s_reg_627             |  32|   0|   32|          0|
    |zext_ln1273_reg_505               |   3|   0|    4|          1|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 471|   0|  472|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_28_4|  return value|
|P_prior_V_address0  |  out|    4|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_ce0       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_we0       |  out|    1|   ap_memory|                                                   P_prior_V|         array|
|P_prior_V_d0        |  out|   32|   ap_memory|                                                   P_prior_V|         array|
|P_init_V_address0   |  out|    4|   ap_memory|                                                    P_init_V|         array|
|P_init_V_ce0        |  out|    1|   ap_memory|                                                    P_init_V|         array|
|P_init_V_q0         |   in|   32|   ap_memory|                                                    P_init_V|         array|
|P_init_V_address1   |  out|    4|   ap_memory|                                                    P_init_V|         array|
|P_init_V_ce1        |  out|    1|   ap_memory|                                                    P_init_V|         array|
|P_init_V_q1         |   in|   32|   ap_memory|                                                    P_init_V|         array|
+--------------------+-----+-----+------------+------------------------------------------------------------+--------------+

