/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [15:0] _03_;
  reg [10:0] _04_;
  wire [5:0] _05_;
  reg [19:0] _06_;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_29z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = in_data[46] ? celloutsig_0_6z : in_data[75];
  assign celloutsig_1_19z = in_data[132] ? celloutsig_1_7z : celloutsig_1_11z;
  assign celloutsig_1_2z = ~(celloutsig_1_0z & in_data[125]);
  assign celloutsig_0_6z = ~(celloutsig_0_3z[1] & _00_);
  assign celloutsig_0_9z = ~(celloutsig_0_5z[7] & _01_);
  assign celloutsig_0_14z = ~(celloutsig_0_8z & celloutsig_0_4z);
  assign celloutsig_0_20z = ~(celloutsig_0_15z[4] & celloutsig_0_17z);
  assign celloutsig_0_36z = ~_02_;
  assign celloutsig_1_1z = ~in_data[125];
  assign celloutsig_1_4z = ~celloutsig_1_2z;
  assign celloutsig_0_4z = ~celloutsig_0_1z;
  assign celloutsig_1_11z = ~celloutsig_1_8z[4];
  assign celloutsig_1_10z = celloutsig_1_6z ^ celloutsig_1_9z;
  assign celloutsig_0_10z = celloutsig_0_1z ^ celloutsig_0_8z;
  reg [5:0] _21_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 6'h00;
    else _21_ <= in_data[53:48];
  assign { _00_, _05_[4], _01_, _05_[2], _02_, _05_[0] } = _21_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 16'h0000;
    else _03_ <= { in_data[120:106], celloutsig_1_1z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 11'h000;
    else _04_ <= celloutsig_0_3z[14:4];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 20'h00000;
    else _06_ <= { celloutsig_0_16z[18:10], _04_ };
  assign celloutsig_1_0z = in_data[158:149] == in_data[120:111];
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } == in_data[177:175];
  assign celloutsig_1_14z = { in_data[111], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_10z } == { celloutsig_1_12z[3], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[137:135], celloutsig_1_14z } == celloutsig_1_17z[7:4];
  assign celloutsig_0_37z = _06_[7:2] <= { _06_[18:15], celloutsig_0_29z, celloutsig_0_20z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } <= { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z } <= { in_data[186], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_15z = { celloutsig_1_13z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } <= { celloutsig_1_12z[3:1], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_15z <= { celloutsig_0_5z[8:5], celloutsig_0_9z };
  assign celloutsig_0_1z = { _00_, _05_[4], _01_, _05_[2], _02_, _05_[0] } <= in_data[14:9];
  assign celloutsig_0_3z = in_data[92] ? { in_data[65:58], _00_, _05_[4], _01_, _05_[2], _02_, _05_[0], celloutsig_0_1z } : in_data[35:21];
  assign celloutsig_1_8z = celloutsig_1_0z ? _03_[11:5] : { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = in_data[125] ? { in_data[124], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_9z } : { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_1_13z[0] = celloutsig_1_7z ? celloutsig_1_9z : celloutsig_1_12z[1];
  assign celloutsig_0_5z = celloutsig_0_1z ? celloutsig_0_3z[14:6] : { celloutsig_0_3z[8:1], 1'h0 };
  assign celloutsig_1_17z = celloutsig_1_2z ? { in_data[154:146], celloutsig_1_7z, 1'h1 } : { celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_12z, 1'h0 };
  assign celloutsig_0_15z = celloutsig_0_8z ? celloutsig_0_3z[6:2] : { _05_[2], _02_, _05_[0], celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_16z = celloutsig_0_8z ? { in_data[84:68], 1'h1, celloutsig_0_12z, celloutsig_0_9z } : { in_data[17:11], 1'h0, celloutsig_0_12z, _04_ };
  assign celloutsig_0_8z = & celloutsig_0_3z[9:0];
  assign celloutsig_0_12z = & _04_[10:8];
  assign { _05_[5], _05_[3], _05_[1] } = { _00_, _01_, _02_ };
  assign celloutsig_1_13z[2:1] = celloutsig_1_12z[3:2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
