<profile>

<section name = "Vitis HLS Report for 'lab4_z1'" level="0">
<item name = "Date">Thu Dec  8 19:43:44 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">lab4_z1</item>
<item name = "Solution">sol4 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xa7a12t-csg325-1Q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="clk">10.00 ns, 6.081 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 13, 0.120 us, 0.130 us, 8, 8, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L2">12, 12, 7, 2, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 70, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 391, 64, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 2, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_17s_17s_16s_32ns_32_4_1_U1">ama_addmuladd_17s_17s_16s_32ns_32_4_1, i0 + (i1 + i2) * i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_280_p2">+, 0, 0, 10, 2, 1</column>
<column name="tmp4_fu_303_p2">+, 0, 0, 24, 17, 17</column>
<column name="tmp5_fu_313_p2">+, 0, 0, 24, 17, 17</column>
<column name="ap_condition_180">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln8_fu_274_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_i1_phi_fu_149_p6">13, 3, 2, 6</column>
<column name="ap_phi_reg_pp0_iter1_firstVector_arr_load_1_cast_phi_reg_244">13, 3, 17, 51</column>
<column name="ap_phi_reg_pp0_iter1_firstVector_arr_load_2_cast_phi_reg_232">13, 3, 17, 51</column>
<column name="ap_phi_reg_pp0_iter1_firstVector_arr_load_cast_phi_reg_256">13, 3, 17, 51</column>
<column name="ap_phi_reg_pp0_iter1_sext_ln8_phi_reg_220">13, 3, 17, 51</column>
<column name="firstVector_arr_address0">13, 3, 2, 6</column>
<column name="firstVector_arr_address1">13, 3, 2, 6</column>
<column name="i1_reg_145">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_firstVector_arr_load_1_cast_phi_reg_244">17, 0, 17, 0</column>
<column name="ap_phi_reg_pp0_iter1_firstVector_arr_load_2_cast_phi_reg_232">17, 0, 17, 0</column>
<column name="ap_phi_reg_pp0_iter1_firstVector_arr_load_cast_phi_reg_256">17, 0, 17, 0</column>
<column name="ap_phi_reg_pp0_iter1_sext_ln8_phi_reg_220">17, 0, 17, 0</column>
<column name="do_init_reg_129">1, 0, 1, 0</column>
<column name="firstVector_arr_load_1_cast_phi_reg_244">17, 0, 17, 0</column>
<column name="firstVector_arr_load_1_reg_365">16, 0, 16, 0</column>
<column name="firstVector_arr_load_2_cast_phi_reg_232">17, 0, 17, 0</column>
<column name="firstVector_arr_load_cast_phi_reg_256">17, 0, 17, 0</column>
<column name="firstVector_arr_load_reg_360">16, 0, 16, 0</column>
<column name="i1_reg_145">2, 0, 2, 0</column>
<column name="i_reg_390">2, 0, 2, 0</column>
<column name="icmp_ln8_reg_356">1, 0, 1, 0</column>
<column name="resultVecror_arr_addr_reg_350">2, 0, 2, 0</column>
<column name="resultVecror_arr_load_reg_385">32, 0, 32, 0</column>
<column name="resultVecror_arr_load_reg_385_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="secondVector_arr_load_reg_380">16, 0, 16, 0</column>
<column name="sext_ln8_phi_reg_220">17, 0, 17, 0</column>
<column name="icmp_ln8_reg_356">64, 32, 1, 0</column>
<column name="resultVecror_arr_addr_reg_350">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_local_block">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_local_deadlock">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, lab4_z1, return value</column>
<column name="firstVector_arr_address0">out, 2, ap_memory, firstVector_arr, array</column>
<column name="firstVector_arr_ce0">out, 1, ap_memory, firstVector_arr, array</column>
<column name="firstVector_arr_q0">in, 16, ap_memory, firstVector_arr, array</column>
<column name="firstVector_arr_address1">out, 2, ap_memory, firstVector_arr, array</column>
<column name="firstVector_arr_ce1">out, 1, ap_memory, firstVector_arr, array</column>
<column name="firstVector_arr_q1">in, 16, ap_memory, firstVector_arr, array</column>
<column name="secondVector_arr_address0">out, 2, ap_memory, secondVector_arr, array</column>
<column name="secondVector_arr_ce0">out, 1, ap_memory, secondVector_arr, array</column>
<column name="secondVector_arr_q0">in, 16, ap_memory, secondVector_arr, array</column>
<column name="resultVecror_arr_address0">out, 2, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_ce0">out, 1, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_we0">out, 1, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_d0">out, 32, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_address1">out, 2, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_ce1">out, 1, ap_memory, resultVecror_arr, array</column>
<column name="resultVecror_arr_q1">in, 32, ap_memory, resultVecror_arr, array</column>
</table>
</item>
</section>
</profile>
