#ifndef __SYNTHESIS__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__SYNTHESIS__
// compute file: cp_noinit_ln1c_32_opt_compute_units.h
#include "cp_noinit_ln1c_32_opt_compute_units.h"

struct demosaic_demosaic_update_0_write0_merged_banks_4_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write1_merged_banks_4_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write10_merged_banks_4_cache {
	// RAM Box: {[10, 1898], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write11_merged_banks_4_cache {
	// RAM Box: {[11, 1899], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write12_merged_banks_4_cache {
	// RAM Box: {[12, 1900], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write13_merged_banks_4_cache {
	// RAM Box: {[13, 1901], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write14_merged_banks_4_cache {
	// RAM Box: {[14, 1902], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write15_merged_banks_4_cache {
	// RAM Box: {[15, 1903], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write16_merged_banks_4_cache {
	// RAM Box: {[16, 1904], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write17_merged_banks_4_cache {
	// RAM Box: {[17, 1905], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write18_merged_banks_4_cache {
	// RAM Box: {[18, 1906], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write19_merged_banks_4_cache {
	// RAM Box: {[19, 1907], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write2_merged_banks_4_cache {
	// RAM Box: {[2, 1890], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write20_merged_banks_4_cache {
	// RAM Box: {[20, 1908], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write21_merged_banks_4_cache {
	// RAM Box: {[21, 1909], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write22_merged_banks_4_cache {
	// RAM Box: {[22, 1910], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write23_merged_banks_4_cache {
	// RAM Box: {[23, 1911], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write24_merged_banks_4_cache {
	// RAM Box: {[24, 1912], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write25_merged_banks_4_cache {
	// RAM Box: {[25, 1913], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write26_merged_banks_4_cache {
	// RAM Box: {[26, 1914], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write27_merged_banks_4_cache {
	// RAM Box: {[27, 1915], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write28_merged_banks_4_cache {
	// RAM Box: {[28, 1916], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write29_merged_banks_4_cache {
	// RAM Box: {[29, 1917], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write3_merged_banks_4_cache {
	// RAM Box: {[3, 1891], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write30_merged_banks_4_cache {
	// RAM Box: {[30, 1918], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write31_merged_banks_4_cache {
	// RAM Box: {[31, 1919], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write4_merged_banks_4_cache {
	// RAM Box: {[4, 1892], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write5_merged_banks_4_cache {
	// RAM Box: {[5, 1893], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write6_merged_banks_4_cache {
	// RAM Box: {[6, 1894], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write7_merged_banks_4_cache {
	// RAM Box: {[7, 1895], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write8_merged_banks_4_cache {
	// RAM Box: {[8, 1896], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_demosaic_update_0_write9_merged_banks_4_cache {
	// RAM Box: {[9, 1897], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct demosaic_cache {
  // Reader addrs...
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bxb_update_0[d0, d1] -> demosaic[33 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // # of banks: 32
  demosaic_demosaic_update_0_write0_merged_banks_4_cache demosaic_demosaic_update_0_write0_merged_banks_4;
  demosaic_demosaic_update_0_write1_merged_banks_4_cache demosaic_demosaic_update_0_write1_merged_banks_4;
  demosaic_demosaic_update_0_write10_merged_banks_4_cache demosaic_demosaic_update_0_write10_merged_banks_4;
  demosaic_demosaic_update_0_write11_merged_banks_4_cache demosaic_demosaic_update_0_write11_merged_banks_4;
  demosaic_demosaic_update_0_write12_merged_banks_4_cache demosaic_demosaic_update_0_write12_merged_banks_4;
  demosaic_demosaic_update_0_write13_merged_banks_4_cache demosaic_demosaic_update_0_write13_merged_banks_4;
  demosaic_demosaic_update_0_write14_merged_banks_4_cache demosaic_demosaic_update_0_write14_merged_banks_4;
  demosaic_demosaic_update_0_write15_merged_banks_4_cache demosaic_demosaic_update_0_write15_merged_banks_4;
  demosaic_demosaic_update_0_write16_merged_banks_4_cache demosaic_demosaic_update_0_write16_merged_banks_4;
  demosaic_demosaic_update_0_write17_merged_banks_4_cache demosaic_demosaic_update_0_write17_merged_banks_4;
  demosaic_demosaic_update_0_write18_merged_banks_4_cache demosaic_demosaic_update_0_write18_merged_banks_4;
  demosaic_demosaic_update_0_write19_merged_banks_4_cache demosaic_demosaic_update_0_write19_merged_banks_4;
  demosaic_demosaic_update_0_write2_merged_banks_4_cache demosaic_demosaic_update_0_write2_merged_banks_4;
  demosaic_demosaic_update_0_write20_merged_banks_4_cache demosaic_demosaic_update_0_write20_merged_banks_4;
  demosaic_demosaic_update_0_write21_merged_banks_4_cache demosaic_demosaic_update_0_write21_merged_banks_4;
  demosaic_demosaic_update_0_write22_merged_banks_4_cache demosaic_demosaic_update_0_write22_merged_banks_4;
  demosaic_demosaic_update_0_write23_merged_banks_4_cache demosaic_demosaic_update_0_write23_merged_banks_4;
  demosaic_demosaic_update_0_write24_merged_banks_4_cache demosaic_demosaic_update_0_write24_merged_banks_4;
  demosaic_demosaic_update_0_write25_merged_banks_4_cache demosaic_demosaic_update_0_write25_merged_banks_4;
  demosaic_demosaic_update_0_write26_merged_banks_4_cache demosaic_demosaic_update_0_write26_merged_banks_4;
  demosaic_demosaic_update_0_write27_merged_banks_4_cache demosaic_demosaic_update_0_write27_merged_banks_4;
  demosaic_demosaic_update_0_write28_merged_banks_4_cache demosaic_demosaic_update_0_write28_merged_banks_4;
  demosaic_demosaic_update_0_write29_merged_banks_4_cache demosaic_demosaic_update_0_write29_merged_banks_4;
  demosaic_demosaic_update_0_write3_merged_banks_4_cache demosaic_demosaic_update_0_write3_merged_banks_4;
  demosaic_demosaic_update_0_write30_merged_banks_4_cache demosaic_demosaic_update_0_write30_merged_banks_4;
  demosaic_demosaic_update_0_write31_merged_banks_4_cache demosaic_demosaic_update_0_write31_merged_banks_4;
  demosaic_demosaic_update_0_write4_merged_banks_4_cache demosaic_demosaic_update_0_write4_merged_banks_4;
  demosaic_demosaic_update_0_write5_merged_banks_4_cache demosaic_demosaic_update_0_write5_merged_banks_4;
  demosaic_demosaic_update_0_write6_merged_banks_4_cache demosaic_demosaic_update_0_write6_merged_banks_4;
  demosaic_demosaic_update_0_write7_merged_banks_4_cache demosaic_demosaic_update_0_write7_merged_banks_4;
  demosaic_demosaic_update_0_write8_merged_banks_4_cache demosaic_demosaic_update_0_write8_merged_banks_4;
  demosaic_demosaic_update_0_write9_merged_banks_4_cache demosaic_demosaic_update_0_write9_merged_banks_4;
};



inline void demosaic_demosaic_update_0_write0_write(hw_uint<16>& demosaic_demosaic_update_0_write0, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write0_merged_banks_4.push(demosaic_demosaic_update_0_write0);
}

inline void demosaic_demosaic_update_0_write1_write(hw_uint<16>& demosaic_demosaic_update_0_write1, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write1_merged_banks_4.push(demosaic_demosaic_update_0_write1);
}

inline void demosaic_demosaic_update_0_write10_write(hw_uint<16>& demosaic_demosaic_update_0_write10, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write10_merged_banks_4.push(demosaic_demosaic_update_0_write10);
}

inline void demosaic_demosaic_update_0_write11_write(hw_uint<16>& demosaic_demosaic_update_0_write11, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write11_merged_banks_4.push(demosaic_demosaic_update_0_write11);
}

inline void demosaic_demosaic_update_0_write12_write(hw_uint<16>& demosaic_demosaic_update_0_write12, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write12_merged_banks_4.push(demosaic_demosaic_update_0_write12);
}

inline void demosaic_demosaic_update_0_write13_write(hw_uint<16>& demosaic_demosaic_update_0_write13, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write13_merged_banks_4.push(demosaic_demosaic_update_0_write13);
}

inline void demosaic_demosaic_update_0_write14_write(hw_uint<16>& demosaic_demosaic_update_0_write14, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write14_merged_banks_4.push(demosaic_demosaic_update_0_write14);
}

inline void demosaic_demosaic_update_0_write15_write(hw_uint<16>& demosaic_demosaic_update_0_write15, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write15_merged_banks_4.push(demosaic_demosaic_update_0_write15);
}

inline void demosaic_demosaic_update_0_write16_write(hw_uint<16>& demosaic_demosaic_update_0_write16, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write16_merged_banks_4.push(demosaic_demosaic_update_0_write16);
}

inline void demosaic_demosaic_update_0_write17_write(hw_uint<16>& demosaic_demosaic_update_0_write17, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write17_merged_banks_4.push(demosaic_demosaic_update_0_write17);
}

inline void demosaic_demosaic_update_0_write18_write(hw_uint<16>& demosaic_demosaic_update_0_write18, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write18_merged_banks_4.push(demosaic_demosaic_update_0_write18);
}

inline void demosaic_demosaic_update_0_write19_write(hw_uint<16>& demosaic_demosaic_update_0_write19, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write19_merged_banks_4.push(demosaic_demosaic_update_0_write19);
}

inline void demosaic_demosaic_update_0_write2_write(hw_uint<16>& demosaic_demosaic_update_0_write2, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write2_merged_banks_4.push(demosaic_demosaic_update_0_write2);
}

inline void demosaic_demosaic_update_0_write20_write(hw_uint<16>& demosaic_demosaic_update_0_write20, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write20_merged_banks_4.push(demosaic_demosaic_update_0_write20);
}

inline void demosaic_demosaic_update_0_write21_write(hw_uint<16>& demosaic_demosaic_update_0_write21, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write21_merged_banks_4.push(demosaic_demosaic_update_0_write21);
}

inline void demosaic_demosaic_update_0_write22_write(hw_uint<16>& demosaic_demosaic_update_0_write22, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write22_merged_banks_4.push(demosaic_demosaic_update_0_write22);
}

inline void demosaic_demosaic_update_0_write23_write(hw_uint<16>& demosaic_demosaic_update_0_write23, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write23_merged_banks_4.push(demosaic_demosaic_update_0_write23);
}

inline void demosaic_demosaic_update_0_write24_write(hw_uint<16>& demosaic_demosaic_update_0_write24, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write24_merged_banks_4.push(demosaic_demosaic_update_0_write24);
}

inline void demosaic_demosaic_update_0_write25_write(hw_uint<16>& demosaic_demosaic_update_0_write25, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write25_merged_banks_4.push(demosaic_demosaic_update_0_write25);
}

inline void demosaic_demosaic_update_0_write26_write(hw_uint<16>& demosaic_demosaic_update_0_write26, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write26_merged_banks_4.push(demosaic_demosaic_update_0_write26);
}

inline void demosaic_demosaic_update_0_write27_write(hw_uint<16>& demosaic_demosaic_update_0_write27, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write27_merged_banks_4.push(demosaic_demosaic_update_0_write27);
}

inline void demosaic_demosaic_update_0_write28_write(hw_uint<16>& demosaic_demosaic_update_0_write28, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write28_merged_banks_4.push(demosaic_demosaic_update_0_write28);
}

inline void demosaic_demosaic_update_0_write29_write(hw_uint<16>& demosaic_demosaic_update_0_write29, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write29_merged_banks_4.push(demosaic_demosaic_update_0_write29);
}

inline void demosaic_demosaic_update_0_write3_write(hw_uint<16>& demosaic_demosaic_update_0_write3, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write3_merged_banks_4.push(demosaic_demosaic_update_0_write3);
}

inline void demosaic_demosaic_update_0_write30_write(hw_uint<16>& demosaic_demosaic_update_0_write30, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write30_merged_banks_4.push(demosaic_demosaic_update_0_write30);
}

inline void demosaic_demosaic_update_0_write31_write(hw_uint<16>& demosaic_demosaic_update_0_write31, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write31_merged_banks_4.push(demosaic_demosaic_update_0_write31);
}

inline void demosaic_demosaic_update_0_write4_write(hw_uint<16>& demosaic_demosaic_update_0_write4, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write4_merged_banks_4.push(demosaic_demosaic_update_0_write4);
}

inline void demosaic_demosaic_update_0_write5_write(hw_uint<16>& demosaic_demosaic_update_0_write5, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write5_merged_banks_4.push(demosaic_demosaic_update_0_write5);
}

inline void demosaic_demosaic_update_0_write6_write(hw_uint<16>& demosaic_demosaic_update_0_write6, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write6_merged_banks_4.push(demosaic_demosaic_update_0_write6);
}

inline void demosaic_demosaic_update_0_write7_write(hw_uint<16>& demosaic_demosaic_update_0_write7, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write7_merged_banks_4.push(demosaic_demosaic_update_0_write7);
}

inline void demosaic_demosaic_update_0_write8_write(hw_uint<16>& demosaic_demosaic_update_0_write8, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write8_merged_banks_4.push(demosaic_demosaic_update_0_write8);
}

inline void demosaic_demosaic_update_0_write9_write(hw_uint<16>& demosaic_demosaic_update_0_write9, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  demosaic.demosaic_demosaic_update_0_write9_merged_banks_4.push(demosaic_demosaic_update_0_write9);
}

inline hw_uint<16> demosaic_bxb_rd0_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd0 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write0 = demosaic.demosaic_demosaic_update_0_write0_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd1_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd1 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write1 = demosaic.demosaic_demosaic_update_0_write1_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd10_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd10 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write4 = demosaic.demosaic_demosaic_update_0_write4_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd11_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd11 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write5 = demosaic.demosaic_demosaic_update_0_write5_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd12_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd12 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write4 = demosaic.demosaic_demosaic_update_0_write4_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd13_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd13 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write5 = demosaic.demosaic_demosaic_update_0_write5_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd14_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd14 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write6 = demosaic.demosaic_demosaic_update_0_write6_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd15_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd15 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write5 = demosaic.demosaic_demosaic_update_0_write5_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd16_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd16 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write6 = demosaic.demosaic_demosaic_update_0_write6_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd17_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd17 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write7 = demosaic.demosaic_demosaic_update_0_write7_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd18_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd18 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write6 = demosaic.demosaic_demosaic_update_0_write6_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd19_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd19 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write7 = demosaic.demosaic_demosaic_update_0_write7_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd2_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd2 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write2 = demosaic.demosaic_demosaic_update_0_write2_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd20_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd20 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write8 = demosaic.demosaic_demosaic_update_0_write8_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd21_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd21 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write7 = demosaic.demosaic_demosaic_update_0_write7_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd22_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd22 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write8 = demosaic.demosaic_demosaic_update_0_write8_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd23_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd23 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write9 = demosaic.demosaic_demosaic_update_0_write9_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd24_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd24 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write8 = demosaic.demosaic_demosaic_update_0_write8_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd25_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd25 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write9 = demosaic.demosaic_demosaic_update_0_write9_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd26_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd26 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write10 = demosaic.demosaic_demosaic_update_0_write10_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd27_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd27 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write9 = demosaic.demosaic_demosaic_update_0_write9_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd28_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd28 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write10 = demosaic.demosaic_demosaic_update_0_write10_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd29_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd29 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write11 = demosaic.demosaic_demosaic_update_0_write11_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd3_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd3 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write1 = demosaic.demosaic_demosaic_update_0_write1_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd30_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd30 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write10 = demosaic.demosaic_demosaic_update_0_write10_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd31_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd31 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write11 = demosaic.demosaic_demosaic_update_0_write11_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd32_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd32 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write12 = demosaic.demosaic_demosaic_update_0_write12_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd33_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd33 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write11 = demosaic.demosaic_demosaic_update_0_write11_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd34_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd34 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write12 = demosaic.demosaic_demosaic_update_0_write12_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd35_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd35 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write13 = demosaic.demosaic_demosaic_update_0_write13_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd36_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd36 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write12 = demosaic.demosaic_demosaic_update_0_write12_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd37_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd37 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write13 = demosaic.demosaic_demosaic_update_0_write13_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd38_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd38 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write14 = demosaic.demosaic_demosaic_update_0_write14_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd39_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd39 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write13 = demosaic.demosaic_demosaic_update_0_write13_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd4_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd4 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write2 = demosaic.demosaic_demosaic_update_0_write2_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd40_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd40 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write14 = demosaic.demosaic_demosaic_update_0_write14_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd41_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd41 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write15 = demosaic.demosaic_demosaic_update_0_write15_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd42_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd42 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write14 = demosaic.demosaic_demosaic_update_0_write14_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd43_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd43 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write15 = demosaic.demosaic_demosaic_update_0_write15_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd44_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd44 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write16 = demosaic.demosaic_demosaic_update_0_write16_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd45_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd45 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write15 = demosaic.demosaic_demosaic_update_0_write15_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd46_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd46 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write16 = demosaic.demosaic_demosaic_update_0_write16_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd47_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd47 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write17 = demosaic.demosaic_demosaic_update_0_write17_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd48_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd48 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write16 = demosaic.demosaic_demosaic_update_0_write16_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd49_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd49 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write17 = demosaic.demosaic_demosaic_update_0_write17_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd5_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd5 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write3 = demosaic.demosaic_demosaic_update_0_write3_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd50_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd50 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write18 = demosaic.demosaic_demosaic_update_0_write18_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd51_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd51 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write17 = demosaic.demosaic_demosaic_update_0_write17_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd52_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd52 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write18 = demosaic.demosaic_demosaic_update_0_write18_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd53_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd53 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write19 = demosaic.demosaic_demosaic_update_0_write19_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd54_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd54 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write18 = demosaic.demosaic_demosaic_update_0_write18_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd55_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd55 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write19 = demosaic.demosaic_demosaic_update_0_write19_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd56_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd56 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write20 = demosaic.demosaic_demosaic_update_0_write20_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd57_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd57 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write19 = demosaic.demosaic_demosaic_update_0_write19_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd58_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd58 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write20 = demosaic.demosaic_demosaic_update_0_write20_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd59_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd59 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write21 = demosaic.demosaic_demosaic_update_0_write21_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd6_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd6 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write2 = demosaic.demosaic_demosaic_update_0_write2_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd60_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd60 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write20 = demosaic.demosaic_demosaic_update_0_write20_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd61_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd61 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write21 = demosaic.demosaic_demosaic_update_0_write21_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd62_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd62 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write22 = demosaic.demosaic_demosaic_update_0_write22_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd63_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd63 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write21 = demosaic.demosaic_demosaic_update_0_write21_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd64_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd64 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write22 = demosaic.demosaic_demosaic_update_0_write22_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd65_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd65 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write23 = demosaic.demosaic_demosaic_update_0_write23_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd66_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd66 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write22 = demosaic.demosaic_demosaic_update_0_write22_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd67_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd67 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write23 = demosaic.demosaic_demosaic_update_0_write23_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd68_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd68 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write24 = demosaic.demosaic_demosaic_update_0_write24_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd69_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd69 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write23 = demosaic.demosaic_demosaic_update_0_write23_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd7_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd7 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write3 = demosaic.demosaic_demosaic_update_0_write3_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd70_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd70 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write24 = demosaic.demosaic_demosaic_update_0_write24_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd71_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd71 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write25 = demosaic.demosaic_demosaic_update_0_write25_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd72_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd72 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write24 = demosaic.demosaic_demosaic_update_0_write24_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd73_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd73 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write25 = demosaic.demosaic_demosaic_update_0_write25_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd74_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd74 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write26 = demosaic.demosaic_demosaic_update_0_write26_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd75_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd75 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write25 = demosaic.demosaic_demosaic_update_0_write25_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd76_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd76 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write26 = demosaic.demosaic_demosaic_update_0_write26_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd77_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd77 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write27 = demosaic.demosaic_demosaic_update_0_write27_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd78_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd78 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write26 = demosaic.demosaic_demosaic_update_0_write26_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd79_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd79 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write27 = demosaic.demosaic_demosaic_update_0_write27_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd8_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd8 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write4 = demosaic.demosaic_demosaic_update_0_write4_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd80_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd80 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write28 = demosaic.demosaic_demosaic_update_0_write28_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd81_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd81 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write27 = demosaic.demosaic_demosaic_update_0_write27_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd82_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd82 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write28 = demosaic.demosaic_demosaic_update_0_write28_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd83_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd83 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write29 = demosaic.demosaic_demosaic_update_0_write29_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd84_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd84 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write28 = demosaic.demosaic_demosaic_update_0_write28_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd85_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd85 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write29 = demosaic.demosaic_demosaic_update_0_write29_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd86_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd86 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write30 = demosaic.demosaic_demosaic_update_0_write30_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd87_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd87 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write29 = demosaic.demosaic_demosaic_update_0_write29_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd88_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd88 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write30 = demosaic.demosaic_demosaic_update_0_write30_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd89_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd89 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write31 = demosaic.demosaic_demosaic_update_0_write31_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd9_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd9 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write3 = demosaic.demosaic_demosaic_update_0_write3_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd90_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd90 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write30 = demosaic.demosaic_demosaic_update_0_write30_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd91_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd91 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write31 = demosaic.demosaic_demosaic_update_0_write31_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd92_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd92 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write0 = demosaic.demosaic_demosaic_update_0_write0_merged_banks_4.peek_0();
  return value_demosaic_demosaic_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd93_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd93 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write31 = demosaic.demosaic_demosaic_update_0_write31_merged_banks_4.peek_1();
  return value_demosaic_demosaic_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd94_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd94 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write0 = demosaic.demosaic_demosaic_update_0_write0_merged_banks_4.peek_0();
  return value_demosaic_demosaic_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_bxb_rd95_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bxb_rd95 read pattern: { demosaic_bxb_update_0[d0, d1] -> demosaic[33 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write1 = demosaic.demosaic_demosaic_update_0_write1_merged_banks_4.peek_0();
  return value_demosaic_demosaic_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd0_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd0 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write0 = demosaic.demosaic_demosaic_update_0_write0_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd1_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd1 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write1 = demosaic.demosaic_demosaic_update_0_write1_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd10_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd10 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write10 = demosaic.demosaic_demosaic_update_0_write10_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd11_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd11 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write11 = demosaic.demosaic_demosaic_update_0_write11_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd12_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd12 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write12 = demosaic.demosaic_demosaic_update_0_write12_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd13_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd13 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write13 = demosaic.demosaic_demosaic_update_0_write13_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd14_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd14 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write14 = demosaic.demosaic_demosaic_update_0_write14_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd15_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd15 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write15 = demosaic.demosaic_demosaic_update_0_write15_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd16_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd16 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write16 = demosaic.demosaic_demosaic_update_0_write16_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd17_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd17 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write17 = demosaic.demosaic_demosaic_update_0_write17_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd18_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd18 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write18 = demosaic.demosaic_demosaic_update_0_write18_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd19_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd19 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write19 = demosaic.demosaic_demosaic_update_0_write19_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd2_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd2 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write2 = demosaic.demosaic_demosaic_update_0_write2_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd20_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd20 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write20 = demosaic.demosaic_demosaic_update_0_write20_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd21_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd21 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write21 = demosaic.demosaic_demosaic_update_0_write21_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd22_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd22 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write22 = demosaic.demosaic_demosaic_update_0_write22_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd23_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd23 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write23 = demosaic.demosaic_demosaic_update_0_write23_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd24_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd24 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write24 = demosaic.demosaic_demosaic_update_0_write24_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd25_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd25 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write25 = demosaic.demosaic_demosaic_update_0_write25_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd26_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd26 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write26 = demosaic.demosaic_demosaic_update_0_write26_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd27_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd27 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write27 = demosaic.demosaic_demosaic_update_0_write27_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd28_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd28 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write28 = demosaic.demosaic_demosaic_update_0_write28_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd29_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd29 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write29 = demosaic.demosaic_demosaic_update_0_write29_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd3_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd3 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write3 = demosaic.demosaic_demosaic_update_0_write3_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd30_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd30 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write30 = demosaic.demosaic_demosaic_update_0_write30_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd31_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd31 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write31 = demosaic.demosaic_demosaic_update_0_write31_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd4_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd4 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write4 = demosaic.demosaic_demosaic_update_0_write4_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd5_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd5 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write5 = demosaic.demosaic_demosaic_update_0_write5_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd6_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd6 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write6 = demosaic.demosaic_demosaic_update_0_write6_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd7_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd7 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write7 = demosaic.demosaic_demosaic_update_0_write7_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd8_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd8 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write8 = demosaic.demosaic_demosaic_update_0_write8_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd9_select(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd9 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaic_demosaic_update_0_write9 = demosaic.demosaic_demosaic_update_0_write9_merged_banks_4.peek_123();
  return value_demosaic_demosaic_update_0_write9;
  return 0;
}

// # of bundles = 3
// demosaic_bxb_update_0_read
//	demosaic_bxb_rd0
//	demosaic_bxb_rd1
//	demosaic_bxb_rd2
//	demosaic_bxb_rd3
//	demosaic_bxb_rd4
//	demosaic_bxb_rd5
//	demosaic_bxb_rd6
//	demosaic_bxb_rd7
//	demosaic_bxb_rd8
//	demosaic_bxb_rd9
//	demosaic_bxb_rd10
//	demosaic_bxb_rd11
//	demosaic_bxb_rd12
//	demosaic_bxb_rd13
//	demosaic_bxb_rd14
//	demosaic_bxb_rd15
//	demosaic_bxb_rd16
//	demosaic_bxb_rd17
//	demosaic_bxb_rd18
//	demosaic_bxb_rd19
//	demosaic_bxb_rd20
//	demosaic_bxb_rd21
//	demosaic_bxb_rd22
//	demosaic_bxb_rd23
//	demosaic_bxb_rd24
//	demosaic_bxb_rd25
//	demosaic_bxb_rd26
//	demosaic_bxb_rd27
//	demosaic_bxb_rd28
//	demosaic_bxb_rd29
//	demosaic_bxb_rd30
//	demosaic_bxb_rd31
//	demosaic_bxb_rd32
//	demosaic_bxb_rd33
//	demosaic_bxb_rd34
//	demosaic_bxb_rd35
//	demosaic_bxb_rd36
//	demosaic_bxb_rd37
//	demosaic_bxb_rd38
//	demosaic_bxb_rd39
//	demosaic_bxb_rd40
//	demosaic_bxb_rd41
//	demosaic_bxb_rd42
//	demosaic_bxb_rd43
//	demosaic_bxb_rd44
//	demosaic_bxb_rd45
//	demosaic_bxb_rd46
//	demosaic_bxb_rd47
//	demosaic_bxb_rd48
//	demosaic_bxb_rd49
//	demosaic_bxb_rd50
//	demosaic_bxb_rd51
//	demosaic_bxb_rd52
//	demosaic_bxb_rd53
//	demosaic_bxb_rd54
//	demosaic_bxb_rd55
//	demosaic_bxb_rd56
//	demosaic_bxb_rd57
//	demosaic_bxb_rd58
//	demosaic_bxb_rd59
//	demosaic_bxb_rd60
//	demosaic_bxb_rd61
//	demosaic_bxb_rd62
//	demosaic_bxb_rd63
//	demosaic_bxb_rd64
//	demosaic_bxb_rd65
//	demosaic_bxb_rd66
//	demosaic_bxb_rd67
//	demosaic_bxb_rd68
//	demosaic_bxb_rd69
//	demosaic_bxb_rd70
//	demosaic_bxb_rd71
//	demosaic_bxb_rd72
//	demosaic_bxb_rd73
//	demosaic_bxb_rd74
//	demosaic_bxb_rd75
//	demosaic_bxb_rd76
//	demosaic_bxb_rd77
//	demosaic_bxb_rd78
//	demosaic_bxb_rd79
//	demosaic_bxb_rd80
//	demosaic_bxb_rd81
//	demosaic_bxb_rd82
//	demosaic_bxb_rd83
//	demosaic_bxb_rd84
//	demosaic_bxb_rd85
//	demosaic_bxb_rd86
//	demosaic_bxb_rd87
//	demosaic_bxb_rd88
//	demosaic_bxb_rd89
//	demosaic_bxb_rd90
//	demosaic_bxb_rd91
//	demosaic_bxb_rd92
//	demosaic_bxb_rd93
//	demosaic_bxb_rd94
//	demosaic_bxb_rd95
inline hw_uint<1536> demosaic_demosaic_bxb_update_0_read_bundle_read(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 96
    // demosaic_bxb_rd0
    // demosaic_bxb_rd1
    // demosaic_bxb_rd2
    // demosaic_bxb_rd3
    // demosaic_bxb_rd4
    // demosaic_bxb_rd5
    // demosaic_bxb_rd6
    // demosaic_bxb_rd7
    // demosaic_bxb_rd8
    // demosaic_bxb_rd9
    // demosaic_bxb_rd10
    // demosaic_bxb_rd11
    // demosaic_bxb_rd12
    // demosaic_bxb_rd13
    // demosaic_bxb_rd14
    // demosaic_bxb_rd15
    // demosaic_bxb_rd16
    // demosaic_bxb_rd17
    // demosaic_bxb_rd18
    // demosaic_bxb_rd19
    // demosaic_bxb_rd20
    // demosaic_bxb_rd21
    // demosaic_bxb_rd22
    // demosaic_bxb_rd23
    // demosaic_bxb_rd24
    // demosaic_bxb_rd25
    // demosaic_bxb_rd26
    // demosaic_bxb_rd27
    // demosaic_bxb_rd28
    // demosaic_bxb_rd29
    // demosaic_bxb_rd30
    // demosaic_bxb_rd31
    // demosaic_bxb_rd32
    // demosaic_bxb_rd33
    // demosaic_bxb_rd34
    // demosaic_bxb_rd35
    // demosaic_bxb_rd36
    // demosaic_bxb_rd37
    // demosaic_bxb_rd38
    // demosaic_bxb_rd39
    // demosaic_bxb_rd40
    // demosaic_bxb_rd41
    // demosaic_bxb_rd42
    // demosaic_bxb_rd43
    // demosaic_bxb_rd44
    // demosaic_bxb_rd45
    // demosaic_bxb_rd46
    // demosaic_bxb_rd47
    // demosaic_bxb_rd48
    // demosaic_bxb_rd49
    // demosaic_bxb_rd50
    // demosaic_bxb_rd51
    // demosaic_bxb_rd52
    // demosaic_bxb_rd53
    // demosaic_bxb_rd54
    // demosaic_bxb_rd55
    // demosaic_bxb_rd56
    // demosaic_bxb_rd57
    // demosaic_bxb_rd58
    // demosaic_bxb_rd59
    // demosaic_bxb_rd60
    // demosaic_bxb_rd61
    // demosaic_bxb_rd62
    // demosaic_bxb_rd63
    // demosaic_bxb_rd64
    // demosaic_bxb_rd65
    // demosaic_bxb_rd66
    // demosaic_bxb_rd67
    // demosaic_bxb_rd68
    // demosaic_bxb_rd69
    // demosaic_bxb_rd70
    // demosaic_bxb_rd71
    // demosaic_bxb_rd72
    // demosaic_bxb_rd73
    // demosaic_bxb_rd74
    // demosaic_bxb_rd75
    // demosaic_bxb_rd76
    // demosaic_bxb_rd77
    // demosaic_bxb_rd78
    // demosaic_bxb_rd79
    // demosaic_bxb_rd80
    // demosaic_bxb_rd81
    // demosaic_bxb_rd82
    // demosaic_bxb_rd83
    // demosaic_bxb_rd84
    // demosaic_bxb_rd85
    // demosaic_bxb_rd86
    // demosaic_bxb_rd87
    // demosaic_bxb_rd88
    // demosaic_bxb_rd89
    // demosaic_bxb_rd90
    // demosaic_bxb_rd91
    // demosaic_bxb_rd92
    // demosaic_bxb_rd93
    // demosaic_bxb_rd94
    // demosaic_bxb_rd95

	hw_uint<1536> result;
	hw_uint<16> demosaic_bxb_rd0_res = demosaic_bxb_rd0_select(demosaic, d0, d1, dynamic_address);
	set_at<0, 1536>(result, demosaic_bxb_rd0_res);
	hw_uint<16> demosaic_bxb_rd1_res = demosaic_bxb_rd1_select(demosaic, d0, d1, dynamic_address);
	set_at<16, 1536>(result, demosaic_bxb_rd1_res);
	hw_uint<16> demosaic_bxb_rd2_res = demosaic_bxb_rd2_select(demosaic, d0, d1, dynamic_address);
	set_at<32, 1536>(result, demosaic_bxb_rd2_res);
	hw_uint<16> demosaic_bxb_rd3_res = demosaic_bxb_rd3_select(demosaic, d0, d1, dynamic_address);
	set_at<48, 1536>(result, demosaic_bxb_rd3_res);
	hw_uint<16> demosaic_bxb_rd4_res = demosaic_bxb_rd4_select(demosaic, d0, d1, dynamic_address);
	set_at<64, 1536>(result, demosaic_bxb_rd4_res);
	hw_uint<16> demosaic_bxb_rd5_res = demosaic_bxb_rd5_select(demosaic, d0, d1, dynamic_address);
	set_at<80, 1536>(result, demosaic_bxb_rd5_res);
	hw_uint<16> demosaic_bxb_rd6_res = demosaic_bxb_rd6_select(demosaic, d0, d1, dynamic_address);
	set_at<96, 1536>(result, demosaic_bxb_rd6_res);
	hw_uint<16> demosaic_bxb_rd7_res = demosaic_bxb_rd7_select(demosaic, d0, d1, dynamic_address);
	set_at<112, 1536>(result, demosaic_bxb_rd7_res);
	hw_uint<16> demosaic_bxb_rd8_res = demosaic_bxb_rd8_select(demosaic, d0, d1, dynamic_address);
	set_at<128, 1536>(result, demosaic_bxb_rd8_res);
	hw_uint<16> demosaic_bxb_rd9_res = demosaic_bxb_rd9_select(demosaic, d0, d1, dynamic_address);
	set_at<144, 1536>(result, demosaic_bxb_rd9_res);
	hw_uint<16> demosaic_bxb_rd10_res = demosaic_bxb_rd10_select(demosaic, d0, d1, dynamic_address);
	set_at<160, 1536>(result, demosaic_bxb_rd10_res);
	hw_uint<16> demosaic_bxb_rd11_res = demosaic_bxb_rd11_select(demosaic, d0, d1, dynamic_address);
	set_at<176, 1536>(result, demosaic_bxb_rd11_res);
	hw_uint<16> demosaic_bxb_rd12_res = demosaic_bxb_rd12_select(demosaic, d0, d1, dynamic_address);
	set_at<192, 1536>(result, demosaic_bxb_rd12_res);
	hw_uint<16> demosaic_bxb_rd13_res = demosaic_bxb_rd13_select(demosaic, d0, d1, dynamic_address);
	set_at<208, 1536>(result, demosaic_bxb_rd13_res);
	hw_uint<16> demosaic_bxb_rd14_res = demosaic_bxb_rd14_select(demosaic, d0, d1, dynamic_address);
	set_at<224, 1536>(result, demosaic_bxb_rd14_res);
	hw_uint<16> demosaic_bxb_rd15_res = demosaic_bxb_rd15_select(demosaic, d0, d1, dynamic_address);
	set_at<240, 1536>(result, demosaic_bxb_rd15_res);
	hw_uint<16> demosaic_bxb_rd16_res = demosaic_bxb_rd16_select(demosaic, d0, d1, dynamic_address);
	set_at<256, 1536>(result, demosaic_bxb_rd16_res);
	hw_uint<16> demosaic_bxb_rd17_res = demosaic_bxb_rd17_select(demosaic, d0, d1, dynamic_address);
	set_at<272, 1536>(result, demosaic_bxb_rd17_res);
	hw_uint<16> demosaic_bxb_rd18_res = demosaic_bxb_rd18_select(demosaic, d0, d1, dynamic_address);
	set_at<288, 1536>(result, demosaic_bxb_rd18_res);
	hw_uint<16> demosaic_bxb_rd19_res = demosaic_bxb_rd19_select(demosaic, d0, d1, dynamic_address);
	set_at<304, 1536>(result, demosaic_bxb_rd19_res);
	hw_uint<16> demosaic_bxb_rd20_res = demosaic_bxb_rd20_select(demosaic, d0, d1, dynamic_address);
	set_at<320, 1536>(result, demosaic_bxb_rd20_res);
	hw_uint<16> demosaic_bxb_rd21_res = demosaic_bxb_rd21_select(demosaic, d0, d1, dynamic_address);
	set_at<336, 1536>(result, demosaic_bxb_rd21_res);
	hw_uint<16> demosaic_bxb_rd22_res = demosaic_bxb_rd22_select(demosaic, d0, d1, dynamic_address);
	set_at<352, 1536>(result, demosaic_bxb_rd22_res);
	hw_uint<16> demosaic_bxb_rd23_res = demosaic_bxb_rd23_select(demosaic, d0, d1, dynamic_address);
	set_at<368, 1536>(result, demosaic_bxb_rd23_res);
	hw_uint<16> demosaic_bxb_rd24_res = demosaic_bxb_rd24_select(demosaic, d0, d1, dynamic_address);
	set_at<384, 1536>(result, demosaic_bxb_rd24_res);
	hw_uint<16> demosaic_bxb_rd25_res = demosaic_bxb_rd25_select(demosaic, d0, d1, dynamic_address);
	set_at<400, 1536>(result, demosaic_bxb_rd25_res);
	hw_uint<16> demosaic_bxb_rd26_res = demosaic_bxb_rd26_select(demosaic, d0, d1, dynamic_address);
	set_at<416, 1536>(result, demosaic_bxb_rd26_res);
	hw_uint<16> demosaic_bxb_rd27_res = demosaic_bxb_rd27_select(demosaic, d0, d1, dynamic_address);
	set_at<432, 1536>(result, demosaic_bxb_rd27_res);
	hw_uint<16> demosaic_bxb_rd28_res = demosaic_bxb_rd28_select(demosaic, d0, d1, dynamic_address);
	set_at<448, 1536>(result, demosaic_bxb_rd28_res);
	hw_uint<16> demosaic_bxb_rd29_res = demosaic_bxb_rd29_select(demosaic, d0, d1, dynamic_address);
	set_at<464, 1536>(result, demosaic_bxb_rd29_res);
	hw_uint<16> demosaic_bxb_rd30_res = demosaic_bxb_rd30_select(demosaic, d0, d1, dynamic_address);
	set_at<480, 1536>(result, demosaic_bxb_rd30_res);
	hw_uint<16> demosaic_bxb_rd31_res = demosaic_bxb_rd31_select(demosaic, d0, d1, dynamic_address);
	set_at<496, 1536>(result, demosaic_bxb_rd31_res);
	hw_uint<16> demosaic_bxb_rd32_res = demosaic_bxb_rd32_select(demosaic, d0, d1, dynamic_address);
	set_at<512, 1536>(result, demosaic_bxb_rd32_res);
	hw_uint<16> demosaic_bxb_rd33_res = demosaic_bxb_rd33_select(demosaic, d0, d1, dynamic_address);
	set_at<528, 1536>(result, demosaic_bxb_rd33_res);
	hw_uint<16> demosaic_bxb_rd34_res = demosaic_bxb_rd34_select(demosaic, d0, d1, dynamic_address);
	set_at<544, 1536>(result, demosaic_bxb_rd34_res);
	hw_uint<16> demosaic_bxb_rd35_res = demosaic_bxb_rd35_select(demosaic, d0, d1, dynamic_address);
	set_at<560, 1536>(result, demosaic_bxb_rd35_res);
	hw_uint<16> demosaic_bxb_rd36_res = demosaic_bxb_rd36_select(demosaic, d0, d1, dynamic_address);
	set_at<576, 1536>(result, demosaic_bxb_rd36_res);
	hw_uint<16> demosaic_bxb_rd37_res = demosaic_bxb_rd37_select(demosaic, d0, d1, dynamic_address);
	set_at<592, 1536>(result, demosaic_bxb_rd37_res);
	hw_uint<16> demosaic_bxb_rd38_res = demosaic_bxb_rd38_select(demosaic, d0, d1, dynamic_address);
	set_at<608, 1536>(result, demosaic_bxb_rd38_res);
	hw_uint<16> demosaic_bxb_rd39_res = demosaic_bxb_rd39_select(demosaic, d0, d1, dynamic_address);
	set_at<624, 1536>(result, demosaic_bxb_rd39_res);
	hw_uint<16> demosaic_bxb_rd40_res = demosaic_bxb_rd40_select(demosaic, d0, d1, dynamic_address);
	set_at<640, 1536>(result, demosaic_bxb_rd40_res);
	hw_uint<16> demosaic_bxb_rd41_res = demosaic_bxb_rd41_select(demosaic, d0, d1, dynamic_address);
	set_at<656, 1536>(result, demosaic_bxb_rd41_res);
	hw_uint<16> demosaic_bxb_rd42_res = demosaic_bxb_rd42_select(demosaic, d0, d1, dynamic_address);
	set_at<672, 1536>(result, demosaic_bxb_rd42_res);
	hw_uint<16> demosaic_bxb_rd43_res = demosaic_bxb_rd43_select(demosaic, d0, d1, dynamic_address);
	set_at<688, 1536>(result, demosaic_bxb_rd43_res);
	hw_uint<16> demosaic_bxb_rd44_res = demosaic_bxb_rd44_select(demosaic, d0, d1, dynamic_address);
	set_at<704, 1536>(result, demosaic_bxb_rd44_res);
	hw_uint<16> demosaic_bxb_rd45_res = demosaic_bxb_rd45_select(demosaic, d0, d1, dynamic_address);
	set_at<720, 1536>(result, demosaic_bxb_rd45_res);
	hw_uint<16> demosaic_bxb_rd46_res = demosaic_bxb_rd46_select(demosaic, d0, d1, dynamic_address);
	set_at<736, 1536>(result, demosaic_bxb_rd46_res);
	hw_uint<16> demosaic_bxb_rd47_res = demosaic_bxb_rd47_select(demosaic, d0, d1, dynamic_address);
	set_at<752, 1536>(result, demosaic_bxb_rd47_res);
	hw_uint<16> demosaic_bxb_rd48_res = demosaic_bxb_rd48_select(demosaic, d0, d1, dynamic_address);
	set_at<768, 1536>(result, demosaic_bxb_rd48_res);
	hw_uint<16> demosaic_bxb_rd49_res = demosaic_bxb_rd49_select(demosaic, d0, d1, dynamic_address);
	set_at<784, 1536>(result, demosaic_bxb_rd49_res);
	hw_uint<16> demosaic_bxb_rd50_res = demosaic_bxb_rd50_select(demosaic, d0, d1, dynamic_address);
	set_at<800, 1536>(result, demosaic_bxb_rd50_res);
	hw_uint<16> demosaic_bxb_rd51_res = demosaic_bxb_rd51_select(demosaic, d0, d1, dynamic_address);
	set_at<816, 1536>(result, demosaic_bxb_rd51_res);
	hw_uint<16> demosaic_bxb_rd52_res = demosaic_bxb_rd52_select(demosaic, d0, d1, dynamic_address);
	set_at<832, 1536>(result, demosaic_bxb_rd52_res);
	hw_uint<16> demosaic_bxb_rd53_res = demosaic_bxb_rd53_select(demosaic, d0, d1, dynamic_address);
	set_at<848, 1536>(result, demosaic_bxb_rd53_res);
	hw_uint<16> demosaic_bxb_rd54_res = demosaic_bxb_rd54_select(demosaic, d0, d1, dynamic_address);
	set_at<864, 1536>(result, demosaic_bxb_rd54_res);
	hw_uint<16> demosaic_bxb_rd55_res = demosaic_bxb_rd55_select(demosaic, d0, d1, dynamic_address);
	set_at<880, 1536>(result, demosaic_bxb_rd55_res);
	hw_uint<16> demosaic_bxb_rd56_res = demosaic_bxb_rd56_select(demosaic, d0, d1, dynamic_address);
	set_at<896, 1536>(result, demosaic_bxb_rd56_res);
	hw_uint<16> demosaic_bxb_rd57_res = demosaic_bxb_rd57_select(demosaic, d0, d1, dynamic_address);
	set_at<912, 1536>(result, demosaic_bxb_rd57_res);
	hw_uint<16> demosaic_bxb_rd58_res = demosaic_bxb_rd58_select(demosaic, d0, d1, dynamic_address);
	set_at<928, 1536>(result, demosaic_bxb_rd58_res);
	hw_uint<16> demosaic_bxb_rd59_res = demosaic_bxb_rd59_select(demosaic, d0, d1, dynamic_address);
	set_at<944, 1536>(result, demosaic_bxb_rd59_res);
	hw_uint<16> demosaic_bxb_rd60_res = demosaic_bxb_rd60_select(demosaic, d0, d1, dynamic_address);
	set_at<960, 1536>(result, demosaic_bxb_rd60_res);
	hw_uint<16> demosaic_bxb_rd61_res = demosaic_bxb_rd61_select(demosaic, d0, d1, dynamic_address);
	set_at<976, 1536>(result, demosaic_bxb_rd61_res);
	hw_uint<16> demosaic_bxb_rd62_res = demosaic_bxb_rd62_select(demosaic, d0, d1, dynamic_address);
	set_at<992, 1536>(result, demosaic_bxb_rd62_res);
	hw_uint<16> demosaic_bxb_rd63_res = demosaic_bxb_rd63_select(demosaic, d0, d1, dynamic_address);
	set_at<1008, 1536>(result, demosaic_bxb_rd63_res);
	hw_uint<16> demosaic_bxb_rd64_res = demosaic_bxb_rd64_select(demosaic, d0, d1, dynamic_address);
	set_at<1024, 1536>(result, demosaic_bxb_rd64_res);
	hw_uint<16> demosaic_bxb_rd65_res = demosaic_bxb_rd65_select(demosaic, d0, d1, dynamic_address);
	set_at<1040, 1536>(result, demosaic_bxb_rd65_res);
	hw_uint<16> demosaic_bxb_rd66_res = demosaic_bxb_rd66_select(demosaic, d0, d1, dynamic_address);
	set_at<1056, 1536>(result, demosaic_bxb_rd66_res);
	hw_uint<16> demosaic_bxb_rd67_res = demosaic_bxb_rd67_select(demosaic, d0, d1, dynamic_address);
	set_at<1072, 1536>(result, demosaic_bxb_rd67_res);
	hw_uint<16> demosaic_bxb_rd68_res = demosaic_bxb_rd68_select(demosaic, d0, d1, dynamic_address);
	set_at<1088, 1536>(result, demosaic_bxb_rd68_res);
	hw_uint<16> demosaic_bxb_rd69_res = demosaic_bxb_rd69_select(demosaic, d0, d1, dynamic_address);
	set_at<1104, 1536>(result, demosaic_bxb_rd69_res);
	hw_uint<16> demosaic_bxb_rd70_res = demosaic_bxb_rd70_select(demosaic, d0, d1, dynamic_address);
	set_at<1120, 1536>(result, demosaic_bxb_rd70_res);
	hw_uint<16> demosaic_bxb_rd71_res = demosaic_bxb_rd71_select(demosaic, d0, d1, dynamic_address);
	set_at<1136, 1536>(result, demosaic_bxb_rd71_res);
	hw_uint<16> demosaic_bxb_rd72_res = demosaic_bxb_rd72_select(demosaic, d0, d1, dynamic_address);
	set_at<1152, 1536>(result, demosaic_bxb_rd72_res);
	hw_uint<16> demosaic_bxb_rd73_res = demosaic_bxb_rd73_select(demosaic, d0, d1, dynamic_address);
	set_at<1168, 1536>(result, demosaic_bxb_rd73_res);
	hw_uint<16> demosaic_bxb_rd74_res = demosaic_bxb_rd74_select(demosaic, d0, d1, dynamic_address);
	set_at<1184, 1536>(result, demosaic_bxb_rd74_res);
	hw_uint<16> demosaic_bxb_rd75_res = demosaic_bxb_rd75_select(demosaic, d0, d1, dynamic_address);
	set_at<1200, 1536>(result, demosaic_bxb_rd75_res);
	hw_uint<16> demosaic_bxb_rd76_res = demosaic_bxb_rd76_select(demosaic, d0, d1, dynamic_address);
	set_at<1216, 1536>(result, demosaic_bxb_rd76_res);
	hw_uint<16> demosaic_bxb_rd77_res = demosaic_bxb_rd77_select(demosaic, d0, d1, dynamic_address);
	set_at<1232, 1536>(result, demosaic_bxb_rd77_res);
	hw_uint<16> demosaic_bxb_rd78_res = demosaic_bxb_rd78_select(demosaic, d0, d1, dynamic_address);
	set_at<1248, 1536>(result, demosaic_bxb_rd78_res);
	hw_uint<16> demosaic_bxb_rd79_res = demosaic_bxb_rd79_select(demosaic, d0, d1, dynamic_address);
	set_at<1264, 1536>(result, demosaic_bxb_rd79_res);
	hw_uint<16> demosaic_bxb_rd80_res = demosaic_bxb_rd80_select(demosaic, d0, d1, dynamic_address);
	set_at<1280, 1536>(result, demosaic_bxb_rd80_res);
	hw_uint<16> demosaic_bxb_rd81_res = demosaic_bxb_rd81_select(demosaic, d0, d1, dynamic_address);
	set_at<1296, 1536>(result, demosaic_bxb_rd81_res);
	hw_uint<16> demosaic_bxb_rd82_res = demosaic_bxb_rd82_select(demosaic, d0, d1, dynamic_address);
	set_at<1312, 1536>(result, demosaic_bxb_rd82_res);
	hw_uint<16> demosaic_bxb_rd83_res = demosaic_bxb_rd83_select(demosaic, d0, d1, dynamic_address);
	set_at<1328, 1536>(result, demosaic_bxb_rd83_res);
	hw_uint<16> demosaic_bxb_rd84_res = demosaic_bxb_rd84_select(demosaic, d0, d1, dynamic_address);
	set_at<1344, 1536>(result, demosaic_bxb_rd84_res);
	hw_uint<16> demosaic_bxb_rd85_res = demosaic_bxb_rd85_select(demosaic, d0, d1, dynamic_address);
	set_at<1360, 1536>(result, demosaic_bxb_rd85_res);
	hw_uint<16> demosaic_bxb_rd86_res = demosaic_bxb_rd86_select(demosaic, d0, d1, dynamic_address);
	set_at<1376, 1536>(result, demosaic_bxb_rd86_res);
	hw_uint<16> demosaic_bxb_rd87_res = demosaic_bxb_rd87_select(demosaic, d0, d1, dynamic_address);
	set_at<1392, 1536>(result, demosaic_bxb_rd87_res);
	hw_uint<16> demosaic_bxb_rd88_res = demosaic_bxb_rd88_select(demosaic, d0, d1, dynamic_address);
	set_at<1408, 1536>(result, demosaic_bxb_rd88_res);
	hw_uint<16> demosaic_bxb_rd89_res = demosaic_bxb_rd89_select(demosaic, d0, d1, dynamic_address);
	set_at<1424, 1536>(result, demosaic_bxb_rd89_res);
	hw_uint<16> demosaic_bxb_rd90_res = demosaic_bxb_rd90_select(demosaic, d0, d1, dynamic_address);
	set_at<1440, 1536>(result, demosaic_bxb_rd90_res);
	hw_uint<16> demosaic_bxb_rd91_res = demosaic_bxb_rd91_select(demosaic, d0, d1, dynamic_address);
	set_at<1456, 1536>(result, demosaic_bxb_rd91_res);
	hw_uint<16> demosaic_bxb_rd92_res = demosaic_bxb_rd92_select(demosaic, d0, d1, dynamic_address);
	set_at<1472, 1536>(result, demosaic_bxb_rd92_res);
	hw_uint<16> demosaic_bxb_rd93_res = demosaic_bxb_rd93_select(demosaic, d0, d1, dynamic_address);
	set_at<1488, 1536>(result, demosaic_bxb_rd93_res);
	hw_uint<16> demosaic_bxb_rd94_res = demosaic_bxb_rd94_select(demosaic, d0, d1, dynamic_address);
	set_at<1504, 1536>(result, demosaic_bxb_rd94_res);
	hw_uint<16> demosaic_bxb_rd95_res = demosaic_bxb_rd95_select(demosaic, d0, d1, dynamic_address);
	set_at<1520, 1536>(result, demosaic_bxb_rd95_res);
	return result;
}

// demosaic_diff_update_0_read
//	demosaic_diff_rd0
//	demosaic_diff_rd1
//	demosaic_diff_rd2
//	demosaic_diff_rd3
//	demosaic_diff_rd4
//	demosaic_diff_rd5
//	demosaic_diff_rd6
//	demosaic_diff_rd7
//	demosaic_diff_rd8
//	demosaic_diff_rd9
//	demosaic_diff_rd10
//	demosaic_diff_rd11
//	demosaic_diff_rd12
//	demosaic_diff_rd13
//	demosaic_diff_rd14
//	demosaic_diff_rd15
//	demosaic_diff_rd16
//	demosaic_diff_rd17
//	demosaic_diff_rd18
//	demosaic_diff_rd19
//	demosaic_diff_rd20
//	demosaic_diff_rd21
//	demosaic_diff_rd22
//	demosaic_diff_rd23
//	demosaic_diff_rd24
//	demosaic_diff_rd25
//	demosaic_diff_rd26
//	demosaic_diff_rd27
//	demosaic_diff_rd28
//	demosaic_diff_rd29
//	demosaic_diff_rd30
//	demosaic_diff_rd31
inline hw_uint<512> demosaic_demosaic_diff_update_0_read_bundle_read(demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // demosaic_diff_rd0
    // demosaic_diff_rd1
    // demosaic_diff_rd2
    // demosaic_diff_rd3
    // demosaic_diff_rd4
    // demosaic_diff_rd5
    // demosaic_diff_rd6
    // demosaic_diff_rd7
    // demosaic_diff_rd8
    // demosaic_diff_rd9
    // demosaic_diff_rd10
    // demosaic_diff_rd11
    // demosaic_diff_rd12
    // demosaic_diff_rd13
    // demosaic_diff_rd14
    // demosaic_diff_rd15
    // demosaic_diff_rd16
    // demosaic_diff_rd17
    // demosaic_diff_rd18
    // demosaic_diff_rd19
    // demosaic_diff_rd20
    // demosaic_diff_rd21
    // demosaic_diff_rd22
    // demosaic_diff_rd23
    // demosaic_diff_rd24
    // demosaic_diff_rd25
    // demosaic_diff_rd26
    // demosaic_diff_rd27
    // demosaic_diff_rd28
    // demosaic_diff_rd29
    // demosaic_diff_rd30
    // demosaic_diff_rd31

	hw_uint<512> result;
	hw_uint<16> demosaic_diff_rd0_res = demosaic_diff_rd0_select(demosaic, d0, d1, dynamic_address);
	set_at<0, 512>(result, demosaic_diff_rd0_res);
	hw_uint<16> demosaic_diff_rd1_res = demosaic_diff_rd1_select(demosaic, d0, d1, dynamic_address);
	set_at<16, 512>(result, demosaic_diff_rd1_res);
	hw_uint<16> demosaic_diff_rd2_res = demosaic_diff_rd2_select(demosaic, d0, d1, dynamic_address);
	set_at<32, 512>(result, demosaic_diff_rd2_res);
	hw_uint<16> demosaic_diff_rd3_res = demosaic_diff_rd3_select(demosaic, d0, d1, dynamic_address);
	set_at<48, 512>(result, demosaic_diff_rd3_res);
	hw_uint<16> demosaic_diff_rd4_res = demosaic_diff_rd4_select(demosaic, d0, d1, dynamic_address);
	set_at<64, 512>(result, demosaic_diff_rd4_res);
	hw_uint<16> demosaic_diff_rd5_res = demosaic_diff_rd5_select(demosaic, d0, d1, dynamic_address);
	set_at<80, 512>(result, demosaic_diff_rd5_res);
	hw_uint<16> demosaic_diff_rd6_res = demosaic_diff_rd6_select(demosaic, d0, d1, dynamic_address);
	set_at<96, 512>(result, demosaic_diff_rd6_res);
	hw_uint<16> demosaic_diff_rd7_res = demosaic_diff_rd7_select(demosaic, d0, d1, dynamic_address);
	set_at<112, 512>(result, demosaic_diff_rd7_res);
	hw_uint<16> demosaic_diff_rd8_res = demosaic_diff_rd8_select(demosaic, d0, d1, dynamic_address);
	set_at<128, 512>(result, demosaic_diff_rd8_res);
	hw_uint<16> demosaic_diff_rd9_res = demosaic_diff_rd9_select(demosaic, d0, d1, dynamic_address);
	set_at<144, 512>(result, demosaic_diff_rd9_res);
	hw_uint<16> demosaic_diff_rd10_res = demosaic_diff_rd10_select(demosaic, d0, d1, dynamic_address);
	set_at<160, 512>(result, demosaic_diff_rd10_res);
	hw_uint<16> demosaic_diff_rd11_res = demosaic_diff_rd11_select(demosaic, d0, d1, dynamic_address);
	set_at<176, 512>(result, demosaic_diff_rd11_res);
	hw_uint<16> demosaic_diff_rd12_res = demosaic_diff_rd12_select(demosaic, d0, d1, dynamic_address);
	set_at<192, 512>(result, demosaic_diff_rd12_res);
	hw_uint<16> demosaic_diff_rd13_res = demosaic_diff_rd13_select(demosaic, d0, d1, dynamic_address);
	set_at<208, 512>(result, demosaic_diff_rd13_res);
	hw_uint<16> demosaic_diff_rd14_res = demosaic_diff_rd14_select(demosaic, d0, d1, dynamic_address);
	set_at<224, 512>(result, demosaic_diff_rd14_res);
	hw_uint<16> demosaic_diff_rd15_res = demosaic_diff_rd15_select(demosaic, d0, d1, dynamic_address);
	set_at<240, 512>(result, demosaic_diff_rd15_res);
	hw_uint<16> demosaic_diff_rd16_res = demosaic_diff_rd16_select(demosaic, d0, d1, dynamic_address);
	set_at<256, 512>(result, demosaic_diff_rd16_res);
	hw_uint<16> demosaic_diff_rd17_res = demosaic_diff_rd17_select(demosaic, d0, d1, dynamic_address);
	set_at<272, 512>(result, demosaic_diff_rd17_res);
	hw_uint<16> demosaic_diff_rd18_res = demosaic_diff_rd18_select(demosaic, d0, d1, dynamic_address);
	set_at<288, 512>(result, demosaic_diff_rd18_res);
	hw_uint<16> demosaic_diff_rd19_res = demosaic_diff_rd19_select(demosaic, d0, d1, dynamic_address);
	set_at<304, 512>(result, demosaic_diff_rd19_res);
	hw_uint<16> demosaic_diff_rd20_res = demosaic_diff_rd20_select(demosaic, d0, d1, dynamic_address);
	set_at<320, 512>(result, demosaic_diff_rd20_res);
	hw_uint<16> demosaic_diff_rd21_res = demosaic_diff_rd21_select(demosaic, d0, d1, dynamic_address);
	set_at<336, 512>(result, demosaic_diff_rd21_res);
	hw_uint<16> demosaic_diff_rd22_res = demosaic_diff_rd22_select(demosaic, d0, d1, dynamic_address);
	set_at<352, 512>(result, demosaic_diff_rd22_res);
	hw_uint<16> demosaic_diff_rd23_res = demosaic_diff_rd23_select(demosaic, d0, d1, dynamic_address);
	set_at<368, 512>(result, demosaic_diff_rd23_res);
	hw_uint<16> demosaic_diff_rd24_res = demosaic_diff_rd24_select(demosaic, d0, d1, dynamic_address);
	set_at<384, 512>(result, demosaic_diff_rd24_res);
	hw_uint<16> demosaic_diff_rd25_res = demosaic_diff_rd25_select(demosaic, d0, d1, dynamic_address);
	set_at<400, 512>(result, demosaic_diff_rd25_res);
	hw_uint<16> demosaic_diff_rd26_res = demosaic_diff_rd26_select(demosaic, d0, d1, dynamic_address);
	set_at<416, 512>(result, demosaic_diff_rd26_res);
	hw_uint<16> demosaic_diff_rd27_res = demosaic_diff_rd27_select(demosaic, d0, d1, dynamic_address);
	set_at<432, 512>(result, demosaic_diff_rd27_res);
	hw_uint<16> demosaic_diff_rd28_res = demosaic_diff_rd28_select(demosaic, d0, d1, dynamic_address);
	set_at<448, 512>(result, demosaic_diff_rd28_res);
	hw_uint<16> demosaic_diff_rd29_res = demosaic_diff_rd29_select(demosaic, d0, d1, dynamic_address);
	set_at<464, 512>(result, demosaic_diff_rd29_res);
	hw_uint<16> demosaic_diff_rd30_res = demosaic_diff_rd30_select(demosaic, d0, d1, dynamic_address);
	set_at<480, 512>(result, demosaic_diff_rd30_res);
	hw_uint<16> demosaic_diff_rd31_res = demosaic_diff_rd31_select(demosaic, d0, d1, dynamic_address);
	set_at<496, 512>(result, demosaic_diff_rd31_res);
	return result;
}

// demosaic_update_0_write
//	demosaic_demosaic_update_0_write0
//	demosaic_demosaic_update_0_write1
//	demosaic_demosaic_update_0_write2
//	demosaic_demosaic_update_0_write3
//	demosaic_demosaic_update_0_write4
//	demosaic_demosaic_update_0_write5
//	demosaic_demosaic_update_0_write6
//	demosaic_demosaic_update_0_write7
//	demosaic_demosaic_update_0_write8
//	demosaic_demosaic_update_0_write9
//	demosaic_demosaic_update_0_write10
//	demosaic_demosaic_update_0_write11
//	demosaic_demosaic_update_0_write12
//	demosaic_demosaic_update_0_write13
//	demosaic_demosaic_update_0_write14
//	demosaic_demosaic_update_0_write15
//	demosaic_demosaic_update_0_write16
//	demosaic_demosaic_update_0_write17
//	demosaic_demosaic_update_0_write18
//	demosaic_demosaic_update_0_write19
//	demosaic_demosaic_update_0_write20
//	demosaic_demosaic_update_0_write21
//	demosaic_demosaic_update_0_write22
//	demosaic_demosaic_update_0_write23
//	demosaic_demosaic_update_0_write24
//	demosaic_demosaic_update_0_write25
//	demosaic_demosaic_update_0_write26
//	demosaic_demosaic_update_0_write27
//	demosaic_demosaic_update_0_write28
//	demosaic_demosaic_update_0_write29
//	demosaic_demosaic_update_0_write30
//	demosaic_demosaic_update_0_write31
inline void demosaic_demosaic_update_0_write_bundle_write(hw_uint<512>& demosaic_update_0_write, demosaic_cache& demosaic, int d0, int d1, int dynamic_address) {
	hw_uint<16> demosaic_demosaic_update_0_write0_res = demosaic_update_0_write.extract<0, 15>();
	demosaic_demosaic_update_0_write0_write(demosaic_demosaic_update_0_write0_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write1_res = demosaic_update_0_write.extract<16, 31>();
	demosaic_demosaic_update_0_write1_write(demosaic_demosaic_update_0_write1_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write2_res = demosaic_update_0_write.extract<32, 47>();
	demosaic_demosaic_update_0_write2_write(demosaic_demosaic_update_0_write2_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write3_res = demosaic_update_0_write.extract<48, 63>();
	demosaic_demosaic_update_0_write3_write(demosaic_demosaic_update_0_write3_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write4_res = demosaic_update_0_write.extract<64, 79>();
	demosaic_demosaic_update_0_write4_write(demosaic_demosaic_update_0_write4_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write5_res = demosaic_update_0_write.extract<80, 95>();
	demosaic_demosaic_update_0_write5_write(demosaic_demosaic_update_0_write5_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write6_res = demosaic_update_0_write.extract<96, 111>();
	demosaic_demosaic_update_0_write6_write(demosaic_demosaic_update_0_write6_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write7_res = demosaic_update_0_write.extract<112, 127>();
	demosaic_demosaic_update_0_write7_write(demosaic_demosaic_update_0_write7_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write8_res = demosaic_update_0_write.extract<128, 143>();
	demosaic_demosaic_update_0_write8_write(demosaic_demosaic_update_0_write8_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write9_res = demosaic_update_0_write.extract<144, 159>();
	demosaic_demosaic_update_0_write9_write(demosaic_demosaic_update_0_write9_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write10_res = demosaic_update_0_write.extract<160, 175>();
	demosaic_demosaic_update_0_write10_write(demosaic_demosaic_update_0_write10_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write11_res = demosaic_update_0_write.extract<176, 191>();
	demosaic_demosaic_update_0_write11_write(demosaic_demosaic_update_0_write11_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write12_res = demosaic_update_0_write.extract<192, 207>();
	demosaic_demosaic_update_0_write12_write(demosaic_demosaic_update_0_write12_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write13_res = demosaic_update_0_write.extract<208, 223>();
	demosaic_demosaic_update_0_write13_write(demosaic_demosaic_update_0_write13_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write14_res = demosaic_update_0_write.extract<224, 239>();
	demosaic_demosaic_update_0_write14_write(demosaic_demosaic_update_0_write14_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write15_res = demosaic_update_0_write.extract<240, 255>();
	demosaic_demosaic_update_0_write15_write(demosaic_demosaic_update_0_write15_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write16_res = demosaic_update_0_write.extract<256, 271>();
	demosaic_demosaic_update_0_write16_write(demosaic_demosaic_update_0_write16_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write17_res = demosaic_update_0_write.extract<272, 287>();
	demosaic_demosaic_update_0_write17_write(demosaic_demosaic_update_0_write17_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write18_res = demosaic_update_0_write.extract<288, 303>();
	demosaic_demosaic_update_0_write18_write(demosaic_demosaic_update_0_write18_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write19_res = demosaic_update_0_write.extract<304, 319>();
	demosaic_demosaic_update_0_write19_write(demosaic_demosaic_update_0_write19_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write20_res = demosaic_update_0_write.extract<320, 335>();
	demosaic_demosaic_update_0_write20_write(demosaic_demosaic_update_0_write20_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write21_res = demosaic_update_0_write.extract<336, 351>();
	demosaic_demosaic_update_0_write21_write(demosaic_demosaic_update_0_write21_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write22_res = demosaic_update_0_write.extract<352, 367>();
	demosaic_demosaic_update_0_write22_write(demosaic_demosaic_update_0_write22_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write23_res = demosaic_update_0_write.extract<368, 383>();
	demosaic_demosaic_update_0_write23_write(demosaic_demosaic_update_0_write23_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write24_res = demosaic_update_0_write.extract<384, 399>();
	demosaic_demosaic_update_0_write24_write(demosaic_demosaic_update_0_write24_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write25_res = demosaic_update_0_write.extract<400, 415>();
	demosaic_demosaic_update_0_write25_write(demosaic_demosaic_update_0_write25_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write26_res = demosaic_update_0_write.extract<416, 431>();
	demosaic_demosaic_update_0_write26_write(demosaic_demosaic_update_0_write26_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write27_res = demosaic_update_0_write.extract<432, 447>();
	demosaic_demosaic_update_0_write27_write(demosaic_demosaic_update_0_write27_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write28_res = demosaic_update_0_write.extract<448, 463>();
	demosaic_demosaic_update_0_write28_write(demosaic_demosaic_update_0_write28_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write29_res = demosaic_update_0_write.extract<464, 479>();
	demosaic_demosaic_update_0_write29_write(demosaic_demosaic_update_0_write29_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write30_res = demosaic_update_0_write.extract<480, 495>();
	demosaic_demosaic_update_0_write30_write(demosaic_demosaic_update_0_write30_res, demosaic, d0, d1, dynamic_address);
	hw_uint<16> demosaic_demosaic_update_0_write31_res = demosaic_update_0_write.extract<496, 511>();
	demosaic_demosaic_update_0_write31_write(demosaic_demosaic_update_0_write31_res, demosaic, d0, d1, dynamic_address);
}

struct demosaic_bx_demosaic_bx_update_0_write0_merged_banks_3_cache {
	// RAM Box: {[0, 1888], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write1_merged_banks_3_cache {
	// RAM Box: {[1, 1889], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write10_merged_banks_3_cache {
	// RAM Box: {[10, 1898], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write11_merged_banks_3_cache {
	// RAM Box: {[11, 1899], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write12_merged_banks_3_cache {
	// RAM Box: {[12, 1900], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write13_merged_banks_3_cache {
	// RAM Box: {[13, 1901], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write14_merged_banks_3_cache {
	// RAM Box: {[14, 1902], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write15_merged_banks_3_cache {
	// RAM Box: {[15, 1903], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write16_merged_banks_3_cache {
	// RAM Box: {[16, 1904], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write17_merged_banks_3_cache {
	// RAM Box: {[17, 1905], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write18_merged_banks_3_cache {
	// RAM Box: {[18, 1906], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write19_merged_banks_3_cache {
	// RAM Box: {[19, 1907], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write2_merged_banks_3_cache {
	// RAM Box: {[2, 1890], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write20_merged_banks_3_cache {
	// RAM Box: {[20, 1908], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write21_merged_banks_3_cache {
	// RAM Box: {[21, 1909], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write22_merged_banks_3_cache {
	// RAM Box: {[22, 1910], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write23_merged_banks_3_cache {
	// RAM Box: {[23, 1911], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write24_merged_banks_3_cache {
	// RAM Box: {[24, 1912], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write25_merged_banks_3_cache {
	// RAM Box: {[25, 1913], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write26_merged_banks_3_cache {
	// RAM Box: {[26, 1914], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write27_merged_banks_3_cache {
	// RAM Box: {[27, 1915], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write28_merged_banks_3_cache {
	// RAM Box: {[28, 1916], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write29_merged_banks_3_cache {
	// RAM Box: {[29, 1917], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write3_merged_banks_3_cache {
	// RAM Box: {[3, 1891], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write30_merged_banks_3_cache {
	// RAM Box: {[30, 1918], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write31_merged_banks_3_cache {
	// RAM Box: {[31, 1919], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write4_merged_banks_3_cache {
	// RAM Box: {[4, 1892], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write5_merged_banks_3_cache {
	// RAM Box: {[5, 1893], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write6_merged_banks_3_cache {
	// RAM Box: {[6, 1894], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write7_merged_banks_3_cache {
	// RAM Box: {[7, 1895], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write8_merged_banks_3_cache {
	// RAM Box: {[8, 1896], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_demosaic_bx_update_0_write9_merged_banks_3_cache {
	// RAM Box: {[9, 1897], [0, 1081]}
	// Capacity: 121
	// # of read delays: 3
  // 0, 60, 120
	hw_uint<16> f0;
	fifo<hw_uint<16>, 59> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 59> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_59() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f1.back();
	}

	inline hw_uint<16> peek_60() {
		return f2;
	}

	inline hw_uint<16> peek_119() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_120() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 59
    f2 = f1.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 59 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct demosaic_bx_cache {
  // Reader addrs...
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[3 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[4 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[5 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[6 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[7 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[8 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[9 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[10 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[11 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[12 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[13 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[14 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[15 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[1 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[16 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[17 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[18 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[19 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[20 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[21 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[22 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[23 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[24 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[25 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[2 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[26 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[27 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[28 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[29 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[30 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_byb_update_0[d0, d1] -> demosaic_bx[31 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // # of banks: 32
  demosaic_bx_demosaic_bx_update_0_write0_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write0_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write1_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write1_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write10_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write10_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write11_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write11_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write12_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write12_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write13_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write13_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write14_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write14_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write15_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write15_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write16_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write16_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write17_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write17_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write18_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write18_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write19_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write19_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write2_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write2_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write20_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write20_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write21_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write21_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write22_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write22_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write23_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write23_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write24_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write24_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write25_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write25_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write26_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write26_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write27_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write27_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write28_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write28_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write29_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write29_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write3_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write3_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write30_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write30_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write31_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write31_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write4_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write4_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write5_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write5_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write6_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write6_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write7_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write7_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write8_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write8_merged_banks_3;
  demosaic_bx_demosaic_bx_update_0_write9_merged_banks_3_cache demosaic_bx_demosaic_bx_update_0_write9_merged_banks_3;
};



inline void demosaic_bx_demosaic_bx_update_0_write0_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write0, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write0_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write0);
}

inline void demosaic_bx_demosaic_bx_update_0_write1_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write1, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write1_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write1);
}

inline void demosaic_bx_demosaic_bx_update_0_write10_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write10, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write10_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write10);
}

inline void demosaic_bx_demosaic_bx_update_0_write11_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write11, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write11_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write11);
}

inline void demosaic_bx_demosaic_bx_update_0_write12_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write12, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write12_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write12);
}

inline void demosaic_bx_demosaic_bx_update_0_write13_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write13, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write13_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write13);
}

inline void demosaic_bx_demosaic_bx_update_0_write14_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write14, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write14_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write14);
}

inline void demosaic_bx_demosaic_bx_update_0_write15_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write15, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write15_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write15);
}

inline void demosaic_bx_demosaic_bx_update_0_write16_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write16, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write16_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write16);
}

inline void demosaic_bx_demosaic_bx_update_0_write17_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write17, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write17_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write17);
}

inline void demosaic_bx_demosaic_bx_update_0_write18_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write18, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write18_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write18);
}

inline void demosaic_bx_demosaic_bx_update_0_write19_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write19, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write19_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write19);
}

inline void demosaic_bx_demosaic_bx_update_0_write2_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write2, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write2_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write2);
}

inline void demosaic_bx_demosaic_bx_update_0_write20_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write20, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write20_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write20);
}

inline void demosaic_bx_demosaic_bx_update_0_write21_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write21, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write21_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write21);
}

inline void demosaic_bx_demosaic_bx_update_0_write22_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write22, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write22_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write22);
}

inline void demosaic_bx_demosaic_bx_update_0_write23_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write23, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write23_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write23);
}

inline void demosaic_bx_demosaic_bx_update_0_write24_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write24, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write24_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write24);
}

inline void demosaic_bx_demosaic_bx_update_0_write25_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write25, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write25_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write25);
}

inline void demosaic_bx_demosaic_bx_update_0_write26_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write26, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write26_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write26);
}

inline void demosaic_bx_demosaic_bx_update_0_write27_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write27, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write27_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write27);
}

inline void demosaic_bx_demosaic_bx_update_0_write28_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write28, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write28_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write28);
}

inline void demosaic_bx_demosaic_bx_update_0_write29_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write29, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write29_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write29);
}

inline void demosaic_bx_demosaic_bx_update_0_write3_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write3, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write3_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write3);
}

inline void demosaic_bx_demosaic_bx_update_0_write30_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write30, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write30_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write30);
}

inline void demosaic_bx_demosaic_bx_update_0_write31_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write31, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write31_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write31);
}

inline void demosaic_bx_demosaic_bx_update_0_write4_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write4, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write4_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write4);
}

inline void demosaic_bx_demosaic_bx_update_0_write5_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write5, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write5_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write5);
}

inline void demosaic_bx_demosaic_bx_update_0_write6_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write6, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write6_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write6);
}

inline void demosaic_bx_demosaic_bx_update_0_write7_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write7, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write7_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write7);
}

inline void demosaic_bx_demosaic_bx_update_0_write8_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write8, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write8_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write8);
}

inline void demosaic_bx_demosaic_bx_update_0_write9_write(hw_uint<16>& demosaic_bx_demosaic_bx_update_0_write9, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  demosaic_bx.demosaic_bx_demosaic_bx_update_0_write9_merged_banks_3.push(demosaic_bx_demosaic_bx_update_0_write9);
}

inline hw_uint<16> demosaic_byb_rd0_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd0 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write0 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write0_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd1_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd1 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write0 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write0_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd10_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd10 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[3 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write3 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write3_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd11_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd11 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[3 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write3 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write3_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd12_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd12 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write4 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write4_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd13_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd13 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[4 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write4 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write4_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd14_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd14 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[4 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write4 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write4_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd15_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd15 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write5 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write5_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd16_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd16 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[5 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write5 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write5_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd17_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd17 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[5 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write5 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write5_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd18_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd18 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write6 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write6_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd19_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd19 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[6 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write6 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write6_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd2_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd2 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write0 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write0_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd20_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd20 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[6 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write6 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write6_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd21_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd21 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write7 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write7_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd22_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd22 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[7 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write7 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write7_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd23_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd23 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[7 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write7 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write7_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd24_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd24 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write8 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write8_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd25_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd25 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[8 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write8 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write8_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd26_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd26 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[8 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write8 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write8_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd27_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd27 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write9 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write9_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd28_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd28 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[9 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write9 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write9_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd29_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd29 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[9 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write9 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write9_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd3_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd3 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write1 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write1_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd30_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd30 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write10 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write10_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd31_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd31 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[10 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write10 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write10_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd32_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd32 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[10 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write10 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write10_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd33_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd33 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write11 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write11_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd34_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd34 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[11 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write11 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write11_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd35_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd35 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[11 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write11 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write11_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd36_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd36 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write12 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write12_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd37_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd37 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[12 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write12 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write12_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd38_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd38 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[12 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write12 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write12_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd39_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd39 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write13 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write13_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd4_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd4 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[1 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write1 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write1_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd40_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd40 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[13 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write13 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write13_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd41_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd41 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[13 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write13 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write13_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd42_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd42 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write14 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write14_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd43_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd43 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[14 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write14 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write14_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd44_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd44 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[14 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write14 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write14_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd45_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd45 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write15 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write15_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd46_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd46 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[15 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write15 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write15_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd47_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd47 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[15 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write15 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write15_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd48_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd48 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write16 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write16_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd49_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd49 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[16 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write16 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write16_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd5_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd5 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[1 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write1 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write1_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd50_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd50 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[16 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write16 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write16_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd51_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd51 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write17 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write17_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd52_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd52 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[17 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write17 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write17_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd53_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd53 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[17 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write17 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write17_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd54_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd54 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write18 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write18_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd55_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd55 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[18 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write18 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write18_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd56_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd56 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[18 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write18 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write18_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd57_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd57 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write19 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write19_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd58_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd58 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[19 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write19 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write19_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd59_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd59 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[19 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write19 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write19_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd6_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd6 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write2 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write2_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd60_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd60 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write20 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write20_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd61_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd61 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[20 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write20 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write20_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd62_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd62 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[20 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write20 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write20_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd63_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd63 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write21 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write21_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd64_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd64 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[21 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write21 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write21_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd65_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd65 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[21 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write21 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write21_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd66_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd66 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write22 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write22_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd67_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd67 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[22 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write22 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write22_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd68_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd68 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[22 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write22 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write22_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd69_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd69 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write23 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write23_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd7_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd7 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[2 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write2 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write2_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd70_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd70 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[23 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write23 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write23_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd71_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd71 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[23 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write23 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write23_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd72_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd72 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write24 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write24_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd73_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd73 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[24 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write24 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write24_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd74_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd74 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[24 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write24 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write24_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd75_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd75 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write25 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write25_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd76_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd76 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[25 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write25 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write25_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd77_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd77 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[25 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write25 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write25_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd78_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd78 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write26 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write26_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd79_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd79 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[26 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write26 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write26_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd8_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd8 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[2 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write2 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write2_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd80_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd80 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[26 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write26 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write26_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd81_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd81 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write27 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write27_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd82_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd82 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[27 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write27 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write27_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd83_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd83 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[27 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write27 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write27_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd84_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd84 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write28 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write28_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd85_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd85 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[28 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write28 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write28_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd86_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd86 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[28 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write28 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write28_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd87_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd87 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write29 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write29_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd88_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd88 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[29 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write29 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write29_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd89_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd89 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[29 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write29 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write29_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd9_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd9 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write3 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write3_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd90_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd90 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write30 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write30_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd91_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd91 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[30 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write30 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write30_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd92_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd92 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[30 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write30 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write30_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd93_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd93 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write31 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write31_merged_banks_3.peek_120();
  return value_demosaic_bx_demosaic_bx_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd94_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd94 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[31 + 32d0, 1 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write31 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write31_merged_banks_3.peek_60();
  return value_demosaic_bx_demosaic_bx_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_byb_rd95_select(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_byb_rd95 read pattern: { demosaic_byb_update_0[d0, d1] -> demosaic_bx[31 + 32d0, 2 + d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bx_demosaic_bx_update_0_write31 = demosaic_bx.demosaic_bx_demosaic_bx_update_0_write31_merged_banks_3.peek_0();
  return value_demosaic_bx_demosaic_bx_update_0_write31;
  return 0;
}

// # of bundles = 2
// demosaic_bx_update_0_write
//	demosaic_bx_demosaic_bx_update_0_write0
//	demosaic_bx_demosaic_bx_update_0_write1
//	demosaic_bx_demosaic_bx_update_0_write2
//	demosaic_bx_demosaic_bx_update_0_write3
//	demosaic_bx_demosaic_bx_update_0_write4
//	demosaic_bx_demosaic_bx_update_0_write5
//	demosaic_bx_demosaic_bx_update_0_write6
//	demosaic_bx_demosaic_bx_update_0_write7
//	demosaic_bx_demosaic_bx_update_0_write8
//	demosaic_bx_demosaic_bx_update_0_write9
//	demosaic_bx_demosaic_bx_update_0_write10
//	demosaic_bx_demosaic_bx_update_0_write11
//	demosaic_bx_demosaic_bx_update_0_write12
//	demosaic_bx_demosaic_bx_update_0_write13
//	demosaic_bx_demosaic_bx_update_0_write14
//	demosaic_bx_demosaic_bx_update_0_write15
//	demosaic_bx_demosaic_bx_update_0_write16
//	demosaic_bx_demosaic_bx_update_0_write17
//	demosaic_bx_demosaic_bx_update_0_write18
//	demosaic_bx_demosaic_bx_update_0_write19
//	demosaic_bx_demosaic_bx_update_0_write20
//	demosaic_bx_demosaic_bx_update_0_write21
//	demosaic_bx_demosaic_bx_update_0_write22
//	demosaic_bx_demosaic_bx_update_0_write23
//	demosaic_bx_demosaic_bx_update_0_write24
//	demosaic_bx_demosaic_bx_update_0_write25
//	demosaic_bx_demosaic_bx_update_0_write26
//	demosaic_bx_demosaic_bx_update_0_write27
//	demosaic_bx_demosaic_bx_update_0_write28
//	demosaic_bx_demosaic_bx_update_0_write29
//	demosaic_bx_demosaic_bx_update_0_write30
//	demosaic_bx_demosaic_bx_update_0_write31
inline void demosaic_bx_demosaic_bx_update_0_write_bundle_write(hw_uint<512>& demosaic_bx_update_0_write, demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write0_res = demosaic_bx_update_0_write.extract<0, 15>();
	demosaic_bx_demosaic_bx_update_0_write0_write(demosaic_bx_demosaic_bx_update_0_write0_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write1_res = demosaic_bx_update_0_write.extract<16, 31>();
	demosaic_bx_demosaic_bx_update_0_write1_write(demosaic_bx_demosaic_bx_update_0_write1_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write2_res = demosaic_bx_update_0_write.extract<32, 47>();
	demosaic_bx_demosaic_bx_update_0_write2_write(demosaic_bx_demosaic_bx_update_0_write2_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write3_res = demosaic_bx_update_0_write.extract<48, 63>();
	demosaic_bx_demosaic_bx_update_0_write3_write(demosaic_bx_demosaic_bx_update_0_write3_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write4_res = demosaic_bx_update_0_write.extract<64, 79>();
	demosaic_bx_demosaic_bx_update_0_write4_write(demosaic_bx_demosaic_bx_update_0_write4_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write5_res = demosaic_bx_update_0_write.extract<80, 95>();
	demosaic_bx_demosaic_bx_update_0_write5_write(demosaic_bx_demosaic_bx_update_0_write5_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write6_res = demosaic_bx_update_0_write.extract<96, 111>();
	demosaic_bx_demosaic_bx_update_0_write6_write(demosaic_bx_demosaic_bx_update_0_write6_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write7_res = demosaic_bx_update_0_write.extract<112, 127>();
	demosaic_bx_demosaic_bx_update_0_write7_write(demosaic_bx_demosaic_bx_update_0_write7_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write8_res = demosaic_bx_update_0_write.extract<128, 143>();
	demosaic_bx_demosaic_bx_update_0_write8_write(demosaic_bx_demosaic_bx_update_0_write8_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write9_res = demosaic_bx_update_0_write.extract<144, 159>();
	demosaic_bx_demosaic_bx_update_0_write9_write(demosaic_bx_demosaic_bx_update_0_write9_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write10_res = demosaic_bx_update_0_write.extract<160, 175>();
	demosaic_bx_demosaic_bx_update_0_write10_write(demosaic_bx_demosaic_bx_update_0_write10_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write11_res = demosaic_bx_update_0_write.extract<176, 191>();
	demosaic_bx_demosaic_bx_update_0_write11_write(demosaic_bx_demosaic_bx_update_0_write11_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write12_res = demosaic_bx_update_0_write.extract<192, 207>();
	demosaic_bx_demosaic_bx_update_0_write12_write(demosaic_bx_demosaic_bx_update_0_write12_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write13_res = demosaic_bx_update_0_write.extract<208, 223>();
	demosaic_bx_demosaic_bx_update_0_write13_write(demosaic_bx_demosaic_bx_update_0_write13_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write14_res = demosaic_bx_update_0_write.extract<224, 239>();
	demosaic_bx_demosaic_bx_update_0_write14_write(demosaic_bx_demosaic_bx_update_0_write14_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write15_res = demosaic_bx_update_0_write.extract<240, 255>();
	demosaic_bx_demosaic_bx_update_0_write15_write(demosaic_bx_demosaic_bx_update_0_write15_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write16_res = demosaic_bx_update_0_write.extract<256, 271>();
	demosaic_bx_demosaic_bx_update_0_write16_write(demosaic_bx_demosaic_bx_update_0_write16_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write17_res = demosaic_bx_update_0_write.extract<272, 287>();
	demosaic_bx_demosaic_bx_update_0_write17_write(demosaic_bx_demosaic_bx_update_0_write17_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write18_res = demosaic_bx_update_0_write.extract<288, 303>();
	demosaic_bx_demosaic_bx_update_0_write18_write(demosaic_bx_demosaic_bx_update_0_write18_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write19_res = demosaic_bx_update_0_write.extract<304, 319>();
	demosaic_bx_demosaic_bx_update_0_write19_write(demosaic_bx_demosaic_bx_update_0_write19_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write20_res = demosaic_bx_update_0_write.extract<320, 335>();
	demosaic_bx_demosaic_bx_update_0_write20_write(demosaic_bx_demosaic_bx_update_0_write20_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write21_res = demosaic_bx_update_0_write.extract<336, 351>();
	demosaic_bx_demosaic_bx_update_0_write21_write(demosaic_bx_demosaic_bx_update_0_write21_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write22_res = demosaic_bx_update_0_write.extract<352, 367>();
	demosaic_bx_demosaic_bx_update_0_write22_write(demosaic_bx_demosaic_bx_update_0_write22_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write23_res = demosaic_bx_update_0_write.extract<368, 383>();
	demosaic_bx_demosaic_bx_update_0_write23_write(demosaic_bx_demosaic_bx_update_0_write23_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write24_res = demosaic_bx_update_0_write.extract<384, 399>();
	demosaic_bx_demosaic_bx_update_0_write24_write(demosaic_bx_demosaic_bx_update_0_write24_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write25_res = demosaic_bx_update_0_write.extract<400, 415>();
	demosaic_bx_demosaic_bx_update_0_write25_write(demosaic_bx_demosaic_bx_update_0_write25_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write26_res = demosaic_bx_update_0_write.extract<416, 431>();
	demosaic_bx_demosaic_bx_update_0_write26_write(demosaic_bx_demosaic_bx_update_0_write26_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write27_res = demosaic_bx_update_0_write.extract<432, 447>();
	demosaic_bx_demosaic_bx_update_0_write27_write(demosaic_bx_demosaic_bx_update_0_write27_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write28_res = demosaic_bx_update_0_write.extract<448, 463>();
	demosaic_bx_demosaic_bx_update_0_write28_write(demosaic_bx_demosaic_bx_update_0_write28_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write29_res = demosaic_bx_update_0_write.extract<464, 479>();
	demosaic_bx_demosaic_bx_update_0_write29_write(demosaic_bx_demosaic_bx_update_0_write29_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write30_res = demosaic_bx_update_0_write.extract<480, 495>();
	demosaic_bx_demosaic_bx_update_0_write30_write(demosaic_bx_demosaic_bx_update_0_write30_res, demosaic_bx, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bx_demosaic_bx_update_0_write31_res = demosaic_bx_update_0_write.extract<496, 511>();
	demosaic_bx_demosaic_bx_update_0_write31_write(demosaic_bx_demosaic_bx_update_0_write31_res, demosaic_bx, d0, d1, dynamic_address);
}

// demosaic_byb_update_0_read
//	demosaic_byb_rd0
//	demosaic_byb_rd1
//	demosaic_byb_rd2
//	demosaic_byb_rd3
//	demosaic_byb_rd4
//	demosaic_byb_rd5
//	demosaic_byb_rd6
//	demosaic_byb_rd7
//	demosaic_byb_rd8
//	demosaic_byb_rd9
//	demosaic_byb_rd10
//	demosaic_byb_rd11
//	demosaic_byb_rd12
//	demosaic_byb_rd13
//	demosaic_byb_rd14
//	demosaic_byb_rd15
//	demosaic_byb_rd16
//	demosaic_byb_rd17
//	demosaic_byb_rd18
//	demosaic_byb_rd19
//	demosaic_byb_rd20
//	demosaic_byb_rd21
//	demosaic_byb_rd22
//	demosaic_byb_rd23
//	demosaic_byb_rd24
//	demosaic_byb_rd25
//	demosaic_byb_rd26
//	demosaic_byb_rd27
//	demosaic_byb_rd28
//	demosaic_byb_rd29
//	demosaic_byb_rd30
//	demosaic_byb_rd31
//	demosaic_byb_rd32
//	demosaic_byb_rd33
//	demosaic_byb_rd34
//	demosaic_byb_rd35
//	demosaic_byb_rd36
//	demosaic_byb_rd37
//	demosaic_byb_rd38
//	demosaic_byb_rd39
//	demosaic_byb_rd40
//	demosaic_byb_rd41
//	demosaic_byb_rd42
//	demosaic_byb_rd43
//	demosaic_byb_rd44
//	demosaic_byb_rd45
//	demosaic_byb_rd46
//	demosaic_byb_rd47
//	demosaic_byb_rd48
//	demosaic_byb_rd49
//	demosaic_byb_rd50
//	demosaic_byb_rd51
//	demosaic_byb_rd52
//	demosaic_byb_rd53
//	demosaic_byb_rd54
//	demosaic_byb_rd55
//	demosaic_byb_rd56
//	demosaic_byb_rd57
//	demosaic_byb_rd58
//	demosaic_byb_rd59
//	demosaic_byb_rd60
//	demosaic_byb_rd61
//	demosaic_byb_rd62
//	demosaic_byb_rd63
//	demosaic_byb_rd64
//	demosaic_byb_rd65
//	demosaic_byb_rd66
//	demosaic_byb_rd67
//	demosaic_byb_rd68
//	demosaic_byb_rd69
//	demosaic_byb_rd70
//	demosaic_byb_rd71
//	demosaic_byb_rd72
//	demosaic_byb_rd73
//	demosaic_byb_rd74
//	demosaic_byb_rd75
//	demosaic_byb_rd76
//	demosaic_byb_rd77
//	demosaic_byb_rd78
//	demosaic_byb_rd79
//	demosaic_byb_rd80
//	demosaic_byb_rd81
//	demosaic_byb_rd82
//	demosaic_byb_rd83
//	demosaic_byb_rd84
//	demosaic_byb_rd85
//	demosaic_byb_rd86
//	demosaic_byb_rd87
//	demosaic_byb_rd88
//	demosaic_byb_rd89
//	demosaic_byb_rd90
//	demosaic_byb_rd91
//	demosaic_byb_rd92
//	demosaic_byb_rd93
//	demosaic_byb_rd94
//	demosaic_byb_rd95
inline hw_uint<1536> demosaic_bx_demosaic_byb_update_0_read_bundle_read(demosaic_bx_cache& demosaic_bx, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 96
    // demosaic_byb_rd0
    // demosaic_byb_rd1
    // demosaic_byb_rd2
    // demosaic_byb_rd3
    // demosaic_byb_rd4
    // demosaic_byb_rd5
    // demosaic_byb_rd6
    // demosaic_byb_rd7
    // demosaic_byb_rd8
    // demosaic_byb_rd9
    // demosaic_byb_rd10
    // demosaic_byb_rd11
    // demosaic_byb_rd12
    // demosaic_byb_rd13
    // demosaic_byb_rd14
    // demosaic_byb_rd15
    // demosaic_byb_rd16
    // demosaic_byb_rd17
    // demosaic_byb_rd18
    // demosaic_byb_rd19
    // demosaic_byb_rd20
    // demosaic_byb_rd21
    // demosaic_byb_rd22
    // demosaic_byb_rd23
    // demosaic_byb_rd24
    // demosaic_byb_rd25
    // demosaic_byb_rd26
    // demosaic_byb_rd27
    // demosaic_byb_rd28
    // demosaic_byb_rd29
    // demosaic_byb_rd30
    // demosaic_byb_rd31
    // demosaic_byb_rd32
    // demosaic_byb_rd33
    // demosaic_byb_rd34
    // demosaic_byb_rd35
    // demosaic_byb_rd36
    // demosaic_byb_rd37
    // demosaic_byb_rd38
    // demosaic_byb_rd39
    // demosaic_byb_rd40
    // demosaic_byb_rd41
    // demosaic_byb_rd42
    // demosaic_byb_rd43
    // demosaic_byb_rd44
    // demosaic_byb_rd45
    // demosaic_byb_rd46
    // demosaic_byb_rd47
    // demosaic_byb_rd48
    // demosaic_byb_rd49
    // demosaic_byb_rd50
    // demosaic_byb_rd51
    // demosaic_byb_rd52
    // demosaic_byb_rd53
    // demosaic_byb_rd54
    // demosaic_byb_rd55
    // demosaic_byb_rd56
    // demosaic_byb_rd57
    // demosaic_byb_rd58
    // demosaic_byb_rd59
    // demosaic_byb_rd60
    // demosaic_byb_rd61
    // demosaic_byb_rd62
    // demosaic_byb_rd63
    // demosaic_byb_rd64
    // demosaic_byb_rd65
    // demosaic_byb_rd66
    // demosaic_byb_rd67
    // demosaic_byb_rd68
    // demosaic_byb_rd69
    // demosaic_byb_rd70
    // demosaic_byb_rd71
    // demosaic_byb_rd72
    // demosaic_byb_rd73
    // demosaic_byb_rd74
    // demosaic_byb_rd75
    // demosaic_byb_rd76
    // demosaic_byb_rd77
    // demosaic_byb_rd78
    // demosaic_byb_rd79
    // demosaic_byb_rd80
    // demosaic_byb_rd81
    // demosaic_byb_rd82
    // demosaic_byb_rd83
    // demosaic_byb_rd84
    // demosaic_byb_rd85
    // demosaic_byb_rd86
    // demosaic_byb_rd87
    // demosaic_byb_rd88
    // demosaic_byb_rd89
    // demosaic_byb_rd90
    // demosaic_byb_rd91
    // demosaic_byb_rd92
    // demosaic_byb_rd93
    // demosaic_byb_rd94
    // demosaic_byb_rd95

	hw_uint<1536> result;
	hw_uint<16> demosaic_byb_rd0_res = demosaic_byb_rd0_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<0, 1536>(result, demosaic_byb_rd0_res);
	hw_uint<16> demosaic_byb_rd1_res = demosaic_byb_rd1_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<16, 1536>(result, demosaic_byb_rd1_res);
	hw_uint<16> demosaic_byb_rd2_res = demosaic_byb_rd2_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<32, 1536>(result, demosaic_byb_rd2_res);
	hw_uint<16> demosaic_byb_rd3_res = demosaic_byb_rd3_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<48, 1536>(result, demosaic_byb_rd3_res);
	hw_uint<16> demosaic_byb_rd4_res = demosaic_byb_rd4_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<64, 1536>(result, demosaic_byb_rd4_res);
	hw_uint<16> demosaic_byb_rd5_res = demosaic_byb_rd5_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<80, 1536>(result, demosaic_byb_rd5_res);
	hw_uint<16> demosaic_byb_rd6_res = demosaic_byb_rd6_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<96, 1536>(result, demosaic_byb_rd6_res);
	hw_uint<16> demosaic_byb_rd7_res = demosaic_byb_rd7_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<112, 1536>(result, demosaic_byb_rd7_res);
	hw_uint<16> demosaic_byb_rd8_res = demosaic_byb_rd8_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<128, 1536>(result, demosaic_byb_rd8_res);
	hw_uint<16> demosaic_byb_rd9_res = demosaic_byb_rd9_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<144, 1536>(result, demosaic_byb_rd9_res);
	hw_uint<16> demosaic_byb_rd10_res = demosaic_byb_rd10_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<160, 1536>(result, demosaic_byb_rd10_res);
	hw_uint<16> demosaic_byb_rd11_res = demosaic_byb_rd11_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<176, 1536>(result, demosaic_byb_rd11_res);
	hw_uint<16> demosaic_byb_rd12_res = demosaic_byb_rd12_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<192, 1536>(result, demosaic_byb_rd12_res);
	hw_uint<16> demosaic_byb_rd13_res = demosaic_byb_rd13_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<208, 1536>(result, demosaic_byb_rd13_res);
	hw_uint<16> demosaic_byb_rd14_res = demosaic_byb_rd14_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<224, 1536>(result, demosaic_byb_rd14_res);
	hw_uint<16> demosaic_byb_rd15_res = demosaic_byb_rd15_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<240, 1536>(result, demosaic_byb_rd15_res);
	hw_uint<16> demosaic_byb_rd16_res = demosaic_byb_rd16_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<256, 1536>(result, demosaic_byb_rd16_res);
	hw_uint<16> demosaic_byb_rd17_res = demosaic_byb_rd17_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<272, 1536>(result, demosaic_byb_rd17_res);
	hw_uint<16> demosaic_byb_rd18_res = demosaic_byb_rd18_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<288, 1536>(result, demosaic_byb_rd18_res);
	hw_uint<16> demosaic_byb_rd19_res = demosaic_byb_rd19_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<304, 1536>(result, demosaic_byb_rd19_res);
	hw_uint<16> demosaic_byb_rd20_res = demosaic_byb_rd20_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<320, 1536>(result, demosaic_byb_rd20_res);
	hw_uint<16> demosaic_byb_rd21_res = demosaic_byb_rd21_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<336, 1536>(result, demosaic_byb_rd21_res);
	hw_uint<16> demosaic_byb_rd22_res = demosaic_byb_rd22_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<352, 1536>(result, demosaic_byb_rd22_res);
	hw_uint<16> demosaic_byb_rd23_res = demosaic_byb_rd23_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<368, 1536>(result, demosaic_byb_rd23_res);
	hw_uint<16> demosaic_byb_rd24_res = demosaic_byb_rd24_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<384, 1536>(result, demosaic_byb_rd24_res);
	hw_uint<16> demosaic_byb_rd25_res = demosaic_byb_rd25_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<400, 1536>(result, demosaic_byb_rd25_res);
	hw_uint<16> demosaic_byb_rd26_res = demosaic_byb_rd26_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<416, 1536>(result, demosaic_byb_rd26_res);
	hw_uint<16> demosaic_byb_rd27_res = demosaic_byb_rd27_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<432, 1536>(result, demosaic_byb_rd27_res);
	hw_uint<16> demosaic_byb_rd28_res = demosaic_byb_rd28_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<448, 1536>(result, demosaic_byb_rd28_res);
	hw_uint<16> demosaic_byb_rd29_res = demosaic_byb_rd29_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<464, 1536>(result, demosaic_byb_rd29_res);
	hw_uint<16> demosaic_byb_rd30_res = demosaic_byb_rd30_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<480, 1536>(result, demosaic_byb_rd30_res);
	hw_uint<16> demosaic_byb_rd31_res = demosaic_byb_rd31_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<496, 1536>(result, demosaic_byb_rd31_res);
	hw_uint<16> demosaic_byb_rd32_res = demosaic_byb_rd32_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<512, 1536>(result, demosaic_byb_rd32_res);
	hw_uint<16> demosaic_byb_rd33_res = demosaic_byb_rd33_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<528, 1536>(result, demosaic_byb_rd33_res);
	hw_uint<16> demosaic_byb_rd34_res = demosaic_byb_rd34_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<544, 1536>(result, demosaic_byb_rd34_res);
	hw_uint<16> demosaic_byb_rd35_res = demosaic_byb_rd35_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<560, 1536>(result, demosaic_byb_rd35_res);
	hw_uint<16> demosaic_byb_rd36_res = demosaic_byb_rd36_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<576, 1536>(result, demosaic_byb_rd36_res);
	hw_uint<16> demosaic_byb_rd37_res = demosaic_byb_rd37_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<592, 1536>(result, demosaic_byb_rd37_res);
	hw_uint<16> demosaic_byb_rd38_res = demosaic_byb_rd38_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<608, 1536>(result, demosaic_byb_rd38_res);
	hw_uint<16> demosaic_byb_rd39_res = demosaic_byb_rd39_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<624, 1536>(result, demosaic_byb_rd39_res);
	hw_uint<16> demosaic_byb_rd40_res = demosaic_byb_rd40_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<640, 1536>(result, demosaic_byb_rd40_res);
	hw_uint<16> demosaic_byb_rd41_res = demosaic_byb_rd41_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<656, 1536>(result, demosaic_byb_rd41_res);
	hw_uint<16> demosaic_byb_rd42_res = demosaic_byb_rd42_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<672, 1536>(result, demosaic_byb_rd42_res);
	hw_uint<16> demosaic_byb_rd43_res = demosaic_byb_rd43_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<688, 1536>(result, demosaic_byb_rd43_res);
	hw_uint<16> demosaic_byb_rd44_res = demosaic_byb_rd44_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<704, 1536>(result, demosaic_byb_rd44_res);
	hw_uint<16> demosaic_byb_rd45_res = demosaic_byb_rd45_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<720, 1536>(result, demosaic_byb_rd45_res);
	hw_uint<16> demosaic_byb_rd46_res = demosaic_byb_rd46_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<736, 1536>(result, demosaic_byb_rd46_res);
	hw_uint<16> demosaic_byb_rd47_res = demosaic_byb_rd47_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<752, 1536>(result, demosaic_byb_rd47_res);
	hw_uint<16> demosaic_byb_rd48_res = demosaic_byb_rd48_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<768, 1536>(result, demosaic_byb_rd48_res);
	hw_uint<16> demosaic_byb_rd49_res = demosaic_byb_rd49_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<784, 1536>(result, demosaic_byb_rd49_res);
	hw_uint<16> demosaic_byb_rd50_res = demosaic_byb_rd50_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<800, 1536>(result, demosaic_byb_rd50_res);
	hw_uint<16> demosaic_byb_rd51_res = demosaic_byb_rd51_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<816, 1536>(result, demosaic_byb_rd51_res);
	hw_uint<16> demosaic_byb_rd52_res = demosaic_byb_rd52_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<832, 1536>(result, demosaic_byb_rd52_res);
	hw_uint<16> demosaic_byb_rd53_res = demosaic_byb_rd53_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<848, 1536>(result, demosaic_byb_rd53_res);
	hw_uint<16> demosaic_byb_rd54_res = demosaic_byb_rd54_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<864, 1536>(result, demosaic_byb_rd54_res);
	hw_uint<16> demosaic_byb_rd55_res = demosaic_byb_rd55_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<880, 1536>(result, demosaic_byb_rd55_res);
	hw_uint<16> demosaic_byb_rd56_res = demosaic_byb_rd56_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<896, 1536>(result, demosaic_byb_rd56_res);
	hw_uint<16> demosaic_byb_rd57_res = demosaic_byb_rd57_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<912, 1536>(result, demosaic_byb_rd57_res);
	hw_uint<16> demosaic_byb_rd58_res = demosaic_byb_rd58_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<928, 1536>(result, demosaic_byb_rd58_res);
	hw_uint<16> demosaic_byb_rd59_res = demosaic_byb_rd59_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<944, 1536>(result, demosaic_byb_rd59_res);
	hw_uint<16> demosaic_byb_rd60_res = demosaic_byb_rd60_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<960, 1536>(result, demosaic_byb_rd60_res);
	hw_uint<16> demosaic_byb_rd61_res = demosaic_byb_rd61_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<976, 1536>(result, demosaic_byb_rd61_res);
	hw_uint<16> demosaic_byb_rd62_res = demosaic_byb_rd62_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<992, 1536>(result, demosaic_byb_rd62_res);
	hw_uint<16> demosaic_byb_rd63_res = demosaic_byb_rd63_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1008, 1536>(result, demosaic_byb_rd63_res);
	hw_uint<16> demosaic_byb_rd64_res = demosaic_byb_rd64_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1024, 1536>(result, demosaic_byb_rd64_res);
	hw_uint<16> demosaic_byb_rd65_res = demosaic_byb_rd65_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1040, 1536>(result, demosaic_byb_rd65_res);
	hw_uint<16> demosaic_byb_rd66_res = demosaic_byb_rd66_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1056, 1536>(result, demosaic_byb_rd66_res);
	hw_uint<16> demosaic_byb_rd67_res = demosaic_byb_rd67_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1072, 1536>(result, demosaic_byb_rd67_res);
	hw_uint<16> demosaic_byb_rd68_res = demosaic_byb_rd68_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1088, 1536>(result, demosaic_byb_rd68_res);
	hw_uint<16> demosaic_byb_rd69_res = demosaic_byb_rd69_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1104, 1536>(result, demosaic_byb_rd69_res);
	hw_uint<16> demosaic_byb_rd70_res = demosaic_byb_rd70_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1120, 1536>(result, demosaic_byb_rd70_res);
	hw_uint<16> demosaic_byb_rd71_res = demosaic_byb_rd71_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1136, 1536>(result, demosaic_byb_rd71_res);
	hw_uint<16> demosaic_byb_rd72_res = demosaic_byb_rd72_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1152, 1536>(result, demosaic_byb_rd72_res);
	hw_uint<16> demosaic_byb_rd73_res = demosaic_byb_rd73_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1168, 1536>(result, demosaic_byb_rd73_res);
	hw_uint<16> demosaic_byb_rd74_res = demosaic_byb_rd74_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1184, 1536>(result, demosaic_byb_rd74_res);
	hw_uint<16> demosaic_byb_rd75_res = demosaic_byb_rd75_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1200, 1536>(result, demosaic_byb_rd75_res);
	hw_uint<16> demosaic_byb_rd76_res = demosaic_byb_rd76_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1216, 1536>(result, demosaic_byb_rd76_res);
	hw_uint<16> demosaic_byb_rd77_res = demosaic_byb_rd77_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1232, 1536>(result, demosaic_byb_rd77_res);
	hw_uint<16> demosaic_byb_rd78_res = demosaic_byb_rd78_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1248, 1536>(result, demosaic_byb_rd78_res);
	hw_uint<16> demosaic_byb_rd79_res = demosaic_byb_rd79_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1264, 1536>(result, demosaic_byb_rd79_res);
	hw_uint<16> demosaic_byb_rd80_res = demosaic_byb_rd80_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1280, 1536>(result, demosaic_byb_rd80_res);
	hw_uint<16> demosaic_byb_rd81_res = demosaic_byb_rd81_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1296, 1536>(result, demosaic_byb_rd81_res);
	hw_uint<16> demosaic_byb_rd82_res = demosaic_byb_rd82_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1312, 1536>(result, demosaic_byb_rd82_res);
	hw_uint<16> demosaic_byb_rd83_res = demosaic_byb_rd83_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1328, 1536>(result, demosaic_byb_rd83_res);
	hw_uint<16> demosaic_byb_rd84_res = demosaic_byb_rd84_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1344, 1536>(result, demosaic_byb_rd84_res);
	hw_uint<16> demosaic_byb_rd85_res = demosaic_byb_rd85_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1360, 1536>(result, demosaic_byb_rd85_res);
	hw_uint<16> demosaic_byb_rd86_res = demosaic_byb_rd86_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1376, 1536>(result, demosaic_byb_rd86_res);
	hw_uint<16> demosaic_byb_rd87_res = demosaic_byb_rd87_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1392, 1536>(result, demosaic_byb_rd87_res);
	hw_uint<16> demosaic_byb_rd88_res = demosaic_byb_rd88_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1408, 1536>(result, demosaic_byb_rd88_res);
	hw_uint<16> demosaic_byb_rd89_res = demosaic_byb_rd89_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1424, 1536>(result, demosaic_byb_rd89_res);
	hw_uint<16> demosaic_byb_rd90_res = demosaic_byb_rd90_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1440, 1536>(result, demosaic_byb_rd90_res);
	hw_uint<16> demosaic_byb_rd91_res = demosaic_byb_rd91_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1456, 1536>(result, demosaic_byb_rd91_res);
	hw_uint<16> demosaic_byb_rd92_res = demosaic_byb_rd92_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1472, 1536>(result, demosaic_byb_rd92_res);
	hw_uint<16> demosaic_byb_rd93_res = demosaic_byb_rd93_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1488, 1536>(result, demosaic_byb_rd93_res);
	hw_uint<16> demosaic_byb_rd94_res = demosaic_byb_rd94_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1504, 1536>(result, demosaic_byb_rd94_res);
	hw_uint<16> demosaic_byb_rd95_res = demosaic_byb_rd95_select(demosaic_bx, d0, d1, dynamic_address);
	set_at<1520, 1536>(result, demosaic_byb_rd95_res);
	return result;
}

struct demosaic_bxb_demosaic_bxb_update_0_write0_to_demosaic_bx_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write1_to_demosaic_bx_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write10_to_demosaic_bx_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write11_to_demosaic_bx_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write12_to_demosaic_bx_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write13_to_demosaic_bx_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write14_to_demosaic_bx_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write15_to_demosaic_bx_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write16_to_demosaic_bx_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write17_to_demosaic_bx_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write18_to_demosaic_bx_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write19_to_demosaic_bx_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write2_to_demosaic_bx_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write20_to_demosaic_bx_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write21_to_demosaic_bx_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write22_to_demosaic_bx_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write23_to_demosaic_bx_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write24_to_demosaic_bx_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write25_to_demosaic_bx_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write26_to_demosaic_bx_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write27_to_demosaic_bx_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write28_to_demosaic_bx_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write29_to_demosaic_bx_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write3_to_demosaic_bx_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write30_to_demosaic_bx_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write31_to_demosaic_bx_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write4_to_demosaic_bx_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write5_to_demosaic_bx_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write6_to_demosaic_bx_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write7_to_demosaic_bx_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write8_to_demosaic_bx_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_demosaic_bxb_update_0_write9_to_demosaic_bx_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_bxb_cache {
  // Reader addrs...
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
    // { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // # of banks: 32
  demosaic_bxb_demosaic_bxb_update_0_write0_to_demosaic_bx_rd0_cache demosaic_bxb_demosaic_bxb_update_0_write0_to_demosaic_bx_rd0;
  demosaic_bxb_demosaic_bxb_update_0_write1_to_demosaic_bx_rd1_cache demosaic_bxb_demosaic_bxb_update_0_write1_to_demosaic_bx_rd1;
  demosaic_bxb_demosaic_bxb_update_0_write10_to_demosaic_bx_rd10_cache demosaic_bxb_demosaic_bxb_update_0_write10_to_demosaic_bx_rd10;
  demosaic_bxb_demosaic_bxb_update_0_write11_to_demosaic_bx_rd11_cache demosaic_bxb_demosaic_bxb_update_0_write11_to_demosaic_bx_rd11;
  demosaic_bxb_demosaic_bxb_update_0_write12_to_demosaic_bx_rd12_cache demosaic_bxb_demosaic_bxb_update_0_write12_to_demosaic_bx_rd12;
  demosaic_bxb_demosaic_bxb_update_0_write13_to_demosaic_bx_rd13_cache demosaic_bxb_demosaic_bxb_update_0_write13_to_demosaic_bx_rd13;
  demosaic_bxb_demosaic_bxb_update_0_write14_to_demosaic_bx_rd14_cache demosaic_bxb_demosaic_bxb_update_0_write14_to_demosaic_bx_rd14;
  demosaic_bxb_demosaic_bxb_update_0_write15_to_demosaic_bx_rd15_cache demosaic_bxb_demosaic_bxb_update_0_write15_to_demosaic_bx_rd15;
  demosaic_bxb_demosaic_bxb_update_0_write16_to_demosaic_bx_rd16_cache demosaic_bxb_demosaic_bxb_update_0_write16_to_demosaic_bx_rd16;
  demosaic_bxb_demosaic_bxb_update_0_write17_to_demosaic_bx_rd17_cache demosaic_bxb_demosaic_bxb_update_0_write17_to_demosaic_bx_rd17;
  demosaic_bxb_demosaic_bxb_update_0_write18_to_demosaic_bx_rd18_cache demosaic_bxb_demosaic_bxb_update_0_write18_to_demosaic_bx_rd18;
  demosaic_bxb_demosaic_bxb_update_0_write19_to_demosaic_bx_rd19_cache demosaic_bxb_demosaic_bxb_update_0_write19_to_demosaic_bx_rd19;
  demosaic_bxb_demosaic_bxb_update_0_write2_to_demosaic_bx_rd2_cache demosaic_bxb_demosaic_bxb_update_0_write2_to_demosaic_bx_rd2;
  demosaic_bxb_demosaic_bxb_update_0_write20_to_demosaic_bx_rd20_cache demosaic_bxb_demosaic_bxb_update_0_write20_to_demosaic_bx_rd20;
  demosaic_bxb_demosaic_bxb_update_0_write21_to_demosaic_bx_rd21_cache demosaic_bxb_demosaic_bxb_update_0_write21_to_demosaic_bx_rd21;
  demosaic_bxb_demosaic_bxb_update_0_write22_to_demosaic_bx_rd22_cache demosaic_bxb_demosaic_bxb_update_0_write22_to_demosaic_bx_rd22;
  demosaic_bxb_demosaic_bxb_update_0_write23_to_demosaic_bx_rd23_cache demosaic_bxb_demosaic_bxb_update_0_write23_to_demosaic_bx_rd23;
  demosaic_bxb_demosaic_bxb_update_0_write24_to_demosaic_bx_rd24_cache demosaic_bxb_demosaic_bxb_update_0_write24_to_demosaic_bx_rd24;
  demosaic_bxb_demosaic_bxb_update_0_write25_to_demosaic_bx_rd25_cache demosaic_bxb_demosaic_bxb_update_0_write25_to_demosaic_bx_rd25;
  demosaic_bxb_demosaic_bxb_update_0_write26_to_demosaic_bx_rd26_cache demosaic_bxb_demosaic_bxb_update_0_write26_to_demosaic_bx_rd26;
  demosaic_bxb_demosaic_bxb_update_0_write27_to_demosaic_bx_rd27_cache demosaic_bxb_demosaic_bxb_update_0_write27_to_demosaic_bx_rd27;
  demosaic_bxb_demosaic_bxb_update_0_write28_to_demosaic_bx_rd28_cache demosaic_bxb_demosaic_bxb_update_0_write28_to_demosaic_bx_rd28;
  demosaic_bxb_demosaic_bxb_update_0_write29_to_demosaic_bx_rd29_cache demosaic_bxb_demosaic_bxb_update_0_write29_to_demosaic_bx_rd29;
  demosaic_bxb_demosaic_bxb_update_0_write3_to_demosaic_bx_rd3_cache demosaic_bxb_demosaic_bxb_update_0_write3_to_demosaic_bx_rd3;
  demosaic_bxb_demosaic_bxb_update_0_write30_to_demosaic_bx_rd30_cache demosaic_bxb_demosaic_bxb_update_0_write30_to_demosaic_bx_rd30;
  demosaic_bxb_demosaic_bxb_update_0_write31_to_demosaic_bx_rd31_cache demosaic_bxb_demosaic_bxb_update_0_write31_to_demosaic_bx_rd31;
  demosaic_bxb_demosaic_bxb_update_0_write4_to_demosaic_bx_rd4_cache demosaic_bxb_demosaic_bxb_update_0_write4_to_demosaic_bx_rd4;
  demosaic_bxb_demosaic_bxb_update_0_write5_to_demosaic_bx_rd5_cache demosaic_bxb_demosaic_bxb_update_0_write5_to_demosaic_bx_rd5;
  demosaic_bxb_demosaic_bxb_update_0_write6_to_demosaic_bx_rd6_cache demosaic_bxb_demosaic_bxb_update_0_write6_to_demosaic_bx_rd6;
  demosaic_bxb_demosaic_bxb_update_0_write7_to_demosaic_bx_rd7_cache demosaic_bxb_demosaic_bxb_update_0_write7_to_demosaic_bx_rd7;
  demosaic_bxb_demosaic_bxb_update_0_write8_to_demosaic_bx_rd8_cache demosaic_bxb_demosaic_bxb_update_0_write8_to_demosaic_bx_rd8;
  demosaic_bxb_demosaic_bxb_update_0_write9_to_demosaic_bx_rd9_cache demosaic_bxb_demosaic_bxb_update_0_write9_to_demosaic_bx_rd9;
};



inline void demosaic_bxb_demosaic_bxb_update_0_write0_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write0, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write0_to_demosaic_bx_rd0.push(demosaic_bxb_demosaic_bxb_update_0_write0);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write1_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write1, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write1_to_demosaic_bx_rd1.push(demosaic_bxb_demosaic_bxb_update_0_write1);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write10_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write10, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write10_to_demosaic_bx_rd10.push(demosaic_bxb_demosaic_bxb_update_0_write10);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write11_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write11, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write11_to_demosaic_bx_rd11.push(demosaic_bxb_demosaic_bxb_update_0_write11);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write12_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write12, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write12_to_demosaic_bx_rd12.push(demosaic_bxb_demosaic_bxb_update_0_write12);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write13_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write13, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write13_to_demosaic_bx_rd13.push(demosaic_bxb_demosaic_bxb_update_0_write13);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write14_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write14, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write14_to_demosaic_bx_rd14.push(demosaic_bxb_demosaic_bxb_update_0_write14);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write15_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write15, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write15_to_demosaic_bx_rd15.push(demosaic_bxb_demosaic_bxb_update_0_write15);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write16_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write16, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write16_to_demosaic_bx_rd16.push(demosaic_bxb_demosaic_bxb_update_0_write16);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write17_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write17, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write17_to_demosaic_bx_rd17.push(demosaic_bxb_demosaic_bxb_update_0_write17);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write18_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write18, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write18_to_demosaic_bx_rd18.push(demosaic_bxb_demosaic_bxb_update_0_write18);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write19_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write19, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write19_to_demosaic_bx_rd19.push(demosaic_bxb_demosaic_bxb_update_0_write19);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write2_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write2, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write2_to_demosaic_bx_rd2.push(demosaic_bxb_demosaic_bxb_update_0_write2);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write20_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write20, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write20_to_demosaic_bx_rd20.push(demosaic_bxb_demosaic_bxb_update_0_write20);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write21_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write21, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write21_to_demosaic_bx_rd21.push(demosaic_bxb_demosaic_bxb_update_0_write21);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write22_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write22, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write22_to_demosaic_bx_rd22.push(demosaic_bxb_demosaic_bxb_update_0_write22);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write23_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write23, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write23_to_demosaic_bx_rd23.push(demosaic_bxb_demosaic_bxb_update_0_write23);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write24_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write24, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write24_to_demosaic_bx_rd24.push(demosaic_bxb_demosaic_bxb_update_0_write24);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write25_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write25, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write25_to_demosaic_bx_rd25.push(demosaic_bxb_demosaic_bxb_update_0_write25);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write26_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write26, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write26_to_demosaic_bx_rd26.push(demosaic_bxb_demosaic_bxb_update_0_write26);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write27_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write27, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write27_to_demosaic_bx_rd27.push(demosaic_bxb_demosaic_bxb_update_0_write27);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write28_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write28, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write28_to_demosaic_bx_rd28.push(demosaic_bxb_demosaic_bxb_update_0_write28);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write29_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write29, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write29_to_demosaic_bx_rd29.push(demosaic_bxb_demosaic_bxb_update_0_write29);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write3_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write3, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write3_to_demosaic_bx_rd3.push(demosaic_bxb_demosaic_bxb_update_0_write3);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write30_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write30, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write30_to_demosaic_bx_rd30.push(demosaic_bxb_demosaic_bxb_update_0_write30);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write31_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write31, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write31_to_demosaic_bx_rd31.push(demosaic_bxb_demosaic_bxb_update_0_write31);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write4_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write4, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write4_to_demosaic_bx_rd4.push(demosaic_bxb_demosaic_bxb_update_0_write4);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write5_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write5, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write5_to_demosaic_bx_rd5.push(demosaic_bxb_demosaic_bxb_update_0_write5);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write6_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write6, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write6_to_demosaic_bx_rd6.push(demosaic_bxb_demosaic_bxb_update_0_write6);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write7_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write7, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write7_to_demosaic_bx_rd7.push(demosaic_bxb_demosaic_bxb_update_0_write7);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write8_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write8, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write8_to_demosaic_bx_rd8.push(demosaic_bxb_demosaic_bxb_update_0_write8);
}

inline void demosaic_bxb_demosaic_bxb_update_0_write9_write(hw_uint<16>& demosaic_bxb_demosaic_bxb_update_0_write9, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write9_to_demosaic_bx_rd9.push(demosaic_bxb_demosaic_bxb_update_0_write9);
}

inline hw_uint<16> demosaic_bx_rd0_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd0 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write0 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write0_to_demosaic_bx_rd0.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd1_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd1 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write1 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write1_to_demosaic_bx_rd1.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd10_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd10 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write10 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write10_to_demosaic_bx_rd10.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd11_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd11 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write11 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write11_to_demosaic_bx_rd11.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd12_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd12 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write12 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write12_to_demosaic_bx_rd12.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd13_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd13 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write13 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write13_to_demosaic_bx_rd13.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd14_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd14 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write14 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write14_to_demosaic_bx_rd14.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd15_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd15 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write15 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write15_to_demosaic_bx_rd15.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd16_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd16 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write16 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write16_to_demosaic_bx_rd16.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd17_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd17 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write17 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write17_to_demosaic_bx_rd17.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd18_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd18 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write18 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write18_to_demosaic_bx_rd18.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd19_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd19 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write19 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write19_to_demosaic_bx_rd19.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd2_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd2 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write2 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write2_to_demosaic_bx_rd2.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd20_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd20 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write20 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write20_to_demosaic_bx_rd20.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd21_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd21 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write21 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write21_to_demosaic_bx_rd21.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd22_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd22 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write22 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write22_to_demosaic_bx_rd22.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd23_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd23 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write23 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write23_to_demosaic_bx_rd23.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd24_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd24 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write24 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write24_to_demosaic_bx_rd24.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd25_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd25 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write25 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write25_to_demosaic_bx_rd25.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd26_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd26 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write26 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write26_to_demosaic_bx_rd26.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd27_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd27 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write27 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write27_to_demosaic_bx_rd27.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd28_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd28 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write28 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write28_to_demosaic_bx_rd28.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd29_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd29 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write29 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write29_to_demosaic_bx_rd29.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd3_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd3 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write3 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write3_to_demosaic_bx_rd3.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd30_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd30 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write30 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write30_to_demosaic_bx_rd30.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd31_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd31 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write31 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write31_to_demosaic_bx_rd31.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd4_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd4 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write4 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write4_to_demosaic_bx_rd4.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd5_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd5 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write5 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write5_to_demosaic_bx_rd5.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd6_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd6 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write6 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write6_to_demosaic_bx_rd6.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd7_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd7 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write7 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write7_to_demosaic_bx_rd7.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd8_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd8 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write8 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write8_to_demosaic_bx_rd8.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_bx_rd9_select(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_bx_rd9 read pattern: { demosaic_bx_update_0[d0, d1] -> demosaic_bxb[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
  auto value_demosaic_bxb_demosaic_bxb_update_0_write9 = demosaic_bxb.demosaic_bxb_demosaic_bxb_update_0_write9_to_demosaic_bx_rd9.peek(/* one reader or all rams */ 0);
  return value_demosaic_bxb_demosaic_bxb_update_0_write9;
  return 0;
}

// # of bundles = 2
// demosaic_bx_update_0_read
//	demosaic_bx_rd0
//	demosaic_bx_rd1
//	demosaic_bx_rd2
//	demosaic_bx_rd3
//	demosaic_bx_rd4
//	demosaic_bx_rd5
//	demosaic_bx_rd6
//	demosaic_bx_rd7
//	demosaic_bx_rd8
//	demosaic_bx_rd9
//	demosaic_bx_rd10
//	demosaic_bx_rd11
//	demosaic_bx_rd12
//	demosaic_bx_rd13
//	demosaic_bx_rd14
//	demosaic_bx_rd15
//	demosaic_bx_rd16
//	demosaic_bx_rd17
//	demosaic_bx_rd18
//	demosaic_bx_rd19
//	demosaic_bx_rd20
//	demosaic_bx_rd21
//	demosaic_bx_rd22
//	demosaic_bx_rd23
//	demosaic_bx_rd24
//	demosaic_bx_rd25
//	demosaic_bx_rd26
//	demosaic_bx_rd27
//	demosaic_bx_rd28
//	demosaic_bx_rd29
//	demosaic_bx_rd30
//	demosaic_bx_rd31
inline hw_uint<512> demosaic_bxb_demosaic_bx_update_0_read_bundle_read(demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // demosaic_bx_rd0
    // demosaic_bx_rd1
    // demosaic_bx_rd2
    // demosaic_bx_rd3
    // demosaic_bx_rd4
    // demosaic_bx_rd5
    // demosaic_bx_rd6
    // demosaic_bx_rd7
    // demosaic_bx_rd8
    // demosaic_bx_rd9
    // demosaic_bx_rd10
    // demosaic_bx_rd11
    // demosaic_bx_rd12
    // demosaic_bx_rd13
    // demosaic_bx_rd14
    // demosaic_bx_rd15
    // demosaic_bx_rd16
    // demosaic_bx_rd17
    // demosaic_bx_rd18
    // demosaic_bx_rd19
    // demosaic_bx_rd20
    // demosaic_bx_rd21
    // demosaic_bx_rd22
    // demosaic_bx_rd23
    // demosaic_bx_rd24
    // demosaic_bx_rd25
    // demosaic_bx_rd26
    // demosaic_bx_rd27
    // demosaic_bx_rd28
    // demosaic_bx_rd29
    // demosaic_bx_rd30
    // demosaic_bx_rd31

	hw_uint<512> result;
	hw_uint<16> demosaic_bx_rd0_res = demosaic_bx_rd0_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<0, 512>(result, demosaic_bx_rd0_res);
	hw_uint<16> demosaic_bx_rd1_res = demosaic_bx_rd1_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<16, 512>(result, demosaic_bx_rd1_res);
	hw_uint<16> demosaic_bx_rd2_res = demosaic_bx_rd2_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<32, 512>(result, demosaic_bx_rd2_res);
	hw_uint<16> demosaic_bx_rd3_res = demosaic_bx_rd3_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<48, 512>(result, demosaic_bx_rd3_res);
	hw_uint<16> demosaic_bx_rd4_res = demosaic_bx_rd4_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<64, 512>(result, demosaic_bx_rd4_res);
	hw_uint<16> demosaic_bx_rd5_res = demosaic_bx_rd5_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<80, 512>(result, demosaic_bx_rd5_res);
	hw_uint<16> demosaic_bx_rd6_res = demosaic_bx_rd6_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<96, 512>(result, demosaic_bx_rd6_res);
	hw_uint<16> demosaic_bx_rd7_res = demosaic_bx_rd7_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<112, 512>(result, demosaic_bx_rd7_res);
	hw_uint<16> demosaic_bx_rd8_res = demosaic_bx_rd8_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<128, 512>(result, demosaic_bx_rd8_res);
	hw_uint<16> demosaic_bx_rd9_res = demosaic_bx_rd9_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<144, 512>(result, demosaic_bx_rd9_res);
	hw_uint<16> demosaic_bx_rd10_res = demosaic_bx_rd10_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<160, 512>(result, demosaic_bx_rd10_res);
	hw_uint<16> demosaic_bx_rd11_res = demosaic_bx_rd11_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<176, 512>(result, demosaic_bx_rd11_res);
	hw_uint<16> demosaic_bx_rd12_res = demosaic_bx_rd12_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<192, 512>(result, demosaic_bx_rd12_res);
	hw_uint<16> demosaic_bx_rd13_res = demosaic_bx_rd13_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<208, 512>(result, demosaic_bx_rd13_res);
	hw_uint<16> demosaic_bx_rd14_res = demosaic_bx_rd14_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<224, 512>(result, demosaic_bx_rd14_res);
	hw_uint<16> demosaic_bx_rd15_res = demosaic_bx_rd15_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<240, 512>(result, demosaic_bx_rd15_res);
	hw_uint<16> demosaic_bx_rd16_res = demosaic_bx_rd16_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<256, 512>(result, demosaic_bx_rd16_res);
	hw_uint<16> demosaic_bx_rd17_res = demosaic_bx_rd17_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<272, 512>(result, demosaic_bx_rd17_res);
	hw_uint<16> demosaic_bx_rd18_res = demosaic_bx_rd18_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<288, 512>(result, demosaic_bx_rd18_res);
	hw_uint<16> demosaic_bx_rd19_res = demosaic_bx_rd19_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<304, 512>(result, demosaic_bx_rd19_res);
	hw_uint<16> demosaic_bx_rd20_res = demosaic_bx_rd20_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<320, 512>(result, demosaic_bx_rd20_res);
	hw_uint<16> demosaic_bx_rd21_res = demosaic_bx_rd21_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<336, 512>(result, demosaic_bx_rd21_res);
	hw_uint<16> demosaic_bx_rd22_res = demosaic_bx_rd22_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<352, 512>(result, demosaic_bx_rd22_res);
	hw_uint<16> demosaic_bx_rd23_res = demosaic_bx_rd23_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<368, 512>(result, demosaic_bx_rd23_res);
	hw_uint<16> demosaic_bx_rd24_res = demosaic_bx_rd24_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<384, 512>(result, demosaic_bx_rd24_res);
	hw_uint<16> demosaic_bx_rd25_res = demosaic_bx_rd25_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<400, 512>(result, demosaic_bx_rd25_res);
	hw_uint<16> demosaic_bx_rd26_res = demosaic_bx_rd26_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<416, 512>(result, demosaic_bx_rd26_res);
	hw_uint<16> demosaic_bx_rd27_res = demosaic_bx_rd27_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<432, 512>(result, demosaic_bx_rd27_res);
	hw_uint<16> demosaic_bx_rd28_res = demosaic_bx_rd28_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<448, 512>(result, demosaic_bx_rd28_res);
	hw_uint<16> demosaic_bx_rd29_res = demosaic_bx_rd29_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<464, 512>(result, demosaic_bx_rd29_res);
	hw_uint<16> demosaic_bx_rd30_res = demosaic_bx_rd30_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<480, 512>(result, demosaic_bx_rd30_res);
	hw_uint<16> demosaic_bx_rd31_res = demosaic_bx_rd31_select(demosaic_bxb, d0, d1, dynamic_address);
	set_at<496, 512>(result, demosaic_bx_rd31_res);
	return result;
}

// demosaic_bxb_update_0_write
//	demosaic_bxb_demosaic_bxb_update_0_write0
//	demosaic_bxb_demosaic_bxb_update_0_write1
//	demosaic_bxb_demosaic_bxb_update_0_write2
//	demosaic_bxb_demosaic_bxb_update_0_write3
//	demosaic_bxb_demosaic_bxb_update_0_write4
//	demosaic_bxb_demosaic_bxb_update_0_write5
//	demosaic_bxb_demosaic_bxb_update_0_write6
//	demosaic_bxb_demosaic_bxb_update_0_write7
//	demosaic_bxb_demosaic_bxb_update_0_write8
//	demosaic_bxb_demosaic_bxb_update_0_write9
//	demosaic_bxb_demosaic_bxb_update_0_write10
//	demosaic_bxb_demosaic_bxb_update_0_write11
//	demosaic_bxb_demosaic_bxb_update_0_write12
//	demosaic_bxb_demosaic_bxb_update_0_write13
//	demosaic_bxb_demosaic_bxb_update_0_write14
//	demosaic_bxb_demosaic_bxb_update_0_write15
//	demosaic_bxb_demosaic_bxb_update_0_write16
//	demosaic_bxb_demosaic_bxb_update_0_write17
//	demosaic_bxb_demosaic_bxb_update_0_write18
//	demosaic_bxb_demosaic_bxb_update_0_write19
//	demosaic_bxb_demosaic_bxb_update_0_write20
//	demosaic_bxb_demosaic_bxb_update_0_write21
//	demosaic_bxb_demosaic_bxb_update_0_write22
//	demosaic_bxb_demosaic_bxb_update_0_write23
//	demosaic_bxb_demosaic_bxb_update_0_write24
//	demosaic_bxb_demosaic_bxb_update_0_write25
//	demosaic_bxb_demosaic_bxb_update_0_write26
//	demosaic_bxb_demosaic_bxb_update_0_write27
//	demosaic_bxb_demosaic_bxb_update_0_write28
//	demosaic_bxb_demosaic_bxb_update_0_write29
//	demosaic_bxb_demosaic_bxb_update_0_write30
//	demosaic_bxb_demosaic_bxb_update_0_write31
inline void demosaic_bxb_demosaic_bxb_update_0_write_bundle_write(hw_uint<512>& demosaic_bxb_update_0_write, demosaic_bxb_cache& demosaic_bxb, int d0, int d1, int dynamic_address) {
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write0_res = demosaic_bxb_update_0_write.extract<0, 15>();
	demosaic_bxb_demosaic_bxb_update_0_write0_write(demosaic_bxb_demosaic_bxb_update_0_write0_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write1_res = demosaic_bxb_update_0_write.extract<16, 31>();
	demosaic_bxb_demosaic_bxb_update_0_write1_write(demosaic_bxb_demosaic_bxb_update_0_write1_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write2_res = demosaic_bxb_update_0_write.extract<32, 47>();
	demosaic_bxb_demosaic_bxb_update_0_write2_write(demosaic_bxb_demosaic_bxb_update_0_write2_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write3_res = demosaic_bxb_update_0_write.extract<48, 63>();
	demosaic_bxb_demosaic_bxb_update_0_write3_write(demosaic_bxb_demosaic_bxb_update_0_write3_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write4_res = demosaic_bxb_update_0_write.extract<64, 79>();
	demosaic_bxb_demosaic_bxb_update_0_write4_write(demosaic_bxb_demosaic_bxb_update_0_write4_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write5_res = demosaic_bxb_update_0_write.extract<80, 95>();
	demosaic_bxb_demosaic_bxb_update_0_write5_write(demosaic_bxb_demosaic_bxb_update_0_write5_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write6_res = demosaic_bxb_update_0_write.extract<96, 111>();
	demosaic_bxb_demosaic_bxb_update_0_write6_write(demosaic_bxb_demosaic_bxb_update_0_write6_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write7_res = demosaic_bxb_update_0_write.extract<112, 127>();
	demosaic_bxb_demosaic_bxb_update_0_write7_write(demosaic_bxb_demosaic_bxb_update_0_write7_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write8_res = demosaic_bxb_update_0_write.extract<128, 143>();
	demosaic_bxb_demosaic_bxb_update_0_write8_write(demosaic_bxb_demosaic_bxb_update_0_write8_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write9_res = demosaic_bxb_update_0_write.extract<144, 159>();
	demosaic_bxb_demosaic_bxb_update_0_write9_write(demosaic_bxb_demosaic_bxb_update_0_write9_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write10_res = demosaic_bxb_update_0_write.extract<160, 175>();
	demosaic_bxb_demosaic_bxb_update_0_write10_write(demosaic_bxb_demosaic_bxb_update_0_write10_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write11_res = demosaic_bxb_update_0_write.extract<176, 191>();
	demosaic_bxb_demosaic_bxb_update_0_write11_write(demosaic_bxb_demosaic_bxb_update_0_write11_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write12_res = demosaic_bxb_update_0_write.extract<192, 207>();
	demosaic_bxb_demosaic_bxb_update_0_write12_write(demosaic_bxb_demosaic_bxb_update_0_write12_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write13_res = demosaic_bxb_update_0_write.extract<208, 223>();
	demosaic_bxb_demosaic_bxb_update_0_write13_write(demosaic_bxb_demosaic_bxb_update_0_write13_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write14_res = demosaic_bxb_update_0_write.extract<224, 239>();
	demosaic_bxb_demosaic_bxb_update_0_write14_write(demosaic_bxb_demosaic_bxb_update_0_write14_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write15_res = demosaic_bxb_update_0_write.extract<240, 255>();
	demosaic_bxb_demosaic_bxb_update_0_write15_write(demosaic_bxb_demosaic_bxb_update_0_write15_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write16_res = demosaic_bxb_update_0_write.extract<256, 271>();
	demosaic_bxb_demosaic_bxb_update_0_write16_write(demosaic_bxb_demosaic_bxb_update_0_write16_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write17_res = demosaic_bxb_update_0_write.extract<272, 287>();
	demosaic_bxb_demosaic_bxb_update_0_write17_write(demosaic_bxb_demosaic_bxb_update_0_write17_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write18_res = demosaic_bxb_update_0_write.extract<288, 303>();
	demosaic_bxb_demosaic_bxb_update_0_write18_write(demosaic_bxb_demosaic_bxb_update_0_write18_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write19_res = demosaic_bxb_update_0_write.extract<304, 319>();
	demosaic_bxb_demosaic_bxb_update_0_write19_write(demosaic_bxb_demosaic_bxb_update_0_write19_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write20_res = demosaic_bxb_update_0_write.extract<320, 335>();
	demosaic_bxb_demosaic_bxb_update_0_write20_write(demosaic_bxb_demosaic_bxb_update_0_write20_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write21_res = demosaic_bxb_update_0_write.extract<336, 351>();
	demosaic_bxb_demosaic_bxb_update_0_write21_write(demosaic_bxb_demosaic_bxb_update_0_write21_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write22_res = demosaic_bxb_update_0_write.extract<352, 367>();
	demosaic_bxb_demosaic_bxb_update_0_write22_write(demosaic_bxb_demosaic_bxb_update_0_write22_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write23_res = demosaic_bxb_update_0_write.extract<368, 383>();
	demosaic_bxb_demosaic_bxb_update_0_write23_write(demosaic_bxb_demosaic_bxb_update_0_write23_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write24_res = demosaic_bxb_update_0_write.extract<384, 399>();
	demosaic_bxb_demosaic_bxb_update_0_write24_write(demosaic_bxb_demosaic_bxb_update_0_write24_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write25_res = demosaic_bxb_update_0_write.extract<400, 415>();
	demosaic_bxb_demosaic_bxb_update_0_write25_write(demosaic_bxb_demosaic_bxb_update_0_write25_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write26_res = demosaic_bxb_update_0_write.extract<416, 431>();
	demosaic_bxb_demosaic_bxb_update_0_write26_write(demosaic_bxb_demosaic_bxb_update_0_write26_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write27_res = demosaic_bxb_update_0_write.extract<432, 447>();
	demosaic_bxb_demosaic_bxb_update_0_write27_write(demosaic_bxb_demosaic_bxb_update_0_write27_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write28_res = demosaic_bxb_update_0_write.extract<448, 463>();
	demosaic_bxb_demosaic_bxb_update_0_write28_write(demosaic_bxb_demosaic_bxb_update_0_write28_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write29_res = demosaic_bxb_update_0_write.extract<464, 479>();
	demosaic_bxb_demosaic_bxb_update_0_write29_write(demosaic_bxb_demosaic_bxb_update_0_write29_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write30_res = demosaic_bxb_update_0_write.extract<480, 495>();
	demosaic_bxb_demosaic_bxb_update_0_write30_write(demosaic_bxb_demosaic_bxb_update_0_write30_res, demosaic_bxb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_bxb_demosaic_bxb_update_0_write31_res = demosaic_bxb_update_0_write.extract<496, 511>();
	demosaic_bxb_demosaic_bxb_update_0_write31_write(demosaic_bxb_demosaic_bxb_update_0_write31_res, demosaic_bxb, d0, d1, dynamic_address);
}

struct demosaic_by_demosaic_by_update_0_write0_to_demosaic_diff_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write1_to_demosaic_diff_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write10_to_demosaic_diff_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write11_to_demosaic_diff_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write12_to_demosaic_diff_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write13_to_demosaic_diff_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write14_to_demosaic_diff_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write15_to_demosaic_diff_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write16_to_demosaic_diff_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write17_to_demosaic_diff_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write18_to_demosaic_diff_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write19_to_demosaic_diff_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write2_to_demosaic_diff_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write20_to_demosaic_diff_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write21_to_demosaic_diff_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write22_to_demosaic_diff_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write23_to_demosaic_diff_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write24_to_demosaic_diff_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write25_to_demosaic_diff_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write26_to_demosaic_diff_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write27_to_demosaic_diff_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write28_to_demosaic_diff_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write29_to_demosaic_diff_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write3_to_demosaic_diff_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write30_to_demosaic_diff_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write31_to_demosaic_diff_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write4_to_demosaic_diff_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write5_to_demosaic_diff_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write6_to_demosaic_diff_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write7_to_demosaic_diff_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write8_to_demosaic_diff_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_demosaic_by_update_0_write9_to_demosaic_diff_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_by_cache {
  // Reader addrs...
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_diff_update_0[d0, d1] -> demosaic_by[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // # of banks: 32
  demosaic_by_demosaic_by_update_0_write0_to_demosaic_diff_rd0_cache demosaic_by_demosaic_by_update_0_write0_to_demosaic_diff_rd0;
  demosaic_by_demosaic_by_update_0_write1_to_demosaic_diff_rd1_cache demosaic_by_demosaic_by_update_0_write1_to_demosaic_diff_rd1;
  demosaic_by_demosaic_by_update_0_write10_to_demosaic_diff_rd10_cache demosaic_by_demosaic_by_update_0_write10_to_demosaic_diff_rd10;
  demosaic_by_demosaic_by_update_0_write11_to_demosaic_diff_rd11_cache demosaic_by_demosaic_by_update_0_write11_to_demosaic_diff_rd11;
  demosaic_by_demosaic_by_update_0_write12_to_demosaic_diff_rd12_cache demosaic_by_demosaic_by_update_0_write12_to_demosaic_diff_rd12;
  demosaic_by_demosaic_by_update_0_write13_to_demosaic_diff_rd13_cache demosaic_by_demosaic_by_update_0_write13_to_demosaic_diff_rd13;
  demosaic_by_demosaic_by_update_0_write14_to_demosaic_diff_rd14_cache demosaic_by_demosaic_by_update_0_write14_to_demosaic_diff_rd14;
  demosaic_by_demosaic_by_update_0_write15_to_demosaic_diff_rd15_cache demosaic_by_demosaic_by_update_0_write15_to_demosaic_diff_rd15;
  demosaic_by_demosaic_by_update_0_write16_to_demosaic_diff_rd16_cache demosaic_by_demosaic_by_update_0_write16_to_demosaic_diff_rd16;
  demosaic_by_demosaic_by_update_0_write17_to_demosaic_diff_rd17_cache demosaic_by_demosaic_by_update_0_write17_to_demosaic_diff_rd17;
  demosaic_by_demosaic_by_update_0_write18_to_demosaic_diff_rd18_cache demosaic_by_demosaic_by_update_0_write18_to_demosaic_diff_rd18;
  demosaic_by_demosaic_by_update_0_write19_to_demosaic_diff_rd19_cache demosaic_by_demosaic_by_update_0_write19_to_demosaic_diff_rd19;
  demosaic_by_demosaic_by_update_0_write2_to_demosaic_diff_rd2_cache demosaic_by_demosaic_by_update_0_write2_to_demosaic_diff_rd2;
  demosaic_by_demosaic_by_update_0_write20_to_demosaic_diff_rd20_cache demosaic_by_demosaic_by_update_0_write20_to_demosaic_diff_rd20;
  demosaic_by_demosaic_by_update_0_write21_to_demosaic_diff_rd21_cache demosaic_by_demosaic_by_update_0_write21_to_demosaic_diff_rd21;
  demosaic_by_demosaic_by_update_0_write22_to_demosaic_diff_rd22_cache demosaic_by_demosaic_by_update_0_write22_to_demosaic_diff_rd22;
  demosaic_by_demosaic_by_update_0_write23_to_demosaic_diff_rd23_cache demosaic_by_demosaic_by_update_0_write23_to_demosaic_diff_rd23;
  demosaic_by_demosaic_by_update_0_write24_to_demosaic_diff_rd24_cache demosaic_by_demosaic_by_update_0_write24_to_demosaic_diff_rd24;
  demosaic_by_demosaic_by_update_0_write25_to_demosaic_diff_rd25_cache demosaic_by_demosaic_by_update_0_write25_to_demosaic_diff_rd25;
  demosaic_by_demosaic_by_update_0_write26_to_demosaic_diff_rd26_cache demosaic_by_demosaic_by_update_0_write26_to_demosaic_diff_rd26;
  demosaic_by_demosaic_by_update_0_write27_to_demosaic_diff_rd27_cache demosaic_by_demosaic_by_update_0_write27_to_demosaic_diff_rd27;
  demosaic_by_demosaic_by_update_0_write28_to_demosaic_diff_rd28_cache demosaic_by_demosaic_by_update_0_write28_to_demosaic_diff_rd28;
  demosaic_by_demosaic_by_update_0_write29_to_demosaic_diff_rd29_cache demosaic_by_demosaic_by_update_0_write29_to_demosaic_diff_rd29;
  demosaic_by_demosaic_by_update_0_write3_to_demosaic_diff_rd3_cache demosaic_by_demosaic_by_update_0_write3_to_demosaic_diff_rd3;
  demosaic_by_demosaic_by_update_0_write30_to_demosaic_diff_rd30_cache demosaic_by_demosaic_by_update_0_write30_to_demosaic_diff_rd30;
  demosaic_by_demosaic_by_update_0_write31_to_demosaic_diff_rd31_cache demosaic_by_demosaic_by_update_0_write31_to_demosaic_diff_rd31;
  demosaic_by_demosaic_by_update_0_write4_to_demosaic_diff_rd4_cache demosaic_by_demosaic_by_update_0_write4_to_demosaic_diff_rd4;
  demosaic_by_demosaic_by_update_0_write5_to_demosaic_diff_rd5_cache demosaic_by_demosaic_by_update_0_write5_to_demosaic_diff_rd5;
  demosaic_by_demosaic_by_update_0_write6_to_demosaic_diff_rd6_cache demosaic_by_demosaic_by_update_0_write6_to_demosaic_diff_rd6;
  demosaic_by_demosaic_by_update_0_write7_to_demosaic_diff_rd7_cache demosaic_by_demosaic_by_update_0_write7_to_demosaic_diff_rd7;
  demosaic_by_demosaic_by_update_0_write8_to_demosaic_diff_rd8_cache demosaic_by_demosaic_by_update_0_write8_to_demosaic_diff_rd8;
  demosaic_by_demosaic_by_update_0_write9_to_demosaic_diff_rd9_cache demosaic_by_demosaic_by_update_0_write9_to_demosaic_diff_rd9;
};



inline void demosaic_by_demosaic_by_update_0_write0_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write0, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write0_to_demosaic_diff_rd0.push(demosaic_by_demosaic_by_update_0_write0);
}

inline void demosaic_by_demosaic_by_update_0_write1_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write1, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write1_to_demosaic_diff_rd1.push(demosaic_by_demosaic_by_update_0_write1);
}

inline void demosaic_by_demosaic_by_update_0_write10_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write10, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write10_to_demosaic_diff_rd10.push(demosaic_by_demosaic_by_update_0_write10);
}

inline void demosaic_by_demosaic_by_update_0_write11_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write11, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write11_to_demosaic_diff_rd11.push(demosaic_by_demosaic_by_update_0_write11);
}

inline void demosaic_by_demosaic_by_update_0_write12_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write12, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write12_to_demosaic_diff_rd12.push(demosaic_by_demosaic_by_update_0_write12);
}

inline void demosaic_by_demosaic_by_update_0_write13_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write13, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write13_to_demosaic_diff_rd13.push(demosaic_by_demosaic_by_update_0_write13);
}

inline void demosaic_by_demosaic_by_update_0_write14_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write14, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write14_to_demosaic_diff_rd14.push(demosaic_by_demosaic_by_update_0_write14);
}

inline void demosaic_by_demosaic_by_update_0_write15_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write15, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write15_to_demosaic_diff_rd15.push(demosaic_by_demosaic_by_update_0_write15);
}

inline void demosaic_by_demosaic_by_update_0_write16_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write16, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write16_to_demosaic_diff_rd16.push(demosaic_by_demosaic_by_update_0_write16);
}

inline void demosaic_by_demosaic_by_update_0_write17_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write17, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write17_to_demosaic_diff_rd17.push(demosaic_by_demosaic_by_update_0_write17);
}

inline void demosaic_by_demosaic_by_update_0_write18_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write18, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write18_to_demosaic_diff_rd18.push(demosaic_by_demosaic_by_update_0_write18);
}

inline void demosaic_by_demosaic_by_update_0_write19_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write19, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write19_to_demosaic_diff_rd19.push(demosaic_by_demosaic_by_update_0_write19);
}

inline void demosaic_by_demosaic_by_update_0_write2_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write2, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write2_to_demosaic_diff_rd2.push(demosaic_by_demosaic_by_update_0_write2);
}

inline void demosaic_by_demosaic_by_update_0_write20_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write20, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write20_to_demosaic_diff_rd20.push(demosaic_by_demosaic_by_update_0_write20);
}

inline void demosaic_by_demosaic_by_update_0_write21_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write21, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write21_to_demosaic_diff_rd21.push(demosaic_by_demosaic_by_update_0_write21);
}

inline void demosaic_by_demosaic_by_update_0_write22_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write22, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write22_to_demosaic_diff_rd22.push(demosaic_by_demosaic_by_update_0_write22);
}

inline void demosaic_by_demosaic_by_update_0_write23_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write23, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write23_to_demosaic_diff_rd23.push(demosaic_by_demosaic_by_update_0_write23);
}

inline void demosaic_by_demosaic_by_update_0_write24_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write24, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write24_to_demosaic_diff_rd24.push(demosaic_by_demosaic_by_update_0_write24);
}

inline void demosaic_by_demosaic_by_update_0_write25_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write25, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write25_to_demosaic_diff_rd25.push(demosaic_by_demosaic_by_update_0_write25);
}

inline void demosaic_by_demosaic_by_update_0_write26_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write26, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write26_to_demosaic_diff_rd26.push(demosaic_by_demosaic_by_update_0_write26);
}

inline void demosaic_by_demosaic_by_update_0_write27_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write27, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write27_to_demosaic_diff_rd27.push(demosaic_by_demosaic_by_update_0_write27);
}

inline void demosaic_by_demosaic_by_update_0_write28_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write28, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write28_to_demosaic_diff_rd28.push(demosaic_by_demosaic_by_update_0_write28);
}

inline void demosaic_by_demosaic_by_update_0_write29_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write29, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write29_to_demosaic_diff_rd29.push(demosaic_by_demosaic_by_update_0_write29);
}

inline void demosaic_by_demosaic_by_update_0_write3_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write3, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write3_to_demosaic_diff_rd3.push(demosaic_by_demosaic_by_update_0_write3);
}

inline void demosaic_by_demosaic_by_update_0_write30_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write30, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write30_to_demosaic_diff_rd30.push(demosaic_by_demosaic_by_update_0_write30);
}

inline void demosaic_by_demosaic_by_update_0_write31_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write31, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write31_to_demosaic_diff_rd31.push(demosaic_by_demosaic_by_update_0_write31);
}

inline void demosaic_by_demosaic_by_update_0_write4_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write4, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write4_to_demosaic_diff_rd4.push(demosaic_by_demosaic_by_update_0_write4);
}

inline void demosaic_by_demosaic_by_update_0_write5_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write5, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write5_to_demosaic_diff_rd5.push(demosaic_by_demosaic_by_update_0_write5);
}

inline void demosaic_by_demosaic_by_update_0_write6_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write6, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write6_to_demosaic_diff_rd6.push(demosaic_by_demosaic_by_update_0_write6);
}

inline void demosaic_by_demosaic_by_update_0_write7_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write7, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write7_to_demosaic_diff_rd7.push(demosaic_by_demosaic_by_update_0_write7);
}

inline void demosaic_by_demosaic_by_update_0_write8_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write8, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write8_to_demosaic_diff_rd8.push(demosaic_by_demosaic_by_update_0_write8);
}

inline void demosaic_by_demosaic_by_update_0_write9_write(hw_uint<16>& demosaic_by_demosaic_by_update_0_write9, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  demosaic_by.demosaic_by_demosaic_by_update_0_write9_to_demosaic_diff_rd9.push(demosaic_by_demosaic_by_update_0_write9);
}

inline hw_uint<16> demosaic_diff_rd0_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd0 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write0 = demosaic_by.demosaic_by_demosaic_by_update_0_write0_to_demosaic_diff_rd0.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd1_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd1 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write1 = demosaic_by.demosaic_by_demosaic_by_update_0_write1_to_demosaic_diff_rd1.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd10_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd10 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write10 = demosaic_by.demosaic_by_demosaic_by_update_0_write10_to_demosaic_diff_rd10.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd11_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd11 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write11 = demosaic_by.demosaic_by_demosaic_by_update_0_write11_to_demosaic_diff_rd11.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd12_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd12 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write12 = demosaic_by.demosaic_by_demosaic_by_update_0_write12_to_demosaic_diff_rd12.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd13_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd13 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write13 = demosaic_by.demosaic_by_demosaic_by_update_0_write13_to_demosaic_diff_rd13.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd14_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd14 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write14 = demosaic_by.demosaic_by_demosaic_by_update_0_write14_to_demosaic_diff_rd14.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd15_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd15 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write15 = demosaic_by.demosaic_by_demosaic_by_update_0_write15_to_demosaic_diff_rd15.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd16_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd16 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write16 = demosaic_by.demosaic_by_demosaic_by_update_0_write16_to_demosaic_diff_rd16.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd17_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd17 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write17 = demosaic_by.demosaic_by_demosaic_by_update_0_write17_to_demosaic_diff_rd17.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd18_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd18 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write18 = demosaic_by.demosaic_by_demosaic_by_update_0_write18_to_demosaic_diff_rd18.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd19_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd19 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write19 = demosaic_by.demosaic_by_demosaic_by_update_0_write19_to_demosaic_diff_rd19.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd2_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd2 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write2 = demosaic_by.demosaic_by_demosaic_by_update_0_write2_to_demosaic_diff_rd2.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd20_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd20 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write20 = demosaic_by.demosaic_by_demosaic_by_update_0_write20_to_demosaic_diff_rd20.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd21_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd21 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write21 = demosaic_by.demosaic_by_demosaic_by_update_0_write21_to_demosaic_diff_rd21.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd22_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd22 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write22 = demosaic_by.demosaic_by_demosaic_by_update_0_write22_to_demosaic_diff_rd22.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd23_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd23 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write23 = demosaic_by.demosaic_by_demosaic_by_update_0_write23_to_demosaic_diff_rd23.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd24_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd24 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write24 = demosaic_by.demosaic_by_demosaic_by_update_0_write24_to_demosaic_diff_rd24.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd25_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd25 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write25 = demosaic_by.demosaic_by_demosaic_by_update_0_write25_to_demosaic_diff_rd25.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd26_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd26 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write26 = demosaic_by.demosaic_by_demosaic_by_update_0_write26_to_demosaic_diff_rd26.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd27_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd27 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write27 = demosaic_by.demosaic_by_demosaic_by_update_0_write27_to_demosaic_diff_rd27.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd28_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd28 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write28 = demosaic_by.demosaic_by_demosaic_by_update_0_write28_to_demosaic_diff_rd28.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd29_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd29 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write29 = demosaic_by.demosaic_by_demosaic_by_update_0_write29_to_demosaic_diff_rd29.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd3_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd3 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write3 = demosaic_by.demosaic_by_demosaic_by_update_0_write3_to_demosaic_diff_rd3.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd30_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd30 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write30 = demosaic_by.demosaic_by_demosaic_by_update_0_write30_to_demosaic_diff_rd30.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd31_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd31 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write31 = demosaic_by.demosaic_by_demosaic_by_update_0_write31_to_demosaic_diff_rd31.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd4_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd4 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write4 = demosaic_by.demosaic_by_demosaic_by_update_0_write4_to_demosaic_diff_rd4.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd5_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd5 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write5 = demosaic_by.demosaic_by_demosaic_by_update_0_write5_to_demosaic_diff_rd5.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd6_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd6 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write6 = demosaic_by.demosaic_by_demosaic_by_update_0_write6_to_demosaic_diff_rd6.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd7_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd7 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write7 = demosaic_by.demosaic_by_demosaic_by_update_0_write7_to_demosaic_diff_rd7.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd8_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd8 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write8 = demosaic_by.demosaic_by_demosaic_by_update_0_write8_to_demosaic_diff_rd8.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_diff_rd9_select(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_diff_rd9 read pattern: { demosaic_diff_update_0[d0, d1] -> demosaic_by[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_by_demosaic_by_update_0_write9 = demosaic_by.demosaic_by_demosaic_by_update_0_write9_to_demosaic_diff_rd9.peek(/* one reader or all rams */ 0);
  return value_demosaic_by_demosaic_by_update_0_write9;
  return 0;
}

// # of bundles = 2
// demosaic_by_update_0_write
//	demosaic_by_demosaic_by_update_0_write0
//	demosaic_by_demosaic_by_update_0_write1
//	demosaic_by_demosaic_by_update_0_write2
//	demosaic_by_demosaic_by_update_0_write3
//	demosaic_by_demosaic_by_update_0_write4
//	demosaic_by_demosaic_by_update_0_write5
//	demosaic_by_demosaic_by_update_0_write6
//	demosaic_by_demosaic_by_update_0_write7
//	demosaic_by_demosaic_by_update_0_write8
//	demosaic_by_demosaic_by_update_0_write9
//	demosaic_by_demosaic_by_update_0_write10
//	demosaic_by_demosaic_by_update_0_write11
//	demosaic_by_demosaic_by_update_0_write12
//	demosaic_by_demosaic_by_update_0_write13
//	demosaic_by_demosaic_by_update_0_write14
//	demosaic_by_demosaic_by_update_0_write15
//	demosaic_by_demosaic_by_update_0_write16
//	demosaic_by_demosaic_by_update_0_write17
//	demosaic_by_demosaic_by_update_0_write18
//	demosaic_by_demosaic_by_update_0_write19
//	demosaic_by_demosaic_by_update_0_write20
//	demosaic_by_demosaic_by_update_0_write21
//	demosaic_by_demosaic_by_update_0_write22
//	demosaic_by_demosaic_by_update_0_write23
//	demosaic_by_demosaic_by_update_0_write24
//	demosaic_by_demosaic_by_update_0_write25
//	demosaic_by_demosaic_by_update_0_write26
//	demosaic_by_demosaic_by_update_0_write27
//	demosaic_by_demosaic_by_update_0_write28
//	demosaic_by_demosaic_by_update_0_write29
//	demosaic_by_demosaic_by_update_0_write30
//	demosaic_by_demosaic_by_update_0_write31
inline void demosaic_by_demosaic_by_update_0_write_bundle_write(hw_uint<512>& demosaic_by_update_0_write, demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
	hw_uint<16> demosaic_by_demosaic_by_update_0_write0_res = demosaic_by_update_0_write.extract<0, 15>();
	demosaic_by_demosaic_by_update_0_write0_write(demosaic_by_demosaic_by_update_0_write0_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write1_res = demosaic_by_update_0_write.extract<16, 31>();
	demosaic_by_demosaic_by_update_0_write1_write(demosaic_by_demosaic_by_update_0_write1_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write2_res = demosaic_by_update_0_write.extract<32, 47>();
	demosaic_by_demosaic_by_update_0_write2_write(demosaic_by_demosaic_by_update_0_write2_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write3_res = demosaic_by_update_0_write.extract<48, 63>();
	demosaic_by_demosaic_by_update_0_write3_write(demosaic_by_demosaic_by_update_0_write3_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write4_res = demosaic_by_update_0_write.extract<64, 79>();
	demosaic_by_demosaic_by_update_0_write4_write(demosaic_by_demosaic_by_update_0_write4_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write5_res = demosaic_by_update_0_write.extract<80, 95>();
	demosaic_by_demosaic_by_update_0_write5_write(demosaic_by_demosaic_by_update_0_write5_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write6_res = demosaic_by_update_0_write.extract<96, 111>();
	demosaic_by_demosaic_by_update_0_write6_write(demosaic_by_demosaic_by_update_0_write6_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write7_res = demosaic_by_update_0_write.extract<112, 127>();
	demosaic_by_demosaic_by_update_0_write7_write(demosaic_by_demosaic_by_update_0_write7_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write8_res = demosaic_by_update_0_write.extract<128, 143>();
	demosaic_by_demosaic_by_update_0_write8_write(demosaic_by_demosaic_by_update_0_write8_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write9_res = demosaic_by_update_0_write.extract<144, 159>();
	demosaic_by_demosaic_by_update_0_write9_write(demosaic_by_demosaic_by_update_0_write9_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write10_res = demosaic_by_update_0_write.extract<160, 175>();
	demosaic_by_demosaic_by_update_0_write10_write(demosaic_by_demosaic_by_update_0_write10_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write11_res = demosaic_by_update_0_write.extract<176, 191>();
	demosaic_by_demosaic_by_update_0_write11_write(demosaic_by_demosaic_by_update_0_write11_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write12_res = demosaic_by_update_0_write.extract<192, 207>();
	demosaic_by_demosaic_by_update_0_write12_write(demosaic_by_demosaic_by_update_0_write12_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write13_res = demosaic_by_update_0_write.extract<208, 223>();
	demosaic_by_demosaic_by_update_0_write13_write(demosaic_by_demosaic_by_update_0_write13_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write14_res = demosaic_by_update_0_write.extract<224, 239>();
	demosaic_by_demosaic_by_update_0_write14_write(demosaic_by_demosaic_by_update_0_write14_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write15_res = demosaic_by_update_0_write.extract<240, 255>();
	demosaic_by_demosaic_by_update_0_write15_write(demosaic_by_demosaic_by_update_0_write15_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write16_res = demosaic_by_update_0_write.extract<256, 271>();
	demosaic_by_demosaic_by_update_0_write16_write(demosaic_by_demosaic_by_update_0_write16_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write17_res = demosaic_by_update_0_write.extract<272, 287>();
	demosaic_by_demosaic_by_update_0_write17_write(demosaic_by_demosaic_by_update_0_write17_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write18_res = demosaic_by_update_0_write.extract<288, 303>();
	demosaic_by_demosaic_by_update_0_write18_write(demosaic_by_demosaic_by_update_0_write18_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write19_res = demosaic_by_update_0_write.extract<304, 319>();
	demosaic_by_demosaic_by_update_0_write19_write(demosaic_by_demosaic_by_update_0_write19_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write20_res = demosaic_by_update_0_write.extract<320, 335>();
	demosaic_by_demosaic_by_update_0_write20_write(demosaic_by_demosaic_by_update_0_write20_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write21_res = demosaic_by_update_0_write.extract<336, 351>();
	demosaic_by_demosaic_by_update_0_write21_write(demosaic_by_demosaic_by_update_0_write21_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write22_res = demosaic_by_update_0_write.extract<352, 367>();
	demosaic_by_demosaic_by_update_0_write22_write(demosaic_by_demosaic_by_update_0_write22_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write23_res = demosaic_by_update_0_write.extract<368, 383>();
	demosaic_by_demosaic_by_update_0_write23_write(demosaic_by_demosaic_by_update_0_write23_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write24_res = demosaic_by_update_0_write.extract<384, 399>();
	demosaic_by_demosaic_by_update_0_write24_write(demosaic_by_demosaic_by_update_0_write24_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write25_res = demosaic_by_update_0_write.extract<400, 415>();
	demosaic_by_demosaic_by_update_0_write25_write(demosaic_by_demosaic_by_update_0_write25_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write26_res = demosaic_by_update_0_write.extract<416, 431>();
	demosaic_by_demosaic_by_update_0_write26_write(demosaic_by_demosaic_by_update_0_write26_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write27_res = demosaic_by_update_0_write.extract<432, 447>();
	demosaic_by_demosaic_by_update_0_write27_write(demosaic_by_demosaic_by_update_0_write27_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write28_res = demosaic_by_update_0_write.extract<448, 463>();
	demosaic_by_demosaic_by_update_0_write28_write(demosaic_by_demosaic_by_update_0_write28_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write29_res = demosaic_by_update_0_write.extract<464, 479>();
	demosaic_by_demosaic_by_update_0_write29_write(demosaic_by_demosaic_by_update_0_write29_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write30_res = demosaic_by_update_0_write.extract<480, 495>();
	demosaic_by_demosaic_by_update_0_write30_write(demosaic_by_demosaic_by_update_0_write30_res, demosaic_by, d0, d1, dynamic_address);
	hw_uint<16> demosaic_by_demosaic_by_update_0_write31_res = demosaic_by_update_0_write.extract<496, 511>();
	demosaic_by_demosaic_by_update_0_write31_write(demosaic_by_demosaic_by_update_0_write31_res, demosaic_by, d0, d1, dynamic_address);
}

// demosaic_diff_update_0_read
//	demosaic_diff_rd0
//	demosaic_diff_rd1
//	demosaic_diff_rd2
//	demosaic_diff_rd3
//	demosaic_diff_rd4
//	demosaic_diff_rd5
//	demosaic_diff_rd6
//	demosaic_diff_rd7
//	demosaic_diff_rd8
//	demosaic_diff_rd9
//	demosaic_diff_rd10
//	demosaic_diff_rd11
//	demosaic_diff_rd12
//	demosaic_diff_rd13
//	demosaic_diff_rd14
//	demosaic_diff_rd15
//	demosaic_diff_rd16
//	demosaic_diff_rd17
//	demosaic_diff_rd18
//	demosaic_diff_rd19
//	demosaic_diff_rd20
//	demosaic_diff_rd21
//	demosaic_diff_rd22
//	demosaic_diff_rd23
//	demosaic_diff_rd24
//	demosaic_diff_rd25
//	demosaic_diff_rd26
//	demosaic_diff_rd27
//	demosaic_diff_rd28
//	demosaic_diff_rd29
//	demosaic_diff_rd30
//	demosaic_diff_rd31
inline hw_uint<512> demosaic_by_demosaic_diff_update_0_read_bundle_read(demosaic_by_cache& demosaic_by, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // demosaic_diff_rd0
    // demosaic_diff_rd1
    // demosaic_diff_rd2
    // demosaic_diff_rd3
    // demosaic_diff_rd4
    // demosaic_diff_rd5
    // demosaic_diff_rd6
    // demosaic_diff_rd7
    // demosaic_diff_rd8
    // demosaic_diff_rd9
    // demosaic_diff_rd10
    // demosaic_diff_rd11
    // demosaic_diff_rd12
    // demosaic_diff_rd13
    // demosaic_diff_rd14
    // demosaic_diff_rd15
    // demosaic_diff_rd16
    // demosaic_diff_rd17
    // demosaic_diff_rd18
    // demosaic_diff_rd19
    // demosaic_diff_rd20
    // demosaic_diff_rd21
    // demosaic_diff_rd22
    // demosaic_diff_rd23
    // demosaic_diff_rd24
    // demosaic_diff_rd25
    // demosaic_diff_rd26
    // demosaic_diff_rd27
    // demosaic_diff_rd28
    // demosaic_diff_rd29
    // demosaic_diff_rd30
    // demosaic_diff_rd31

	hw_uint<512> result;
	hw_uint<16> demosaic_diff_rd0_res = demosaic_diff_rd0_select(demosaic_by, d0, d1, dynamic_address);
	set_at<0, 512>(result, demosaic_diff_rd0_res);
	hw_uint<16> demosaic_diff_rd1_res = demosaic_diff_rd1_select(demosaic_by, d0, d1, dynamic_address);
	set_at<16, 512>(result, demosaic_diff_rd1_res);
	hw_uint<16> demosaic_diff_rd2_res = demosaic_diff_rd2_select(demosaic_by, d0, d1, dynamic_address);
	set_at<32, 512>(result, demosaic_diff_rd2_res);
	hw_uint<16> demosaic_diff_rd3_res = demosaic_diff_rd3_select(demosaic_by, d0, d1, dynamic_address);
	set_at<48, 512>(result, demosaic_diff_rd3_res);
	hw_uint<16> demosaic_diff_rd4_res = demosaic_diff_rd4_select(demosaic_by, d0, d1, dynamic_address);
	set_at<64, 512>(result, demosaic_diff_rd4_res);
	hw_uint<16> demosaic_diff_rd5_res = demosaic_diff_rd5_select(demosaic_by, d0, d1, dynamic_address);
	set_at<80, 512>(result, demosaic_diff_rd5_res);
	hw_uint<16> demosaic_diff_rd6_res = demosaic_diff_rd6_select(demosaic_by, d0, d1, dynamic_address);
	set_at<96, 512>(result, demosaic_diff_rd6_res);
	hw_uint<16> demosaic_diff_rd7_res = demosaic_diff_rd7_select(demosaic_by, d0, d1, dynamic_address);
	set_at<112, 512>(result, demosaic_diff_rd7_res);
	hw_uint<16> demosaic_diff_rd8_res = demosaic_diff_rd8_select(demosaic_by, d0, d1, dynamic_address);
	set_at<128, 512>(result, demosaic_diff_rd8_res);
	hw_uint<16> demosaic_diff_rd9_res = demosaic_diff_rd9_select(demosaic_by, d0, d1, dynamic_address);
	set_at<144, 512>(result, demosaic_diff_rd9_res);
	hw_uint<16> demosaic_diff_rd10_res = demosaic_diff_rd10_select(demosaic_by, d0, d1, dynamic_address);
	set_at<160, 512>(result, demosaic_diff_rd10_res);
	hw_uint<16> demosaic_diff_rd11_res = demosaic_diff_rd11_select(demosaic_by, d0, d1, dynamic_address);
	set_at<176, 512>(result, demosaic_diff_rd11_res);
	hw_uint<16> demosaic_diff_rd12_res = demosaic_diff_rd12_select(demosaic_by, d0, d1, dynamic_address);
	set_at<192, 512>(result, demosaic_diff_rd12_res);
	hw_uint<16> demosaic_diff_rd13_res = demosaic_diff_rd13_select(demosaic_by, d0, d1, dynamic_address);
	set_at<208, 512>(result, demosaic_diff_rd13_res);
	hw_uint<16> demosaic_diff_rd14_res = demosaic_diff_rd14_select(demosaic_by, d0, d1, dynamic_address);
	set_at<224, 512>(result, demosaic_diff_rd14_res);
	hw_uint<16> demosaic_diff_rd15_res = demosaic_diff_rd15_select(demosaic_by, d0, d1, dynamic_address);
	set_at<240, 512>(result, demosaic_diff_rd15_res);
	hw_uint<16> demosaic_diff_rd16_res = demosaic_diff_rd16_select(demosaic_by, d0, d1, dynamic_address);
	set_at<256, 512>(result, demosaic_diff_rd16_res);
	hw_uint<16> demosaic_diff_rd17_res = demosaic_diff_rd17_select(demosaic_by, d0, d1, dynamic_address);
	set_at<272, 512>(result, demosaic_diff_rd17_res);
	hw_uint<16> demosaic_diff_rd18_res = demosaic_diff_rd18_select(demosaic_by, d0, d1, dynamic_address);
	set_at<288, 512>(result, demosaic_diff_rd18_res);
	hw_uint<16> demosaic_diff_rd19_res = demosaic_diff_rd19_select(demosaic_by, d0, d1, dynamic_address);
	set_at<304, 512>(result, demosaic_diff_rd19_res);
	hw_uint<16> demosaic_diff_rd20_res = demosaic_diff_rd20_select(demosaic_by, d0, d1, dynamic_address);
	set_at<320, 512>(result, demosaic_diff_rd20_res);
	hw_uint<16> demosaic_diff_rd21_res = demosaic_diff_rd21_select(demosaic_by, d0, d1, dynamic_address);
	set_at<336, 512>(result, demosaic_diff_rd21_res);
	hw_uint<16> demosaic_diff_rd22_res = demosaic_diff_rd22_select(demosaic_by, d0, d1, dynamic_address);
	set_at<352, 512>(result, demosaic_diff_rd22_res);
	hw_uint<16> demosaic_diff_rd23_res = demosaic_diff_rd23_select(demosaic_by, d0, d1, dynamic_address);
	set_at<368, 512>(result, demosaic_diff_rd23_res);
	hw_uint<16> demosaic_diff_rd24_res = demosaic_diff_rd24_select(demosaic_by, d0, d1, dynamic_address);
	set_at<384, 512>(result, demosaic_diff_rd24_res);
	hw_uint<16> demosaic_diff_rd25_res = demosaic_diff_rd25_select(demosaic_by, d0, d1, dynamic_address);
	set_at<400, 512>(result, demosaic_diff_rd25_res);
	hw_uint<16> demosaic_diff_rd26_res = demosaic_diff_rd26_select(demosaic_by, d0, d1, dynamic_address);
	set_at<416, 512>(result, demosaic_diff_rd26_res);
	hw_uint<16> demosaic_diff_rd27_res = demosaic_diff_rd27_select(demosaic_by, d0, d1, dynamic_address);
	set_at<432, 512>(result, demosaic_diff_rd27_res);
	hw_uint<16> demosaic_diff_rd28_res = demosaic_diff_rd28_select(demosaic_by, d0, d1, dynamic_address);
	set_at<448, 512>(result, demosaic_diff_rd28_res);
	hw_uint<16> demosaic_diff_rd29_res = demosaic_diff_rd29_select(demosaic_by, d0, d1, dynamic_address);
	set_at<464, 512>(result, demosaic_diff_rd29_res);
	hw_uint<16> demosaic_diff_rd30_res = demosaic_diff_rd30_select(demosaic_by, d0, d1, dynamic_address);
	set_at<480, 512>(result, demosaic_diff_rd30_res);
	hw_uint<16> demosaic_diff_rd31_res = demosaic_diff_rd31_select(demosaic_by, d0, d1, dynamic_address);
	set_at<496, 512>(result, demosaic_diff_rd31_res);
	return result;
}

struct demosaic_byb_demosaic_byb_update_0_write0_to_demosaic_by_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write1_to_demosaic_by_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write10_to_demosaic_by_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write11_to_demosaic_by_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write12_to_demosaic_by_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write13_to_demosaic_by_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write14_to_demosaic_by_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write15_to_demosaic_by_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write16_to_demosaic_by_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write17_to_demosaic_by_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write18_to_demosaic_by_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write19_to_demosaic_by_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write2_to_demosaic_by_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write20_to_demosaic_by_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write21_to_demosaic_by_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write22_to_demosaic_by_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write23_to_demosaic_by_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write24_to_demosaic_by_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write25_to_demosaic_by_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write26_to_demosaic_by_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write27_to_demosaic_by_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write28_to_demosaic_by_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write29_to_demosaic_by_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write3_to_demosaic_by_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write30_to_demosaic_by_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write31_to_demosaic_by_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write4_to_demosaic_by_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write5_to_demosaic_by_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write6_to_demosaic_by_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write7_to_demosaic_by_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write8_to_demosaic_by_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_demosaic_byb_update_0_write9_to_demosaic_by_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_byb_cache {
  // Reader addrs...
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { demosaic_by_update_0[d0, d1] -> demosaic_byb[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // # of banks: 32
  demosaic_byb_demosaic_byb_update_0_write0_to_demosaic_by_rd0_cache demosaic_byb_demosaic_byb_update_0_write0_to_demosaic_by_rd0;
  demosaic_byb_demosaic_byb_update_0_write1_to_demosaic_by_rd1_cache demosaic_byb_demosaic_byb_update_0_write1_to_demosaic_by_rd1;
  demosaic_byb_demosaic_byb_update_0_write10_to_demosaic_by_rd10_cache demosaic_byb_demosaic_byb_update_0_write10_to_demosaic_by_rd10;
  demosaic_byb_demosaic_byb_update_0_write11_to_demosaic_by_rd11_cache demosaic_byb_demosaic_byb_update_0_write11_to_demosaic_by_rd11;
  demosaic_byb_demosaic_byb_update_0_write12_to_demosaic_by_rd12_cache demosaic_byb_demosaic_byb_update_0_write12_to_demosaic_by_rd12;
  demosaic_byb_demosaic_byb_update_0_write13_to_demosaic_by_rd13_cache demosaic_byb_demosaic_byb_update_0_write13_to_demosaic_by_rd13;
  demosaic_byb_demosaic_byb_update_0_write14_to_demosaic_by_rd14_cache demosaic_byb_demosaic_byb_update_0_write14_to_demosaic_by_rd14;
  demosaic_byb_demosaic_byb_update_0_write15_to_demosaic_by_rd15_cache demosaic_byb_demosaic_byb_update_0_write15_to_demosaic_by_rd15;
  demosaic_byb_demosaic_byb_update_0_write16_to_demosaic_by_rd16_cache demosaic_byb_demosaic_byb_update_0_write16_to_demosaic_by_rd16;
  demosaic_byb_demosaic_byb_update_0_write17_to_demosaic_by_rd17_cache demosaic_byb_demosaic_byb_update_0_write17_to_demosaic_by_rd17;
  demosaic_byb_demosaic_byb_update_0_write18_to_demosaic_by_rd18_cache demosaic_byb_demosaic_byb_update_0_write18_to_demosaic_by_rd18;
  demosaic_byb_demosaic_byb_update_0_write19_to_demosaic_by_rd19_cache demosaic_byb_demosaic_byb_update_0_write19_to_demosaic_by_rd19;
  demosaic_byb_demosaic_byb_update_0_write2_to_demosaic_by_rd2_cache demosaic_byb_demosaic_byb_update_0_write2_to_demosaic_by_rd2;
  demosaic_byb_demosaic_byb_update_0_write20_to_demosaic_by_rd20_cache demosaic_byb_demosaic_byb_update_0_write20_to_demosaic_by_rd20;
  demosaic_byb_demosaic_byb_update_0_write21_to_demosaic_by_rd21_cache demosaic_byb_demosaic_byb_update_0_write21_to_demosaic_by_rd21;
  demosaic_byb_demosaic_byb_update_0_write22_to_demosaic_by_rd22_cache demosaic_byb_demosaic_byb_update_0_write22_to_demosaic_by_rd22;
  demosaic_byb_demosaic_byb_update_0_write23_to_demosaic_by_rd23_cache demosaic_byb_demosaic_byb_update_0_write23_to_demosaic_by_rd23;
  demosaic_byb_demosaic_byb_update_0_write24_to_demosaic_by_rd24_cache demosaic_byb_demosaic_byb_update_0_write24_to_demosaic_by_rd24;
  demosaic_byb_demosaic_byb_update_0_write25_to_demosaic_by_rd25_cache demosaic_byb_demosaic_byb_update_0_write25_to_demosaic_by_rd25;
  demosaic_byb_demosaic_byb_update_0_write26_to_demosaic_by_rd26_cache demosaic_byb_demosaic_byb_update_0_write26_to_demosaic_by_rd26;
  demosaic_byb_demosaic_byb_update_0_write27_to_demosaic_by_rd27_cache demosaic_byb_demosaic_byb_update_0_write27_to_demosaic_by_rd27;
  demosaic_byb_demosaic_byb_update_0_write28_to_demosaic_by_rd28_cache demosaic_byb_demosaic_byb_update_0_write28_to_demosaic_by_rd28;
  demosaic_byb_demosaic_byb_update_0_write29_to_demosaic_by_rd29_cache demosaic_byb_demosaic_byb_update_0_write29_to_demosaic_by_rd29;
  demosaic_byb_demosaic_byb_update_0_write3_to_demosaic_by_rd3_cache demosaic_byb_demosaic_byb_update_0_write3_to_demosaic_by_rd3;
  demosaic_byb_demosaic_byb_update_0_write30_to_demosaic_by_rd30_cache demosaic_byb_demosaic_byb_update_0_write30_to_demosaic_by_rd30;
  demosaic_byb_demosaic_byb_update_0_write31_to_demosaic_by_rd31_cache demosaic_byb_demosaic_byb_update_0_write31_to_demosaic_by_rd31;
  demosaic_byb_demosaic_byb_update_0_write4_to_demosaic_by_rd4_cache demosaic_byb_demosaic_byb_update_0_write4_to_demosaic_by_rd4;
  demosaic_byb_demosaic_byb_update_0_write5_to_demosaic_by_rd5_cache demosaic_byb_demosaic_byb_update_0_write5_to_demosaic_by_rd5;
  demosaic_byb_demosaic_byb_update_0_write6_to_demosaic_by_rd6_cache demosaic_byb_demosaic_byb_update_0_write6_to_demosaic_by_rd6;
  demosaic_byb_demosaic_byb_update_0_write7_to_demosaic_by_rd7_cache demosaic_byb_demosaic_byb_update_0_write7_to_demosaic_by_rd7;
  demosaic_byb_demosaic_byb_update_0_write8_to_demosaic_by_rd8_cache demosaic_byb_demosaic_byb_update_0_write8_to_demosaic_by_rd8;
  demosaic_byb_demosaic_byb_update_0_write9_to_demosaic_by_rd9_cache demosaic_byb_demosaic_byb_update_0_write9_to_demosaic_by_rd9;
};



inline void demosaic_byb_demosaic_byb_update_0_write0_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write0, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write0_to_demosaic_by_rd0.push(demosaic_byb_demosaic_byb_update_0_write0);
}

inline void demosaic_byb_demosaic_byb_update_0_write1_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write1, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write1_to_demosaic_by_rd1.push(demosaic_byb_demosaic_byb_update_0_write1);
}

inline void demosaic_byb_demosaic_byb_update_0_write10_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write10, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write10_to_demosaic_by_rd10.push(demosaic_byb_demosaic_byb_update_0_write10);
}

inline void demosaic_byb_demosaic_byb_update_0_write11_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write11, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write11_to_demosaic_by_rd11.push(demosaic_byb_demosaic_byb_update_0_write11);
}

inline void demosaic_byb_demosaic_byb_update_0_write12_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write12, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write12_to_demosaic_by_rd12.push(demosaic_byb_demosaic_byb_update_0_write12);
}

inline void demosaic_byb_demosaic_byb_update_0_write13_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write13, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write13_to_demosaic_by_rd13.push(demosaic_byb_demosaic_byb_update_0_write13);
}

inline void demosaic_byb_demosaic_byb_update_0_write14_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write14, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write14_to_demosaic_by_rd14.push(demosaic_byb_demosaic_byb_update_0_write14);
}

inline void demosaic_byb_demosaic_byb_update_0_write15_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write15, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write15_to_demosaic_by_rd15.push(demosaic_byb_demosaic_byb_update_0_write15);
}

inline void demosaic_byb_demosaic_byb_update_0_write16_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write16, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write16_to_demosaic_by_rd16.push(demosaic_byb_demosaic_byb_update_0_write16);
}

inline void demosaic_byb_demosaic_byb_update_0_write17_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write17, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write17_to_demosaic_by_rd17.push(demosaic_byb_demosaic_byb_update_0_write17);
}

inline void demosaic_byb_demosaic_byb_update_0_write18_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write18, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write18_to_demosaic_by_rd18.push(demosaic_byb_demosaic_byb_update_0_write18);
}

inline void demosaic_byb_demosaic_byb_update_0_write19_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write19, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write19_to_demosaic_by_rd19.push(demosaic_byb_demosaic_byb_update_0_write19);
}

inline void demosaic_byb_demosaic_byb_update_0_write2_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write2, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write2_to_demosaic_by_rd2.push(demosaic_byb_demosaic_byb_update_0_write2);
}

inline void demosaic_byb_demosaic_byb_update_0_write20_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write20, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write20_to_demosaic_by_rd20.push(demosaic_byb_demosaic_byb_update_0_write20);
}

inline void demosaic_byb_demosaic_byb_update_0_write21_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write21, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write21_to_demosaic_by_rd21.push(demosaic_byb_demosaic_byb_update_0_write21);
}

inline void demosaic_byb_demosaic_byb_update_0_write22_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write22, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write22_to_demosaic_by_rd22.push(demosaic_byb_demosaic_byb_update_0_write22);
}

inline void demosaic_byb_demosaic_byb_update_0_write23_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write23, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write23_to_demosaic_by_rd23.push(demosaic_byb_demosaic_byb_update_0_write23);
}

inline void demosaic_byb_demosaic_byb_update_0_write24_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write24, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write24_to_demosaic_by_rd24.push(demosaic_byb_demosaic_byb_update_0_write24);
}

inline void demosaic_byb_demosaic_byb_update_0_write25_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write25, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write25_to_demosaic_by_rd25.push(demosaic_byb_demosaic_byb_update_0_write25);
}

inline void demosaic_byb_demosaic_byb_update_0_write26_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write26, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write26_to_demosaic_by_rd26.push(demosaic_byb_demosaic_byb_update_0_write26);
}

inline void demosaic_byb_demosaic_byb_update_0_write27_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write27, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write27_to_demosaic_by_rd27.push(demosaic_byb_demosaic_byb_update_0_write27);
}

inline void demosaic_byb_demosaic_byb_update_0_write28_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write28, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write28_to_demosaic_by_rd28.push(demosaic_byb_demosaic_byb_update_0_write28);
}

inline void demosaic_byb_demosaic_byb_update_0_write29_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write29, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write29_to_demosaic_by_rd29.push(demosaic_byb_demosaic_byb_update_0_write29);
}

inline void demosaic_byb_demosaic_byb_update_0_write3_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write3, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write3_to_demosaic_by_rd3.push(demosaic_byb_demosaic_byb_update_0_write3);
}

inline void demosaic_byb_demosaic_byb_update_0_write30_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write30, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write30_to_demosaic_by_rd30.push(demosaic_byb_demosaic_byb_update_0_write30);
}

inline void demosaic_byb_demosaic_byb_update_0_write31_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write31, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write31_to_demosaic_by_rd31.push(demosaic_byb_demosaic_byb_update_0_write31);
}

inline void demosaic_byb_demosaic_byb_update_0_write4_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write4, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write4_to_demosaic_by_rd4.push(demosaic_byb_demosaic_byb_update_0_write4);
}

inline void demosaic_byb_demosaic_byb_update_0_write5_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write5, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write5_to_demosaic_by_rd5.push(demosaic_byb_demosaic_byb_update_0_write5);
}

inline void demosaic_byb_demosaic_byb_update_0_write6_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write6, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write6_to_demosaic_by_rd6.push(demosaic_byb_demosaic_byb_update_0_write6);
}

inline void demosaic_byb_demosaic_byb_update_0_write7_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write7, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write7_to_demosaic_by_rd7.push(demosaic_byb_demosaic_byb_update_0_write7);
}

inline void demosaic_byb_demosaic_byb_update_0_write8_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write8, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write8_to_demosaic_by_rd8.push(demosaic_byb_demosaic_byb_update_0_write8);
}

inline void demosaic_byb_demosaic_byb_update_0_write9_write(hw_uint<16>& demosaic_byb_demosaic_byb_update_0_write9, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  demosaic_byb.demosaic_byb_demosaic_byb_update_0_write9_to_demosaic_by_rd9.push(demosaic_byb_demosaic_byb_update_0_write9);
}

inline hw_uint<16> demosaic_by_rd0_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd0 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write0 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write0_to_demosaic_by_rd0.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_by_rd1_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd1 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write1 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write1_to_demosaic_by_rd1.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_by_rd10_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd10 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write10 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write10_to_demosaic_by_rd10.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_by_rd11_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd11 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write11 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write11_to_demosaic_by_rd11.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_by_rd12_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd12 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write12 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write12_to_demosaic_by_rd12.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_by_rd13_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd13 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write13 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write13_to_demosaic_by_rd13.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_by_rd14_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd14 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write14 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write14_to_demosaic_by_rd14.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_by_rd15_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd15 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write15 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write15_to_demosaic_by_rd15.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_by_rd16_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd16 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write16 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write16_to_demosaic_by_rd16.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_by_rd17_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd17 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write17 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write17_to_demosaic_by_rd17.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_by_rd18_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd18 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write18 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write18_to_demosaic_by_rd18.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_by_rd19_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd19 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write19 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write19_to_demosaic_by_rd19.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_by_rd2_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd2 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write2 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write2_to_demosaic_by_rd2.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_by_rd20_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd20 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write20 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write20_to_demosaic_by_rd20.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_by_rd21_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd21 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write21 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write21_to_demosaic_by_rd21.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_by_rd22_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd22 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write22 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write22_to_demosaic_by_rd22.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_by_rd23_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd23 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write23 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write23_to_demosaic_by_rd23.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_by_rd24_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd24 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write24 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write24_to_demosaic_by_rd24.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_by_rd25_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd25 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write25 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write25_to_demosaic_by_rd25.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_by_rd26_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd26 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write26 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write26_to_demosaic_by_rd26.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_by_rd27_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd27 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write27 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write27_to_demosaic_by_rd27.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_by_rd28_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd28 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write28 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write28_to_demosaic_by_rd28.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_by_rd29_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd29 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write29 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write29_to_demosaic_by_rd29.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_by_rd3_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd3 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write3 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write3_to_demosaic_by_rd3.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_by_rd30_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd30 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write30 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write30_to_demosaic_by_rd30.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_by_rd31_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd31 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write31 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write31_to_demosaic_by_rd31.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_by_rd4_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd4 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write4 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write4_to_demosaic_by_rd4.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_by_rd5_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd5 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write5 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write5_to_demosaic_by_rd5.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_by_rd6_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd6 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write6 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write6_to_demosaic_by_rd6.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_by_rd7_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd7 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write7 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write7_to_demosaic_by_rd7.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_by_rd8_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd8 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write8 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write8_to_demosaic_by_rd8.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_by_rd9_select(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_by_rd9 read pattern: { demosaic_by_update_0[d0, d1] -> demosaic_byb[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_byb_demosaic_byb_update_0_write9 = demosaic_byb.demosaic_byb_demosaic_byb_update_0_write9_to_demosaic_by_rd9.peek(/* one reader or all rams */ 0);
  return value_demosaic_byb_demosaic_byb_update_0_write9;
  return 0;
}

// # of bundles = 2
// demosaic_by_update_0_read
//	demosaic_by_rd0
//	demosaic_by_rd1
//	demosaic_by_rd2
//	demosaic_by_rd3
//	demosaic_by_rd4
//	demosaic_by_rd5
//	demosaic_by_rd6
//	demosaic_by_rd7
//	demosaic_by_rd8
//	demosaic_by_rd9
//	demosaic_by_rd10
//	demosaic_by_rd11
//	demosaic_by_rd12
//	demosaic_by_rd13
//	demosaic_by_rd14
//	demosaic_by_rd15
//	demosaic_by_rd16
//	demosaic_by_rd17
//	demosaic_by_rd18
//	demosaic_by_rd19
//	demosaic_by_rd20
//	demosaic_by_rd21
//	demosaic_by_rd22
//	demosaic_by_rd23
//	demosaic_by_rd24
//	demosaic_by_rd25
//	demosaic_by_rd26
//	demosaic_by_rd27
//	demosaic_by_rd28
//	demosaic_by_rd29
//	demosaic_by_rd30
//	demosaic_by_rd31
inline hw_uint<512> demosaic_byb_demosaic_by_update_0_read_bundle_read(demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // demosaic_by_rd0
    // demosaic_by_rd1
    // demosaic_by_rd2
    // demosaic_by_rd3
    // demosaic_by_rd4
    // demosaic_by_rd5
    // demosaic_by_rd6
    // demosaic_by_rd7
    // demosaic_by_rd8
    // demosaic_by_rd9
    // demosaic_by_rd10
    // demosaic_by_rd11
    // demosaic_by_rd12
    // demosaic_by_rd13
    // demosaic_by_rd14
    // demosaic_by_rd15
    // demosaic_by_rd16
    // demosaic_by_rd17
    // demosaic_by_rd18
    // demosaic_by_rd19
    // demosaic_by_rd20
    // demosaic_by_rd21
    // demosaic_by_rd22
    // demosaic_by_rd23
    // demosaic_by_rd24
    // demosaic_by_rd25
    // demosaic_by_rd26
    // demosaic_by_rd27
    // demosaic_by_rd28
    // demosaic_by_rd29
    // demosaic_by_rd30
    // demosaic_by_rd31

	hw_uint<512> result;
	hw_uint<16> demosaic_by_rd0_res = demosaic_by_rd0_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<0, 512>(result, demosaic_by_rd0_res);
	hw_uint<16> demosaic_by_rd1_res = demosaic_by_rd1_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<16, 512>(result, demosaic_by_rd1_res);
	hw_uint<16> demosaic_by_rd2_res = demosaic_by_rd2_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<32, 512>(result, demosaic_by_rd2_res);
	hw_uint<16> demosaic_by_rd3_res = demosaic_by_rd3_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<48, 512>(result, demosaic_by_rd3_res);
	hw_uint<16> demosaic_by_rd4_res = demosaic_by_rd4_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<64, 512>(result, demosaic_by_rd4_res);
	hw_uint<16> demosaic_by_rd5_res = demosaic_by_rd5_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<80, 512>(result, demosaic_by_rd5_res);
	hw_uint<16> demosaic_by_rd6_res = demosaic_by_rd6_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<96, 512>(result, demosaic_by_rd6_res);
	hw_uint<16> demosaic_by_rd7_res = demosaic_by_rd7_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<112, 512>(result, demosaic_by_rd7_res);
	hw_uint<16> demosaic_by_rd8_res = demosaic_by_rd8_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<128, 512>(result, demosaic_by_rd8_res);
	hw_uint<16> demosaic_by_rd9_res = demosaic_by_rd9_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<144, 512>(result, demosaic_by_rd9_res);
	hw_uint<16> demosaic_by_rd10_res = demosaic_by_rd10_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<160, 512>(result, demosaic_by_rd10_res);
	hw_uint<16> demosaic_by_rd11_res = demosaic_by_rd11_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<176, 512>(result, demosaic_by_rd11_res);
	hw_uint<16> demosaic_by_rd12_res = demosaic_by_rd12_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<192, 512>(result, demosaic_by_rd12_res);
	hw_uint<16> demosaic_by_rd13_res = demosaic_by_rd13_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<208, 512>(result, demosaic_by_rd13_res);
	hw_uint<16> demosaic_by_rd14_res = demosaic_by_rd14_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<224, 512>(result, demosaic_by_rd14_res);
	hw_uint<16> demosaic_by_rd15_res = demosaic_by_rd15_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<240, 512>(result, demosaic_by_rd15_res);
	hw_uint<16> demosaic_by_rd16_res = demosaic_by_rd16_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<256, 512>(result, demosaic_by_rd16_res);
	hw_uint<16> demosaic_by_rd17_res = demosaic_by_rd17_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<272, 512>(result, demosaic_by_rd17_res);
	hw_uint<16> demosaic_by_rd18_res = demosaic_by_rd18_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<288, 512>(result, demosaic_by_rd18_res);
	hw_uint<16> demosaic_by_rd19_res = demosaic_by_rd19_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<304, 512>(result, demosaic_by_rd19_res);
	hw_uint<16> demosaic_by_rd20_res = demosaic_by_rd20_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<320, 512>(result, demosaic_by_rd20_res);
	hw_uint<16> demosaic_by_rd21_res = demosaic_by_rd21_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<336, 512>(result, demosaic_by_rd21_res);
	hw_uint<16> demosaic_by_rd22_res = demosaic_by_rd22_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<352, 512>(result, demosaic_by_rd22_res);
	hw_uint<16> demosaic_by_rd23_res = demosaic_by_rd23_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<368, 512>(result, demosaic_by_rd23_res);
	hw_uint<16> demosaic_by_rd24_res = demosaic_by_rd24_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<384, 512>(result, demosaic_by_rd24_res);
	hw_uint<16> demosaic_by_rd25_res = demosaic_by_rd25_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<400, 512>(result, demosaic_by_rd25_res);
	hw_uint<16> demosaic_by_rd26_res = demosaic_by_rd26_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<416, 512>(result, demosaic_by_rd26_res);
	hw_uint<16> demosaic_by_rd27_res = demosaic_by_rd27_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<432, 512>(result, demosaic_by_rd27_res);
	hw_uint<16> demosaic_by_rd28_res = demosaic_by_rd28_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<448, 512>(result, demosaic_by_rd28_res);
	hw_uint<16> demosaic_by_rd29_res = demosaic_by_rd29_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<464, 512>(result, demosaic_by_rd29_res);
	hw_uint<16> demosaic_by_rd30_res = demosaic_by_rd30_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<480, 512>(result, demosaic_by_rd30_res);
	hw_uint<16> demosaic_by_rd31_res = demosaic_by_rd31_select(demosaic_byb, d0, d1, dynamic_address);
	set_at<496, 512>(result, demosaic_by_rd31_res);
	return result;
}

// demosaic_byb_update_0_write
//	demosaic_byb_demosaic_byb_update_0_write0
//	demosaic_byb_demosaic_byb_update_0_write1
//	demosaic_byb_demosaic_byb_update_0_write2
//	demosaic_byb_demosaic_byb_update_0_write3
//	demosaic_byb_demosaic_byb_update_0_write4
//	demosaic_byb_demosaic_byb_update_0_write5
//	demosaic_byb_demosaic_byb_update_0_write6
//	demosaic_byb_demosaic_byb_update_0_write7
//	demosaic_byb_demosaic_byb_update_0_write8
//	demosaic_byb_demosaic_byb_update_0_write9
//	demosaic_byb_demosaic_byb_update_0_write10
//	demosaic_byb_demosaic_byb_update_0_write11
//	demosaic_byb_demosaic_byb_update_0_write12
//	demosaic_byb_demosaic_byb_update_0_write13
//	demosaic_byb_demosaic_byb_update_0_write14
//	demosaic_byb_demosaic_byb_update_0_write15
//	demosaic_byb_demosaic_byb_update_0_write16
//	demosaic_byb_demosaic_byb_update_0_write17
//	demosaic_byb_demosaic_byb_update_0_write18
//	demosaic_byb_demosaic_byb_update_0_write19
//	demosaic_byb_demosaic_byb_update_0_write20
//	demosaic_byb_demosaic_byb_update_0_write21
//	demosaic_byb_demosaic_byb_update_0_write22
//	demosaic_byb_demosaic_byb_update_0_write23
//	demosaic_byb_demosaic_byb_update_0_write24
//	demosaic_byb_demosaic_byb_update_0_write25
//	demosaic_byb_demosaic_byb_update_0_write26
//	demosaic_byb_demosaic_byb_update_0_write27
//	demosaic_byb_demosaic_byb_update_0_write28
//	demosaic_byb_demosaic_byb_update_0_write29
//	demosaic_byb_demosaic_byb_update_0_write30
//	demosaic_byb_demosaic_byb_update_0_write31
inline void demosaic_byb_demosaic_byb_update_0_write_bundle_write(hw_uint<512>& demosaic_byb_update_0_write, demosaic_byb_cache& demosaic_byb, int d0, int d1, int dynamic_address) {
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write0_res = demosaic_byb_update_0_write.extract<0, 15>();
	demosaic_byb_demosaic_byb_update_0_write0_write(demosaic_byb_demosaic_byb_update_0_write0_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write1_res = demosaic_byb_update_0_write.extract<16, 31>();
	demosaic_byb_demosaic_byb_update_0_write1_write(demosaic_byb_demosaic_byb_update_0_write1_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write2_res = demosaic_byb_update_0_write.extract<32, 47>();
	demosaic_byb_demosaic_byb_update_0_write2_write(demosaic_byb_demosaic_byb_update_0_write2_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write3_res = demosaic_byb_update_0_write.extract<48, 63>();
	demosaic_byb_demosaic_byb_update_0_write3_write(demosaic_byb_demosaic_byb_update_0_write3_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write4_res = demosaic_byb_update_0_write.extract<64, 79>();
	demosaic_byb_demosaic_byb_update_0_write4_write(demosaic_byb_demosaic_byb_update_0_write4_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write5_res = demosaic_byb_update_0_write.extract<80, 95>();
	demosaic_byb_demosaic_byb_update_0_write5_write(demosaic_byb_demosaic_byb_update_0_write5_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write6_res = demosaic_byb_update_0_write.extract<96, 111>();
	demosaic_byb_demosaic_byb_update_0_write6_write(demosaic_byb_demosaic_byb_update_0_write6_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write7_res = demosaic_byb_update_0_write.extract<112, 127>();
	demosaic_byb_demosaic_byb_update_0_write7_write(demosaic_byb_demosaic_byb_update_0_write7_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write8_res = demosaic_byb_update_0_write.extract<128, 143>();
	demosaic_byb_demosaic_byb_update_0_write8_write(demosaic_byb_demosaic_byb_update_0_write8_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write9_res = demosaic_byb_update_0_write.extract<144, 159>();
	demosaic_byb_demosaic_byb_update_0_write9_write(demosaic_byb_demosaic_byb_update_0_write9_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write10_res = demosaic_byb_update_0_write.extract<160, 175>();
	demosaic_byb_demosaic_byb_update_0_write10_write(demosaic_byb_demosaic_byb_update_0_write10_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write11_res = demosaic_byb_update_0_write.extract<176, 191>();
	demosaic_byb_demosaic_byb_update_0_write11_write(demosaic_byb_demosaic_byb_update_0_write11_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write12_res = demosaic_byb_update_0_write.extract<192, 207>();
	demosaic_byb_demosaic_byb_update_0_write12_write(demosaic_byb_demosaic_byb_update_0_write12_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write13_res = demosaic_byb_update_0_write.extract<208, 223>();
	demosaic_byb_demosaic_byb_update_0_write13_write(demosaic_byb_demosaic_byb_update_0_write13_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write14_res = demosaic_byb_update_0_write.extract<224, 239>();
	demosaic_byb_demosaic_byb_update_0_write14_write(demosaic_byb_demosaic_byb_update_0_write14_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write15_res = demosaic_byb_update_0_write.extract<240, 255>();
	demosaic_byb_demosaic_byb_update_0_write15_write(demosaic_byb_demosaic_byb_update_0_write15_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write16_res = demosaic_byb_update_0_write.extract<256, 271>();
	demosaic_byb_demosaic_byb_update_0_write16_write(demosaic_byb_demosaic_byb_update_0_write16_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write17_res = demosaic_byb_update_0_write.extract<272, 287>();
	demosaic_byb_demosaic_byb_update_0_write17_write(demosaic_byb_demosaic_byb_update_0_write17_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write18_res = demosaic_byb_update_0_write.extract<288, 303>();
	demosaic_byb_demosaic_byb_update_0_write18_write(demosaic_byb_demosaic_byb_update_0_write18_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write19_res = demosaic_byb_update_0_write.extract<304, 319>();
	demosaic_byb_demosaic_byb_update_0_write19_write(demosaic_byb_demosaic_byb_update_0_write19_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write20_res = demosaic_byb_update_0_write.extract<320, 335>();
	demosaic_byb_demosaic_byb_update_0_write20_write(demosaic_byb_demosaic_byb_update_0_write20_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write21_res = demosaic_byb_update_0_write.extract<336, 351>();
	demosaic_byb_demosaic_byb_update_0_write21_write(demosaic_byb_demosaic_byb_update_0_write21_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write22_res = demosaic_byb_update_0_write.extract<352, 367>();
	demosaic_byb_demosaic_byb_update_0_write22_write(demosaic_byb_demosaic_byb_update_0_write22_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write23_res = demosaic_byb_update_0_write.extract<368, 383>();
	demosaic_byb_demosaic_byb_update_0_write23_write(demosaic_byb_demosaic_byb_update_0_write23_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write24_res = demosaic_byb_update_0_write.extract<384, 399>();
	demosaic_byb_demosaic_byb_update_0_write24_write(demosaic_byb_demosaic_byb_update_0_write24_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write25_res = demosaic_byb_update_0_write.extract<400, 415>();
	demosaic_byb_demosaic_byb_update_0_write25_write(demosaic_byb_demosaic_byb_update_0_write25_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write26_res = demosaic_byb_update_0_write.extract<416, 431>();
	demosaic_byb_demosaic_byb_update_0_write26_write(demosaic_byb_demosaic_byb_update_0_write26_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write27_res = demosaic_byb_update_0_write.extract<432, 447>();
	demosaic_byb_demosaic_byb_update_0_write27_write(demosaic_byb_demosaic_byb_update_0_write27_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write28_res = demosaic_byb_update_0_write.extract<448, 463>();
	demosaic_byb_demosaic_byb_update_0_write28_write(demosaic_byb_demosaic_byb_update_0_write28_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write29_res = demosaic_byb_update_0_write.extract<464, 479>();
	demosaic_byb_demosaic_byb_update_0_write29_write(demosaic_byb_demosaic_byb_update_0_write29_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write30_res = demosaic_byb_update_0_write.extract<480, 495>();
	demosaic_byb_demosaic_byb_update_0_write30_write(demosaic_byb_demosaic_byb_update_0_write30_res, demosaic_byb, d0, d1, dynamic_address);
	hw_uint<16> demosaic_byb_demosaic_byb_update_0_write31_res = demosaic_byb_update_0_write.extract<496, 511>();
	demosaic_byb_demosaic_byb_update_0_write31_write(demosaic_byb_demosaic_byb_update_0_write31_res, demosaic_byb, d0, d1, dynamic_address);
}

struct demosaic_diff_demosaic_diff_update_0_write0_to_cp_noinit_ln1c_32_rd0_cache {
	// RAM Box: {[0, 1888], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write1_to_cp_noinit_ln1c_32_rd1_cache {
	// RAM Box: {[1, 1889], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write10_to_cp_noinit_ln1c_32_rd10_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write11_to_cp_noinit_ln1c_32_rd11_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write12_to_cp_noinit_ln1c_32_rd12_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write13_to_cp_noinit_ln1c_32_rd13_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write14_to_cp_noinit_ln1c_32_rd14_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write15_to_cp_noinit_ln1c_32_rd15_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write16_to_cp_noinit_ln1c_32_rd16_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write17_to_cp_noinit_ln1c_32_rd17_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write18_to_cp_noinit_ln1c_32_rd18_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write19_to_cp_noinit_ln1c_32_rd19_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write2_to_cp_noinit_ln1c_32_rd2_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write20_to_cp_noinit_ln1c_32_rd20_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write21_to_cp_noinit_ln1c_32_rd21_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write22_to_cp_noinit_ln1c_32_rd22_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write23_to_cp_noinit_ln1c_32_rd23_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write24_to_cp_noinit_ln1c_32_rd24_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write25_to_cp_noinit_ln1c_32_rd25_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write26_to_cp_noinit_ln1c_32_rd26_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write27_to_cp_noinit_ln1c_32_rd27_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write28_to_cp_noinit_ln1c_32_rd28_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write29_to_cp_noinit_ln1c_32_rd29_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write3_to_cp_noinit_ln1c_32_rd3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write30_to_cp_noinit_ln1c_32_rd30_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write31_to_cp_noinit_ln1c_32_rd31_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write4_to_cp_noinit_ln1c_32_rd4_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write5_to_cp_noinit_ln1c_32_rd5_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write6_to_cp_noinit_ln1c_32_rd6_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write7_to_cp_noinit_ln1c_32_rd7_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write8_to_cp_noinit_ln1c_32_rd8_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_demosaic_diff_update_0_write9_to_cp_noinit_ln1c_32_rd9_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaic_diff_cache {
  // Reader addrs...
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
    // { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // # of banks: 32
  demosaic_diff_demosaic_diff_update_0_write0_to_cp_noinit_ln1c_32_rd0_cache demosaic_diff_demosaic_diff_update_0_write0_to_cp_noinit_ln1c_32_rd0;
  demosaic_diff_demosaic_diff_update_0_write1_to_cp_noinit_ln1c_32_rd1_cache demosaic_diff_demosaic_diff_update_0_write1_to_cp_noinit_ln1c_32_rd1;
  demosaic_diff_demosaic_diff_update_0_write10_to_cp_noinit_ln1c_32_rd10_cache demosaic_diff_demosaic_diff_update_0_write10_to_cp_noinit_ln1c_32_rd10;
  demosaic_diff_demosaic_diff_update_0_write11_to_cp_noinit_ln1c_32_rd11_cache demosaic_diff_demosaic_diff_update_0_write11_to_cp_noinit_ln1c_32_rd11;
  demosaic_diff_demosaic_diff_update_0_write12_to_cp_noinit_ln1c_32_rd12_cache demosaic_diff_demosaic_diff_update_0_write12_to_cp_noinit_ln1c_32_rd12;
  demosaic_diff_demosaic_diff_update_0_write13_to_cp_noinit_ln1c_32_rd13_cache demosaic_diff_demosaic_diff_update_0_write13_to_cp_noinit_ln1c_32_rd13;
  demosaic_diff_demosaic_diff_update_0_write14_to_cp_noinit_ln1c_32_rd14_cache demosaic_diff_demosaic_diff_update_0_write14_to_cp_noinit_ln1c_32_rd14;
  demosaic_diff_demosaic_diff_update_0_write15_to_cp_noinit_ln1c_32_rd15_cache demosaic_diff_demosaic_diff_update_0_write15_to_cp_noinit_ln1c_32_rd15;
  demosaic_diff_demosaic_diff_update_0_write16_to_cp_noinit_ln1c_32_rd16_cache demosaic_diff_demosaic_diff_update_0_write16_to_cp_noinit_ln1c_32_rd16;
  demosaic_diff_demosaic_diff_update_0_write17_to_cp_noinit_ln1c_32_rd17_cache demosaic_diff_demosaic_diff_update_0_write17_to_cp_noinit_ln1c_32_rd17;
  demosaic_diff_demosaic_diff_update_0_write18_to_cp_noinit_ln1c_32_rd18_cache demosaic_diff_demosaic_diff_update_0_write18_to_cp_noinit_ln1c_32_rd18;
  demosaic_diff_demosaic_diff_update_0_write19_to_cp_noinit_ln1c_32_rd19_cache demosaic_diff_demosaic_diff_update_0_write19_to_cp_noinit_ln1c_32_rd19;
  demosaic_diff_demosaic_diff_update_0_write2_to_cp_noinit_ln1c_32_rd2_cache demosaic_diff_demosaic_diff_update_0_write2_to_cp_noinit_ln1c_32_rd2;
  demosaic_diff_demosaic_diff_update_0_write20_to_cp_noinit_ln1c_32_rd20_cache demosaic_diff_demosaic_diff_update_0_write20_to_cp_noinit_ln1c_32_rd20;
  demosaic_diff_demosaic_diff_update_0_write21_to_cp_noinit_ln1c_32_rd21_cache demosaic_diff_demosaic_diff_update_0_write21_to_cp_noinit_ln1c_32_rd21;
  demosaic_diff_demosaic_diff_update_0_write22_to_cp_noinit_ln1c_32_rd22_cache demosaic_diff_demosaic_diff_update_0_write22_to_cp_noinit_ln1c_32_rd22;
  demosaic_diff_demosaic_diff_update_0_write23_to_cp_noinit_ln1c_32_rd23_cache demosaic_diff_demosaic_diff_update_0_write23_to_cp_noinit_ln1c_32_rd23;
  demosaic_diff_demosaic_diff_update_0_write24_to_cp_noinit_ln1c_32_rd24_cache demosaic_diff_demosaic_diff_update_0_write24_to_cp_noinit_ln1c_32_rd24;
  demosaic_diff_demosaic_diff_update_0_write25_to_cp_noinit_ln1c_32_rd25_cache demosaic_diff_demosaic_diff_update_0_write25_to_cp_noinit_ln1c_32_rd25;
  demosaic_diff_demosaic_diff_update_0_write26_to_cp_noinit_ln1c_32_rd26_cache demosaic_diff_demosaic_diff_update_0_write26_to_cp_noinit_ln1c_32_rd26;
  demosaic_diff_demosaic_diff_update_0_write27_to_cp_noinit_ln1c_32_rd27_cache demosaic_diff_demosaic_diff_update_0_write27_to_cp_noinit_ln1c_32_rd27;
  demosaic_diff_demosaic_diff_update_0_write28_to_cp_noinit_ln1c_32_rd28_cache demosaic_diff_demosaic_diff_update_0_write28_to_cp_noinit_ln1c_32_rd28;
  demosaic_diff_demosaic_diff_update_0_write29_to_cp_noinit_ln1c_32_rd29_cache demosaic_diff_demosaic_diff_update_0_write29_to_cp_noinit_ln1c_32_rd29;
  demosaic_diff_demosaic_diff_update_0_write3_to_cp_noinit_ln1c_32_rd3_cache demosaic_diff_demosaic_diff_update_0_write3_to_cp_noinit_ln1c_32_rd3;
  demosaic_diff_demosaic_diff_update_0_write30_to_cp_noinit_ln1c_32_rd30_cache demosaic_diff_demosaic_diff_update_0_write30_to_cp_noinit_ln1c_32_rd30;
  demosaic_diff_demosaic_diff_update_0_write31_to_cp_noinit_ln1c_32_rd31_cache demosaic_diff_demosaic_diff_update_0_write31_to_cp_noinit_ln1c_32_rd31;
  demosaic_diff_demosaic_diff_update_0_write4_to_cp_noinit_ln1c_32_rd4_cache demosaic_diff_demosaic_diff_update_0_write4_to_cp_noinit_ln1c_32_rd4;
  demosaic_diff_demosaic_diff_update_0_write5_to_cp_noinit_ln1c_32_rd5_cache demosaic_diff_demosaic_diff_update_0_write5_to_cp_noinit_ln1c_32_rd5;
  demosaic_diff_demosaic_diff_update_0_write6_to_cp_noinit_ln1c_32_rd6_cache demosaic_diff_demosaic_diff_update_0_write6_to_cp_noinit_ln1c_32_rd6;
  demosaic_diff_demosaic_diff_update_0_write7_to_cp_noinit_ln1c_32_rd7_cache demosaic_diff_demosaic_diff_update_0_write7_to_cp_noinit_ln1c_32_rd7;
  demosaic_diff_demosaic_diff_update_0_write8_to_cp_noinit_ln1c_32_rd8_cache demosaic_diff_demosaic_diff_update_0_write8_to_cp_noinit_ln1c_32_rd8;
  demosaic_diff_demosaic_diff_update_0_write9_to_cp_noinit_ln1c_32_rd9_cache demosaic_diff_demosaic_diff_update_0_write9_to_cp_noinit_ln1c_32_rd9;
};



inline void demosaic_diff_demosaic_diff_update_0_write0_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write0, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write0_to_cp_noinit_ln1c_32_rd0.push(demosaic_diff_demosaic_diff_update_0_write0);
}

inline void demosaic_diff_demosaic_diff_update_0_write1_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write1, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write1_to_cp_noinit_ln1c_32_rd1.push(demosaic_diff_demosaic_diff_update_0_write1);
}

inline void demosaic_diff_demosaic_diff_update_0_write10_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write10, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write10_to_cp_noinit_ln1c_32_rd10.push(demosaic_diff_demosaic_diff_update_0_write10);
}

inline void demosaic_diff_demosaic_diff_update_0_write11_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write11, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write11_to_cp_noinit_ln1c_32_rd11.push(demosaic_diff_demosaic_diff_update_0_write11);
}

inline void demosaic_diff_demosaic_diff_update_0_write12_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write12, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write12_to_cp_noinit_ln1c_32_rd12.push(demosaic_diff_demosaic_diff_update_0_write12);
}

inline void demosaic_diff_demosaic_diff_update_0_write13_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write13, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write13_to_cp_noinit_ln1c_32_rd13.push(demosaic_diff_demosaic_diff_update_0_write13);
}

inline void demosaic_diff_demosaic_diff_update_0_write14_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write14, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write14_to_cp_noinit_ln1c_32_rd14.push(demosaic_diff_demosaic_diff_update_0_write14);
}

inline void demosaic_diff_demosaic_diff_update_0_write15_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write15, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write15_to_cp_noinit_ln1c_32_rd15.push(demosaic_diff_demosaic_diff_update_0_write15);
}

inline void demosaic_diff_demosaic_diff_update_0_write16_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write16, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write16_to_cp_noinit_ln1c_32_rd16.push(demosaic_diff_demosaic_diff_update_0_write16);
}

inline void demosaic_diff_demosaic_diff_update_0_write17_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write17, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write17_to_cp_noinit_ln1c_32_rd17.push(demosaic_diff_demosaic_diff_update_0_write17);
}

inline void demosaic_diff_demosaic_diff_update_0_write18_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write18, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write18_to_cp_noinit_ln1c_32_rd18.push(demosaic_diff_demosaic_diff_update_0_write18);
}

inline void demosaic_diff_demosaic_diff_update_0_write19_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write19, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write19_to_cp_noinit_ln1c_32_rd19.push(demosaic_diff_demosaic_diff_update_0_write19);
}

inline void demosaic_diff_demosaic_diff_update_0_write2_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write2, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write2_to_cp_noinit_ln1c_32_rd2.push(demosaic_diff_demosaic_diff_update_0_write2);
}

inline void demosaic_diff_demosaic_diff_update_0_write20_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write20, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write20_to_cp_noinit_ln1c_32_rd20.push(demosaic_diff_demosaic_diff_update_0_write20);
}

inline void demosaic_diff_demosaic_diff_update_0_write21_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write21, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write21_to_cp_noinit_ln1c_32_rd21.push(demosaic_diff_demosaic_diff_update_0_write21);
}

inline void demosaic_diff_demosaic_diff_update_0_write22_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write22, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write22_to_cp_noinit_ln1c_32_rd22.push(demosaic_diff_demosaic_diff_update_0_write22);
}

inline void demosaic_diff_demosaic_diff_update_0_write23_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write23, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write23_to_cp_noinit_ln1c_32_rd23.push(demosaic_diff_demosaic_diff_update_0_write23);
}

inline void demosaic_diff_demosaic_diff_update_0_write24_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write24, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write24_to_cp_noinit_ln1c_32_rd24.push(demosaic_diff_demosaic_diff_update_0_write24);
}

inline void demosaic_diff_demosaic_diff_update_0_write25_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write25, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write25_to_cp_noinit_ln1c_32_rd25.push(demosaic_diff_demosaic_diff_update_0_write25);
}

inline void demosaic_diff_demosaic_diff_update_0_write26_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write26, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write26_to_cp_noinit_ln1c_32_rd26.push(demosaic_diff_demosaic_diff_update_0_write26);
}

inline void demosaic_diff_demosaic_diff_update_0_write27_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write27, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write27_to_cp_noinit_ln1c_32_rd27.push(demosaic_diff_demosaic_diff_update_0_write27);
}

inline void demosaic_diff_demosaic_diff_update_0_write28_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write28, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write28_to_cp_noinit_ln1c_32_rd28.push(demosaic_diff_demosaic_diff_update_0_write28);
}

inline void demosaic_diff_demosaic_diff_update_0_write29_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write29, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write29_to_cp_noinit_ln1c_32_rd29.push(demosaic_diff_demosaic_diff_update_0_write29);
}

inline void demosaic_diff_demosaic_diff_update_0_write3_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write3, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write3_to_cp_noinit_ln1c_32_rd3.push(demosaic_diff_demosaic_diff_update_0_write3);
}

inline void demosaic_diff_demosaic_diff_update_0_write30_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write30, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write30_to_cp_noinit_ln1c_32_rd30.push(demosaic_diff_demosaic_diff_update_0_write30);
}

inline void demosaic_diff_demosaic_diff_update_0_write31_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write31, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write31_to_cp_noinit_ln1c_32_rd31.push(demosaic_diff_demosaic_diff_update_0_write31);
}

inline void demosaic_diff_demosaic_diff_update_0_write4_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write4, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write4_to_cp_noinit_ln1c_32_rd4.push(demosaic_diff_demosaic_diff_update_0_write4);
}

inline void demosaic_diff_demosaic_diff_update_0_write5_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write5, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write5_to_cp_noinit_ln1c_32_rd5.push(demosaic_diff_demosaic_diff_update_0_write5);
}

inline void demosaic_diff_demosaic_diff_update_0_write6_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write6, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write6_to_cp_noinit_ln1c_32_rd6.push(demosaic_diff_demosaic_diff_update_0_write6);
}

inline void demosaic_diff_demosaic_diff_update_0_write7_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write7, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write7_to_cp_noinit_ln1c_32_rd7.push(demosaic_diff_demosaic_diff_update_0_write7);
}

inline void demosaic_diff_demosaic_diff_update_0_write8_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write8, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write8_to_cp_noinit_ln1c_32_rd8.push(demosaic_diff_demosaic_diff_update_0_write8);
}

inline void demosaic_diff_demosaic_diff_update_0_write9_write(hw_uint<16>& demosaic_diff_demosaic_diff_update_0_write9, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  demosaic_diff.demosaic_diff_demosaic_diff_update_0_write9_to_cp_noinit_ln1c_32_rd9.push(demosaic_diff_demosaic_diff_update_0_write9);
}

inline hw_uint<16> cp_noinit_ln1c_32_rd0_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd0 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write0 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write0_to_cp_noinit_ln1c_32_rd0.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write0;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd1_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd1 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write1 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write1_to_cp_noinit_ln1c_32_rd1.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write1;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd10_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd10 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write10 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write10_to_cp_noinit_ln1c_32_rd10.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write10;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd11_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd11 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write11 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write11_to_cp_noinit_ln1c_32_rd11.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write11;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd12_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd12 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write12 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write12_to_cp_noinit_ln1c_32_rd12.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write12;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd13_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd13 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write13 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write13_to_cp_noinit_ln1c_32_rd13.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write13;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd14_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd14 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write14 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write14_to_cp_noinit_ln1c_32_rd14.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write14;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd15_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd15 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write15 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write15_to_cp_noinit_ln1c_32_rd15.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write15;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd16_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd16 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write16 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write16_to_cp_noinit_ln1c_32_rd16.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write16;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd17_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd17 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write17 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write17_to_cp_noinit_ln1c_32_rd17.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write17;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd18_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd18 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write18 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write18_to_cp_noinit_ln1c_32_rd18.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write18;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd19_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd19 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write19 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write19_to_cp_noinit_ln1c_32_rd19.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write19;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd2_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd2 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write2 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write2_to_cp_noinit_ln1c_32_rd2.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write2;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd20_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd20 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write20 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write20_to_cp_noinit_ln1c_32_rd20.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write20;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd21_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd21 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write21 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write21_to_cp_noinit_ln1c_32_rd21.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write21;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd22_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd22 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write22 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write22_to_cp_noinit_ln1c_32_rd22.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write22;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd23_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd23 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write23 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write23_to_cp_noinit_ln1c_32_rd23.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write23;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd24_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd24 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write24 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write24_to_cp_noinit_ln1c_32_rd24.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write24;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd25_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd25 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write25 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write25_to_cp_noinit_ln1c_32_rd25.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write25;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd26_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd26 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write26 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write26_to_cp_noinit_ln1c_32_rd26.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write26;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd27_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd27 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write27 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write27_to_cp_noinit_ln1c_32_rd27.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write27;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd28_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd28 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write28 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write28_to_cp_noinit_ln1c_32_rd28.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write28;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd29_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd29 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write29 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write29_to_cp_noinit_ln1c_32_rd29.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write29;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd3_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd3 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write3 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write3_to_cp_noinit_ln1c_32_rd3.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write3;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd30_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd30 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write30 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write30_to_cp_noinit_ln1c_32_rd30.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write30;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd31_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd31 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write31 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write31_to_cp_noinit_ln1c_32_rd31.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write31;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd4_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd4 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write4 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write4_to_cp_noinit_ln1c_32_rd4.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write4;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd5_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd5 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write5 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write5_to_cp_noinit_ln1c_32_rd5.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write5;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd6_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd6 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write6 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write6_to_cp_noinit_ln1c_32_rd6.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write6;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd7_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd7 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write7 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write7_to_cp_noinit_ln1c_32_rd7.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write7;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd8_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd8 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write8 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write8_to_cp_noinit_ln1c_32_rd8.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write8;
  return 0;
}

inline hw_uint<16> cp_noinit_ln1c_32_rd9_select(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // cp_noinit_ln1c_32_rd9 read pattern: { cp_noinit_ln1c_32_update_0[d0, d1] -> demosaic_diff[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  auto value_demosaic_diff_demosaic_diff_update_0_write9 = demosaic_diff.demosaic_diff_demosaic_diff_update_0_write9_to_cp_noinit_ln1c_32_rd9.peek(/* one reader or all rams */ 0);
  return value_demosaic_diff_demosaic_diff_update_0_write9;
  return 0;
}

// # of bundles = 2
// cp_noinit_ln1c_32_update_0_read
//	cp_noinit_ln1c_32_rd0
//	cp_noinit_ln1c_32_rd1
//	cp_noinit_ln1c_32_rd2
//	cp_noinit_ln1c_32_rd3
//	cp_noinit_ln1c_32_rd4
//	cp_noinit_ln1c_32_rd5
//	cp_noinit_ln1c_32_rd6
//	cp_noinit_ln1c_32_rd7
//	cp_noinit_ln1c_32_rd8
//	cp_noinit_ln1c_32_rd9
//	cp_noinit_ln1c_32_rd10
//	cp_noinit_ln1c_32_rd11
//	cp_noinit_ln1c_32_rd12
//	cp_noinit_ln1c_32_rd13
//	cp_noinit_ln1c_32_rd14
//	cp_noinit_ln1c_32_rd15
//	cp_noinit_ln1c_32_rd16
//	cp_noinit_ln1c_32_rd17
//	cp_noinit_ln1c_32_rd18
//	cp_noinit_ln1c_32_rd19
//	cp_noinit_ln1c_32_rd20
//	cp_noinit_ln1c_32_rd21
//	cp_noinit_ln1c_32_rd22
//	cp_noinit_ln1c_32_rd23
//	cp_noinit_ln1c_32_rd24
//	cp_noinit_ln1c_32_rd25
//	cp_noinit_ln1c_32_rd26
//	cp_noinit_ln1c_32_rd27
//	cp_noinit_ln1c_32_rd28
//	cp_noinit_ln1c_32_rd29
//	cp_noinit_ln1c_32_rd30
//	cp_noinit_ln1c_32_rd31
inline hw_uint<512> demosaic_diff_cp_noinit_ln1c_32_update_0_read_bundle_read(demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // cp_noinit_ln1c_32_rd0
    // cp_noinit_ln1c_32_rd1
    // cp_noinit_ln1c_32_rd2
    // cp_noinit_ln1c_32_rd3
    // cp_noinit_ln1c_32_rd4
    // cp_noinit_ln1c_32_rd5
    // cp_noinit_ln1c_32_rd6
    // cp_noinit_ln1c_32_rd7
    // cp_noinit_ln1c_32_rd8
    // cp_noinit_ln1c_32_rd9
    // cp_noinit_ln1c_32_rd10
    // cp_noinit_ln1c_32_rd11
    // cp_noinit_ln1c_32_rd12
    // cp_noinit_ln1c_32_rd13
    // cp_noinit_ln1c_32_rd14
    // cp_noinit_ln1c_32_rd15
    // cp_noinit_ln1c_32_rd16
    // cp_noinit_ln1c_32_rd17
    // cp_noinit_ln1c_32_rd18
    // cp_noinit_ln1c_32_rd19
    // cp_noinit_ln1c_32_rd20
    // cp_noinit_ln1c_32_rd21
    // cp_noinit_ln1c_32_rd22
    // cp_noinit_ln1c_32_rd23
    // cp_noinit_ln1c_32_rd24
    // cp_noinit_ln1c_32_rd25
    // cp_noinit_ln1c_32_rd26
    // cp_noinit_ln1c_32_rd27
    // cp_noinit_ln1c_32_rd28
    // cp_noinit_ln1c_32_rd29
    // cp_noinit_ln1c_32_rd30
    // cp_noinit_ln1c_32_rd31

	hw_uint<512> result;
	hw_uint<16> cp_noinit_ln1c_32_rd0_res = cp_noinit_ln1c_32_rd0_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<0, 512>(result, cp_noinit_ln1c_32_rd0_res);
	hw_uint<16> cp_noinit_ln1c_32_rd1_res = cp_noinit_ln1c_32_rd1_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<16, 512>(result, cp_noinit_ln1c_32_rd1_res);
	hw_uint<16> cp_noinit_ln1c_32_rd2_res = cp_noinit_ln1c_32_rd2_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<32, 512>(result, cp_noinit_ln1c_32_rd2_res);
	hw_uint<16> cp_noinit_ln1c_32_rd3_res = cp_noinit_ln1c_32_rd3_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<48, 512>(result, cp_noinit_ln1c_32_rd3_res);
	hw_uint<16> cp_noinit_ln1c_32_rd4_res = cp_noinit_ln1c_32_rd4_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<64, 512>(result, cp_noinit_ln1c_32_rd4_res);
	hw_uint<16> cp_noinit_ln1c_32_rd5_res = cp_noinit_ln1c_32_rd5_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<80, 512>(result, cp_noinit_ln1c_32_rd5_res);
	hw_uint<16> cp_noinit_ln1c_32_rd6_res = cp_noinit_ln1c_32_rd6_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<96, 512>(result, cp_noinit_ln1c_32_rd6_res);
	hw_uint<16> cp_noinit_ln1c_32_rd7_res = cp_noinit_ln1c_32_rd7_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<112, 512>(result, cp_noinit_ln1c_32_rd7_res);
	hw_uint<16> cp_noinit_ln1c_32_rd8_res = cp_noinit_ln1c_32_rd8_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<128, 512>(result, cp_noinit_ln1c_32_rd8_res);
	hw_uint<16> cp_noinit_ln1c_32_rd9_res = cp_noinit_ln1c_32_rd9_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<144, 512>(result, cp_noinit_ln1c_32_rd9_res);
	hw_uint<16> cp_noinit_ln1c_32_rd10_res = cp_noinit_ln1c_32_rd10_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<160, 512>(result, cp_noinit_ln1c_32_rd10_res);
	hw_uint<16> cp_noinit_ln1c_32_rd11_res = cp_noinit_ln1c_32_rd11_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<176, 512>(result, cp_noinit_ln1c_32_rd11_res);
	hw_uint<16> cp_noinit_ln1c_32_rd12_res = cp_noinit_ln1c_32_rd12_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<192, 512>(result, cp_noinit_ln1c_32_rd12_res);
	hw_uint<16> cp_noinit_ln1c_32_rd13_res = cp_noinit_ln1c_32_rd13_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<208, 512>(result, cp_noinit_ln1c_32_rd13_res);
	hw_uint<16> cp_noinit_ln1c_32_rd14_res = cp_noinit_ln1c_32_rd14_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<224, 512>(result, cp_noinit_ln1c_32_rd14_res);
	hw_uint<16> cp_noinit_ln1c_32_rd15_res = cp_noinit_ln1c_32_rd15_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<240, 512>(result, cp_noinit_ln1c_32_rd15_res);
	hw_uint<16> cp_noinit_ln1c_32_rd16_res = cp_noinit_ln1c_32_rd16_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<256, 512>(result, cp_noinit_ln1c_32_rd16_res);
	hw_uint<16> cp_noinit_ln1c_32_rd17_res = cp_noinit_ln1c_32_rd17_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<272, 512>(result, cp_noinit_ln1c_32_rd17_res);
	hw_uint<16> cp_noinit_ln1c_32_rd18_res = cp_noinit_ln1c_32_rd18_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<288, 512>(result, cp_noinit_ln1c_32_rd18_res);
	hw_uint<16> cp_noinit_ln1c_32_rd19_res = cp_noinit_ln1c_32_rd19_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<304, 512>(result, cp_noinit_ln1c_32_rd19_res);
	hw_uint<16> cp_noinit_ln1c_32_rd20_res = cp_noinit_ln1c_32_rd20_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<320, 512>(result, cp_noinit_ln1c_32_rd20_res);
	hw_uint<16> cp_noinit_ln1c_32_rd21_res = cp_noinit_ln1c_32_rd21_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<336, 512>(result, cp_noinit_ln1c_32_rd21_res);
	hw_uint<16> cp_noinit_ln1c_32_rd22_res = cp_noinit_ln1c_32_rd22_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<352, 512>(result, cp_noinit_ln1c_32_rd22_res);
	hw_uint<16> cp_noinit_ln1c_32_rd23_res = cp_noinit_ln1c_32_rd23_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<368, 512>(result, cp_noinit_ln1c_32_rd23_res);
	hw_uint<16> cp_noinit_ln1c_32_rd24_res = cp_noinit_ln1c_32_rd24_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<384, 512>(result, cp_noinit_ln1c_32_rd24_res);
	hw_uint<16> cp_noinit_ln1c_32_rd25_res = cp_noinit_ln1c_32_rd25_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<400, 512>(result, cp_noinit_ln1c_32_rd25_res);
	hw_uint<16> cp_noinit_ln1c_32_rd26_res = cp_noinit_ln1c_32_rd26_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<416, 512>(result, cp_noinit_ln1c_32_rd26_res);
	hw_uint<16> cp_noinit_ln1c_32_rd27_res = cp_noinit_ln1c_32_rd27_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<432, 512>(result, cp_noinit_ln1c_32_rd27_res);
	hw_uint<16> cp_noinit_ln1c_32_rd28_res = cp_noinit_ln1c_32_rd28_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<448, 512>(result, cp_noinit_ln1c_32_rd28_res);
	hw_uint<16> cp_noinit_ln1c_32_rd29_res = cp_noinit_ln1c_32_rd29_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<464, 512>(result, cp_noinit_ln1c_32_rd29_res);
	hw_uint<16> cp_noinit_ln1c_32_rd30_res = cp_noinit_ln1c_32_rd30_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<480, 512>(result, cp_noinit_ln1c_32_rd30_res);
	hw_uint<16> cp_noinit_ln1c_32_rd31_res = cp_noinit_ln1c_32_rd31_select(demosaic_diff, d0, d1, dynamic_address);
	set_at<496, 512>(result, cp_noinit_ln1c_32_rd31_res);
	return result;
}

// demosaic_diff_update_0_write
//	demosaic_diff_demosaic_diff_update_0_write0
//	demosaic_diff_demosaic_diff_update_0_write1
//	demosaic_diff_demosaic_diff_update_0_write2
//	demosaic_diff_demosaic_diff_update_0_write3
//	demosaic_diff_demosaic_diff_update_0_write4
//	demosaic_diff_demosaic_diff_update_0_write5
//	demosaic_diff_demosaic_diff_update_0_write6
//	demosaic_diff_demosaic_diff_update_0_write7
//	demosaic_diff_demosaic_diff_update_0_write8
//	demosaic_diff_demosaic_diff_update_0_write9
//	demosaic_diff_demosaic_diff_update_0_write10
//	demosaic_diff_demosaic_diff_update_0_write11
//	demosaic_diff_demosaic_diff_update_0_write12
//	demosaic_diff_demosaic_diff_update_0_write13
//	demosaic_diff_demosaic_diff_update_0_write14
//	demosaic_diff_demosaic_diff_update_0_write15
//	demosaic_diff_demosaic_diff_update_0_write16
//	demosaic_diff_demosaic_diff_update_0_write17
//	demosaic_diff_demosaic_diff_update_0_write18
//	demosaic_diff_demosaic_diff_update_0_write19
//	demosaic_diff_demosaic_diff_update_0_write20
//	demosaic_diff_demosaic_diff_update_0_write21
//	demosaic_diff_demosaic_diff_update_0_write22
//	demosaic_diff_demosaic_diff_update_0_write23
//	demosaic_diff_demosaic_diff_update_0_write24
//	demosaic_diff_demosaic_diff_update_0_write25
//	demosaic_diff_demosaic_diff_update_0_write26
//	demosaic_diff_demosaic_diff_update_0_write27
//	demosaic_diff_demosaic_diff_update_0_write28
//	demosaic_diff_demosaic_diff_update_0_write29
//	demosaic_diff_demosaic_diff_update_0_write30
//	demosaic_diff_demosaic_diff_update_0_write31
inline void demosaic_diff_demosaic_diff_update_0_write_bundle_write(hw_uint<512>& demosaic_diff_update_0_write, demosaic_diff_cache& demosaic_diff, int d0, int d1, int dynamic_address) {
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write0_res = demosaic_diff_update_0_write.extract<0, 15>();
	demosaic_diff_demosaic_diff_update_0_write0_write(demosaic_diff_demosaic_diff_update_0_write0_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write1_res = demosaic_diff_update_0_write.extract<16, 31>();
	demosaic_diff_demosaic_diff_update_0_write1_write(demosaic_diff_demosaic_diff_update_0_write1_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write2_res = demosaic_diff_update_0_write.extract<32, 47>();
	demosaic_diff_demosaic_diff_update_0_write2_write(demosaic_diff_demosaic_diff_update_0_write2_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write3_res = demosaic_diff_update_0_write.extract<48, 63>();
	demosaic_diff_demosaic_diff_update_0_write3_write(demosaic_diff_demosaic_diff_update_0_write3_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write4_res = demosaic_diff_update_0_write.extract<64, 79>();
	demosaic_diff_demosaic_diff_update_0_write4_write(demosaic_diff_demosaic_diff_update_0_write4_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write5_res = demosaic_diff_update_0_write.extract<80, 95>();
	demosaic_diff_demosaic_diff_update_0_write5_write(demosaic_diff_demosaic_diff_update_0_write5_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write6_res = demosaic_diff_update_0_write.extract<96, 111>();
	demosaic_diff_demosaic_diff_update_0_write6_write(demosaic_diff_demosaic_diff_update_0_write6_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write7_res = demosaic_diff_update_0_write.extract<112, 127>();
	demosaic_diff_demosaic_diff_update_0_write7_write(demosaic_diff_demosaic_diff_update_0_write7_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write8_res = demosaic_diff_update_0_write.extract<128, 143>();
	demosaic_diff_demosaic_diff_update_0_write8_write(demosaic_diff_demosaic_diff_update_0_write8_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write9_res = demosaic_diff_update_0_write.extract<144, 159>();
	demosaic_diff_demosaic_diff_update_0_write9_write(demosaic_diff_demosaic_diff_update_0_write9_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write10_res = demosaic_diff_update_0_write.extract<160, 175>();
	demosaic_diff_demosaic_diff_update_0_write10_write(demosaic_diff_demosaic_diff_update_0_write10_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write11_res = demosaic_diff_update_0_write.extract<176, 191>();
	demosaic_diff_demosaic_diff_update_0_write11_write(demosaic_diff_demosaic_diff_update_0_write11_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write12_res = demosaic_diff_update_0_write.extract<192, 207>();
	demosaic_diff_demosaic_diff_update_0_write12_write(demosaic_diff_demosaic_diff_update_0_write12_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write13_res = demosaic_diff_update_0_write.extract<208, 223>();
	demosaic_diff_demosaic_diff_update_0_write13_write(demosaic_diff_demosaic_diff_update_0_write13_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write14_res = demosaic_diff_update_0_write.extract<224, 239>();
	demosaic_diff_demosaic_diff_update_0_write14_write(demosaic_diff_demosaic_diff_update_0_write14_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write15_res = demosaic_diff_update_0_write.extract<240, 255>();
	demosaic_diff_demosaic_diff_update_0_write15_write(demosaic_diff_demosaic_diff_update_0_write15_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write16_res = demosaic_diff_update_0_write.extract<256, 271>();
	demosaic_diff_demosaic_diff_update_0_write16_write(demosaic_diff_demosaic_diff_update_0_write16_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write17_res = demosaic_diff_update_0_write.extract<272, 287>();
	demosaic_diff_demosaic_diff_update_0_write17_write(demosaic_diff_demosaic_diff_update_0_write17_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write18_res = demosaic_diff_update_0_write.extract<288, 303>();
	demosaic_diff_demosaic_diff_update_0_write18_write(demosaic_diff_demosaic_diff_update_0_write18_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write19_res = demosaic_diff_update_0_write.extract<304, 319>();
	demosaic_diff_demosaic_diff_update_0_write19_write(demosaic_diff_demosaic_diff_update_0_write19_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write20_res = demosaic_diff_update_0_write.extract<320, 335>();
	demosaic_diff_demosaic_diff_update_0_write20_write(demosaic_diff_demosaic_diff_update_0_write20_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write21_res = demosaic_diff_update_0_write.extract<336, 351>();
	demosaic_diff_demosaic_diff_update_0_write21_write(demosaic_diff_demosaic_diff_update_0_write21_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write22_res = demosaic_diff_update_0_write.extract<352, 367>();
	demosaic_diff_demosaic_diff_update_0_write22_write(demosaic_diff_demosaic_diff_update_0_write22_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write23_res = demosaic_diff_update_0_write.extract<368, 383>();
	demosaic_diff_demosaic_diff_update_0_write23_write(demosaic_diff_demosaic_diff_update_0_write23_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write24_res = demosaic_diff_update_0_write.extract<384, 399>();
	demosaic_diff_demosaic_diff_update_0_write24_write(demosaic_diff_demosaic_diff_update_0_write24_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write25_res = demosaic_diff_update_0_write.extract<400, 415>();
	demosaic_diff_demosaic_diff_update_0_write25_write(demosaic_diff_demosaic_diff_update_0_write25_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write26_res = demosaic_diff_update_0_write.extract<416, 431>();
	demosaic_diff_demosaic_diff_update_0_write26_write(demosaic_diff_demosaic_diff_update_0_write26_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write27_res = demosaic_diff_update_0_write.extract<432, 447>();
	demosaic_diff_demosaic_diff_update_0_write27_write(demosaic_diff_demosaic_diff_update_0_write27_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write28_res = demosaic_diff_update_0_write.extract<448, 463>();
	demosaic_diff_demosaic_diff_update_0_write28_write(demosaic_diff_demosaic_diff_update_0_write28_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write29_res = demosaic_diff_update_0_write.extract<464, 479>();
	demosaic_diff_demosaic_diff_update_0_write29_write(demosaic_diff_demosaic_diff_update_0_write29_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write30_res = demosaic_diff_update_0_write.extract<480, 495>();
	demosaic_diff_demosaic_diff_update_0_write30_write(demosaic_diff_demosaic_diff_update_0_write30_res, demosaic_diff, d0, d1, dynamic_address);
	hw_uint<16> demosaic_diff_demosaic_diff_update_0_write31_res = demosaic_diff_update_0_write.extract<496, 511>();
	demosaic_diff_demosaic_diff_update_0_write31_write(demosaic_diff_demosaic_diff_update_0_write31_res, demosaic_diff, d0, d1, dynamic_address);
}

struct demosaicb_demosaicb_update_0_write0_to_demosaic_rd0_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write1_to_demosaic_rd1_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write10_to_demosaic_rd10_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write11_to_demosaic_rd11_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write12_to_demosaic_rd12_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write13_to_demosaic_rd13_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write14_to_demosaic_rd14_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write15_to_demosaic_rd15_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write16_to_demosaic_rd16_cache {
	// RAM Box: {[16, 1936], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write17_to_demosaic_rd17_cache {
	// RAM Box: {[17, 1937], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write18_to_demosaic_rd18_cache {
	// RAM Box: {[18, 1938], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write19_to_demosaic_rd19_cache {
	// RAM Box: {[19, 1939], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write2_to_demosaic_rd2_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write20_to_demosaic_rd20_cache {
	// RAM Box: {[20, 1940], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write21_to_demosaic_rd21_cache {
	// RAM Box: {[21, 1941], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write22_to_demosaic_rd22_cache {
	// RAM Box: {[22, 1942], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write23_to_demosaic_rd23_cache {
	// RAM Box: {[23, 1943], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write24_to_demosaic_rd24_cache {
	// RAM Box: {[24, 1944], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write25_to_demosaic_rd25_cache {
	// RAM Box: {[25, 1945], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write26_to_demosaic_rd26_cache {
	// RAM Box: {[26, 1946], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write27_to_demosaic_rd27_cache {
	// RAM Box: {[27, 1947], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write28_to_demosaic_rd28_cache {
	// RAM Box: {[28, 1948], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write29_to_demosaic_rd29_cache {
	// RAM Box: {[29, 1949], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write3_to_demosaic_rd3_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write30_to_demosaic_rd30_cache {
	// RAM Box: {[30, 1950], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write31_to_demosaic_rd31_cache {
	// RAM Box: {[31, 1951], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write4_to_demosaic_rd4_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write5_to_demosaic_rd5_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write6_to_demosaic_rd6_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write7_to_demosaic_rd7_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write8_to_demosaic_rd8_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_demosaicb_update_0_write9_to_demosaic_rd9_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct demosaicb_cache {
  // Reader addrs...
    // { demosaic_update_0[d0, d1] -> demosaicb[32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[31 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaic_update_0[d0, d1] -> demosaicb[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // # of banks: 32
  demosaicb_demosaicb_update_0_write0_to_demosaic_rd0_cache demosaicb_demosaicb_update_0_write0_to_demosaic_rd0;
  demosaicb_demosaicb_update_0_write1_to_demosaic_rd1_cache demosaicb_demosaicb_update_0_write1_to_demosaic_rd1;
  demosaicb_demosaicb_update_0_write10_to_demosaic_rd10_cache demosaicb_demosaicb_update_0_write10_to_demosaic_rd10;
  demosaicb_demosaicb_update_0_write11_to_demosaic_rd11_cache demosaicb_demosaicb_update_0_write11_to_demosaic_rd11;
  demosaicb_demosaicb_update_0_write12_to_demosaic_rd12_cache demosaicb_demosaicb_update_0_write12_to_demosaic_rd12;
  demosaicb_demosaicb_update_0_write13_to_demosaic_rd13_cache demosaicb_demosaicb_update_0_write13_to_demosaic_rd13;
  demosaicb_demosaicb_update_0_write14_to_demosaic_rd14_cache demosaicb_demosaicb_update_0_write14_to_demosaic_rd14;
  demosaicb_demosaicb_update_0_write15_to_demosaic_rd15_cache demosaicb_demosaicb_update_0_write15_to_demosaic_rd15;
  demosaicb_demosaicb_update_0_write16_to_demosaic_rd16_cache demosaicb_demosaicb_update_0_write16_to_demosaic_rd16;
  demosaicb_demosaicb_update_0_write17_to_demosaic_rd17_cache demosaicb_demosaicb_update_0_write17_to_demosaic_rd17;
  demosaicb_demosaicb_update_0_write18_to_demosaic_rd18_cache demosaicb_demosaicb_update_0_write18_to_demosaic_rd18;
  demosaicb_demosaicb_update_0_write19_to_demosaic_rd19_cache demosaicb_demosaicb_update_0_write19_to_demosaic_rd19;
  demosaicb_demosaicb_update_0_write2_to_demosaic_rd2_cache demosaicb_demosaicb_update_0_write2_to_demosaic_rd2;
  demosaicb_demosaicb_update_0_write20_to_demosaic_rd20_cache demosaicb_demosaicb_update_0_write20_to_demosaic_rd20;
  demosaicb_demosaicb_update_0_write21_to_demosaic_rd21_cache demosaicb_demosaicb_update_0_write21_to_demosaic_rd21;
  demosaicb_demosaicb_update_0_write22_to_demosaic_rd22_cache demosaicb_demosaicb_update_0_write22_to_demosaic_rd22;
  demosaicb_demosaicb_update_0_write23_to_demosaic_rd23_cache demosaicb_demosaicb_update_0_write23_to_demosaic_rd23;
  demosaicb_demosaicb_update_0_write24_to_demosaic_rd24_cache demosaicb_demosaicb_update_0_write24_to_demosaic_rd24;
  demosaicb_demosaicb_update_0_write25_to_demosaic_rd25_cache demosaicb_demosaicb_update_0_write25_to_demosaic_rd25;
  demosaicb_demosaicb_update_0_write26_to_demosaic_rd26_cache demosaicb_demosaicb_update_0_write26_to_demosaic_rd26;
  demosaicb_demosaicb_update_0_write27_to_demosaic_rd27_cache demosaicb_demosaicb_update_0_write27_to_demosaic_rd27;
  demosaicb_demosaicb_update_0_write28_to_demosaic_rd28_cache demosaicb_demosaicb_update_0_write28_to_demosaic_rd28;
  demosaicb_demosaicb_update_0_write29_to_demosaic_rd29_cache demosaicb_demosaicb_update_0_write29_to_demosaic_rd29;
  demosaicb_demosaicb_update_0_write3_to_demosaic_rd3_cache demosaicb_demosaicb_update_0_write3_to_demosaic_rd3;
  demosaicb_demosaicb_update_0_write30_to_demosaic_rd30_cache demosaicb_demosaicb_update_0_write30_to_demosaic_rd30;
  demosaicb_demosaicb_update_0_write31_to_demosaic_rd31_cache demosaicb_demosaicb_update_0_write31_to_demosaic_rd31;
  demosaicb_demosaicb_update_0_write4_to_demosaic_rd4_cache demosaicb_demosaicb_update_0_write4_to_demosaic_rd4;
  demosaicb_demosaicb_update_0_write5_to_demosaic_rd5_cache demosaicb_demosaicb_update_0_write5_to_demosaic_rd5;
  demosaicb_demosaicb_update_0_write6_to_demosaic_rd6_cache demosaicb_demosaicb_update_0_write6_to_demosaic_rd6;
  demosaicb_demosaicb_update_0_write7_to_demosaic_rd7_cache demosaicb_demosaicb_update_0_write7_to_demosaic_rd7;
  demosaicb_demosaicb_update_0_write8_to_demosaic_rd8_cache demosaicb_demosaicb_update_0_write8_to_demosaic_rd8;
  demosaicb_demosaicb_update_0_write9_to_demosaic_rd9_cache demosaicb_demosaicb_update_0_write9_to_demosaic_rd9;
};



inline void demosaicb_demosaicb_update_0_write0_write(hw_uint<16>& demosaicb_demosaicb_update_0_write0, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write0_to_demosaic_rd0.push(demosaicb_demosaicb_update_0_write0);
}

inline void demosaicb_demosaicb_update_0_write1_write(hw_uint<16>& demosaicb_demosaicb_update_0_write1, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write1_to_demosaic_rd1.push(demosaicb_demosaicb_update_0_write1);
}

inline void demosaicb_demosaicb_update_0_write10_write(hw_uint<16>& demosaicb_demosaicb_update_0_write10, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write10_to_demosaic_rd10.push(demosaicb_demosaicb_update_0_write10);
}

inline void demosaicb_demosaicb_update_0_write11_write(hw_uint<16>& demosaicb_demosaicb_update_0_write11, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write11_to_demosaic_rd11.push(demosaicb_demosaicb_update_0_write11);
}

inline void demosaicb_demosaicb_update_0_write12_write(hw_uint<16>& demosaicb_demosaicb_update_0_write12, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write12_to_demosaic_rd12.push(demosaicb_demosaicb_update_0_write12);
}

inline void demosaicb_demosaicb_update_0_write13_write(hw_uint<16>& demosaicb_demosaicb_update_0_write13, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write13_to_demosaic_rd13.push(demosaicb_demosaicb_update_0_write13);
}

inline void demosaicb_demosaicb_update_0_write14_write(hw_uint<16>& demosaicb_demosaicb_update_0_write14, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write14_to_demosaic_rd14.push(demosaicb_demosaicb_update_0_write14);
}

inline void demosaicb_demosaicb_update_0_write15_write(hw_uint<16>& demosaicb_demosaicb_update_0_write15, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write15_to_demosaic_rd15.push(demosaicb_demosaicb_update_0_write15);
}

inline void demosaicb_demosaicb_update_0_write16_write(hw_uint<16>& demosaicb_demosaicb_update_0_write16, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write16_to_demosaic_rd16.push(demosaicb_demosaicb_update_0_write16);
}

inline void demosaicb_demosaicb_update_0_write17_write(hw_uint<16>& demosaicb_demosaicb_update_0_write17, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write17_to_demosaic_rd17.push(demosaicb_demosaicb_update_0_write17);
}

inline void demosaicb_demosaicb_update_0_write18_write(hw_uint<16>& demosaicb_demosaicb_update_0_write18, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write18_to_demosaic_rd18.push(demosaicb_demosaicb_update_0_write18);
}

inline void demosaicb_demosaicb_update_0_write19_write(hw_uint<16>& demosaicb_demosaicb_update_0_write19, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write19_to_demosaic_rd19.push(demosaicb_demosaicb_update_0_write19);
}

inline void demosaicb_demosaicb_update_0_write2_write(hw_uint<16>& demosaicb_demosaicb_update_0_write2, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write2_to_demosaic_rd2.push(demosaicb_demosaicb_update_0_write2);
}

inline void demosaicb_demosaicb_update_0_write20_write(hw_uint<16>& demosaicb_demosaicb_update_0_write20, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write20_to_demosaic_rd20.push(demosaicb_demosaicb_update_0_write20);
}

inline void demosaicb_demosaicb_update_0_write21_write(hw_uint<16>& demosaicb_demosaicb_update_0_write21, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write21_to_demosaic_rd21.push(demosaicb_demosaicb_update_0_write21);
}

inline void demosaicb_demosaicb_update_0_write22_write(hw_uint<16>& demosaicb_demosaicb_update_0_write22, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write22_to_demosaic_rd22.push(demosaicb_demosaicb_update_0_write22);
}

inline void demosaicb_demosaicb_update_0_write23_write(hw_uint<16>& demosaicb_demosaicb_update_0_write23, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write23_to_demosaic_rd23.push(demosaicb_demosaicb_update_0_write23);
}

inline void demosaicb_demosaicb_update_0_write24_write(hw_uint<16>& demosaicb_demosaicb_update_0_write24, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write24_to_demosaic_rd24.push(demosaicb_demosaicb_update_0_write24);
}

inline void demosaicb_demosaicb_update_0_write25_write(hw_uint<16>& demosaicb_demosaicb_update_0_write25, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write25_to_demosaic_rd25.push(demosaicb_demosaicb_update_0_write25);
}

inline void demosaicb_demosaicb_update_0_write26_write(hw_uint<16>& demosaicb_demosaicb_update_0_write26, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write26_to_demosaic_rd26.push(demosaicb_demosaicb_update_0_write26);
}

inline void demosaicb_demosaicb_update_0_write27_write(hw_uint<16>& demosaicb_demosaicb_update_0_write27, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write27_to_demosaic_rd27.push(demosaicb_demosaicb_update_0_write27);
}

inline void demosaicb_demosaicb_update_0_write28_write(hw_uint<16>& demosaicb_demosaicb_update_0_write28, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write28_to_demosaic_rd28.push(demosaicb_demosaicb_update_0_write28);
}

inline void demosaicb_demosaicb_update_0_write29_write(hw_uint<16>& demosaicb_demosaicb_update_0_write29, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write29_to_demosaic_rd29.push(demosaicb_demosaicb_update_0_write29);
}

inline void demosaicb_demosaicb_update_0_write3_write(hw_uint<16>& demosaicb_demosaicb_update_0_write3, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write3_to_demosaic_rd3.push(demosaicb_demosaicb_update_0_write3);
}

inline void demosaicb_demosaicb_update_0_write30_write(hw_uint<16>& demosaicb_demosaicb_update_0_write30, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write30_to_demosaic_rd30.push(demosaicb_demosaicb_update_0_write30);
}

inline void demosaicb_demosaicb_update_0_write31_write(hw_uint<16>& demosaicb_demosaicb_update_0_write31, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write31_to_demosaic_rd31.push(demosaicb_demosaicb_update_0_write31);
}

inline void demosaicb_demosaicb_update_0_write4_write(hw_uint<16>& demosaicb_demosaicb_update_0_write4, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write4_to_demosaic_rd4.push(demosaicb_demosaicb_update_0_write4);
}

inline void demosaicb_demosaicb_update_0_write5_write(hw_uint<16>& demosaicb_demosaicb_update_0_write5, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write5_to_demosaic_rd5.push(demosaicb_demosaicb_update_0_write5);
}

inline void demosaicb_demosaicb_update_0_write6_write(hw_uint<16>& demosaicb_demosaicb_update_0_write6, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write6_to_demosaic_rd6.push(demosaicb_demosaicb_update_0_write6);
}

inline void demosaicb_demosaicb_update_0_write7_write(hw_uint<16>& demosaicb_demosaicb_update_0_write7, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write7_to_demosaic_rd7.push(demosaicb_demosaicb_update_0_write7);
}

inline void demosaicb_demosaicb_update_0_write8_write(hw_uint<16>& demosaicb_demosaicb_update_0_write8, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write8_to_demosaic_rd8.push(demosaicb_demosaicb_update_0_write8);
}

inline void demosaicb_demosaicb_update_0_write9_write(hw_uint<16>& demosaicb_demosaicb_update_0_write9, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  demosaicb.demosaicb_demosaicb_update_0_write9_to_demosaic_rd9.push(demosaicb_demosaicb_update_0_write9);
}

inline hw_uint<16> demosaic_rd0_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd0 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write0 = demosaicb.demosaicb_demosaicb_update_0_write0_to_demosaic_rd0.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaic_rd1_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd1 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write1 = demosaicb.demosaicb_demosaicb_update_0_write1_to_demosaic_rd1.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaic_rd10_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd10 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write10 = demosaicb.demosaicb_demosaicb_update_0_write10_to_demosaic_rd10.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaic_rd11_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd11 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write11 = demosaicb.demosaicb_demosaicb_update_0_write11_to_demosaic_rd11.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaic_rd12_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd12 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write12 = demosaicb.demosaicb_demosaicb_update_0_write12_to_demosaic_rd12.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaic_rd13_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd13 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write13 = demosaicb.demosaicb_demosaicb_update_0_write13_to_demosaic_rd13.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaic_rd14_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd14 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write14 = demosaicb.demosaicb_demosaicb_update_0_write14_to_demosaic_rd14.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaic_rd15_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd15 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write15 = demosaicb.demosaicb_demosaicb_update_0_write15_to_demosaic_rd15.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaic_rd16_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd16 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write16 = demosaicb.demosaicb_demosaicb_update_0_write16_to_demosaic_rd16.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaic_rd17_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd17 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write17 = demosaicb.demosaicb_demosaicb_update_0_write17_to_demosaic_rd17.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaic_rd18_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd18 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write18 = demosaicb.demosaicb_demosaicb_update_0_write18_to_demosaic_rd18.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaic_rd19_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd19 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write19 = demosaicb.demosaicb_demosaicb_update_0_write19_to_demosaic_rd19.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaic_rd2_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd2 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write2 = demosaicb.demosaicb_demosaicb_update_0_write2_to_demosaic_rd2.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaic_rd20_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd20 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write20 = demosaicb.demosaicb_demosaicb_update_0_write20_to_demosaic_rd20.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaic_rd21_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd21 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write21 = demosaicb.demosaicb_demosaicb_update_0_write21_to_demosaic_rd21.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaic_rd22_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd22 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write22 = demosaicb.demosaicb_demosaicb_update_0_write22_to_demosaic_rd22.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaic_rd23_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd23 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write23 = demosaicb.demosaicb_demosaicb_update_0_write23_to_demosaic_rd23.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaic_rd24_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd24 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write24 = demosaicb.demosaicb_demosaicb_update_0_write24_to_demosaic_rd24.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaic_rd25_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd25 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write25 = demosaicb.demosaicb_demosaicb_update_0_write25_to_demosaic_rd25.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaic_rd26_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd26 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write26 = demosaicb.demosaicb_demosaicb_update_0_write26_to_demosaic_rd26.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaic_rd27_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd27 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write27 = demosaicb.demosaicb_demosaicb_update_0_write27_to_demosaic_rd27.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaic_rd28_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd28 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write28 = demosaicb.demosaicb_demosaicb_update_0_write28_to_demosaic_rd28.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaic_rd29_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd29 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write29 = demosaicb.demosaicb_demosaicb_update_0_write29_to_demosaic_rd29.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaic_rd3_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd3 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write3 = demosaicb.demosaicb_demosaicb_update_0_write3_to_demosaic_rd3.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaic_rd30_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd30 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write30 = demosaicb.demosaicb_demosaicb_update_0_write30_to_demosaic_rd30.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaic_rd31_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd31 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[31 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write31 = demosaicb.demosaicb_demosaicb_update_0_write31_to_demosaic_rd31.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaic_rd4_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd4 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write4 = demosaicb.demosaicb_demosaicb_update_0_write4_to_demosaic_rd4.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaic_rd5_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd5 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write5 = demosaicb.demosaicb_demosaicb_update_0_write5_to_demosaic_rd5.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaic_rd6_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd6 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write6 = demosaicb.demosaicb_demosaicb_update_0_write6_to_demosaic_rd6.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaic_rd7_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd7 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write7 = demosaicb.demosaicb_demosaicb_update_0_write7_to_demosaic_rd7.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaic_rd8_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd8 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write8 = demosaicb.demosaicb_demosaicb_update_0_write8_to_demosaic_rd8.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaic_rd9_select(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaic_rd9 read pattern: { demosaic_update_0[d0, d1] -> demosaicb[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_demosaicb_demosaicb_update_0_write9 = demosaicb.demosaicb_demosaicb_update_0_write9_to_demosaic_rd9.peek(/* one reader or all rams */ 0);
  return value_demosaicb_demosaicb_update_0_write9;
  return 0;
}

// # of bundles = 2
// demosaic_update_0_read
//	demosaic_rd0
//	demosaic_rd1
//	demosaic_rd2
//	demosaic_rd3
//	demosaic_rd4
//	demosaic_rd5
//	demosaic_rd6
//	demosaic_rd7
//	demosaic_rd8
//	demosaic_rd9
//	demosaic_rd10
//	demosaic_rd11
//	demosaic_rd12
//	demosaic_rd13
//	demosaic_rd14
//	demosaic_rd15
//	demosaic_rd16
//	demosaic_rd17
//	demosaic_rd18
//	demosaic_rd19
//	demosaic_rd20
//	demosaic_rd21
//	demosaic_rd22
//	demosaic_rd23
//	demosaic_rd24
//	demosaic_rd25
//	demosaic_rd26
//	demosaic_rd27
//	demosaic_rd28
//	demosaic_rd29
//	demosaic_rd30
//	demosaic_rd31
inline hw_uint<512> demosaicb_demosaic_update_0_read_bundle_read(demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // demosaic_rd0
    // demosaic_rd1
    // demosaic_rd2
    // demosaic_rd3
    // demosaic_rd4
    // demosaic_rd5
    // demosaic_rd6
    // demosaic_rd7
    // demosaic_rd8
    // demosaic_rd9
    // demosaic_rd10
    // demosaic_rd11
    // demosaic_rd12
    // demosaic_rd13
    // demosaic_rd14
    // demosaic_rd15
    // demosaic_rd16
    // demosaic_rd17
    // demosaic_rd18
    // demosaic_rd19
    // demosaic_rd20
    // demosaic_rd21
    // demosaic_rd22
    // demosaic_rd23
    // demosaic_rd24
    // demosaic_rd25
    // demosaic_rd26
    // demosaic_rd27
    // demosaic_rd28
    // demosaic_rd29
    // demosaic_rd30
    // demosaic_rd31

	hw_uint<512> result;
	hw_uint<16> demosaic_rd0_res = demosaic_rd0_select(demosaicb, d0, d1, dynamic_address);
	set_at<0, 512>(result, demosaic_rd0_res);
	hw_uint<16> demosaic_rd1_res = demosaic_rd1_select(demosaicb, d0, d1, dynamic_address);
	set_at<16, 512>(result, demosaic_rd1_res);
	hw_uint<16> demosaic_rd2_res = demosaic_rd2_select(demosaicb, d0, d1, dynamic_address);
	set_at<32, 512>(result, demosaic_rd2_res);
	hw_uint<16> demosaic_rd3_res = demosaic_rd3_select(demosaicb, d0, d1, dynamic_address);
	set_at<48, 512>(result, demosaic_rd3_res);
	hw_uint<16> demosaic_rd4_res = demosaic_rd4_select(demosaicb, d0, d1, dynamic_address);
	set_at<64, 512>(result, demosaic_rd4_res);
	hw_uint<16> demosaic_rd5_res = demosaic_rd5_select(demosaicb, d0, d1, dynamic_address);
	set_at<80, 512>(result, demosaic_rd5_res);
	hw_uint<16> demosaic_rd6_res = demosaic_rd6_select(demosaicb, d0, d1, dynamic_address);
	set_at<96, 512>(result, demosaic_rd6_res);
	hw_uint<16> demosaic_rd7_res = demosaic_rd7_select(demosaicb, d0, d1, dynamic_address);
	set_at<112, 512>(result, demosaic_rd7_res);
	hw_uint<16> demosaic_rd8_res = demosaic_rd8_select(demosaicb, d0, d1, dynamic_address);
	set_at<128, 512>(result, demosaic_rd8_res);
	hw_uint<16> demosaic_rd9_res = demosaic_rd9_select(demosaicb, d0, d1, dynamic_address);
	set_at<144, 512>(result, demosaic_rd9_res);
	hw_uint<16> demosaic_rd10_res = demosaic_rd10_select(demosaicb, d0, d1, dynamic_address);
	set_at<160, 512>(result, demosaic_rd10_res);
	hw_uint<16> demosaic_rd11_res = demosaic_rd11_select(demosaicb, d0, d1, dynamic_address);
	set_at<176, 512>(result, demosaic_rd11_res);
	hw_uint<16> demosaic_rd12_res = demosaic_rd12_select(demosaicb, d0, d1, dynamic_address);
	set_at<192, 512>(result, demosaic_rd12_res);
	hw_uint<16> demosaic_rd13_res = demosaic_rd13_select(demosaicb, d0, d1, dynamic_address);
	set_at<208, 512>(result, demosaic_rd13_res);
	hw_uint<16> demosaic_rd14_res = demosaic_rd14_select(demosaicb, d0, d1, dynamic_address);
	set_at<224, 512>(result, demosaic_rd14_res);
	hw_uint<16> demosaic_rd15_res = demosaic_rd15_select(demosaicb, d0, d1, dynamic_address);
	set_at<240, 512>(result, demosaic_rd15_res);
	hw_uint<16> demosaic_rd16_res = demosaic_rd16_select(demosaicb, d0, d1, dynamic_address);
	set_at<256, 512>(result, demosaic_rd16_res);
	hw_uint<16> demosaic_rd17_res = demosaic_rd17_select(demosaicb, d0, d1, dynamic_address);
	set_at<272, 512>(result, demosaic_rd17_res);
	hw_uint<16> demosaic_rd18_res = demosaic_rd18_select(demosaicb, d0, d1, dynamic_address);
	set_at<288, 512>(result, demosaic_rd18_res);
	hw_uint<16> demosaic_rd19_res = demosaic_rd19_select(demosaicb, d0, d1, dynamic_address);
	set_at<304, 512>(result, demosaic_rd19_res);
	hw_uint<16> demosaic_rd20_res = demosaic_rd20_select(demosaicb, d0, d1, dynamic_address);
	set_at<320, 512>(result, demosaic_rd20_res);
	hw_uint<16> demosaic_rd21_res = demosaic_rd21_select(demosaicb, d0, d1, dynamic_address);
	set_at<336, 512>(result, demosaic_rd21_res);
	hw_uint<16> demosaic_rd22_res = demosaic_rd22_select(demosaicb, d0, d1, dynamic_address);
	set_at<352, 512>(result, demosaic_rd22_res);
	hw_uint<16> demosaic_rd23_res = demosaic_rd23_select(demosaicb, d0, d1, dynamic_address);
	set_at<368, 512>(result, demosaic_rd23_res);
	hw_uint<16> demosaic_rd24_res = demosaic_rd24_select(demosaicb, d0, d1, dynamic_address);
	set_at<384, 512>(result, demosaic_rd24_res);
	hw_uint<16> demosaic_rd25_res = demosaic_rd25_select(demosaicb, d0, d1, dynamic_address);
	set_at<400, 512>(result, demosaic_rd25_res);
	hw_uint<16> demosaic_rd26_res = demosaic_rd26_select(demosaicb, d0, d1, dynamic_address);
	set_at<416, 512>(result, demosaic_rd26_res);
	hw_uint<16> demosaic_rd27_res = demosaic_rd27_select(demosaicb, d0, d1, dynamic_address);
	set_at<432, 512>(result, demosaic_rd27_res);
	hw_uint<16> demosaic_rd28_res = demosaic_rd28_select(demosaicb, d0, d1, dynamic_address);
	set_at<448, 512>(result, demosaic_rd28_res);
	hw_uint<16> demosaic_rd29_res = demosaic_rd29_select(demosaicb, d0, d1, dynamic_address);
	set_at<464, 512>(result, demosaic_rd29_res);
	hw_uint<16> demosaic_rd30_res = demosaic_rd30_select(demosaicb, d0, d1, dynamic_address);
	set_at<480, 512>(result, demosaic_rd30_res);
	hw_uint<16> demosaic_rd31_res = demosaic_rd31_select(demosaicb, d0, d1, dynamic_address);
	set_at<496, 512>(result, demosaic_rd31_res);
	return result;
}

// demosaicb_update_0_write
//	demosaicb_demosaicb_update_0_write0
//	demosaicb_demosaicb_update_0_write1
//	demosaicb_demosaicb_update_0_write2
//	demosaicb_demosaicb_update_0_write3
//	demosaicb_demosaicb_update_0_write4
//	demosaicb_demosaicb_update_0_write5
//	demosaicb_demosaicb_update_0_write6
//	demosaicb_demosaicb_update_0_write7
//	demosaicb_demosaicb_update_0_write8
//	demosaicb_demosaicb_update_0_write9
//	demosaicb_demosaicb_update_0_write10
//	demosaicb_demosaicb_update_0_write11
//	demosaicb_demosaicb_update_0_write12
//	demosaicb_demosaicb_update_0_write13
//	demosaicb_demosaicb_update_0_write14
//	demosaicb_demosaicb_update_0_write15
//	demosaicb_demosaicb_update_0_write16
//	demosaicb_demosaicb_update_0_write17
//	demosaicb_demosaicb_update_0_write18
//	demosaicb_demosaicb_update_0_write19
//	demosaicb_demosaicb_update_0_write20
//	demosaicb_demosaicb_update_0_write21
//	demosaicb_demosaicb_update_0_write22
//	demosaicb_demosaicb_update_0_write23
//	demosaicb_demosaicb_update_0_write24
//	demosaicb_demosaicb_update_0_write25
//	demosaicb_demosaicb_update_0_write26
//	demosaicb_demosaicb_update_0_write27
//	demosaicb_demosaicb_update_0_write28
//	demosaicb_demosaicb_update_0_write29
//	demosaicb_demosaicb_update_0_write30
//	demosaicb_demosaicb_update_0_write31
inline void demosaicb_demosaicb_update_0_write_bundle_write(hw_uint<512>& demosaicb_update_0_write, demosaicb_cache& demosaicb, int d0, int d1, int dynamic_address) {
	hw_uint<16> demosaicb_demosaicb_update_0_write0_res = demosaicb_update_0_write.extract<0, 15>();
	demosaicb_demosaicb_update_0_write0_write(demosaicb_demosaicb_update_0_write0_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write1_res = demosaicb_update_0_write.extract<16, 31>();
	demosaicb_demosaicb_update_0_write1_write(demosaicb_demosaicb_update_0_write1_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write2_res = demosaicb_update_0_write.extract<32, 47>();
	demosaicb_demosaicb_update_0_write2_write(demosaicb_demosaicb_update_0_write2_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write3_res = demosaicb_update_0_write.extract<48, 63>();
	demosaicb_demosaicb_update_0_write3_write(demosaicb_demosaicb_update_0_write3_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write4_res = demosaicb_update_0_write.extract<64, 79>();
	demosaicb_demosaicb_update_0_write4_write(demosaicb_demosaicb_update_0_write4_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write5_res = demosaicb_update_0_write.extract<80, 95>();
	demosaicb_demosaicb_update_0_write5_write(demosaicb_demosaicb_update_0_write5_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write6_res = demosaicb_update_0_write.extract<96, 111>();
	demosaicb_demosaicb_update_0_write6_write(demosaicb_demosaicb_update_0_write6_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write7_res = demosaicb_update_0_write.extract<112, 127>();
	demosaicb_demosaicb_update_0_write7_write(demosaicb_demosaicb_update_0_write7_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write8_res = demosaicb_update_0_write.extract<128, 143>();
	demosaicb_demosaicb_update_0_write8_write(demosaicb_demosaicb_update_0_write8_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write9_res = demosaicb_update_0_write.extract<144, 159>();
	demosaicb_demosaicb_update_0_write9_write(demosaicb_demosaicb_update_0_write9_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write10_res = demosaicb_update_0_write.extract<160, 175>();
	demosaicb_demosaicb_update_0_write10_write(demosaicb_demosaicb_update_0_write10_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write11_res = demosaicb_update_0_write.extract<176, 191>();
	demosaicb_demosaicb_update_0_write11_write(demosaicb_demosaicb_update_0_write11_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write12_res = demosaicb_update_0_write.extract<192, 207>();
	demosaicb_demosaicb_update_0_write12_write(demosaicb_demosaicb_update_0_write12_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write13_res = demosaicb_update_0_write.extract<208, 223>();
	demosaicb_demosaicb_update_0_write13_write(demosaicb_demosaicb_update_0_write13_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write14_res = demosaicb_update_0_write.extract<224, 239>();
	demosaicb_demosaicb_update_0_write14_write(demosaicb_demosaicb_update_0_write14_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write15_res = demosaicb_update_0_write.extract<240, 255>();
	demosaicb_demosaicb_update_0_write15_write(demosaicb_demosaicb_update_0_write15_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write16_res = demosaicb_update_0_write.extract<256, 271>();
	demosaicb_demosaicb_update_0_write16_write(demosaicb_demosaicb_update_0_write16_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write17_res = demosaicb_update_0_write.extract<272, 287>();
	demosaicb_demosaicb_update_0_write17_write(demosaicb_demosaicb_update_0_write17_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write18_res = demosaicb_update_0_write.extract<288, 303>();
	demosaicb_demosaicb_update_0_write18_write(demosaicb_demosaicb_update_0_write18_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write19_res = demosaicb_update_0_write.extract<304, 319>();
	demosaicb_demosaicb_update_0_write19_write(demosaicb_demosaicb_update_0_write19_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write20_res = demosaicb_update_0_write.extract<320, 335>();
	demosaicb_demosaicb_update_0_write20_write(demosaicb_demosaicb_update_0_write20_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write21_res = demosaicb_update_0_write.extract<336, 351>();
	demosaicb_demosaicb_update_0_write21_write(demosaicb_demosaicb_update_0_write21_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write22_res = demosaicb_update_0_write.extract<352, 367>();
	demosaicb_demosaicb_update_0_write22_write(demosaicb_demosaicb_update_0_write22_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write23_res = demosaicb_update_0_write.extract<368, 383>();
	demosaicb_demosaicb_update_0_write23_write(demosaicb_demosaicb_update_0_write23_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write24_res = demosaicb_update_0_write.extract<384, 399>();
	demosaicb_demosaicb_update_0_write24_write(demosaicb_demosaicb_update_0_write24_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write25_res = demosaicb_update_0_write.extract<400, 415>();
	demosaicb_demosaicb_update_0_write25_write(demosaicb_demosaicb_update_0_write25_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write26_res = demosaicb_update_0_write.extract<416, 431>();
	demosaicb_demosaicb_update_0_write26_write(demosaicb_demosaicb_update_0_write26_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write27_res = demosaicb_update_0_write.extract<432, 447>();
	demosaicb_demosaicb_update_0_write27_write(demosaicb_demosaicb_update_0_write27_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write28_res = demosaicb_update_0_write.extract<448, 463>();
	demosaicb_demosaicb_update_0_write28_write(demosaicb_demosaicb_update_0_write28_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write29_res = demosaicb_update_0_write.extract<464, 479>();
	demosaicb_demosaicb_update_0_write29_write(demosaicb_demosaicb_update_0_write29_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write30_res = demosaicb_update_0_write.extract<480, 495>();
	demosaicb_demosaicb_update_0_write30_write(demosaicb_demosaicb_update_0_write30_res, demosaicb, d0, d1, dynamic_address);
	hw_uint<16> demosaicb_demosaicb_update_0_write31_res = demosaicb_update_0_write.extract<496, 511>();
	demosaicb_demosaicb_update_0_write31_write(demosaicb_demosaicb_update_0_write31_res, demosaicb, d0, d1, dynamic_address);
}

struct denoise_denoise_update_0_write0_merged_banks_9_cache {
	// RAM Box: {[0, 1952], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 6
  // 0, 1, 63, 64, 126, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 61> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 61> f7;
	hw_uint<16> f8;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_62() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_63() {
		return f4;
	}

	inline hw_uint<16> peek_64() {
		return f6;
	}

	inline hw_uint<16> peek_125() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_126() {
		return f8;
	}

	inline hw_uint<16> peek_127() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 61
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 61 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 61
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 61 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write1_merged_banks_9_cache {
	// RAM Box: {[1, 1921], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write10_merged_banks_9_cache {
	// RAM Box: {[10, 1930], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write11_merged_banks_9_cache {
	// RAM Box: {[11, 1931], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write12_merged_banks_9_cache {
	// RAM Box: {[12, 1932], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write13_merged_banks_9_cache {
	// RAM Box: {[13, 1933], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write14_merged_banks_9_cache {
	// RAM Box: {[14, 1934], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write15_merged_banks_9_cache {
	// RAM Box: {[15, 1935], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write16_merged_banks_9_cache {
	// RAM Box: {[16, 1936], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write17_merged_banks_9_cache {
	// RAM Box: {[17, 1937], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write18_merged_banks_9_cache {
	// RAM Box: {[18, 1938], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write19_merged_banks_9_cache {
	// RAM Box: {[19, 1939], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write2_merged_banks_9_cache {
	// RAM Box: {[2, 1922], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write20_merged_banks_9_cache {
	// RAM Box: {[20, 1940], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write21_merged_banks_9_cache {
	// RAM Box: {[21, 1941], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write22_merged_banks_9_cache {
	// RAM Box: {[22, 1942], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write23_merged_banks_9_cache {
	// RAM Box: {[23, 1943], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write24_merged_banks_9_cache {
	// RAM Box: {[24, 1944], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write25_merged_banks_9_cache {
	// RAM Box: {[25, 1945], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write26_merged_banks_9_cache {
	// RAM Box: {[26, 1946], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write27_merged_banks_9_cache {
	// RAM Box: {[27, 1947], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write28_merged_banks_9_cache {
	// RAM Box: {[28, 1948], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write29_merged_banks_9_cache {
	// RAM Box: {[29, 1949], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write3_merged_banks_9_cache {
	// RAM Box: {[3, 1923], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write30_merged_banks_9_cache {
	// RAM Box: {[30, 1950], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write31_merged_banks_9_cache {
	// RAM Box: {[-1, 1951], [-1, 1082]}
	// Capacity: 129
	// # of read delays: 7
  // 0, 1, 2, 64, 65, 127, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 61> f5;
	hw_uint<16> f6;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 61> f9;
	hw_uint<16> f10;
	hw_uint<16> f12;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_2() {
		return f4;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_64() {
		return f6;
	}

	inline hw_uint<16> peek_65() {
		return f8;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_127() {
		return f10;
	}

	inline hw_uint<16> peek_128() {
		return f12;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f12 = f10;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 61
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 61 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 61
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 61 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write4_merged_banks_9_cache {
	// RAM Box: {[4, 1924], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write5_merged_banks_9_cache {
	// RAM Box: {[5, 1925], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write6_merged_banks_9_cache {
	// RAM Box: {[6, 1926], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write7_merged_banks_9_cache {
	// RAM Box: {[7, 1927], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write8_merged_banks_9_cache {
	// RAM Box: {[8, 1928], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_denoise_update_0_write9_merged_banks_9_cache {
	// RAM Box: {[9, 1929], [-1, 1082]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 64, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 62> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 62> f5;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_63() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_64() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 62
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 62 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct denoise_cache {
  // Reader addrs...
    // { demosaicb_update_0[d0, d1] -> denoise[-1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[-1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[-1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
    // { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // # of banks: 32
  denoise_denoise_update_0_write0_merged_banks_9_cache denoise_denoise_update_0_write0_merged_banks_9;
  denoise_denoise_update_0_write1_merged_banks_9_cache denoise_denoise_update_0_write1_merged_banks_9;
  denoise_denoise_update_0_write10_merged_banks_9_cache denoise_denoise_update_0_write10_merged_banks_9;
  denoise_denoise_update_0_write11_merged_banks_9_cache denoise_denoise_update_0_write11_merged_banks_9;
  denoise_denoise_update_0_write12_merged_banks_9_cache denoise_denoise_update_0_write12_merged_banks_9;
  denoise_denoise_update_0_write13_merged_banks_9_cache denoise_denoise_update_0_write13_merged_banks_9;
  denoise_denoise_update_0_write14_merged_banks_9_cache denoise_denoise_update_0_write14_merged_banks_9;
  denoise_denoise_update_0_write15_merged_banks_9_cache denoise_denoise_update_0_write15_merged_banks_9;
  denoise_denoise_update_0_write16_merged_banks_9_cache denoise_denoise_update_0_write16_merged_banks_9;
  denoise_denoise_update_0_write17_merged_banks_9_cache denoise_denoise_update_0_write17_merged_banks_9;
  denoise_denoise_update_0_write18_merged_banks_9_cache denoise_denoise_update_0_write18_merged_banks_9;
  denoise_denoise_update_0_write19_merged_banks_9_cache denoise_denoise_update_0_write19_merged_banks_9;
  denoise_denoise_update_0_write2_merged_banks_9_cache denoise_denoise_update_0_write2_merged_banks_9;
  denoise_denoise_update_0_write20_merged_banks_9_cache denoise_denoise_update_0_write20_merged_banks_9;
  denoise_denoise_update_0_write21_merged_banks_9_cache denoise_denoise_update_0_write21_merged_banks_9;
  denoise_denoise_update_0_write22_merged_banks_9_cache denoise_denoise_update_0_write22_merged_banks_9;
  denoise_denoise_update_0_write23_merged_banks_9_cache denoise_denoise_update_0_write23_merged_banks_9;
  denoise_denoise_update_0_write24_merged_banks_9_cache denoise_denoise_update_0_write24_merged_banks_9;
  denoise_denoise_update_0_write25_merged_banks_9_cache denoise_denoise_update_0_write25_merged_banks_9;
  denoise_denoise_update_0_write26_merged_banks_9_cache denoise_denoise_update_0_write26_merged_banks_9;
  denoise_denoise_update_0_write27_merged_banks_9_cache denoise_denoise_update_0_write27_merged_banks_9;
  denoise_denoise_update_0_write28_merged_banks_9_cache denoise_denoise_update_0_write28_merged_banks_9;
  denoise_denoise_update_0_write29_merged_banks_9_cache denoise_denoise_update_0_write29_merged_banks_9;
  denoise_denoise_update_0_write3_merged_banks_9_cache denoise_denoise_update_0_write3_merged_banks_9;
  denoise_denoise_update_0_write30_merged_banks_9_cache denoise_denoise_update_0_write30_merged_banks_9;
  denoise_denoise_update_0_write31_merged_banks_9_cache denoise_denoise_update_0_write31_merged_banks_9;
  denoise_denoise_update_0_write4_merged_banks_9_cache denoise_denoise_update_0_write4_merged_banks_9;
  denoise_denoise_update_0_write5_merged_banks_9_cache denoise_denoise_update_0_write5_merged_banks_9;
  denoise_denoise_update_0_write6_merged_banks_9_cache denoise_denoise_update_0_write6_merged_banks_9;
  denoise_denoise_update_0_write7_merged_banks_9_cache denoise_denoise_update_0_write7_merged_banks_9;
  denoise_denoise_update_0_write8_merged_banks_9_cache denoise_denoise_update_0_write8_merged_banks_9;
  denoise_denoise_update_0_write9_merged_banks_9_cache denoise_denoise_update_0_write9_merged_banks_9;
};



inline void denoise_denoise_update_0_write0_write(hw_uint<16>& denoise_denoise_update_0_write0, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write0_merged_banks_9.push(denoise_denoise_update_0_write0);
}

inline void denoise_denoise_update_0_write1_write(hw_uint<16>& denoise_denoise_update_0_write1, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write1_merged_banks_9.push(denoise_denoise_update_0_write1);
}

inline void denoise_denoise_update_0_write10_write(hw_uint<16>& denoise_denoise_update_0_write10, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write10_merged_banks_9.push(denoise_denoise_update_0_write10);
}

inline void denoise_denoise_update_0_write11_write(hw_uint<16>& denoise_denoise_update_0_write11, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write11_merged_banks_9.push(denoise_denoise_update_0_write11);
}

inline void denoise_denoise_update_0_write12_write(hw_uint<16>& denoise_denoise_update_0_write12, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write12_merged_banks_9.push(denoise_denoise_update_0_write12);
}

inline void denoise_denoise_update_0_write13_write(hw_uint<16>& denoise_denoise_update_0_write13, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write13_merged_banks_9.push(denoise_denoise_update_0_write13);
}

inline void denoise_denoise_update_0_write14_write(hw_uint<16>& denoise_denoise_update_0_write14, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write14_merged_banks_9.push(denoise_denoise_update_0_write14);
}

inline void denoise_denoise_update_0_write15_write(hw_uint<16>& denoise_denoise_update_0_write15, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write15_merged_banks_9.push(denoise_denoise_update_0_write15);
}

inline void denoise_denoise_update_0_write16_write(hw_uint<16>& denoise_denoise_update_0_write16, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write16_merged_banks_9.push(denoise_denoise_update_0_write16);
}

inline void denoise_denoise_update_0_write17_write(hw_uint<16>& denoise_denoise_update_0_write17, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write17_merged_banks_9.push(denoise_denoise_update_0_write17);
}

inline void denoise_denoise_update_0_write18_write(hw_uint<16>& denoise_denoise_update_0_write18, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write18_merged_banks_9.push(denoise_denoise_update_0_write18);
}

inline void denoise_denoise_update_0_write19_write(hw_uint<16>& denoise_denoise_update_0_write19, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write19_merged_banks_9.push(denoise_denoise_update_0_write19);
}

inline void denoise_denoise_update_0_write2_write(hw_uint<16>& denoise_denoise_update_0_write2, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write2_merged_banks_9.push(denoise_denoise_update_0_write2);
}

inline void denoise_denoise_update_0_write20_write(hw_uint<16>& denoise_denoise_update_0_write20, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write20_merged_banks_9.push(denoise_denoise_update_0_write20);
}

inline void denoise_denoise_update_0_write21_write(hw_uint<16>& denoise_denoise_update_0_write21, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write21_merged_banks_9.push(denoise_denoise_update_0_write21);
}

inline void denoise_denoise_update_0_write22_write(hw_uint<16>& denoise_denoise_update_0_write22, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write22_merged_banks_9.push(denoise_denoise_update_0_write22);
}

inline void denoise_denoise_update_0_write23_write(hw_uint<16>& denoise_denoise_update_0_write23, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write23_merged_banks_9.push(denoise_denoise_update_0_write23);
}

inline void denoise_denoise_update_0_write24_write(hw_uint<16>& denoise_denoise_update_0_write24, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write24_merged_banks_9.push(denoise_denoise_update_0_write24);
}

inline void denoise_denoise_update_0_write25_write(hw_uint<16>& denoise_denoise_update_0_write25, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write25_merged_banks_9.push(denoise_denoise_update_0_write25);
}

inline void denoise_denoise_update_0_write26_write(hw_uint<16>& denoise_denoise_update_0_write26, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write26_merged_banks_9.push(denoise_denoise_update_0_write26);
}

inline void denoise_denoise_update_0_write27_write(hw_uint<16>& denoise_denoise_update_0_write27, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write27_merged_banks_9.push(denoise_denoise_update_0_write27);
}

inline void denoise_denoise_update_0_write28_write(hw_uint<16>& denoise_denoise_update_0_write28, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write28_merged_banks_9.push(denoise_denoise_update_0_write28);
}

inline void denoise_denoise_update_0_write29_write(hw_uint<16>& denoise_denoise_update_0_write29, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write29_merged_banks_9.push(denoise_denoise_update_0_write29);
}

inline void denoise_denoise_update_0_write3_write(hw_uint<16>& denoise_denoise_update_0_write3, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write3_merged_banks_9.push(denoise_denoise_update_0_write3);
}

inline void denoise_denoise_update_0_write30_write(hw_uint<16>& denoise_denoise_update_0_write30, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write30_merged_banks_9.push(denoise_denoise_update_0_write30);
}

inline void denoise_denoise_update_0_write31_write(hw_uint<16>& denoise_denoise_update_0_write31, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write31_merged_banks_9.push(denoise_denoise_update_0_write31);
}

inline void denoise_denoise_update_0_write4_write(hw_uint<16>& denoise_denoise_update_0_write4, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write4_merged_banks_9.push(denoise_denoise_update_0_write4);
}

inline void denoise_denoise_update_0_write5_write(hw_uint<16>& denoise_denoise_update_0_write5, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write5_merged_banks_9.push(denoise_denoise_update_0_write5);
}

inline void denoise_denoise_update_0_write6_write(hw_uint<16>& denoise_denoise_update_0_write6, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write6_merged_banks_9.push(denoise_denoise_update_0_write6);
}

inline void denoise_denoise_update_0_write7_write(hw_uint<16>& denoise_denoise_update_0_write7, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write7_merged_banks_9.push(denoise_denoise_update_0_write7);
}

inline void denoise_denoise_update_0_write8_write(hw_uint<16>& denoise_denoise_update_0_write8, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write8_merged_banks_9.push(denoise_denoise_update_0_write8);
}

inline void denoise_denoise_update_0_write9_write(hw_uint<16>& denoise_denoise_update_0_write9, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  denoise.denoise_denoise_update_0_write9_merged_banks_9.push(denoise_denoise_update_0_write9);
}

inline hw_uint<16> demosaicb_rd0_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd0 read pattern: { demosaicb_update_0[d0, d1] -> denoise[-1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_128();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd1_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd1 read pattern: { demosaicb_update_0[d0, d1] -> denoise[-1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_65();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd10_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd10 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd100_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd100 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd101_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd101 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd102_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd102 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd103_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd103 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd104_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd104 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd105_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd105 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd106_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd106 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd107_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd107 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd108_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd108 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd109_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd109 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd11_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd11 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd110_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd110 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd111_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd111 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd112_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd112 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd113_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd113 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd114_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd114 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd115_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd115 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd116_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd116 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd117_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd117 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd118_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd118 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd119_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd119 read pattern: { demosaicb_update_0[d0, d1] -> denoise[12 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write12 = denoise.denoise_denoise_update_0_write12_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write12;
  return 0;
}

inline hw_uint<16> demosaicb_rd12_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd12 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd120_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd120 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd121_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd121 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd122_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd122 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd123_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd123 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd124_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd124 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd125_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd125 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd126_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd126 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd127_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd127 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd128_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd128 read pattern: { demosaicb_update_0[d0, d1] -> denoise[13 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write13 = denoise.denoise_denoise_update_0_write13_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write13;
  return 0;
}

inline hw_uint<16> demosaicb_rd129_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd129 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd13_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd13 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd130_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd130 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd131_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd131 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd132_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd132 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd133_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd133 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd134_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd134 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd135_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd135 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd136_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd136 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd137_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd137 read pattern: { demosaicb_update_0[d0, d1] -> denoise[14 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write14 = denoise.denoise_denoise_update_0_write14_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write14;
  return 0;
}

inline hw_uint<16> demosaicb_rd138_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd138 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd139_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd139 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd14_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd14 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd140_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd140 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd141_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd141 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd142_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd142 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd143_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd143 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd144_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd144 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd145_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd145 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd146_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd146 read pattern: { demosaicb_update_0[d0, d1] -> denoise[15 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write15 = denoise.denoise_denoise_update_0_write15_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write15;
  return 0;
}

inline hw_uint<16> demosaicb_rd147_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd147 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd148_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd148 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd149_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd149 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd15_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd15 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd150_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd150 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd151_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd151 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd152_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd152 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd153_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd153 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd154_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd154 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd155_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd155 read pattern: { demosaicb_update_0[d0, d1] -> denoise[16 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write16 = denoise.denoise_denoise_update_0_write16_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write16;
  return 0;
}

inline hw_uint<16> demosaicb_rd156_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd156 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd157_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd157 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd158_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd158 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd159_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd159 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd16_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd16 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd160_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd160 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd161_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd161 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd162_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd162 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd163_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd163 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd164_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd164 read pattern: { demosaicb_update_0[d0, d1] -> denoise[17 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write17 = denoise.denoise_denoise_update_0_write17_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write17;
  return 0;
}

inline hw_uint<16> demosaicb_rd165_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd165 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd166_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd166 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd167_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd167 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd168_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd168 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd169_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd169 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd17_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd17 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd170_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd170 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd171_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd171 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd172_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd172 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd173_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd173 read pattern: { demosaicb_update_0[d0, d1] -> denoise[18 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write18 = denoise.denoise_denoise_update_0_write18_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write18;
  return 0;
}

inline hw_uint<16> demosaicb_rd174_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd174 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd175_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd175 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd176_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd176 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd177_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd177 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd178_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd178 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd179_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd179 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd18_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd18 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd180_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd180 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd181_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd181 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd182_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd182 read pattern: { demosaicb_update_0[d0, d1] -> denoise[19 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write19 = denoise.denoise_denoise_update_0_write19_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write19;
  return 0;
}

inline hw_uint<16> demosaicb_rd183_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd183 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd184_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd184 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd185_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd185 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd186_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd186 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd187_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd187 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd188_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd188 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd189_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd189 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd19_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd19 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd190_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd190 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd191_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd191 read pattern: { demosaicb_update_0[d0, d1] -> denoise[20 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write20 = denoise.denoise_denoise_update_0_write20_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write20;
  return 0;
}

inline hw_uint<16> demosaicb_rd192_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd192 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd193_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd193 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd194_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd194 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd195_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd195 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd196_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd196 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd197_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd197 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd198_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd198 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd199_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd199 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd2_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd2 read pattern: { demosaicb_update_0[d0, d1] -> denoise[-1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_2();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd20_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd20 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd200_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd200 read pattern: { demosaicb_update_0[d0, d1] -> denoise[21 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write21 = denoise.denoise_denoise_update_0_write21_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write21;
  return 0;
}

inline hw_uint<16> demosaicb_rd201_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd201 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd202_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd202 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd203_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd203 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd204_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd204 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd205_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd205 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd206_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd206 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd207_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd207 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd208_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd208 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd209_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd209 read pattern: { demosaicb_update_0[d0, d1] -> denoise[22 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write22 = denoise.denoise_denoise_update_0_write22_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write22;
  return 0;
}

inline hw_uint<16> demosaicb_rd21_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd21 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd210_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd210 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd211_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd211 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd212_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd212 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd213_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd213 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd214_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd214 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd215_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd215 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd216_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd216 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd217_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd217 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd218_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd218 read pattern: { demosaicb_update_0[d0, d1] -> denoise[23 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write23 = denoise.denoise_denoise_update_0_write23_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write23;
  return 0;
}

inline hw_uint<16> demosaicb_rd219_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd219 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd22_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd22 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd220_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd220 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd221_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd221 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd222_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd222 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd223_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd223 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd224_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd224 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd225_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd225 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd226_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd226 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd227_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd227 read pattern: { demosaicb_update_0[d0, d1] -> denoise[24 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write24 = denoise.denoise_denoise_update_0_write24_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write24;
  return 0;
}

inline hw_uint<16> demosaicb_rd228_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd228 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd229_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd229 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd23_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd23 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd230_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd230 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd231_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd231 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd232_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd232 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd233_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd233 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd234_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd234 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd235_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd235 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd236_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd236 read pattern: { demosaicb_update_0[d0, d1] -> denoise[25 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write25 = denoise.denoise_denoise_update_0_write25_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write25;
  return 0;
}

inline hw_uint<16> demosaicb_rd237_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd237 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd238_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd238 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd239_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd239 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd24_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd24 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd240_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd240 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd241_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd241 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd242_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd242 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd243_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd243 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd244_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd244 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd245_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd245 read pattern: { demosaicb_update_0[d0, d1] -> denoise[26 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write26 = denoise.denoise_denoise_update_0_write26_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write26;
  return 0;
}

inline hw_uint<16> demosaicb_rd246_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd246 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd247_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd247 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd248_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd248 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd249_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd249 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd25_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd25 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd250_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd250 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd251_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd251 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd252_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd252 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd253_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd253 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd254_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd254 read pattern: { demosaicb_update_0[d0, d1] -> denoise[27 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write27 = denoise.denoise_denoise_update_0_write27_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write27;
  return 0;
}

inline hw_uint<16> demosaicb_rd255_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd255 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd256_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd256 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd257_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd257 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd258_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd258 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd259_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd259 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd26_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd26 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd260_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd260 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd261_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd261 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd262_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd262 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd263_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd263 read pattern: { demosaicb_update_0[d0, d1] -> denoise[28 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write28 = denoise.denoise_denoise_update_0_write28_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write28;
  return 0;
}

inline hw_uint<16> demosaicb_rd264_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd264 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd265_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd265 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd266_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd266 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd267_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd267 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd268_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd268 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd269_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd269 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd27_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd27 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd270_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd270 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd271_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd271 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd272_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd272 read pattern: { demosaicb_update_0[d0, d1] -> denoise[29 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write29 = denoise.denoise_denoise_update_0_write29_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write29;
  return 0;
}

inline hw_uint<16> demosaicb_rd273_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd273 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd274_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd274 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd275_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd275 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd276_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd276 read pattern: { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd277_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd277 read pattern: { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd278_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd278 read pattern: { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd279_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd279 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd28_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd28 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd280_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd280 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd281_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd281 read pattern: { demosaicb_update_0[d0, d1] -> denoise[30 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write30 = denoise.denoise_denoise_update_0_write30_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write30;
  return 0;
}

inline hw_uint<16> demosaicb_rd282_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd282 read pattern: { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd283_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd283 read pattern: { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd284_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd284 read pattern: { demosaicb_update_0[d0, d1] -> denoise[31 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write31 = denoise.denoise_denoise_update_0_write31_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write31;
  return 0;
}

inline hw_uint<16> demosaicb_rd285_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd285 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_126();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd286_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd286 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_63();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd287_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd287 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_0();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd29_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd29 read pattern: { demosaicb_update_0[d0, d1] -> denoise[2 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write2 = denoise.denoise_denoise_update_0_write2_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write2;
  return 0;
}

inline hw_uint<16> demosaicb_rd3_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd3 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd30_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd30 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd31_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd31 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd32_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd32 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd33_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd33 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd34_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd34 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd35_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd35 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd36_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd36 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd37_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd37 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd38_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd38 read pattern: { demosaicb_update_0[d0, d1] -> denoise[3 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write3 = denoise.denoise_denoise_update_0_write3_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write3;
  return 0;
}

inline hw_uint<16> demosaicb_rd39_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd39 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd4_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd4 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd40_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd40 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd41_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd41 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd42_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd42 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd43_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd43 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd44_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd44 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd45_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd45 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd46_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd46 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd47_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd47 read pattern: { demosaicb_update_0[d0, d1] -> denoise[4 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write4 = denoise.denoise_denoise_update_0_write4_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write4;
  return 0;
}

inline hw_uint<16> demosaicb_rd48_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd48 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd49_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd49 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd5_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd5 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd50_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd50 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd51_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd51 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd52_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd52 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd53_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd53 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd54_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd54 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd55_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd55 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd56_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd56 read pattern: { demosaicb_update_0[d0, d1] -> denoise[5 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write5 = denoise.denoise_denoise_update_0_write5_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write5;
  return 0;
}

inline hw_uint<16> demosaicb_rd57_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd57 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd58_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd58 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd59_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd59 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd6_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd6 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd60_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd60 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd61_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd61 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd62_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd62 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd63_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd63 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd64_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd64 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd65_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd65 read pattern: { demosaicb_update_0[d0, d1] -> denoise[6 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write6 = denoise.denoise_denoise_update_0_write6_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write6;
  return 0;
}

inline hw_uint<16> demosaicb_rd66_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd66 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd67_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd67 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd68_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd68 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd69_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd69 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd7_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd7 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd70_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd70 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd71_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd71 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd72_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd72 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd73_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd73 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd74_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd74 read pattern: { demosaicb_update_0[d0, d1] -> denoise[7 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write7 = denoise.denoise_denoise_update_0_write7_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write7;
  return 0;
}

inline hw_uint<16> demosaicb_rd75_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd75 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd76_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd76 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd77_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd77 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd78_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd78 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd79_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd79 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd8_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd8 read pattern: { demosaicb_update_0[d0, d1] -> denoise[1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write1 = denoise.denoise_denoise_update_0_write1_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write1;
  return 0;
}

inline hw_uint<16> demosaicb_rd80_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd80 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd81_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd81 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd82_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd82 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd83_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd83 read pattern: { demosaicb_update_0[d0, d1] -> denoise[8 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write8 = denoise.denoise_denoise_update_0_write8_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write8;
  return 0;
}

inline hw_uint<16> demosaicb_rd84_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd84 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd85_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd85 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd86_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd86 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd87_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd87 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd88_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd88 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd89_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd89 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd9_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd9 read pattern: { demosaicb_update_0[d0, d1] -> denoise[32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write0 = denoise.denoise_denoise_update_0_write0_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write0;
  return 0;
}

inline hw_uint<16> demosaicb_rd90_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd90 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd91_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd91 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd92_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd92 read pattern: { demosaicb_update_0[d0, d1] -> denoise[9 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write9 = denoise.denoise_denoise_update_0_write9_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write9;
  return 0;
}

inline hw_uint<16> demosaicb_rd93_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd93 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd94_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd94 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd95_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd95 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

inline hw_uint<16> demosaicb_rd96_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd96 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd97_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd97 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_64();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd98_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd98 read pattern: { demosaicb_update_0[d0, d1] -> denoise[11 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write11 = denoise.denoise_denoise_update_0_write11_merged_banks_9.peek_1();
  return value_denoise_denoise_update_0_write11;
  return 0;
}

inline hw_uint<16> demosaicb_rd99_select(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // demosaicb_rd99 read pattern: { demosaicb_update_0[d0, d1] -> denoise[10 + 32d0, -1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Read schedule : { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  // Write schedule: { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoise_denoise_update_0_write10 = denoise.denoise_denoise_update_0_write10_merged_banks_9.peek_127();
  return value_denoise_denoise_update_0_write10;
  return 0;
}

// # of bundles = 2
// demosaicb_update_0_read
//	demosaicb_rd0
//	demosaicb_rd1
//	demosaicb_rd2
//	demosaicb_rd3
//	demosaicb_rd4
//	demosaicb_rd5
//	demosaicb_rd6
//	demosaicb_rd7
//	demosaicb_rd8
//	demosaicb_rd9
//	demosaicb_rd10
//	demosaicb_rd11
//	demosaicb_rd12
//	demosaicb_rd13
//	demosaicb_rd14
//	demosaicb_rd15
//	demosaicb_rd16
//	demosaicb_rd17
//	demosaicb_rd18
//	demosaicb_rd19
//	demosaicb_rd20
//	demosaicb_rd21
//	demosaicb_rd22
//	demosaicb_rd23
//	demosaicb_rd24
//	demosaicb_rd25
//	demosaicb_rd26
//	demosaicb_rd27
//	demosaicb_rd28
//	demosaicb_rd29
//	demosaicb_rd30
//	demosaicb_rd31
//	demosaicb_rd32
//	demosaicb_rd33
//	demosaicb_rd34
//	demosaicb_rd35
//	demosaicb_rd36
//	demosaicb_rd37
//	demosaicb_rd38
//	demosaicb_rd39
//	demosaicb_rd40
//	demosaicb_rd41
//	demosaicb_rd42
//	demosaicb_rd43
//	demosaicb_rd44
//	demosaicb_rd45
//	demosaicb_rd46
//	demosaicb_rd47
//	demosaicb_rd48
//	demosaicb_rd49
//	demosaicb_rd50
//	demosaicb_rd51
//	demosaicb_rd52
//	demosaicb_rd53
//	demosaicb_rd54
//	demosaicb_rd55
//	demosaicb_rd56
//	demosaicb_rd57
//	demosaicb_rd58
//	demosaicb_rd59
//	demosaicb_rd60
//	demosaicb_rd61
//	demosaicb_rd62
//	demosaicb_rd63
//	demosaicb_rd64
//	demosaicb_rd65
//	demosaicb_rd66
//	demosaicb_rd67
//	demosaicb_rd68
//	demosaicb_rd69
//	demosaicb_rd70
//	demosaicb_rd71
//	demosaicb_rd72
//	demosaicb_rd73
//	demosaicb_rd74
//	demosaicb_rd75
//	demosaicb_rd76
//	demosaicb_rd77
//	demosaicb_rd78
//	demosaicb_rd79
//	demosaicb_rd80
//	demosaicb_rd81
//	demosaicb_rd82
//	demosaicb_rd83
//	demosaicb_rd84
//	demosaicb_rd85
//	demosaicb_rd86
//	demosaicb_rd87
//	demosaicb_rd88
//	demosaicb_rd89
//	demosaicb_rd90
//	demosaicb_rd91
//	demosaicb_rd92
//	demosaicb_rd93
//	demosaicb_rd94
//	demosaicb_rd95
//	demosaicb_rd96
//	demosaicb_rd97
//	demosaicb_rd98
//	demosaicb_rd99
//	demosaicb_rd100
//	demosaicb_rd101
//	demosaicb_rd102
//	demosaicb_rd103
//	demosaicb_rd104
//	demosaicb_rd105
//	demosaicb_rd106
//	demosaicb_rd107
//	demosaicb_rd108
//	demosaicb_rd109
//	demosaicb_rd110
//	demosaicb_rd111
//	demosaicb_rd112
//	demosaicb_rd113
//	demosaicb_rd114
//	demosaicb_rd115
//	demosaicb_rd116
//	demosaicb_rd117
//	demosaicb_rd118
//	demosaicb_rd119
//	demosaicb_rd120
//	demosaicb_rd121
//	demosaicb_rd122
//	demosaicb_rd123
//	demosaicb_rd124
//	demosaicb_rd125
//	demosaicb_rd126
//	demosaicb_rd127
//	demosaicb_rd128
//	demosaicb_rd129
//	demosaicb_rd130
//	demosaicb_rd131
//	demosaicb_rd132
//	demosaicb_rd133
//	demosaicb_rd134
//	demosaicb_rd135
//	demosaicb_rd136
//	demosaicb_rd137
//	demosaicb_rd138
//	demosaicb_rd139
//	demosaicb_rd140
//	demosaicb_rd141
//	demosaicb_rd142
//	demosaicb_rd143
//	demosaicb_rd144
//	demosaicb_rd145
//	demosaicb_rd146
//	demosaicb_rd147
//	demosaicb_rd148
//	demosaicb_rd149
//	demosaicb_rd150
//	demosaicb_rd151
//	demosaicb_rd152
//	demosaicb_rd153
//	demosaicb_rd154
//	demosaicb_rd155
//	demosaicb_rd156
//	demosaicb_rd157
//	demosaicb_rd158
//	demosaicb_rd159
//	demosaicb_rd160
//	demosaicb_rd161
//	demosaicb_rd162
//	demosaicb_rd163
//	demosaicb_rd164
//	demosaicb_rd165
//	demosaicb_rd166
//	demosaicb_rd167
//	demosaicb_rd168
//	demosaicb_rd169
//	demosaicb_rd170
//	demosaicb_rd171
//	demosaicb_rd172
//	demosaicb_rd173
//	demosaicb_rd174
//	demosaicb_rd175
//	demosaicb_rd176
//	demosaicb_rd177
//	demosaicb_rd178
//	demosaicb_rd179
//	demosaicb_rd180
//	demosaicb_rd181
//	demosaicb_rd182
//	demosaicb_rd183
//	demosaicb_rd184
//	demosaicb_rd185
//	demosaicb_rd186
//	demosaicb_rd187
//	demosaicb_rd188
//	demosaicb_rd189
//	demosaicb_rd190
//	demosaicb_rd191
//	demosaicb_rd192
//	demosaicb_rd193
//	demosaicb_rd194
//	demosaicb_rd195
//	demosaicb_rd196
//	demosaicb_rd197
//	demosaicb_rd198
//	demosaicb_rd199
//	demosaicb_rd200
//	demosaicb_rd201
//	demosaicb_rd202
//	demosaicb_rd203
//	demosaicb_rd204
//	demosaicb_rd205
//	demosaicb_rd206
//	demosaicb_rd207
//	demosaicb_rd208
//	demosaicb_rd209
//	demosaicb_rd210
//	demosaicb_rd211
//	demosaicb_rd212
//	demosaicb_rd213
//	demosaicb_rd214
//	demosaicb_rd215
//	demosaicb_rd216
//	demosaicb_rd217
//	demosaicb_rd218
//	demosaicb_rd219
//	demosaicb_rd220
//	demosaicb_rd221
//	demosaicb_rd222
//	demosaicb_rd223
//	demosaicb_rd224
//	demosaicb_rd225
//	demosaicb_rd226
//	demosaicb_rd227
//	demosaicb_rd228
//	demosaicb_rd229
//	demosaicb_rd230
//	demosaicb_rd231
//	demosaicb_rd232
//	demosaicb_rd233
//	demosaicb_rd234
//	demosaicb_rd235
//	demosaicb_rd236
//	demosaicb_rd237
//	demosaicb_rd238
//	demosaicb_rd239
//	demosaicb_rd240
//	demosaicb_rd241
//	demosaicb_rd242
//	demosaicb_rd243
//	demosaicb_rd244
//	demosaicb_rd245
//	demosaicb_rd246
//	demosaicb_rd247
//	demosaicb_rd248
//	demosaicb_rd249
//	demosaicb_rd250
//	demosaicb_rd251
//	demosaicb_rd252
//	demosaicb_rd253
//	demosaicb_rd254
//	demosaicb_rd255
//	demosaicb_rd256
//	demosaicb_rd257
//	demosaicb_rd258
//	demosaicb_rd259
//	demosaicb_rd260
//	demosaicb_rd261
//	demosaicb_rd262
//	demosaicb_rd263
//	demosaicb_rd264
//	demosaicb_rd265
//	demosaicb_rd266
//	demosaicb_rd267
//	demosaicb_rd268
//	demosaicb_rd269
//	demosaicb_rd270
//	demosaicb_rd271
//	demosaicb_rd272
//	demosaicb_rd273
//	demosaicb_rd274
//	demosaicb_rd275
//	demosaicb_rd276
//	demosaicb_rd277
//	demosaicb_rd278
//	demosaicb_rd279
//	demosaicb_rd280
//	demosaicb_rd281
//	demosaicb_rd282
//	demosaicb_rd283
//	demosaicb_rd284
//	demosaicb_rd285
//	demosaicb_rd286
//	demosaicb_rd287
inline hw_uint<4608> denoise_demosaicb_update_0_read_bundle_read(denoise_cache& denoise, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 288
    // demosaicb_rd0
    // demosaicb_rd1
    // demosaicb_rd2
    // demosaicb_rd3
    // demosaicb_rd4
    // demosaicb_rd5
    // demosaicb_rd6
    // demosaicb_rd7
    // demosaicb_rd8
    // demosaicb_rd9
    // demosaicb_rd10
    // demosaicb_rd11
    // demosaicb_rd12
    // demosaicb_rd13
    // demosaicb_rd14
    // demosaicb_rd15
    // demosaicb_rd16
    // demosaicb_rd17
    // demosaicb_rd18
    // demosaicb_rd19
    // demosaicb_rd20
    // demosaicb_rd21
    // demosaicb_rd22
    // demosaicb_rd23
    // demosaicb_rd24
    // demosaicb_rd25
    // demosaicb_rd26
    // demosaicb_rd27
    // demosaicb_rd28
    // demosaicb_rd29
    // demosaicb_rd30
    // demosaicb_rd31
    // demosaicb_rd32
    // demosaicb_rd33
    // demosaicb_rd34
    // demosaicb_rd35
    // demosaicb_rd36
    // demosaicb_rd37
    // demosaicb_rd38
    // demosaicb_rd39
    // demosaicb_rd40
    // demosaicb_rd41
    // demosaicb_rd42
    // demosaicb_rd43
    // demosaicb_rd44
    // demosaicb_rd45
    // demosaicb_rd46
    // demosaicb_rd47
    // demosaicb_rd48
    // demosaicb_rd49
    // demosaicb_rd50
    // demosaicb_rd51
    // demosaicb_rd52
    // demosaicb_rd53
    // demosaicb_rd54
    // demosaicb_rd55
    // demosaicb_rd56
    // demosaicb_rd57
    // demosaicb_rd58
    // demosaicb_rd59
    // demosaicb_rd60
    // demosaicb_rd61
    // demosaicb_rd62
    // demosaicb_rd63
    // demosaicb_rd64
    // demosaicb_rd65
    // demosaicb_rd66
    // demosaicb_rd67
    // demosaicb_rd68
    // demosaicb_rd69
    // demosaicb_rd70
    // demosaicb_rd71
    // demosaicb_rd72
    // demosaicb_rd73
    // demosaicb_rd74
    // demosaicb_rd75
    // demosaicb_rd76
    // demosaicb_rd77
    // demosaicb_rd78
    // demosaicb_rd79
    // demosaicb_rd80
    // demosaicb_rd81
    // demosaicb_rd82
    // demosaicb_rd83
    // demosaicb_rd84
    // demosaicb_rd85
    // demosaicb_rd86
    // demosaicb_rd87
    // demosaicb_rd88
    // demosaicb_rd89
    // demosaicb_rd90
    // demosaicb_rd91
    // demosaicb_rd92
    // demosaicb_rd93
    // demosaicb_rd94
    // demosaicb_rd95
    // demosaicb_rd96
    // demosaicb_rd97
    // demosaicb_rd98
    // demosaicb_rd99
    // demosaicb_rd100
    // demosaicb_rd101
    // demosaicb_rd102
    // demosaicb_rd103
    // demosaicb_rd104
    // demosaicb_rd105
    // demosaicb_rd106
    // demosaicb_rd107
    // demosaicb_rd108
    // demosaicb_rd109
    // demosaicb_rd110
    // demosaicb_rd111
    // demosaicb_rd112
    // demosaicb_rd113
    // demosaicb_rd114
    // demosaicb_rd115
    // demosaicb_rd116
    // demosaicb_rd117
    // demosaicb_rd118
    // demosaicb_rd119
    // demosaicb_rd120
    // demosaicb_rd121
    // demosaicb_rd122
    // demosaicb_rd123
    // demosaicb_rd124
    // demosaicb_rd125
    // demosaicb_rd126
    // demosaicb_rd127
    // demosaicb_rd128
    // demosaicb_rd129
    // demosaicb_rd130
    // demosaicb_rd131
    // demosaicb_rd132
    // demosaicb_rd133
    // demosaicb_rd134
    // demosaicb_rd135
    // demosaicb_rd136
    // demosaicb_rd137
    // demosaicb_rd138
    // demosaicb_rd139
    // demosaicb_rd140
    // demosaicb_rd141
    // demosaicb_rd142
    // demosaicb_rd143
    // demosaicb_rd144
    // demosaicb_rd145
    // demosaicb_rd146
    // demosaicb_rd147
    // demosaicb_rd148
    // demosaicb_rd149
    // demosaicb_rd150
    // demosaicb_rd151
    // demosaicb_rd152
    // demosaicb_rd153
    // demosaicb_rd154
    // demosaicb_rd155
    // demosaicb_rd156
    // demosaicb_rd157
    // demosaicb_rd158
    // demosaicb_rd159
    // demosaicb_rd160
    // demosaicb_rd161
    // demosaicb_rd162
    // demosaicb_rd163
    // demosaicb_rd164
    // demosaicb_rd165
    // demosaicb_rd166
    // demosaicb_rd167
    // demosaicb_rd168
    // demosaicb_rd169
    // demosaicb_rd170
    // demosaicb_rd171
    // demosaicb_rd172
    // demosaicb_rd173
    // demosaicb_rd174
    // demosaicb_rd175
    // demosaicb_rd176
    // demosaicb_rd177
    // demosaicb_rd178
    // demosaicb_rd179
    // demosaicb_rd180
    // demosaicb_rd181
    // demosaicb_rd182
    // demosaicb_rd183
    // demosaicb_rd184
    // demosaicb_rd185
    // demosaicb_rd186
    // demosaicb_rd187
    // demosaicb_rd188
    // demosaicb_rd189
    // demosaicb_rd190
    // demosaicb_rd191
    // demosaicb_rd192
    // demosaicb_rd193
    // demosaicb_rd194
    // demosaicb_rd195
    // demosaicb_rd196
    // demosaicb_rd197
    // demosaicb_rd198
    // demosaicb_rd199
    // demosaicb_rd200
    // demosaicb_rd201
    // demosaicb_rd202
    // demosaicb_rd203
    // demosaicb_rd204
    // demosaicb_rd205
    // demosaicb_rd206
    // demosaicb_rd207
    // demosaicb_rd208
    // demosaicb_rd209
    // demosaicb_rd210
    // demosaicb_rd211
    // demosaicb_rd212
    // demosaicb_rd213
    // demosaicb_rd214
    // demosaicb_rd215
    // demosaicb_rd216
    // demosaicb_rd217
    // demosaicb_rd218
    // demosaicb_rd219
    // demosaicb_rd220
    // demosaicb_rd221
    // demosaicb_rd222
    // demosaicb_rd223
    // demosaicb_rd224
    // demosaicb_rd225
    // demosaicb_rd226
    // demosaicb_rd227
    // demosaicb_rd228
    // demosaicb_rd229
    // demosaicb_rd230
    // demosaicb_rd231
    // demosaicb_rd232
    // demosaicb_rd233
    // demosaicb_rd234
    // demosaicb_rd235
    // demosaicb_rd236
    // demosaicb_rd237
    // demosaicb_rd238
    // demosaicb_rd239
    // demosaicb_rd240
    // demosaicb_rd241
    // demosaicb_rd242
    // demosaicb_rd243
    // demosaicb_rd244
    // demosaicb_rd245
    // demosaicb_rd246
    // demosaicb_rd247
    // demosaicb_rd248
    // demosaicb_rd249
    // demosaicb_rd250
    // demosaicb_rd251
    // demosaicb_rd252
    // demosaicb_rd253
    // demosaicb_rd254
    // demosaicb_rd255
    // demosaicb_rd256
    // demosaicb_rd257
    // demosaicb_rd258
    // demosaicb_rd259
    // demosaicb_rd260
    // demosaicb_rd261
    // demosaicb_rd262
    // demosaicb_rd263
    // demosaicb_rd264
    // demosaicb_rd265
    // demosaicb_rd266
    // demosaicb_rd267
    // demosaicb_rd268
    // demosaicb_rd269
    // demosaicb_rd270
    // demosaicb_rd271
    // demosaicb_rd272
    // demosaicb_rd273
    // demosaicb_rd274
    // demosaicb_rd275
    // demosaicb_rd276
    // demosaicb_rd277
    // demosaicb_rd278
    // demosaicb_rd279
    // demosaicb_rd280
    // demosaicb_rd281
    // demosaicb_rd282
    // demosaicb_rd283
    // demosaicb_rd284
    // demosaicb_rd285
    // demosaicb_rd286
    // demosaicb_rd287

	hw_uint<4608> result;
	hw_uint<16> demosaicb_rd0_res = demosaicb_rd0_select(denoise, d0, d1, dynamic_address);
	set_at<0, 4608>(result, demosaicb_rd0_res);
	hw_uint<16> demosaicb_rd1_res = demosaicb_rd1_select(denoise, d0, d1, dynamic_address);
	set_at<16, 4608>(result, demosaicb_rd1_res);
	hw_uint<16> demosaicb_rd2_res = demosaicb_rd2_select(denoise, d0, d1, dynamic_address);
	set_at<32, 4608>(result, demosaicb_rd2_res);
	hw_uint<16> demosaicb_rd3_res = demosaicb_rd3_select(denoise, d0, d1, dynamic_address);
	set_at<48, 4608>(result, demosaicb_rd3_res);
	hw_uint<16> demosaicb_rd4_res = demosaicb_rd4_select(denoise, d0, d1, dynamic_address);
	set_at<64, 4608>(result, demosaicb_rd4_res);
	hw_uint<16> demosaicb_rd5_res = demosaicb_rd5_select(denoise, d0, d1, dynamic_address);
	set_at<80, 4608>(result, demosaicb_rd5_res);
	hw_uint<16> demosaicb_rd6_res = demosaicb_rd6_select(denoise, d0, d1, dynamic_address);
	set_at<96, 4608>(result, demosaicb_rd6_res);
	hw_uint<16> demosaicb_rd7_res = demosaicb_rd7_select(denoise, d0, d1, dynamic_address);
	set_at<112, 4608>(result, demosaicb_rd7_res);
	hw_uint<16> demosaicb_rd8_res = demosaicb_rd8_select(denoise, d0, d1, dynamic_address);
	set_at<128, 4608>(result, demosaicb_rd8_res);
	hw_uint<16> demosaicb_rd9_res = demosaicb_rd9_select(denoise, d0, d1, dynamic_address);
	set_at<144, 4608>(result, demosaicb_rd9_res);
	hw_uint<16> demosaicb_rd10_res = demosaicb_rd10_select(denoise, d0, d1, dynamic_address);
	set_at<160, 4608>(result, demosaicb_rd10_res);
	hw_uint<16> demosaicb_rd11_res = demosaicb_rd11_select(denoise, d0, d1, dynamic_address);
	set_at<176, 4608>(result, demosaicb_rd11_res);
	hw_uint<16> demosaicb_rd12_res = demosaicb_rd12_select(denoise, d0, d1, dynamic_address);
	set_at<192, 4608>(result, demosaicb_rd12_res);
	hw_uint<16> demosaicb_rd13_res = demosaicb_rd13_select(denoise, d0, d1, dynamic_address);
	set_at<208, 4608>(result, demosaicb_rd13_res);
	hw_uint<16> demosaicb_rd14_res = demosaicb_rd14_select(denoise, d0, d1, dynamic_address);
	set_at<224, 4608>(result, demosaicb_rd14_res);
	hw_uint<16> demosaicb_rd15_res = demosaicb_rd15_select(denoise, d0, d1, dynamic_address);
	set_at<240, 4608>(result, demosaicb_rd15_res);
	hw_uint<16> demosaicb_rd16_res = demosaicb_rd16_select(denoise, d0, d1, dynamic_address);
	set_at<256, 4608>(result, demosaicb_rd16_res);
	hw_uint<16> demosaicb_rd17_res = demosaicb_rd17_select(denoise, d0, d1, dynamic_address);
	set_at<272, 4608>(result, demosaicb_rd17_res);
	hw_uint<16> demosaicb_rd18_res = demosaicb_rd18_select(denoise, d0, d1, dynamic_address);
	set_at<288, 4608>(result, demosaicb_rd18_res);
	hw_uint<16> demosaicb_rd19_res = demosaicb_rd19_select(denoise, d0, d1, dynamic_address);
	set_at<304, 4608>(result, demosaicb_rd19_res);
	hw_uint<16> demosaicb_rd20_res = demosaicb_rd20_select(denoise, d0, d1, dynamic_address);
	set_at<320, 4608>(result, demosaicb_rd20_res);
	hw_uint<16> demosaicb_rd21_res = demosaicb_rd21_select(denoise, d0, d1, dynamic_address);
	set_at<336, 4608>(result, demosaicb_rd21_res);
	hw_uint<16> demosaicb_rd22_res = demosaicb_rd22_select(denoise, d0, d1, dynamic_address);
	set_at<352, 4608>(result, demosaicb_rd22_res);
	hw_uint<16> demosaicb_rd23_res = demosaicb_rd23_select(denoise, d0, d1, dynamic_address);
	set_at<368, 4608>(result, demosaicb_rd23_res);
	hw_uint<16> demosaicb_rd24_res = demosaicb_rd24_select(denoise, d0, d1, dynamic_address);
	set_at<384, 4608>(result, demosaicb_rd24_res);
	hw_uint<16> demosaicb_rd25_res = demosaicb_rd25_select(denoise, d0, d1, dynamic_address);
	set_at<400, 4608>(result, demosaicb_rd25_res);
	hw_uint<16> demosaicb_rd26_res = demosaicb_rd26_select(denoise, d0, d1, dynamic_address);
	set_at<416, 4608>(result, demosaicb_rd26_res);
	hw_uint<16> demosaicb_rd27_res = demosaicb_rd27_select(denoise, d0, d1, dynamic_address);
	set_at<432, 4608>(result, demosaicb_rd27_res);
	hw_uint<16> demosaicb_rd28_res = demosaicb_rd28_select(denoise, d0, d1, dynamic_address);
	set_at<448, 4608>(result, demosaicb_rd28_res);
	hw_uint<16> demosaicb_rd29_res = demosaicb_rd29_select(denoise, d0, d1, dynamic_address);
	set_at<464, 4608>(result, demosaicb_rd29_res);
	hw_uint<16> demosaicb_rd30_res = demosaicb_rd30_select(denoise, d0, d1, dynamic_address);
	set_at<480, 4608>(result, demosaicb_rd30_res);
	hw_uint<16> demosaicb_rd31_res = demosaicb_rd31_select(denoise, d0, d1, dynamic_address);
	set_at<496, 4608>(result, demosaicb_rd31_res);
	hw_uint<16> demosaicb_rd32_res = demosaicb_rd32_select(denoise, d0, d1, dynamic_address);
	set_at<512, 4608>(result, demosaicb_rd32_res);
	hw_uint<16> demosaicb_rd33_res = demosaicb_rd33_select(denoise, d0, d1, dynamic_address);
	set_at<528, 4608>(result, demosaicb_rd33_res);
	hw_uint<16> demosaicb_rd34_res = demosaicb_rd34_select(denoise, d0, d1, dynamic_address);
	set_at<544, 4608>(result, demosaicb_rd34_res);
	hw_uint<16> demosaicb_rd35_res = demosaicb_rd35_select(denoise, d0, d1, dynamic_address);
	set_at<560, 4608>(result, demosaicb_rd35_res);
	hw_uint<16> demosaicb_rd36_res = demosaicb_rd36_select(denoise, d0, d1, dynamic_address);
	set_at<576, 4608>(result, demosaicb_rd36_res);
	hw_uint<16> demosaicb_rd37_res = demosaicb_rd37_select(denoise, d0, d1, dynamic_address);
	set_at<592, 4608>(result, demosaicb_rd37_res);
	hw_uint<16> demosaicb_rd38_res = demosaicb_rd38_select(denoise, d0, d1, dynamic_address);
	set_at<608, 4608>(result, demosaicb_rd38_res);
	hw_uint<16> demosaicb_rd39_res = demosaicb_rd39_select(denoise, d0, d1, dynamic_address);
	set_at<624, 4608>(result, demosaicb_rd39_res);
	hw_uint<16> demosaicb_rd40_res = demosaicb_rd40_select(denoise, d0, d1, dynamic_address);
	set_at<640, 4608>(result, demosaicb_rd40_res);
	hw_uint<16> demosaicb_rd41_res = demosaicb_rd41_select(denoise, d0, d1, dynamic_address);
	set_at<656, 4608>(result, demosaicb_rd41_res);
	hw_uint<16> demosaicb_rd42_res = demosaicb_rd42_select(denoise, d0, d1, dynamic_address);
	set_at<672, 4608>(result, demosaicb_rd42_res);
	hw_uint<16> demosaicb_rd43_res = demosaicb_rd43_select(denoise, d0, d1, dynamic_address);
	set_at<688, 4608>(result, demosaicb_rd43_res);
	hw_uint<16> demosaicb_rd44_res = demosaicb_rd44_select(denoise, d0, d1, dynamic_address);
	set_at<704, 4608>(result, demosaicb_rd44_res);
	hw_uint<16> demosaicb_rd45_res = demosaicb_rd45_select(denoise, d0, d1, dynamic_address);
	set_at<720, 4608>(result, demosaicb_rd45_res);
	hw_uint<16> demosaicb_rd46_res = demosaicb_rd46_select(denoise, d0, d1, dynamic_address);
	set_at<736, 4608>(result, demosaicb_rd46_res);
	hw_uint<16> demosaicb_rd47_res = demosaicb_rd47_select(denoise, d0, d1, dynamic_address);
	set_at<752, 4608>(result, demosaicb_rd47_res);
	hw_uint<16> demosaicb_rd48_res = demosaicb_rd48_select(denoise, d0, d1, dynamic_address);
	set_at<768, 4608>(result, demosaicb_rd48_res);
	hw_uint<16> demosaicb_rd49_res = demosaicb_rd49_select(denoise, d0, d1, dynamic_address);
	set_at<784, 4608>(result, demosaicb_rd49_res);
	hw_uint<16> demosaicb_rd50_res = demosaicb_rd50_select(denoise, d0, d1, dynamic_address);
	set_at<800, 4608>(result, demosaicb_rd50_res);
	hw_uint<16> demosaicb_rd51_res = demosaicb_rd51_select(denoise, d0, d1, dynamic_address);
	set_at<816, 4608>(result, demosaicb_rd51_res);
	hw_uint<16> demosaicb_rd52_res = demosaicb_rd52_select(denoise, d0, d1, dynamic_address);
	set_at<832, 4608>(result, demosaicb_rd52_res);
	hw_uint<16> demosaicb_rd53_res = demosaicb_rd53_select(denoise, d0, d1, dynamic_address);
	set_at<848, 4608>(result, demosaicb_rd53_res);
	hw_uint<16> demosaicb_rd54_res = demosaicb_rd54_select(denoise, d0, d1, dynamic_address);
	set_at<864, 4608>(result, demosaicb_rd54_res);
	hw_uint<16> demosaicb_rd55_res = demosaicb_rd55_select(denoise, d0, d1, dynamic_address);
	set_at<880, 4608>(result, demosaicb_rd55_res);
	hw_uint<16> demosaicb_rd56_res = demosaicb_rd56_select(denoise, d0, d1, dynamic_address);
	set_at<896, 4608>(result, demosaicb_rd56_res);
	hw_uint<16> demosaicb_rd57_res = demosaicb_rd57_select(denoise, d0, d1, dynamic_address);
	set_at<912, 4608>(result, demosaicb_rd57_res);
	hw_uint<16> demosaicb_rd58_res = demosaicb_rd58_select(denoise, d0, d1, dynamic_address);
	set_at<928, 4608>(result, demosaicb_rd58_res);
	hw_uint<16> demosaicb_rd59_res = demosaicb_rd59_select(denoise, d0, d1, dynamic_address);
	set_at<944, 4608>(result, demosaicb_rd59_res);
	hw_uint<16> demosaicb_rd60_res = demosaicb_rd60_select(denoise, d0, d1, dynamic_address);
	set_at<960, 4608>(result, demosaicb_rd60_res);
	hw_uint<16> demosaicb_rd61_res = demosaicb_rd61_select(denoise, d0, d1, dynamic_address);
	set_at<976, 4608>(result, demosaicb_rd61_res);
	hw_uint<16> demosaicb_rd62_res = demosaicb_rd62_select(denoise, d0, d1, dynamic_address);
	set_at<992, 4608>(result, demosaicb_rd62_res);
	hw_uint<16> demosaicb_rd63_res = demosaicb_rd63_select(denoise, d0, d1, dynamic_address);
	set_at<1008, 4608>(result, demosaicb_rd63_res);
	hw_uint<16> demosaicb_rd64_res = demosaicb_rd64_select(denoise, d0, d1, dynamic_address);
	set_at<1024, 4608>(result, demosaicb_rd64_res);
	hw_uint<16> demosaicb_rd65_res = demosaicb_rd65_select(denoise, d0, d1, dynamic_address);
	set_at<1040, 4608>(result, demosaicb_rd65_res);
	hw_uint<16> demosaicb_rd66_res = demosaicb_rd66_select(denoise, d0, d1, dynamic_address);
	set_at<1056, 4608>(result, demosaicb_rd66_res);
	hw_uint<16> demosaicb_rd67_res = demosaicb_rd67_select(denoise, d0, d1, dynamic_address);
	set_at<1072, 4608>(result, demosaicb_rd67_res);
	hw_uint<16> demosaicb_rd68_res = demosaicb_rd68_select(denoise, d0, d1, dynamic_address);
	set_at<1088, 4608>(result, demosaicb_rd68_res);
	hw_uint<16> demosaicb_rd69_res = demosaicb_rd69_select(denoise, d0, d1, dynamic_address);
	set_at<1104, 4608>(result, demosaicb_rd69_res);
	hw_uint<16> demosaicb_rd70_res = demosaicb_rd70_select(denoise, d0, d1, dynamic_address);
	set_at<1120, 4608>(result, demosaicb_rd70_res);
	hw_uint<16> demosaicb_rd71_res = demosaicb_rd71_select(denoise, d0, d1, dynamic_address);
	set_at<1136, 4608>(result, demosaicb_rd71_res);
	hw_uint<16> demosaicb_rd72_res = demosaicb_rd72_select(denoise, d0, d1, dynamic_address);
	set_at<1152, 4608>(result, demosaicb_rd72_res);
	hw_uint<16> demosaicb_rd73_res = demosaicb_rd73_select(denoise, d0, d1, dynamic_address);
	set_at<1168, 4608>(result, demosaicb_rd73_res);
	hw_uint<16> demosaicb_rd74_res = demosaicb_rd74_select(denoise, d0, d1, dynamic_address);
	set_at<1184, 4608>(result, demosaicb_rd74_res);
	hw_uint<16> demosaicb_rd75_res = demosaicb_rd75_select(denoise, d0, d1, dynamic_address);
	set_at<1200, 4608>(result, demosaicb_rd75_res);
	hw_uint<16> demosaicb_rd76_res = demosaicb_rd76_select(denoise, d0, d1, dynamic_address);
	set_at<1216, 4608>(result, demosaicb_rd76_res);
	hw_uint<16> demosaicb_rd77_res = demosaicb_rd77_select(denoise, d0, d1, dynamic_address);
	set_at<1232, 4608>(result, demosaicb_rd77_res);
	hw_uint<16> demosaicb_rd78_res = demosaicb_rd78_select(denoise, d0, d1, dynamic_address);
	set_at<1248, 4608>(result, demosaicb_rd78_res);
	hw_uint<16> demosaicb_rd79_res = demosaicb_rd79_select(denoise, d0, d1, dynamic_address);
	set_at<1264, 4608>(result, demosaicb_rd79_res);
	hw_uint<16> demosaicb_rd80_res = demosaicb_rd80_select(denoise, d0, d1, dynamic_address);
	set_at<1280, 4608>(result, demosaicb_rd80_res);
	hw_uint<16> demosaicb_rd81_res = demosaicb_rd81_select(denoise, d0, d1, dynamic_address);
	set_at<1296, 4608>(result, demosaicb_rd81_res);
	hw_uint<16> demosaicb_rd82_res = demosaicb_rd82_select(denoise, d0, d1, dynamic_address);
	set_at<1312, 4608>(result, demosaicb_rd82_res);
	hw_uint<16> demosaicb_rd83_res = demosaicb_rd83_select(denoise, d0, d1, dynamic_address);
	set_at<1328, 4608>(result, demosaicb_rd83_res);
	hw_uint<16> demosaicb_rd84_res = demosaicb_rd84_select(denoise, d0, d1, dynamic_address);
	set_at<1344, 4608>(result, demosaicb_rd84_res);
	hw_uint<16> demosaicb_rd85_res = demosaicb_rd85_select(denoise, d0, d1, dynamic_address);
	set_at<1360, 4608>(result, demosaicb_rd85_res);
	hw_uint<16> demosaicb_rd86_res = demosaicb_rd86_select(denoise, d0, d1, dynamic_address);
	set_at<1376, 4608>(result, demosaicb_rd86_res);
	hw_uint<16> demosaicb_rd87_res = demosaicb_rd87_select(denoise, d0, d1, dynamic_address);
	set_at<1392, 4608>(result, demosaicb_rd87_res);
	hw_uint<16> demosaicb_rd88_res = demosaicb_rd88_select(denoise, d0, d1, dynamic_address);
	set_at<1408, 4608>(result, demosaicb_rd88_res);
	hw_uint<16> demosaicb_rd89_res = demosaicb_rd89_select(denoise, d0, d1, dynamic_address);
	set_at<1424, 4608>(result, demosaicb_rd89_res);
	hw_uint<16> demosaicb_rd90_res = demosaicb_rd90_select(denoise, d0, d1, dynamic_address);
	set_at<1440, 4608>(result, demosaicb_rd90_res);
	hw_uint<16> demosaicb_rd91_res = demosaicb_rd91_select(denoise, d0, d1, dynamic_address);
	set_at<1456, 4608>(result, demosaicb_rd91_res);
	hw_uint<16> demosaicb_rd92_res = demosaicb_rd92_select(denoise, d0, d1, dynamic_address);
	set_at<1472, 4608>(result, demosaicb_rd92_res);
	hw_uint<16> demosaicb_rd93_res = demosaicb_rd93_select(denoise, d0, d1, dynamic_address);
	set_at<1488, 4608>(result, demosaicb_rd93_res);
	hw_uint<16> demosaicb_rd94_res = demosaicb_rd94_select(denoise, d0, d1, dynamic_address);
	set_at<1504, 4608>(result, demosaicb_rd94_res);
	hw_uint<16> demosaicb_rd95_res = demosaicb_rd95_select(denoise, d0, d1, dynamic_address);
	set_at<1520, 4608>(result, demosaicb_rd95_res);
	hw_uint<16> demosaicb_rd96_res = demosaicb_rd96_select(denoise, d0, d1, dynamic_address);
	set_at<1536, 4608>(result, demosaicb_rd96_res);
	hw_uint<16> demosaicb_rd97_res = demosaicb_rd97_select(denoise, d0, d1, dynamic_address);
	set_at<1552, 4608>(result, demosaicb_rd97_res);
	hw_uint<16> demosaicb_rd98_res = demosaicb_rd98_select(denoise, d0, d1, dynamic_address);
	set_at<1568, 4608>(result, demosaicb_rd98_res);
	hw_uint<16> demosaicb_rd99_res = demosaicb_rd99_select(denoise, d0, d1, dynamic_address);
	set_at<1584, 4608>(result, demosaicb_rd99_res);
	hw_uint<16> demosaicb_rd100_res = demosaicb_rd100_select(denoise, d0, d1, dynamic_address);
	set_at<1600, 4608>(result, demosaicb_rd100_res);
	hw_uint<16> demosaicb_rd101_res = demosaicb_rd101_select(denoise, d0, d1, dynamic_address);
	set_at<1616, 4608>(result, demosaicb_rd101_res);
	hw_uint<16> demosaicb_rd102_res = demosaicb_rd102_select(denoise, d0, d1, dynamic_address);
	set_at<1632, 4608>(result, demosaicb_rd102_res);
	hw_uint<16> demosaicb_rd103_res = demosaicb_rd103_select(denoise, d0, d1, dynamic_address);
	set_at<1648, 4608>(result, demosaicb_rd103_res);
	hw_uint<16> demosaicb_rd104_res = demosaicb_rd104_select(denoise, d0, d1, dynamic_address);
	set_at<1664, 4608>(result, demosaicb_rd104_res);
	hw_uint<16> demosaicb_rd105_res = demosaicb_rd105_select(denoise, d0, d1, dynamic_address);
	set_at<1680, 4608>(result, demosaicb_rd105_res);
	hw_uint<16> demosaicb_rd106_res = demosaicb_rd106_select(denoise, d0, d1, dynamic_address);
	set_at<1696, 4608>(result, demosaicb_rd106_res);
	hw_uint<16> demosaicb_rd107_res = demosaicb_rd107_select(denoise, d0, d1, dynamic_address);
	set_at<1712, 4608>(result, demosaicb_rd107_res);
	hw_uint<16> demosaicb_rd108_res = demosaicb_rd108_select(denoise, d0, d1, dynamic_address);
	set_at<1728, 4608>(result, demosaicb_rd108_res);
	hw_uint<16> demosaicb_rd109_res = demosaicb_rd109_select(denoise, d0, d1, dynamic_address);
	set_at<1744, 4608>(result, demosaicb_rd109_res);
	hw_uint<16> demosaicb_rd110_res = demosaicb_rd110_select(denoise, d0, d1, dynamic_address);
	set_at<1760, 4608>(result, demosaicb_rd110_res);
	hw_uint<16> demosaicb_rd111_res = demosaicb_rd111_select(denoise, d0, d1, dynamic_address);
	set_at<1776, 4608>(result, demosaicb_rd111_res);
	hw_uint<16> demosaicb_rd112_res = demosaicb_rd112_select(denoise, d0, d1, dynamic_address);
	set_at<1792, 4608>(result, demosaicb_rd112_res);
	hw_uint<16> demosaicb_rd113_res = demosaicb_rd113_select(denoise, d0, d1, dynamic_address);
	set_at<1808, 4608>(result, demosaicb_rd113_res);
	hw_uint<16> demosaicb_rd114_res = demosaicb_rd114_select(denoise, d0, d1, dynamic_address);
	set_at<1824, 4608>(result, demosaicb_rd114_res);
	hw_uint<16> demosaicb_rd115_res = demosaicb_rd115_select(denoise, d0, d1, dynamic_address);
	set_at<1840, 4608>(result, demosaicb_rd115_res);
	hw_uint<16> demosaicb_rd116_res = demosaicb_rd116_select(denoise, d0, d1, dynamic_address);
	set_at<1856, 4608>(result, demosaicb_rd116_res);
	hw_uint<16> demosaicb_rd117_res = demosaicb_rd117_select(denoise, d0, d1, dynamic_address);
	set_at<1872, 4608>(result, demosaicb_rd117_res);
	hw_uint<16> demosaicb_rd118_res = demosaicb_rd118_select(denoise, d0, d1, dynamic_address);
	set_at<1888, 4608>(result, demosaicb_rd118_res);
	hw_uint<16> demosaicb_rd119_res = demosaicb_rd119_select(denoise, d0, d1, dynamic_address);
	set_at<1904, 4608>(result, demosaicb_rd119_res);
	hw_uint<16> demosaicb_rd120_res = demosaicb_rd120_select(denoise, d0, d1, dynamic_address);
	set_at<1920, 4608>(result, demosaicb_rd120_res);
	hw_uint<16> demosaicb_rd121_res = demosaicb_rd121_select(denoise, d0, d1, dynamic_address);
	set_at<1936, 4608>(result, demosaicb_rd121_res);
	hw_uint<16> demosaicb_rd122_res = demosaicb_rd122_select(denoise, d0, d1, dynamic_address);
	set_at<1952, 4608>(result, demosaicb_rd122_res);
	hw_uint<16> demosaicb_rd123_res = demosaicb_rd123_select(denoise, d0, d1, dynamic_address);
	set_at<1968, 4608>(result, demosaicb_rd123_res);
	hw_uint<16> demosaicb_rd124_res = demosaicb_rd124_select(denoise, d0, d1, dynamic_address);
	set_at<1984, 4608>(result, demosaicb_rd124_res);
	hw_uint<16> demosaicb_rd125_res = demosaicb_rd125_select(denoise, d0, d1, dynamic_address);
	set_at<2000, 4608>(result, demosaicb_rd125_res);
	hw_uint<16> demosaicb_rd126_res = demosaicb_rd126_select(denoise, d0, d1, dynamic_address);
	set_at<2016, 4608>(result, demosaicb_rd126_res);
	hw_uint<16> demosaicb_rd127_res = demosaicb_rd127_select(denoise, d0, d1, dynamic_address);
	set_at<2032, 4608>(result, demosaicb_rd127_res);
	hw_uint<16> demosaicb_rd128_res = demosaicb_rd128_select(denoise, d0, d1, dynamic_address);
	set_at<2048, 4608>(result, demosaicb_rd128_res);
	hw_uint<16> demosaicb_rd129_res = demosaicb_rd129_select(denoise, d0, d1, dynamic_address);
	set_at<2064, 4608>(result, demosaicb_rd129_res);
	hw_uint<16> demosaicb_rd130_res = demosaicb_rd130_select(denoise, d0, d1, dynamic_address);
	set_at<2080, 4608>(result, demosaicb_rd130_res);
	hw_uint<16> demosaicb_rd131_res = demosaicb_rd131_select(denoise, d0, d1, dynamic_address);
	set_at<2096, 4608>(result, demosaicb_rd131_res);
	hw_uint<16> demosaicb_rd132_res = demosaicb_rd132_select(denoise, d0, d1, dynamic_address);
	set_at<2112, 4608>(result, demosaicb_rd132_res);
	hw_uint<16> demosaicb_rd133_res = demosaicb_rd133_select(denoise, d0, d1, dynamic_address);
	set_at<2128, 4608>(result, demosaicb_rd133_res);
	hw_uint<16> demosaicb_rd134_res = demosaicb_rd134_select(denoise, d0, d1, dynamic_address);
	set_at<2144, 4608>(result, demosaicb_rd134_res);
	hw_uint<16> demosaicb_rd135_res = demosaicb_rd135_select(denoise, d0, d1, dynamic_address);
	set_at<2160, 4608>(result, demosaicb_rd135_res);
	hw_uint<16> demosaicb_rd136_res = demosaicb_rd136_select(denoise, d0, d1, dynamic_address);
	set_at<2176, 4608>(result, demosaicb_rd136_res);
	hw_uint<16> demosaicb_rd137_res = demosaicb_rd137_select(denoise, d0, d1, dynamic_address);
	set_at<2192, 4608>(result, demosaicb_rd137_res);
	hw_uint<16> demosaicb_rd138_res = demosaicb_rd138_select(denoise, d0, d1, dynamic_address);
	set_at<2208, 4608>(result, demosaicb_rd138_res);
	hw_uint<16> demosaicb_rd139_res = demosaicb_rd139_select(denoise, d0, d1, dynamic_address);
	set_at<2224, 4608>(result, demosaicb_rd139_res);
	hw_uint<16> demosaicb_rd140_res = demosaicb_rd140_select(denoise, d0, d1, dynamic_address);
	set_at<2240, 4608>(result, demosaicb_rd140_res);
	hw_uint<16> demosaicb_rd141_res = demosaicb_rd141_select(denoise, d0, d1, dynamic_address);
	set_at<2256, 4608>(result, demosaicb_rd141_res);
	hw_uint<16> demosaicb_rd142_res = demosaicb_rd142_select(denoise, d0, d1, dynamic_address);
	set_at<2272, 4608>(result, demosaicb_rd142_res);
	hw_uint<16> demosaicb_rd143_res = demosaicb_rd143_select(denoise, d0, d1, dynamic_address);
	set_at<2288, 4608>(result, demosaicb_rd143_res);
	hw_uint<16> demosaicb_rd144_res = demosaicb_rd144_select(denoise, d0, d1, dynamic_address);
	set_at<2304, 4608>(result, demosaicb_rd144_res);
	hw_uint<16> demosaicb_rd145_res = demosaicb_rd145_select(denoise, d0, d1, dynamic_address);
	set_at<2320, 4608>(result, demosaicb_rd145_res);
	hw_uint<16> demosaicb_rd146_res = demosaicb_rd146_select(denoise, d0, d1, dynamic_address);
	set_at<2336, 4608>(result, demosaicb_rd146_res);
	hw_uint<16> demosaicb_rd147_res = demosaicb_rd147_select(denoise, d0, d1, dynamic_address);
	set_at<2352, 4608>(result, demosaicb_rd147_res);
	hw_uint<16> demosaicb_rd148_res = demosaicb_rd148_select(denoise, d0, d1, dynamic_address);
	set_at<2368, 4608>(result, demosaicb_rd148_res);
	hw_uint<16> demosaicb_rd149_res = demosaicb_rd149_select(denoise, d0, d1, dynamic_address);
	set_at<2384, 4608>(result, demosaicb_rd149_res);
	hw_uint<16> demosaicb_rd150_res = demosaicb_rd150_select(denoise, d0, d1, dynamic_address);
	set_at<2400, 4608>(result, demosaicb_rd150_res);
	hw_uint<16> demosaicb_rd151_res = demosaicb_rd151_select(denoise, d0, d1, dynamic_address);
	set_at<2416, 4608>(result, demosaicb_rd151_res);
	hw_uint<16> demosaicb_rd152_res = demosaicb_rd152_select(denoise, d0, d1, dynamic_address);
	set_at<2432, 4608>(result, demosaicb_rd152_res);
	hw_uint<16> demosaicb_rd153_res = demosaicb_rd153_select(denoise, d0, d1, dynamic_address);
	set_at<2448, 4608>(result, demosaicb_rd153_res);
	hw_uint<16> demosaicb_rd154_res = demosaicb_rd154_select(denoise, d0, d1, dynamic_address);
	set_at<2464, 4608>(result, demosaicb_rd154_res);
	hw_uint<16> demosaicb_rd155_res = demosaicb_rd155_select(denoise, d0, d1, dynamic_address);
	set_at<2480, 4608>(result, demosaicb_rd155_res);
	hw_uint<16> demosaicb_rd156_res = demosaicb_rd156_select(denoise, d0, d1, dynamic_address);
	set_at<2496, 4608>(result, demosaicb_rd156_res);
	hw_uint<16> demosaicb_rd157_res = demosaicb_rd157_select(denoise, d0, d1, dynamic_address);
	set_at<2512, 4608>(result, demosaicb_rd157_res);
	hw_uint<16> demosaicb_rd158_res = demosaicb_rd158_select(denoise, d0, d1, dynamic_address);
	set_at<2528, 4608>(result, demosaicb_rd158_res);
	hw_uint<16> demosaicb_rd159_res = demosaicb_rd159_select(denoise, d0, d1, dynamic_address);
	set_at<2544, 4608>(result, demosaicb_rd159_res);
	hw_uint<16> demosaicb_rd160_res = demosaicb_rd160_select(denoise, d0, d1, dynamic_address);
	set_at<2560, 4608>(result, demosaicb_rd160_res);
	hw_uint<16> demosaicb_rd161_res = demosaicb_rd161_select(denoise, d0, d1, dynamic_address);
	set_at<2576, 4608>(result, demosaicb_rd161_res);
	hw_uint<16> demosaicb_rd162_res = demosaicb_rd162_select(denoise, d0, d1, dynamic_address);
	set_at<2592, 4608>(result, demosaicb_rd162_res);
	hw_uint<16> demosaicb_rd163_res = demosaicb_rd163_select(denoise, d0, d1, dynamic_address);
	set_at<2608, 4608>(result, demosaicb_rd163_res);
	hw_uint<16> demosaicb_rd164_res = demosaicb_rd164_select(denoise, d0, d1, dynamic_address);
	set_at<2624, 4608>(result, demosaicb_rd164_res);
	hw_uint<16> demosaicb_rd165_res = demosaicb_rd165_select(denoise, d0, d1, dynamic_address);
	set_at<2640, 4608>(result, demosaicb_rd165_res);
	hw_uint<16> demosaicb_rd166_res = demosaicb_rd166_select(denoise, d0, d1, dynamic_address);
	set_at<2656, 4608>(result, demosaicb_rd166_res);
	hw_uint<16> demosaicb_rd167_res = demosaicb_rd167_select(denoise, d0, d1, dynamic_address);
	set_at<2672, 4608>(result, demosaicb_rd167_res);
	hw_uint<16> demosaicb_rd168_res = demosaicb_rd168_select(denoise, d0, d1, dynamic_address);
	set_at<2688, 4608>(result, demosaicb_rd168_res);
	hw_uint<16> demosaicb_rd169_res = demosaicb_rd169_select(denoise, d0, d1, dynamic_address);
	set_at<2704, 4608>(result, demosaicb_rd169_res);
	hw_uint<16> demosaicb_rd170_res = demosaicb_rd170_select(denoise, d0, d1, dynamic_address);
	set_at<2720, 4608>(result, demosaicb_rd170_res);
	hw_uint<16> demosaicb_rd171_res = demosaicb_rd171_select(denoise, d0, d1, dynamic_address);
	set_at<2736, 4608>(result, demosaicb_rd171_res);
	hw_uint<16> demosaicb_rd172_res = demosaicb_rd172_select(denoise, d0, d1, dynamic_address);
	set_at<2752, 4608>(result, demosaicb_rd172_res);
	hw_uint<16> demosaicb_rd173_res = demosaicb_rd173_select(denoise, d0, d1, dynamic_address);
	set_at<2768, 4608>(result, demosaicb_rd173_res);
	hw_uint<16> demosaicb_rd174_res = demosaicb_rd174_select(denoise, d0, d1, dynamic_address);
	set_at<2784, 4608>(result, demosaicb_rd174_res);
	hw_uint<16> demosaicb_rd175_res = demosaicb_rd175_select(denoise, d0, d1, dynamic_address);
	set_at<2800, 4608>(result, demosaicb_rd175_res);
	hw_uint<16> demosaicb_rd176_res = demosaicb_rd176_select(denoise, d0, d1, dynamic_address);
	set_at<2816, 4608>(result, demosaicb_rd176_res);
	hw_uint<16> demosaicb_rd177_res = demosaicb_rd177_select(denoise, d0, d1, dynamic_address);
	set_at<2832, 4608>(result, demosaicb_rd177_res);
	hw_uint<16> demosaicb_rd178_res = demosaicb_rd178_select(denoise, d0, d1, dynamic_address);
	set_at<2848, 4608>(result, demosaicb_rd178_res);
	hw_uint<16> demosaicb_rd179_res = demosaicb_rd179_select(denoise, d0, d1, dynamic_address);
	set_at<2864, 4608>(result, demosaicb_rd179_res);
	hw_uint<16> demosaicb_rd180_res = demosaicb_rd180_select(denoise, d0, d1, dynamic_address);
	set_at<2880, 4608>(result, demosaicb_rd180_res);
	hw_uint<16> demosaicb_rd181_res = demosaicb_rd181_select(denoise, d0, d1, dynamic_address);
	set_at<2896, 4608>(result, demosaicb_rd181_res);
	hw_uint<16> demosaicb_rd182_res = demosaicb_rd182_select(denoise, d0, d1, dynamic_address);
	set_at<2912, 4608>(result, demosaicb_rd182_res);
	hw_uint<16> demosaicb_rd183_res = demosaicb_rd183_select(denoise, d0, d1, dynamic_address);
	set_at<2928, 4608>(result, demosaicb_rd183_res);
	hw_uint<16> demosaicb_rd184_res = demosaicb_rd184_select(denoise, d0, d1, dynamic_address);
	set_at<2944, 4608>(result, demosaicb_rd184_res);
	hw_uint<16> demosaicb_rd185_res = demosaicb_rd185_select(denoise, d0, d1, dynamic_address);
	set_at<2960, 4608>(result, demosaicb_rd185_res);
	hw_uint<16> demosaicb_rd186_res = demosaicb_rd186_select(denoise, d0, d1, dynamic_address);
	set_at<2976, 4608>(result, demosaicb_rd186_res);
	hw_uint<16> demosaicb_rd187_res = demosaicb_rd187_select(denoise, d0, d1, dynamic_address);
	set_at<2992, 4608>(result, demosaicb_rd187_res);
	hw_uint<16> demosaicb_rd188_res = demosaicb_rd188_select(denoise, d0, d1, dynamic_address);
	set_at<3008, 4608>(result, demosaicb_rd188_res);
	hw_uint<16> demosaicb_rd189_res = demosaicb_rd189_select(denoise, d0, d1, dynamic_address);
	set_at<3024, 4608>(result, demosaicb_rd189_res);
	hw_uint<16> demosaicb_rd190_res = demosaicb_rd190_select(denoise, d0, d1, dynamic_address);
	set_at<3040, 4608>(result, demosaicb_rd190_res);
	hw_uint<16> demosaicb_rd191_res = demosaicb_rd191_select(denoise, d0, d1, dynamic_address);
	set_at<3056, 4608>(result, demosaicb_rd191_res);
	hw_uint<16> demosaicb_rd192_res = demosaicb_rd192_select(denoise, d0, d1, dynamic_address);
	set_at<3072, 4608>(result, demosaicb_rd192_res);
	hw_uint<16> demosaicb_rd193_res = demosaicb_rd193_select(denoise, d0, d1, dynamic_address);
	set_at<3088, 4608>(result, demosaicb_rd193_res);
	hw_uint<16> demosaicb_rd194_res = demosaicb_rd194_select(denoise, d0, d1, dynamic_address);
	set_at<3104, 4608>(result, demosaicb_rd194_res);
	hw_uint<16> demosaicb_rd195_res = demosaicb_rd195_select(denoise, d0, d1, dynamic_address);
	set_at<3120, 4608>(result, demosaicb_rd195_res);
	hw_uint<16> demosaicb_rd196_res = demosaicb_rd196_select(denoise, d0, d1, dynamic_address);
	set_at<3136, 4608>(result, demosaicb_rd196_res);
	hw_uint<16> demosaicb_rd197_res = demosaicb_rd197_select(denoise, d0, d1, dynamic_address);
	set_at<3152, 4608>(result, demosaicb_rd197_res);
	hw_uint<16> demosaicb_rd198_res = demosaicb_rd198_select(denoise, d0, d1, dynamic_address);
	set_at<3168, 4608>(result, demosaicb_rd198_res);
	hw_uint<16> demosaicb_rd199_res = demosaicb_rd199_select(denoise, d0, d1, dynamic_address);
	set_at<3184, 4608>(result, demosaicb_rd199_res);
	hw_uint<16> demosaicb_rd200_res = demosaicb_rd200_select(denoise, d0, d1, dynamic_address);
	set_at<3200, 4608>(result, demosaicb_rd200_res);
	hw_uint<16> demosaicb_rd201_res = demosaicb_rd201_select(denoise, d0, d1, dynamic_address);
	set_at<3216, 4608>(result, demosaicb_rd201_res);
	hw_uint<16> demosaicb_rd202_res = demosaicb_rd202_select(denoise, d0, d1, dynamic_address);
	set_at<3232, 4608>(result, demosaicb_rd202_res);
	hw_uint<16> demosaicb_rd203_res = demosaicb_rd203_select(denoise, d0, d1, dynamic_address);
	set_at<3248, 4608>(result, demosaicb_rd203_res);
	hw_uint<16> demosaicb_rd204_res = demosaicb_rd204_select(denoise, d0, d1, dynamic_address);
	set_at<3264, 4608>(result, demosaicb_rd204_res);
	hw_uint<16> demosaicb_rd205_res = demosaicb_rd205_select(denoise, d0, d1, dynamic_address);
	set_at<3280, 4608>(result, demosaicb_rd205_res);
	hw_uint<16> demosaicb_rd206_res = demosaicb_rd206_select(denoise, d0, d1, dynamic_address);
	set_at<3296, 4608>(result, demosaicb_rd206_res);
	hw_uint<16> demosaicb_rd207_res = demosaicb_rd207_select(denoise, d0, d1, dynamic_address);
	set_at<3312, 4608>(result, demosaicb_rd207_res);
	hw_uint<16> demosaicb_rd208_res = demosaicb_rd208_select(denoise, d0, d1, dynamic_address);
	set_at<3328, 4608>(result, demosaicb_rd208_res);
	hw_uint<16> demosaicb_rd209_res = demosaicb_rd209_select(denoise, d0, d1, dynamic_address);
	set_at<3344, 4608>(result, demosaicb_rd209_res);
	hw_uint<16> demosaicb_rd210_res = demosaicb_rd210_select(denoise, d0, d1, dynamic_address);
	set_at<3360, 4608>(result, demosaicb_rd210_res);
	hw_uint<16> demosaicb_rd211_res = demosaicb_rd211_select(denoise, d0, d1, dynamic_address);
	set_at<3376, 4608>(result, demosaicb_rd211_res);
	hw_uint<16> demosaicb_rd212_res = demosaicb_rd212_select(denoise, d0, d1, dynamic_address);
	set_at<3392, 4608>(result, demosaicb_rd212_res);
	hw_uint<16> demosaicb_rd213_res = demosaicb_rd213_select(denoise, d0, d1, dynamic_address);
	set_at<3408, 4608>(result, demosaicb_rd213_res);
	hw_uint<16> demosaicb_rd214_res = demosaicb_rd214_select(denoise, d0, d1, dynamic_address);
	set_at<3424, 4608>(result, demosaicb_rd214_res);
	hw_uint<16> demosaicb_rd215_res = demosaicb_rd215_select(denoise, d0, d1, dynamic_address);
	set_at<3440, 4608>(result, demosaicb_rd215_res);
	hw_uint<16> demosaicb_rd216_res = demosaicb_rd216_select(denoise, d0, d1, dynamic_address);
	set_at<3456, 4608>(result, demosaicb_rd216_res);
	hw_uint<16> demosaicb_rd217_res = demosaicb_rd217_select(denoise, d0, d1, dynamic_address);
	set_at<3472, 4608>(result, demosaicb_rd217_res);
	hw_uint<16> demosaicb_rd218_res = demosaicb_rd218_select(denoise, d0, d1, dynamic_address);
	set_at<3488, 4608>(result, demosaicb_rd218_res);
	hw_uint<16> demosaicb_rd219_res = demosaicb_rd219_select(denoise, d0, d1, dynamic_address);
	set_at<3504, 4608>(result, demosaicb_rd219_res);
	hw_uint<16> demosaicb_rd220_res = demosaicb_rd220_select(denoise, d0, d1, dynamic_address);
	set_at<3520, 4608>(result, demosaicb_rd220_res);
	hw_uint<16> demosaicb_rd221_res = demosaicb_rd221_select(denoise, d0, d1, dynamic_address);
	set_at<3536, 4608>(result, demosaicb_rd221_res);
	hw_uint<16> demosaicb_rd222_res = demosaicb_rd222_select(denoise, d0, d1, dynamic_address);
	set_at<3552, 4608>(result, demosaicb_rd222_res);
	hw_uint<16> demosaicb_rd223_res = demosaicb_rd223_select(denoise, d0, d1, dynamic_address);
	set_at<3568, 4608>(result, demosaicb_rd223_res);
	hw_uint<16> demosaicb_rd224_res = demosaicb_rd224_select(denoise, d0, d1, dynamic_address);
	set_at<3584, 4608>(result, demosaicb_rd224_res);
	hw_uint<16> demosaicb_rd225_res = demosaicb_rd225_select(denoise, d0, d1, dynamic_address);
	set_at<3600, 4608>(result, demosaicb_rd225_res);
	hw_uint<16> demosaicb_rd226_res = demosaicb_rd226_select(denoise, d0, d1, dynamic_address);
	set_at<3616, 4608>(result, demosaicb_rd226_res);
	hw_uint<16> demosaicb_rd227_res = demosaicb_rd227_select(denoise, d0, d1, dynamic_address);
	set_at<3632, 4608>(result, demosaicb_rd227_res);
	hw_uint<16> demosaicb_rd228_res = demosaicb_rd228_select(denoise, d0, d1, dynamic_address);
	set_at<3648, 4608>(result, demosaicb_rd228_res);
	hw_uint<16> demosaicb_rd229_res = demosaicb_rd229_select(denoise, d0, d1, dynamic_address);
	set_at<3664, 4608>(result, demosaicb_rd229_res);
	hw_uint<16> demosaicb_rd230_res = demosaicb_rd230_select(denoise, d0, d1, dynamic_address);
	set_at<3680, 4608>(result, demosaicb_rd230_res);
	hw_uint<16> demosaicb_rd231_res = demosaicb_rd231_select(denoise, d0, d1, dynamic_address);
	set_at<3696, 4608>(result, demosaicb_rd231_res);
	hw_uint<16> demosaicb_rd232_res = demosaicb_rd232_select(denoise, d0, d1, dynamic_address);
	set_at<3712, 4608>(result, demosaicb_rd232_res);
	hw_uint<16> demosaicb_rd233_res = demosaicb_rd233_select(denoise, d0, d1, dynamic_address);
	set_at<3728, 4608>(result, demosaicb_rd233_res);
	hw_uint<16> demosaicb_rd234_res = demosaicb_rd234_select(denoise, d0, d1, dynamic_address);
	set_at<3744, 4608>(result, demosaicb_rd234_res);
	hw_uint<16> demosaicb_rd235_res = demosaicb_rd235_select(denoise, d0, d1, dynamic_address);
	set_at<3760, 4608>(result, demosaicb_rd235_res);
	hw_uint<16> demosaicb_rd236_res = demosaicb_rd236_select(denoise, d0, d1, dynamic_address);
	set_at<3776, 4608>(result, demosaicb_rd236_res);
	hw_uint<16> demosaicb_rd237_res = demosaicb_rd237_select(denoise, d0, d1, dynamic_address);
	set_at<3792, 4608>(result, demosaicb_rd237_res);
	hw_uint<16> demosaicb_rd238_res = demosaicb_rd238_select(denoise, d0, d1, dynamic_address);
	set_at<3808, 4608>(result, demosaicb_rd238_res);
	hw_uint<16> demosaicb_rd239_res = demosaicb_rd239_select(denoise, d0, d1, dynamic_address);
	set_at<3824, 4608>(result, demosaicb_rd239_res);
	hw_uint<16> demosaicb_rd240_res = demosaicb_rd240_select(denoise, d0, d1, dynamic_address);
	set_at<3840, 4608>(result, demosaicb_rd240_res);
	hw_uint<16> demosaicb_rd241_res = demosaicb_rd241_select(denoise, d0, d1, dynamic_address);
	set_at<3856, 4608>(result, demosaicb_rd241_res);
	hw_uint<16> demosaicb_rd242_res = demosaicb_rd242_select(denoise, d0, d1, dynamic_address);
	set_at<3872, 4608>(result, demosaicb_rd242_res);
	hw_uint<16> demosaicb_rd243_res = demosaicb_rd243_select(denoise, d0, d1, dynamic_address);
	set_at<3888, 4608>(result, demosaicb_rd243_res);
	hw_uint<16> demosaicb_rd244_res = demosaicb_rd244_select(denoise, d0, d1, dynamic_address);
	set_at<3904, 4608>(result, demosaicb_rd244_res);
	hw_uint<16> demosaicb_rd245_res = demosaicb_rd245_select(denoise, d0, d1, dynamic_address);
	set_at<3920, 4608>(result, demosaicb_rd245_res);
	hw_uint<16> demosaicb_rd246_res = demosaicb_rd246_select(denoise, d0, d1, dynamic_address);
	set_at<3936, 4608>(result, demosaicb_rd246_res);
	hw_uint<16> demosaicb_rd247_res = demosaicb_rd247_select(denoise, d0, d1, dynamic_address);
	set_at<3952, 4608>(result, demosaicb_rd247_res);
	hw_uint<16> demosaicb_rd248_res = demosaicb_rd248_select(denoise, d0, d1, dynamic_address);
	set_at<3968, 4608>(result, demosaicb_rd248_res);
	hw_uint<16> demosaicb_rd249_res = demosaicb_rd249_select(denoise, d0, d1, dynamic_address);
	set_at<3984, 4608>(result, demosaicb_rd249_res);
	hw_uint<16> demosaicb_rd250_res = demosaicb_rd250_select(denoise, d0, d1, dynamic_address);
	set_at<4000, 4608>(result, demosaicb_rd250_res);
	hw_uint<16> demosaicb_rd251_res = demosaicb_rd251_select(denoise, d0, d1, dynamic_address);
	set_at<4016, 4608>(result, demosaicb_rd251_res);
	hw_uint<16> demosaicb_rd252_res = demosaicb_rd252_select(denoise, d0, d1, dynamic_address);
	set_at<4032, 4608>(result, demosaicb_rd252_res);
	hw_uint<16> demosaicb_rd253_res = demosaicb_rd253_select(denoise, d0, d1, dynamic_address);
	set_at<4048, 4608>(result, demosaicb_rd253_res);
	hw_uint<16> demosaicb_rd254_res = demosaicb_rd254_select(denoise, d0, d1, dynamic_address);
	set_at<4064, 4608>(result, demosaicb_rd254_res);
	hw_uint<16> demosaicb_rd255_res = demosaicb_rd255_select(denoise, d0, d1, dynamic_address);
	set_at<4080, 4608>(result, demosaicb_rd255_res);
	hw_uint<16> demosaicb_rd256_res = demosaicb_rd256_select(denoise, d0, d1, dynamic_address);
	set_at<4096, 4608>(result, demosaicb_rd256_res);
	hw_uint<16> demosaicb_rd257_res = demosaicb_rd257_select(denoise, d0, d1, dynamic_address);
	set_at<4112, 4608>(result, demosaicb_rd257_res);
	hw_uint<16> demosaicb_rd258_res = demosaicb_rd258_select(denoise, d0, d1, dynamic_address);
	set_at<4128, 4608>(result, demosaicb_rd258_res);
	hw_uint<16> demosaicb_rd259_res = demosaicb_rd259_select(denoise, d0, d1, dynamic_address);
	set_at<4144, 4608>(result, demosaicb_rd259_res);
	hw_uint<16> demosaicb_rd260_res = demosaicb_rd260_select(denoise, d0, d1, dynamic_address);
	set_at<4160, 4608>(result, demosaicb_rd260_res);
	hw_uint<16> demosaicb_rd261_res = demosaicb_rd261_select(denoise, d0, d1, dynamic_address);
	set_at<4176, 4608>(result, demosaicb_rd261_res);
	hw_uint<16> demosaicb_rd262_res = demosaicb_rd262_select(denoise, d0, d1, dynamic_address);
	set_at<4192, 4608>(result, demosaicb_rd262_res);
	hw_uint<16> demosaicb_rd263_res = demosaicb_rd263_select(denoise, d0, d1, dynamic_address);
	set_at<4208, 4608>(result, demosaicb_rd263_res);
	hw_uint<16> demosaicb_rd264_res = demosaicb_rd264_select(denoise, d0, d1, dynamic_address);
	set_at<4224, 4608>(result, demosaicb_rd264_res);
	hw_uint<16> demosaicb_rd265_res = demosaicb_rd265_select(denoise, d0, d1, dynamic_address);
	set_at<4240, 4608>(result, demosaicb_rd265_res);
	hw_uint<16> demosaicb_rd266_res = demosaicb_rd266_select(denoise, d0, d1, dynamic_address);
	set_at<4256, 4608>(result, demosaicb_rd266_res);
	hw_uint<16> demosaicb_rd267_res = demosaicb_rd267_select(denoise, d0, d1, dynamic_address);
	set_at<4272, 4608>(result, demosaicb_rd267_res);
	hw_uint<16> demosaicb_rd268_res = demosaicb_rd268_select(denoise, d0, d1, dynamic_address);
	set_at<4288, 4608>(result, demosaicb_rd268_res);
	hw_uint<16> demosaicb_rd269_res = demosaicb_rd269_select(denoise, d0, d1, dynamic_address);
	set_at<4304, 4608>(result, demosaicb_rd269_res);
	hw_uint<16> demosaicb_rd270_res = demosaicb_rd270_select(denoise, d0, d1, dynamic_address);
	set_at<4320, 4608>(result, demosaicb_rd270_res);
	hw_uint<16> demosaicb_rd271_res = demosaicb_rd271_select(denoise, d0, d1, dynamic_address);
	set_at<4336, 4608>(result, demosaicb_rd271_res);
	hw_uint<16> demosaicb_rd272_res = demosaicb_rd272_select(denoise, d0, d1, dynamic_address);
	set_at<4352, 4608>(result, demosaicb_rd272_res);
	hw_uint<16> demosaicb_rd273_res = demosaicb_rd273_select(denoise, d0, d1, dynamic_address);
	set_at<4368, 4608>(result, demosaicb_rd273_res);
	hw_uint<16> demosaicb_rd274_res = demosaicb_rd274_select(denoise, d0, d1, dynamic_address);
	set_at<4384, 4608>(result, demosaicb_rd274_res);
	hw_uint<16> demosaicb_rd275_res = demosaicb_rd275_select(denoise, d0, d1, dynamic_address);
	set_at<4400, 4608>(result, demosaicb_rd275_res);
	hw_uint<16> demosaicb_rd276_res = demosaicb_rd276_select(denoise, d0, d1, dynamic_address);
	set_at<4416, 4608>(result, demosaicb_rd276_res);
	hw_uint<16> demosaicb_rd277_res = demosaicb_rd277_select(denoise, d0, d1, dynamic_address);
	set_at<4432, 4608>(result, demosaicb_rd277_res);
	hw_uint<16> demosaicb_rd278_res = demosaicb_rd278_select(denoise, d0, d1, dynamic_address);
	set_at<4448, 4608>(result, demosaicb_rd278_res);
	hw_uint<16> demosaicb_rd279_res = demosaicb_rd279_select(denoise, d0, d1, dynamic_address);
	set_at<4464, 4608>(result, demosaicb_rd279_res);
	hw_uint<16> demosaicb_rd280_res = demosaicb_rd280_select(denoise, d0, d1, dynamic_address);
	set_at<4480, 4608>(result, demosaicb_rd280_res);
	hw_uint<16> demosaicb_rd281_res = demosaicb_rd281_select(denoise, d0, d1, dynamic_address);
	set_at<4496, 4608>(result, demosaicb_rd281_res);
	hw_uint<16> demosaicb_rd282_res = demosaicb_rd282_select(denoise, d0, d1, dynamic_address);
	set_at<4512, 4608>(result, demosaicb_rd282_res);
	hw_uint<16> demosaicb_rd283_res = demosaicb_rd283_select(denoise, d0, d1, dynamic_address);
	set_at<4528, 4608>(result, demosaicb_rd283_res);
	hw_uint<16> demosaicb_rd284_res = demosaicb_rd284_select(denoise, d0, d1, dynamic_address);
	set_at<4544, 4608>(result, demosaicb_rd284_res);
	hw_uint<16> demosaicb_rd285_res = demosaicb_rd285_select(denoise, d0, d1, dynamic_address);
	set_at<4560, 4608>(result, demosaicb_rd285_res);
	hw_uint<16> demosaicb_rd286_res = demosaicb_rd286_select(denoise, d0, d1, dynamic_address);
	set_at<4576, 4608>(result, demosaicb_rd286_res);
	hw_uint<16> demosaicb_rd287_res = demosaicb_rd287_select(denoise, d0, d1, dynamic_address);
	set_at<4592, 4608>(result, demosaicb_rd287_res);
	return result;
}

// denoise_update_0_write
//	denoise_denoise_update_0_write0
//	denoise_denoise_update_0_write1
//	denoise_denoise_update_0_write2
//	denoise_denoise_update_0_write3
//	denoise_denoise_update_0_write4
//	denoise_denoise_update_0_write5
//	denoise_denoise_update_0_write6
//	denoise_denoise_update_0_write7
//	denoise_denoise_update_0_write8
//	denoise_denoise_update_0_write9
//	denoise_denoise_update_0_write10
//	denoise_denoise_update_0_write11
//	denoise_denoise_update_0_write12
//	denoise_denoise_update_0_write13
//	denoise_denoise_update_0_write14
//	denoise_denoise_update_0_write15
//	denoise_denoise_update_0_write16
//	denoise_denoise_update_0_write17
//	denoise_denoise_update_0_write18
//	denoise_denoise_update_0_write19
//	denoise_denoise_update_0_write20
//	denoise_denoise_update_0_write21
//	denoise_denoise_update_0_write22
//	denoise_denoise_update_0_write23
//	denoise_denoise_update_0_write24
//	denoise_denoise_update_0_write25
//	denoise_denoise_update_0_write26
//	denoise_denoise_update_0_write27
//	denoise_denoise_update_0_write28
//	denoise_denoise_update_0_write29
//	denoise_denoise_update_0_write30
//	denoise_denoise_update_0_write31
inline void denoise_denoise_update_0_write_bundle_write(hw_uint<512>& denoise_update_0_write, denoise_cache& denoise, int d0, int d1, int dynamic_address) {
	hw_uint<16> denoise_denoise_update_0_write0_res = denoise_update_0_write.extract<0, 15>();
	denoise_denoise_update_0_write0_write(denoise_denoise_update_0_write0_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write1_res = denoise_update_0_write.extract<16, 31>();
	denoise_denoise_update_0_write1_write(denoise_denoise_update_0_write1_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write2_res = denoise_update_0_write.extract<32, 47>();
	denoise_denoise_update_0_write2_write(denoise_denoise_update_0_write2_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write3_res = denoise_update_0_write.extract<48, 63>();
	denoise_denoise_update_0_write3_write(denoise_denoise_update_0_write3_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write4_res = denoise_update_0_write.extract<64, 79>();
	denoise_denoise_update_0_write4_write(denoise_denoise_update_0_write4_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write5_res = denoise_update_0_write.extract<80, 95>();
	denoise_denoise_update_0_write5_write(denoise_denoise_update_0_write5_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write6_res = denoise_update_0_write.extract<96, 111>();
	denoise_denoise_update_0_write6_write(denoise_denoise_update_0_write6_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write7_res = denoise_update_0_write.extract<112, 127>();
	denoise_denoise_update_0_write7_write(denoise_denoise_update_0_write7_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write8_res = denoise_update_0_write.extract<128, 143>();
	denoise_denoise_update_0_write8_write(denoise_denoise_update_0_write8_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write9_res = denoise_update_0_write.extract<144, 159>();
	denoise_denoise_update_0_write9_write(denoise_denoise_update_0_write9_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write10_res = denoise_update_0_write.extract<160, 175>();
	denoise_denoise_update_0_write10_write(denoise_denoise_update_0_write10_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write11_res = denoise_update_0_write.extract<176, 191>();
	denoise_denoise_update_0_write11_write(denoise_denoise_update_0_write11_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write12_res = denoise_update_0_write.extract<192, 207>();
	denoise_denoise_update_0_write12_write(denoise_denoise_update_0_write12_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write13_res = denoise_update_0_write.extract<208, 223>();
	denoise_denoise_update_0_write13_write(denoise_denoise_update_0_write13_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write14_res = denoise_update_0_write.extract<224, 239>();
	denoise_denoise_update_0_write14_write(denoise_denoise_update_0_write14_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write15_res = denoise_update_0_write.extract<240, 255>();
	denoise_denoise_update_0_write15_write(denoise_denoise_update_0_write15_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write16_res = denoise_update_0_write.extract<256, 271>();
	denoise_denoise_update_0_write16_write(denoise_denoise_update_0_write16_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write17_res = denoise_update_0_write.extract<272, 287>();
	denoise_denoise_update_0_write17_write(denoise_denoise_update_0_write17_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write18_res = denoise_update_0_write.extract<288, 303>();
	denoise_denoise_update_0_write18_write(denoise_denoise_update_0_write18_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write19_res = denoise_update_0_write.extract<304, 319>();
	denoise_denoise_update_0_write19_write(denoise_denoise_update_0_write19_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write20_res = denoise_update_0_write.extract<320, 335>();
	denoise_denoise_update_0_write20_write(denoise_denoise_update_0_write20_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write21_res = denoise_update_0_write.extract<336, 351>();
	denoise_denoise_update_0_write21_write(denoise_denoise_update_0_write21_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write22_res = denoise_update_0_write.extract<352, 367>();
	denoise_denoise_update_0_write22_write(denoise_denoise_update_0_write22_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write23_res = denoise_update_0_write.extract<368, 383>();
	denoise_denoise_update_0_write23_write(denoise_denoise_update_0_write23_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write24_res = denoise_update_0_write.extract<384, 399>();
	denoise_denoise_update_0_write24_write(denoise_denoise_update_0_write24_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write25_res = denoise_update_0_write.extract<400, 415>();
	denoise_denoise_update_0_write25_write(denoise_denoise_update_0_write25_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write26_res = denoise_update_0_write.extract<416, 431>();
	denoise_denoise_update_0_write26_write(denoise_denoise_update_0_write26_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write27_res = denoise_update_0_write.extract<432, 447>();
	denoise_denoise_update_0_write27_write(denoise_denoise_update_0_write27_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write28_res = denoise_update_0_write.extract<448, 463>();
	denoise_denoise_update_0_write28_write(denoise_denoise_update_0_write28_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write29_res = denoise_update_0_write.extract<464, 479>();
	denoise_denoise_update_0_write29_write(denoise_denoise_update_0_write29_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write30_res = denoise_update_0_write.extract<480, 495>();
	denoise_denoise_update_0_write30_write(denoise_denoise_update_0_write30_res, denoise, d0, d1, dynamic_address);
	hw_uint<16> denoise_denoise_update_0_write31_res = denoise_update_0_write.extract<496, 511>();
	denoise_denoise_update_0_write31_write(denoise_denoise_update_0_write31_res, denoise, d0, d1, dynamic_address);
}

struct denoiseb_denoiseb_update_0_write0_to_denoise_rd0_cache {
	// RAM Box: {[-32, 1952], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write1_to_denoise_rd1_cache {
	// RAM Box: {[-31, 1953], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write10_to_denoise_rd10_cache {
	// RAM Box: {[-22, 1962], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write11_to_denoise_rd11_cache {
	// RAM Box: {[-21, 1963], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write12_to_denoise_rd12_cache {
	// RAM Box: {[-20, 1964], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write13_to_denoise_rd13_cache {
	// RAM Box: {[-19, 1965], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write14_to_denoise_rd14_cache {
	// RAM Box: {[-18, 1966], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write15_to_denoise_rd15_cache {
	// RAM Box: {[-17, 1967], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write16_to_denoise_rd16_cache {
	// RAM Box: {[-16, 1968], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write17_to_denoise_rd17_cache {
	// RAM Box: {[-15, 1969], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write18_to_denoise_rd18_cache {
	// RAM Box: {[-14, 1970], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write19_to_denoise_rd19_cache {
	// RAM Box: {[-13, 1971], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write2_to_denoise_rd2_cache {
	// RAM Box: {[-30, 1954], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write20_to_denoise_rd20_cache {
	// RAM Box: {[-12, 1972], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write21_to_denoise_rd21_cache {
	// RAM Box: {[-11, 1973], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write22_to_denoise_rd22_cache {
	// RAM Box: {[-10, 1974], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write23_to_denoise_rd23_cache {
	// RAM Box: {[-9, 1975], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write24_to_denoise_rd24_cache {
	// RAM Box: {[-8, 1976], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write25_to_denoise_rd25_cache {
	// RAM Box: {[-7, 1977], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write26_to_denoise_rd26_cache {
	// RAM Box: {[-6, 1978], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write27_to_denoise_rd27_cache {
	// RAM Box: {[-5, 1979], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write28_to_denoise_rd28_cache {
	// RAM Box: {[-4, 1980], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write29_to_denoise_rd29_cache {
	// RAM Box: {[-3, 1981], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write3_to_denoise_rd3_cache {
	// RAM Box: {[-29, 1955], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write30_to_denoise_rd30_cache {
	// RAM Box: {[-2, 1982], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write31_to_denoise_rd31_cache {
	// RAM Box: {[-1, 1983], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write4_to_denoise_rd4_cache {
	// RAM Box: {[-28, 1956], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write5_to_denoise_rd5_cache {
	// RAM Box: {[-27, 1957], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write6_to_denoise_rd6_cache {
	// RAM Box: {[-26, 1958], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write7_to_denoise_rd7_cache {
	// RAM Box: {[-25, 1959], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write8_to_denoise_rd8_cache {
	// RAM Box: {[-24, 1960], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_denoiseb_update_0_write9_to_denoise_rd9_cache {
	// RAM Box: {[-23, 1961], [-1, 1082]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    return f.push(value);
  }

};

struct denoiseb_cache {
  // Reader addrs...
    // { denoise_update_0[d0, d1] -> denoiseb[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoise_update_0[d0, d1] -> denoiseb[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // # of banks: 32
  denoiseb_denoiseb_update_0_write0_to_denoise_rd0_cache denoiseb_denoiseb_update_0_write0_to_denoise_rd0;
  denoiseb_denoiseb_update_0_write1_to_denoise_rd1_cache denoiseb_denoiseb_update_0_write1_to_denoise_rd1;
  denoiseb_denoiseb_update_0_write10_to_denoise_rd10_cache denoiseb_denoiseb_update_0_write10_to_denoise_rd10;
  denoiseb_denoiseb_update_0_write11_to_denoise_rd11_cache denoiseb_denoiseb_update_0_write11_to_denoise_rd11;
  denoiseb_denoiseb_update_0_write12_to_denoise_rd12_cache denoiseb_denoiseb_update_0_write12_to_denoise_rd12;
  denoiseb_denoiseb_update_0_write13_to_denoise_rd13_cache denoiseb_denoiseb_update_0_write13_to_denoise_rd13;
  denoiseb_denoiseb_update_0_write14_to_denoise_rd14_cache denoiseb_denoiseb_update_0_write14_to_denoise_rd14;
  denoiseb_denoiseb_update_0_write15_to_denoise_rd15_cache denoiseb_denoiseb_update_0_write15_to_denoise_rd15;
  denoiseb_denoiseb_update_0_write16_to_denoise_rd16_cache denoiseb_denoiseb_update_0_write16_to_denoise_rd16;
  denoiseb_denoiseb_update_0_write17_to_denoise_rd17_cache denoiseb_denoiseb_update_0_write17_to_denoise_rd17;
  denoiseb_denoiseb_update_0_write18_to_denoise_rd18_cache denoiseb_denoiseb_update_0_write18_to_denoise_rd18;
  denoiseb_denoiseb_update_0_write19_to_denoise_rd19_cache denoiseb_denoiseb_update_0_write19_to_denoise_rd19;
  denoiseb_denoiseb_update_0_write2_to_denoise_rd2_cache denoiseb_denoiseb_update_0_write2_to_denoise_rd2;
  denoiseb_denoiseb_update_0_write20_to_denoise_rd20_cache denoiseb_denoiseb_update_0_write20_to_denoise_rd20;
  denoiseb_denoiseb_update_0_write21_to_denoise_rd21_cache denoiseb_denoiseb_update_0_write21_to_denoise_rd21;
  denoiseb_denoiseb_update_0_write22_to_denoise_rd22_cache denoiseb_denoiseb_update_0_write22_to_denoise_rd22;
  denoiseb_denoiseb_update_0_write23_to_denoise_rd23_cache denoiseb_denoiseb_update_0_write23_to_denoise_rd23;
  denoiseb_denoiseb_update_0_write24_to_denoise_rd24_cache denoiseb_denoiseb_update_0_write24_to_denoise_rd24;
  denoiseb_denoiseb_update_0_write25_to_denoise_rd25_cache denoiseb_denoiseb_update_0_write25_to_denoise_rd25;
  denoiseb_denoiseb_update_0_write26_to_denoise_rd26_cache denoiseb_denoiseb_update_0_write26_to_denoise_rd26;
  denoiseb_denoiseb_update_0_write27_to_denoise_rd27_cache denoiseb_denoiseb_update_0_write27_to_denoise_rd27;
  denoiseb_denoiseb_update_0_write28_to_denoise_rd28_cache denoiseb_denoiseb_update_0_write28_to_denoise_rd28;
  denoiseb_denoiseb_update_0_write29_to_denoise_rd29_cache denoiseb_denoiseb_update_0_write29_to_denoise_rd29;
  denoiseb_denoiseb_update_0_write3_to_denoise_rd3_cache denoiseb_denoiseb_update_0_write3_to_denoise_rd3;
  denoiseb_denoiseb_update_0_write30_to_denoise_rd30_cache denoiseb_denoiseb_update_0_write30_to_denoise_rd30;
  denoiseb_denoiseb_update_0_write31_to_denoise_rd31_cache denoiseb_denoiseb_update_0_write31_to_denoise_rd31;
  denoiseb_denoiseb_update_0_write4_to_denoise_rd4_cache denoiseb_denoiseb_update_0_write4_to_denoise_rd4;
  denoiseb_denoiseb_update_0_write5_to_denoise_rd5_cache denoiseb_denoiseb_update_0_write5_to_denoise_rd5;
  denoiseb_denoiseb_update_0_write6_to_denoise_rd6_cache denoiseb_denoiseb_update_0_write6_to_denoise_rd6;
  denoiseb_denoiseb_update_0_write7_to_denoise_rd7_cache denoiseb_denoiseb_update_0_write7_to_denoise_rd7;
  denoiseb_denoiseb_update_0_write8_to_denoise_rd8_cache denoiseb_denoiseb_update_0_write8_to_denoise_rd8;
  denoiseb_denoiseb_update_0_write9_to_denoise_rd9_cache denoiseb_denoiseb_update_0_write9_to_denoise_rd9;
};



inline void denoiseb_denoiseb_update_0_write0_write(hw_uint<16>& denoiseb_denoiseb_update_0_write0, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write0_to_denoise_rd0.push(denoiseb_denoiseb_update_0_write0);
}

inline void denoiseb_denoiseb_update_0_write1_write(hw_uint<16>& denoiseb_denoiseb_update_0_write1, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write1_to_denoise_rd1.push(denoiseb_denoiseb_update_0_write1);
}

inline void denoiseb_denoiseb_update_0_write10_write(hw_uint<16>& denoiseb_denoiseb_update_0_write10, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write10_to_denoise_rd10.push(denoiseb_denoiseb_update_0_write10);
}

inline void denoiseb_denoiseb_update_0_write11_write(hw_uint<16>& denoiseb_denoiseb_update_0_write11, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write11_to_denoise_rd11.push(denoiseb_denoiseb_update_0_write11);
}

inline void denoiseb_denoiseb_update_0_write12_write(hw_uint<16>& denoiseb_denoiseb_update_0_write12, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write12_to_denoise_rd12.push(denoiseb_denoiseb_update_0_write12);
}

inline void denoiseb_denoiseb_update_0_write13_write(hw_uint<16>& denoiseb_denoiseb_update_0_write13, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write13_to_denoise_rd13.push(denoiseb_denoiseb_update_0_write13);
}

inline void denoiseb_denoiseb_update_0_write14_write(hw_uint<16>& denoiseb_denoiseb_update_0_write14, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write14_to_denoise_rd14.push(denoiseb_denoiseb_update_0_write14);
}

inline void denoiseb_denoiseb_update_0_write15_write(hw_uint<16>& denoiseb_denoiseb_update_0_write15, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write15_to_denoise_rd15.push(denoiseb_denoiseb_update_0_write15);
}

inline void denoiseb_denoiseb_update_0_write16_write(hw_uint<16>& denoiseb_denoiseb_update_0_write16, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write16_to_denoise_rd16.push(denoiseb_denoiseb_update_0_write16);
}

inline void denoiseb_denoiseb_update_0_write17_write(hw_uint<16>& denoiseb_denoiseb_update_0_write17, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write17_to_denoise_rd17.push(denoiseb_denoiseb_update_0_write17);
}

inline void denoiseb_denoiseb_update_0_write18_write(hw_uint<16>& denoiseb_denoiseb_update_0_write18, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write18_to_denoise_rd18.push(denoiseb_denoiseb_update_0_write18);
}

inline void denoiseb_denoiseb_update_0_write19_write(hw_uint<16>& denoiseb_denoiseb_update_0_write19, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write19_to_denoise_rd19.push(denoiseb_denoiseb_update_0_write19);
}

inline void denoiseb_denoiseb_update_0_write2_write(hw_uint<16>& denoiseb_denoiseb_update_0_write2, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write2_to_denoise_rd2.push(denoiseb_denoiseb_update_0_write2);
}

inline void denoiseb_denoiseb_update_0_write20_write(hw_uint<16>& denoiseb_denoiseb_update_0_write20, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write20_to_denoise_rd20.push(denoiseb_denoiseb_update_0_write20);
}

inline void denoiseb_denoiseb_update_0_write21_write(hw_uint<16>& denoiseb_denoiseb_update_0_write21, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write21_to_denoise_rd21.push(denoiseb_denoiseb_update_0_write21);
}

inline void denoiseb_denoiseb_update_0_write22_write(hw_uint<16>& denoiseb_denoiseb_update_0_write22, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write22_to_denoise_rd22.push(denoiseb_denoiseb_update_0_write22);
}

inline void denoiseb_denoiseb_update_0_write23_write(hw_uint<16>& denoiseb_denoiseb_update_0_write23, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write23_to_denoise_rd23.push(denoiseb_denoiseb_update_0_write23);
}

inline void denoiseb_denoiseb_update_0_write24_write(hw_uint<16>& denoiseb_denoiseb_update_0_write24, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write24_to_denoise_rd24.push(denoiseb_denoiseb_update_0_write24);
}

inline void denoiseb_denoiseb_update_0_write25_write(hw_uint<16>& denoiseb_denoiseb_update_0_write25, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write25_to_denoise_rd25.push(denoiseb_denoiseb_update_0_write25);
}

inline void denoiseb_denoiseb_update_0_write26_write(hw_uint<16>& denoiseb_denoiseb_update_0_write26, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write26_to_denoise_rd26.push(denoiseb_denoiseb_update_0_write26);
}

inline void denoiseb_denoiseb_update_0_write27_write(hw_uint<16>& denoiseb_denoiseb_update_0_write27, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write27_to_denoise_rd27.push(denoiseb_denoiseb_update_0_write27);
}

inline void denoiseb_denoiseb_update_0_write28_write(hw_uint<16>& denoiseb_denoiseb_update_0_write28, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write28_to_denoise_rd28.push(denoiseb_denoiseb_update_0_write28);
}

inline void denoiseb_denoiseb_update_0_write29_write(hw_uint<16>& denoiseb_denoiseb_update_0_write29, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write29_to_denoise_rd29.push(denoiseb_denoiseb_update_0_write29);
}

inline void denoiseb_denoiseb_update_0_write3_write(hw_uint<16>& denoiseb_denoiseb_update_0_write3, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write3_to_denoise_rd3.push(denoiseb_denoiseb_update_0_write3);
}

inline void denoiseb_denoiseb_update_0_write30_write(hw_uint<16>& denoiseb_denoiseb_update_0_write30, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write30_to_denoise_rd30.push(denoiseb_denoiseb_update_0_write30);
}

inline void denoiseb_denoiseb_update_0_write31_write(hw_uint<16>& denoiseb_denoiseb_update_0_write31, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write31_to_denoise_rd31.push(denoiseb_denoiseb_update_0_write31);
}

inline void denoiseb_denoiseb_update_0_write4_write(hw_uint<16>& denoiseb_denoiseb_update_0_write4, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write4_to_denoise_rd4.push(denoiseb_denoiseb_update_0_write4);
}

inline void denoiseb_denoiseb_update_0_write5_write(hw_uint<16>& denoiseb_denoiseb_update_0_write5, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write5_to_denoise_rd5.push(denoiseb_denoiseb_update_0_write5);
}

inline void denoiseb_denoiseb_update_0_write6_write(hw_uint<16>& denoiseb_denoiseb_update_0_write6, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write6_to_denoise_rd6.push(denoiseb_denoiseb_update_0_write6);
}

inline void denoiseb_denoiseb_update_0_write7_write(hw_uint<16>& denoiseb_denoiseb_update_0_write7, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write7_to_denoise_rd7.push(denoiseb_denoiseb_update_0_write7);
}

inline void denoiseb_denoiseb_update_0_write8_write(hw_uint<16>& denoiseb_denoiseb_update_0_write8, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write8_to_denoise_rd8.push(denoiseb_denoiseb_update_0_write8);
}

inline void denoiseb_denoiseb_update_0_write9_write(hw_uint<16>& denoiseb_denoiseb_update_0_write9, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  denoiseb.denoiseb_denoiseb_update_0_write9_to_denoise_rd9.push(denoiseb_denoiseb_update_0_write9);
}

inline hw_uint<16> denoise_rd0_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd0 read pattern: { denoise_update_0[d0, d1] -> denoiseb[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write0 = denoiseb.denoiseb_denoiseb_update_0_write0_to_denoise_rd0.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write0;
  return 0;
}

inline hw_uint<16> denoise_rd1_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd1 read pattern: { denoise_update_0[d0, d1] -> denoiseb[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write1 = denoiseb.denoiseb_denoiseb_update_0_write1_to_denoise_rd1.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write1;
  return 0;
}

inline hw_uint<16> denoise_rd10_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd10 read pattern: { denoise_update_0[d0, d1] -> denoiseb[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write10 = denoiseb.denoiseb_denoiseb_update_0_write10_to_denoise_rd10.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write10;
  return 0;
}

inline hw_uint<16> denoise_rd11_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd11 read pattern: { denoise_update_0[d0, d1] -> denoiseb[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write11 = denoiseb.denoiseb_denoiseb_update_0_write11_to_denoise_rd11.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write11;
  return 0;
}

inline hw_uint<16> denoise_rd12_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd12 read pattern: { denoise_update_0[d0, d1] -> denoiseb[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write12 = denoiseb.denoiseb_denoiseb_update_0_write12_to_denoise_rd12.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write12;
  return 0;
}

inline hw_uint<16> denoise_rd13_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd13 read pattern: { denoise_update_0[d0, d1] -> denoiseb[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write13 = denoiseb.denoiseb_denoiseb_update_0_write13_to_denoise_rd13.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write13;
  return 0;
}

inline hw_uint<16> denoise_rd14_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd14 read pattern: { denoise_update_0[d0, d1] -> denoiseb[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write14 = denoiseb.denoiseb_denoiseb_update_0_write14_to_denoise_rd14.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write14;
  return 0;
}

inline hw_uint<16> denoise_rd15_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd15 read pattern: { denoise_update_0[d0, d1] -> denoiseb[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write15 = denoiseb.denoiseb_denoiseb_update_0_write15_to_denoise_rd15.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write15;
  return 0;
}

inline hw_uint<16> denoise_rd16_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd16 read pattern: { denoise_update_0[d0, d1] -> denoiseb[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write16 = denoiseb.denoiseb_denoiseb_update_0_write16_to_denoise_rd16.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write16;
  return 0;
}

inline hw_uint<16> denoise_rd17_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd17 read pattern: { denoise_update_0[d0, d1] -> denoiseb[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write17 = denoiseb.denoiseb_denoiseb_update_0_write17_to_denoise_rd17.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write17;
  return 0;
}

inline hw_uint<16> denoise_rd18_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd18 read pattern: { denoise_update_0[d0, d1] -> denoiseb[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write18 = denoiseb.denoiseb_denoiseb_update_0_write18_to_denoise_rd18.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write18;
  return 0;
}

inline hw_uint<16> denoise_rd19_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd19 read pattern: { denoise_update_0[d0, d1] -> denoiseb[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write19 = denoiseb.denoiseb_denoiseb_update_0_write19_to_denoise_rd19.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write19;
  return 0;
}

inline hw_uint<16> denoise_rd2_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd2 read pattern: { denoise_update_0[d0, d1] -> denoiseb[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write2 = denoiseb.denoiseb_denoiseb_update_0_write2_to_denoise_rd2.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write2;
  return 0;
}

inline hw_uint<16> denoise_rd20_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd20 read pattern: { denoise_update_0[d0, d1] -> denoiseb[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write20 = denoiseb.denoiseb_denoiseb_update_0_write20_to_denoise_rd20.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write20;
  return 0;
}

inline hw_uint<16> denoise_rd21_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd21 read pattern: { denoise_update_0[d0, d1] -> denoiseb[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write21 = denoiseb.denoiseb_denoiseb_update_0_write21_to_denoise_rd21.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write21;
  return 0;
}

inline hw_uint<16> denoise_rd22_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd22 read pattern: { denoise_update_0[d0, d1] -> denoiseb[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write22 = denoiseb.denoiseb_denoiseb_update_0_write22_to_denoise_rd22.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write22;
  return 0;
}

inline hw_uint<16> denoise_rd23_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd23 read pattern: { denoise_update_0[d0, d1] -> denoiseb[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write23 = denoiseb.denoiseb_denoiseb_update_0_write23_to_denoise_rd23.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write23;
  return 0;
}

inline hw_uint<16> denoise_rd24_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd24 read pattern: { denoise_update_0[d0, d1] -> denoiseb[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write24 = denoiseb.denoiseb_denoiseb_update_0_write24_to_denoise_rd24.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write24;
  return 0;
}

inline hw_uint<16> denoise_rd25_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd25 read pattern: { denoise_update_0[d0, d1] -> denoiseb[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write25 = denoiseb.denoiseb_denoiseb_update_0_write25_to_denoise_rd25.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write25;
  return 0;
}

inline hw_uint<16> denoise_rd26_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd26 read pattern: { denoise_update_0[d0, d1] -> denoiseb[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write26 = denoiseb.denoiseb_denoiseb_update_0_write26_to_denoise_rd26.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write26;
  return 0;
}

inline hw_uint<16> denoise_rd27_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd27 read pattern: { denoise_update_0[d0, d1] -> denoiseb[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write27 = denoiseb.denoiseb_denoiseb_update_0_write27_to_denoise_rd27.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write27;
  return 0;
}

inline hw_uint<16> denoise_rd28_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd28 read pattern: { denoise_update_0[d0, d1] -> denoiseb[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write28 = denoiseb.denoiseb_denoiseb_update_0_write28_to_denoise_rd28.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write28;
  return 0;
}

inline hw_uint<16> denoise_rd29_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd29 read pattern: { denoise_update_0[d0, d1] -> denoiseb[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write29 = denoiseb.denoiseb_denoiseb_update_0_write29_to_denoise_rd29.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write29;
  return 0;
}

inline hw_uint<16> denoise_rd3_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd3 read pattern: { denoise_update_0[d0, d1] -> denoiseb[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write3 = denoiseb.denoiseb_denoiseb_update_0_write3_to_denoise_rd3.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write3;
  return 0;
}

inline hw_uint<16> denoise_rd30_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd30 read pattern: { denoise_update_0[d0, d1] -> denoiseb[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write30 = denoiseb.denoiseb_denoiseb_update_0_write30_to_denoise_rd30.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write30;
  return 0;
}

inline hw_uint<16> denoise_rd31_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd31 read pattern: { denoise_update_0[d0, d1] -> denoiseb[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write31 = denoiseb.denoiseb_denoiseb_update_0_write31_to_denoise_rd31.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write31;
  return 0;
}

inline hw_uint<16> denoise_rd4_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd4 read pattern: { denoise_update_0[d0, d1] -> denoiseb[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write4 = denoiseb.denoiseb_denoiseb_update_0_write4_to_denoise_rd4.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write4;
  return 0;
}

inline hw_uint<16> denoise_rd5_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd5 read pattern: { denoise_update_0[d0, d1] -> denoiseb[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write5 = denoiseb.denoiseb_denoiseb_update_0_write5_to_denoise_rd5.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write5;
  return 0;
}

inline hw_uint<16> denoise_rd6_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd6 read pattern: { denoise_update_0[d0, d1] -> denoiseb[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write6 = denoiseb.denoiseb_denoiseb_update_0_write6_to_denoise_rd6.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write6;
  return 0;
}

inline hw_uint<16> denoise_rd7_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd7 read pattern: { denoise_update_0[d0, d1] -> denoiseb[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write7 = denoiseb.denoiseb_denoiseb_update_0_write7_to_denoise_rd7.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write7;
  return 0;
}

inline hw_uint<16> denoise_rd8_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd8 read pattern: { denoise_update_0[d0, d1] -> denoiseb[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write8 = denoiseb.denoiseb_denoiseb_update_0_write8_to_denoise_rd8.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write8;
  return 0;
}

inline hw_uint<16> denoise_rd9_select(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoise_rd9 read pattern: { denoise_update_0[d0, d1] -> denoiseb[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  auto value_denoiseb_denoiseb_update_0_write9 = denoiseb.denoiseb_denoiseb_update_0_write9_to_denoise_rd9.peek(/* one reader or all rams */ 0);
  return value_denoiseb_denoiseb_update_0_write9;
  return 0;
}

// # of bundles = 2
// denoise_update_0_read
//	denoise_rd0
//	denoise_rd1
//	denoise_rd2
//	denoise_rd3
//	denoise_rd4
//	denoise_rd5
//	denoise_rd6
//	denoise_rd7
//	denoise_rd8
//	denoise_rd9
//	denoise_rd10
//	denoise_rd11
//	denoise_rd12
//	denoise_rd13
//	denoise_rd14
//	denoise_rd15
//	denoise_rd16
//	denoise_rd17
//	denoise_rd18
//	denoise_rd19
//	denoise_rd20
//	denoise_rd21
//	denoise_rd22
//	denoise_rd23
//	denoise_rd24
//	denoise_rd25
//	denoise_rd26
//	denoise_rd27
//	denoise_rd28
//	denoise_rd29
//	denoise_rd30
//	denoise_rd31
inline hw_uint<512> denoiseb_denoise_update_0_read_bundle_read(denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 32
    // denoise_rd0
    // denoise_rd1
    // denoise_rd2
    // denoise_rd3
    // denoise_rd4
    // denoise_rd5
    // denoise_rd6
    // denoise_rd7
    // denoise_rd8
    // denoise_rd9
    // denoise_rd10
    // denoise_rd11
    // denoise_rd12
    // denoise_rd13
    // denoise_rd14
    // denoise_rd15
    // denoise_rd16
    // denoise_rd17
    // denoise_rd18
    // denoise_rd19
    // denoise_rd20
    // denoise_rd21
    // denoise_rd22
    // denoise_rd23
    // denoise_rd24
    // denoise_rd25
    // denoise_rd26
    // denoise_rd27
    // denoise_rd28
    // denoise_rd29
    // denoise_rd30
    // denoise_rd31

	hw_uint<512> result;
	hw_uint<16> denoise_rd0_res = denoise_rd0_select(denoiseb, d0, d1, dynamic_address);
	set_at<0, 512>(result, denoise_rd0_res);
	hw_uint<16> denoise_rd1_res = denoise_rd1_select(denoiseb, d0, d1, dynamic_address);
	set_at<16, 512>(result, denoise_rd1_res);
	hw_uint<16> denoise_rd2_res = denoise_rd2_select(denoiseb, d0, d1, dynamic_address);
	set_at<32, 512>(result, denoise_rd2_res);
	hw_uint<16> denoise_rd3_res = denoise_rd3_select(denoiseb, d0, d1, dynamic_address);
	set_at<48, 512>(result, denoise_rd3_res);
	hw_uint<16> denoise_rd4_res = denoise_rd4_select(denoiseb, d0, d1, dynamic_address);
	set_at<64, 512>(result, denoise_rd4_res);
	hw_uint<16> denoise_rd5_res = denoise_rd5_select(denoiseb, d0, d1, dynamic_address);
	set_at<80, 512>(result, denoise_rd5_res);
	hw_uint<16> denoise_rd6_res = denoise_rd6_select(denoiseb, d0, d1, dynamic_address);
	set_at<96, 512>(result, denoise_rd6_res);
	hw_uint<16> denoise_rd7_res = denoise_rd7_select(denoiseb, d0, d1, dynamic_address);
	set_at<112, 512>(result, denoise_rd7_res);
	hw_uint<16> denoise_rd8_res = denoise_rd8_select(denoiseb, d0, d1, dynamic_address);
	set_at<128, 512>(result, denoise_rd8_res);
	hw_uint<16> denoise_rd9_res = denoise_rd9_select(denoiseb, d0, d1, dynamic_address);
	set_at<144, 512>(result, denoise_rd9_res);
	hw_uint<16> denoise_rd10_res = denoise_rd10_select(denoiseb, d0, d1, dynamic_address);
	set_at<160, 512>(result, denoise_rd10_res);
	hw_uint<16> denoise_rd11_res = denoise_rd11_select(denoiseb, d0, d1, dynamic_address);
	set_at<176, 512>(result, denoise_rd11_res);
	hw_uint<16> denoise_rd12_res = denoise_rd12_select(denoiseb, d0, d1, dynamic_address);
	set_at<192, 512>(result, denoise_rd12_res);
	hw_uint<16> denoise_rd13_res = denoise_rd13_select(denoiseb, d0, d1, dynamic_address);
	set_at<208, 512>(result, denoise_rd13_res);
	hw_uint<16> denoise_rd14_res = denoise_rd14_select(denoiseb, d0, d1, dynamic_address);
	set_at<224, 512>(result, denoise_rd14_res);
	hw_uint<16> denoise_rd15_res = denoise_rd15_select(denoiseb, d0, d1, dynamic_address);
	set_at<240, 512>(result, denoise_rd15_res);
	hw_uint<16> denoise_rd16_res = denoise_rd16_select(denoiseb, d0, d1, dynamic_address);
	set_at<256, 512>(result, denoise_rd16_res);
	hw_uint<16> denoise_rd17_res = denoise_rd17_select(denoiseb, d0, d1, dynamic_address);
	set_at<272, 512>(result, denoise_rd17_res);
	hw_uint<16> denoise_rd18_res = denoise_rd18_select(denoiseb, d0, d1, dynamic_address);
	set_at<288, 512>(result, denoise_rd18_res);
	hw_uint<16> denoise_rd19_res = denoise_rd19_select(denoiseb, d0, d1, dynamic_address);
	set_at<304, 512>(result, denoise_rd19_res);
	hw_uint<16> denoise_rd20_res = denoise_rd20_select(denoiseb, d0, d1, dynamic_address);
	set_at<320, 512>(result, denoise_rd20_res);
	hw_uint<16> denoise_rd21_res = denoise_rd21_select(denoiseb, d0, d1, dynamic_address);
	set_at<336, 512>(result, denoise_rd21_res);
	hw_uint<16> denoise_rd22_res = denoise_rd22_select(denoiseb, d0, d1, dynamic_address);
	set_at<352, 512>(result, denoise_rd22_res);
	hw_uint<16> denoise_rd23_res = denoise_rd23_select(denoiseb, d0, d1, dynamic_address);
	set_at<368, 512>(result, denoise_rd23_res);
	hw_uint<16> denoise_rd24_res = denoise_rd24_select(denoiseb, d0, d1, dynamic_address);
	set_at<384, 512>(result, denoise_rd24_res);
	hw_uint<16> denoise_rd25_res = denoise_rd25_select(denoiseb, d0, d1, dynamic_address);
	set_at<400, 512>(result, denoise_rd25_res);
	hw_uint<16> denoise_rd26_res = denoise_rd26_select(denoiseb, d0, d1, dynamic_address);
	set_at<416, 512>(result, denoise_rd26_res);
	hw_uint<16> denoise_rd27_res = denoise_rd27_select(denoiseb, d0, d1, dynamic_address);
	set_at<432, 512>(result, denoise_rd27_res);
	hw_uint<16> denoise_rd28_res = denoise_rd28_select(denoiseb, d0, d1, dynamic_address);
	set_at<448, 512>(result, denoise_rd28_res);
	hw_uint<16> denoise_rd29_res = denoise_rd29_select(denoiseb, d0, d1, dynamic_address);
	set_at<464, 512>(result, denoise_rd29_res);
	hw_uint<16> denoise_rd30_res = denoise_rd30_select(denoiseb, d0, d1, dynamic_address);
	set_at<480, 512>(result, denoise_rd30_res);
	hw_uint<16> denoise_rd31_res = denoise_rd31_select(denoiseb, d0, d1, dynamic_address);
	set_at<496, 512>(result, denoise_rd31_res);
	return result;
}

// denoiseb_update_0_write
//	denoiseb_denoiseb_update_0_write0
//	denoiseb_denoiseb_update_0_write1
//	denoiseb_denoiseb_update_0_write2
//	denoiseb_denoiseb_update_0_write3
//	denoiseb_denoiseb_update_0_write4
//	denoiseb_denoiseb_update_0_write5
//	denoiseb_denoiseb_update_0_write6
//	denoiseb_denoiseb_update_0_write7
//	denoiseb_denoiseb_update_0_write8
//	denoiseb_denoiseb_update_0_write9
//	denoiseb_denoiseb_update_0_write10
//	denoiseb_denoiseb_update_0_write11
//	denoiseb_denoiseb_update_0_write12
//	denoiseb_denoiseb_update_0_write13
//	denoiseb_denoiseb_update_0_write14
//	denoiseb_denoiseb_update_0_write15
//	denoiseb_denoiseb_update_0_write16
//	denoiseb_denoiseb_update_0_write17
//	denoiseb_denoiseb_update_0_write18
//	denoiseb_denoiseb_update_0_write19
//	denoiseb_denoiseb_update_0_write20
//	denoiseb_denoiseb_update_0_write21
//	denoiseb_denoiseb_update_0_write22
//	denoiseb_denoiseb_update_0_write23
//	denoiseb_denoiseb_update_0_write24
//	denoiseb_denoiseb_update_0_write25
//	denoiseb_denoiseb_update_0_write26
//	denoiseb_denoiseb_update_0_write27
//	denoiseb_denoiseb_update_0_write28
//	denoiseb_denoiseb_update_0_write29
//	denoiseb_denoiseb_update_0_write30
//	denoiseb_denoiseb_update_0_write31
inline void denoiseb_denoiseb_update_0_write_bundle_write(hw_uint<512>& denoiseb_update_0_write, denoiseb_cache& denoiseb, int d0, int d1, int dynamic_address) {
	hw_uint<16> denoiseb_denoiseb_update_0_write0_res = denoiseb_update_0_write.extract<0, 15>();
	denoiseb_denoiseb_update_0_write0_write(denoiseb_denoiseb_update_0_write0_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write1_res = denoiseb_update_0_write.extract<16, 31>();
	denoiseb_denoiseb_update_0_write1_write(denoiseb_denoiseb_update_0_write1_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write2_res = denoiseb_update_0_write.extract<32, 47>();
	denoiseb_denoiseb_update_0_write2_write(denoiseb_denoiseb_update_0_write2_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write3_res = denoiseb_update_0_write.extract<48, 63>();
	denoiseb_denoiseb_update_0_write3_write(denoiseb_denoiseb_update_0_write3_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write4_res = denoiseb_update_0_write.extract<64, 79>();
	denoiseb_denoiseb_update_0_write4_write(denoiseb_denoiseb_update_0_write4_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write5_res = denoiseb_update_0_write.extract<80, 95>();
	denoiseb_denoiseb_update_0_write5_write(denoiseb_denoiseb_update_0_write5_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write6_res = denoiseb_update_0_write.extract<96, 111>();
	denoiseb_denoiseb_update_0_write6_write(denoiseb_denoiseb_update_0_write6_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write7_res = denoiseb_update_0_write.extract<112, 127>();
	denoiseb_denoiseb_update_0_write7_write(denoiseb_denoiseb_update_0_write7_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write8_res = denoiseb_update_0_write.extract<128, 143>();
	denoiseb_denoiseb_update_0_write8_write(denoiseb_denoiseb_update_0_write8_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write9_res = denoiseb_update_0_write.extract<144, 159>();
	denoiseb_denoiseb_update_0_write9_write(denoiseb_denoiseb_update_0_write9_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write10_res = denoiseb_update_0_write.extract<160, 175>();
	denoiseb_denoiseb_update_0_write10_write(denoiseb_denoiseb_update_0_write10_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write11_res = denoiseb_update_0_write.extract<176, 191>();
	denoiseb_denoiseb_update_0_write11_write(denoiseb_denoiseb_update_0_write11_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write12_res = denoiseb_update_0_write.extract<192, 207>();
	denoiseb_denoiseb_update_0_write12_write(denoiseb_denoiseb_update_0_write12_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write13_res = denoiseb_update_0_write.extract<208, 223>();
	denoiseb_denoiseb_update_0_write13_write(denoiseb_denoiseb_update_0_write13_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write14_res = denoiseb_update_0_write.extract<224, 239>();
	denoiseb_denoiseb_update_0_write14_write(denoiseb_denoiseb_update_0_write14_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write15_res = denoiseb_update_0_write.extract<240, 255>();
	denoiseb_denoiseb_update_0_write15_write(denoiseb_denoiseb_update_0_write15_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write16_res = denoiseb_update_0_write.extract<256, 271>();
	denoiseb_denoiseb_update_0_write16_write(denoiseb_denoiseb_update_0_write16_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write17_res = denoiseb_update_0_write.extract<272, 287>();
	denoiseb_denoiseb_update_0_write17_write(denoiseb_denoiseb_update_0_write17_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write18_res = denoiseb_update_0_write.extract<288, 303>();
	denoiseb_denoiseb_update_0_write18_write(denoiseb_denoiseb_update_0_write18_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write19_res = denoiseb_update_0_write.extract<304, 319>();
	denoiseb_denoiseb_update_0_write19_write(denoiseb_denoiseb_update_0_write19_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write20_res = denoiseb_update_0_write.extract<320, 335>();
	denoiseb_denoiseb_update_0_write20_write(denoiseb_denoiseb_update_0_write20_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write21_res = denoiseb_update_0_write.extract<336, 351>();
	denoiseb_denoiseb_update_0_write21_write(denoiseb_denoiseb_update_0_write21_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write22_res = denoiseb_update_0_write.extract<352, 367>();
	denoiseb_denoiseb_update_0_write22_write(denoiseb_denoiseb_update_0_write22_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write23_res = denoiseb_update_0_write.extract<368, 383>();
	denoiseb_denoiseb_update_0_write23_write(denoiseb_denoiseb_update_0_write23_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write24_res = denoiseb_update_0_write.extract<384, 399>();
	denoiseb_denoiseb_update_0_write24_write(denoiseb_denoiseb_update_0_write24_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write25_res = denoiseb_update_0_write.extract<400, 415>();
	denoiseb_denoiseb_update_0_write25_write(denoiseb_denoiseb_update_0_write25_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write26_res = denoiseb_update_0_write.extract<416, 431>();
	denoiseb_denoiseb_update_0_write26_write(denoiseb_denoiseb_update_0_write26_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write27_res = denoiseb_update_0_write.extract<432, 447>();
	denoiseb_denoiseb_update_0_write27_write(denoiseb_denoiseb_update_0_write27_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write28_res = denoiseb_update_0_write.extract<448, 463>();
	denoiseb_denoiseb_update_0_write28_write(denoiseb_denoiseb_update_0_write28_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write29_res = denoiseb_update_0_write.extract<464, 479>();
	denoiseb_denoiseb_update_0_write29_write(denoiseb_denoiseb_update_0_write29_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write30_res = denoiseb_update_0_write.extract<480, 495>();
	denoiseb_denoiseb_update_0_write30_write(denoiseb_denoiseb_update_0_write30_res, denoiseb, d0, d1, dynamic_address);
	hw_uint<16> denoiseb_denoiseb_update_0_write31_res = denoiseb_update_0_write.extract<496, 511>();
	denoiseb_denoiseb_update_0_write31_write(denoiseb_denoiseb_update_0_write31_res, denoiseb, d0, d1, dynamic_address);
}

struct raw_raw_update_0_write0_merged_banks_25_cache {
	// RAM Box: {[-32, 1984], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 10
  // 0, 1, 65, 66, 130, 131, 195, 196, 260, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 63> f7;
	hw_uint<16> f8;
	hw_uint<16> f10;
	fifo<hw_uint<16>, 63> f11;
	hw_uint<16> f12;
	hw_uint<16> f14;
	fifo<hw_uint<16>, 63> f15;
	hw_uint<16> f16;
	hw_uint<16> f18;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}

	inline hw_uint<16> peek_129() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_130() {
		return f8;
	}

	inline hw_uint<16> peek_131() {
		return f10;
	}

	inline hw_uint<16> peek_194() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f11.back();
	}

	inline hw_uint<16> peek_195() {
		return f12;
	}

	inline hw_uint<16> peek_196() {
		return f14;
	}

	inline hw_uint<16> peek_259() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f15.back();
	}

	inline hw_uint<16> peek_260() {
		return f16;
	}

	inline hw_uint<16> peek_261() {
		return f18;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f18 = f16;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f16 = f15.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f15.push(f14);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f12 = f11.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f11.push(f10);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write1_merged_banks_25_cache {
	// RAM Box: {[-31, 1985], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 10
  // 0, 1, 65, 66, 130, 131, 195, 196, 260, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 63> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 63> f7;
	hw_uint<16> f8;
	hw_uint<16> f10;
	fifo<hw_uint<16>, 63> f11;
	hw_uint<16> f12;
	hw_uint<16> f14;
	fifo<hw_uint<16>, 63> f15;
	hw_uint<16> f16;
	hw_uint<16> f18;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_64() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_65() {
		return f4;
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}

	inline hw_uint<16> peek_129() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_130() {
		return f8;
	}

	inline hw_uint<16> peek_131() {
		return f10;
	}

	inline hw_uint<16> peek_194() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f11.back();
	}

	inline hw_uint<16> peek_195() {
		return f12;
	}

	inline hw_uint<16> peek_196() {
		return f14;
	}

	inline hw_uint<16> peek_259() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f15.back();
	}

	inline hw_uint<16> peek_260() {
		return f16;
	}

	inline hw_uint<16> peek_261() {
		return f18;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f18 = f16;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f16 = f15.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f15.push(f14);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f14 = f12;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f12 = f11.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f11.push(f10);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write10_merged_banks_25_cache {
	// RAM Box: {[-22, 1962], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write11_merged_banks_25_cache {
	// RAM Box: {[-21, 1963], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write12_merged_banks_25_cache {
	// RAM Box: {[-20, 1964], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write13_merged_banks_25_cache {
	// RAM Box: {[-19, 1965], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write14_merged_banks_25_cache {
	// RAM Box: {[-18, 1966], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write15_merged_banks_25_cache {
	// RAM Box: {[-17, 1967], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write16_merged_banks_25_cache {
	// RAM Box: {[-16, 1968], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write17_merged_banks_25_cache {
	// RAM Box: {[-15, 1969], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write18_merged_banks_25_cache {
	// RAM Box: {[-14, 1970], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write19_merged_banks_25_cache {
	// RAM Box: {[-13, 1971], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write2_merged_banks_25_cache {
	// RAM Box: {[-30, 1954], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write20_merged_banks_25_cache {
	// RAM Box: {[-12, 1972], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write21_merged_banks_25_cache {
	// RAM Box: {[-11, 1973], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write22_merged_banks_25_cache {
	// RAM Box: {[-10, 1974], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write23_merged_banks_25_cache {
	// RAM Box: {[-9, 1975], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write24_merged_banks_25_cache {
	// RAM Box: {[-8, 1976], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write25_merged_banks_25_cache {
	// RAM Box: {[-7, 1977], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write26_merged_banks_25_cache {
	// RAM Box: {[-6, 1978], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write27_merged_banks_25_cache {
	// RAM Box: {[-5, 1979], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write28_merged_banks_25_cache {
	// RAM Box: {[-4, 1980], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write29_merged_banks_25_cache {
	// RAM Box: {[-3, 1981], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write3_merged_banks_25_cache {
	// RAM Box: {[-29, 1955], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write30_merged_banks_25_cache {
	// RAM Box: {[-34, 1982], [-3, 1084]}
	// Capacity: 263
	// # of read delays: 11
  // 0, 1, 2, 66, 67, 131, 132, 196, 197, 261, 262
	hw_uint<16> f0;
	hw_uint<16> f2;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 63> f9;
	hw_uint<16> f10;
	hw_uint<16> f12;
	fifo<hw_uint<16>, 63> f13;
	hw_uint<16> f14;
	hw_uint<16> f16;
	fifo<hw_uint<16>, 63> f17;
	hw_uint<16> f18;
	hw_uint<16> f20;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_2() {
		return f4;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}

	inline hw_uint<16> peek_67() {
		return f8;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_131() {
		return f10;
	}

	inline hw_uint<16> peek_132() {
		return f12;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f13.back();
	}

	inline hw_uint<16> peek_196() {
		return f14;
	}

	inline hw_uint<16> peek_197() {
		return f16;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f17.back();
	}

	inline hw_uint<16> peek_261() {
		return f18;
	}

	inline hw_uint<16> peek_262() {
		return f20;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f20 = f18;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f18 = f17.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f17.push(f16);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f14 = f13.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f13.push(f12);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f12 = f10;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write31_merged_banks_25_cache {
	// RAM Box: {[-33, 1983], [-3, 1084]}
	// Capacity: 263
	// # of read delays: 11
  // 0, 1, 2, 66, 67, 131, 132, 196, 197, 261, 262
	hw_uint<16> f0;
	hw_uint<16> f2;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 63> f5;
	hw_uint<16> f6;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 63> f9;
	hw_uint<16> f10;
	hw_uint<16> f12;
	fifo<hw_uint<16>, 63> f13;
	hw_uint<16> f14;
	hw_uint<16> f16;
	fifo<hw_uint<16>, 63> f17;
	hw_uint<16> f18;
	hw_uint<16> f20;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_2() {
		return f4;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_66() {
		return f6;
	}

	inline hw_uint<16> peek_67() {
		return f8;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_131() {
		return f10;
	}

	inline hw_uint<16> peek_132() {
		return f12;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f13.back();
	}

	inline hw_uint<16> peek_196() {
		return f14;
	}

	inline hw_uint<16> peek_197() {
		return f16;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f17.back();
	}

	inline hw_uint<16> peek_261() {
		return f18;
	}

	inline hw_uint<16> peek_262() {
		return f20;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f20 = f18;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f18 = f17.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f17.push(f16);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f16 = f14;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f14 = f13.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f13.push(f12);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f12 = f10;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 63
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 63 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write4_merged_banks_25_cache {
	// RAM Box: {[-28, 1956], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write5_merged_banks_25_cache {
	// RAM Box: {[-27, 1957], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write6_merged_banks_25_cache {
	// RAM Box: {[-26, 1958], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write7_merged_banks_25_cache {
	// RAM Box: {[-25, 1959], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write8_merged_banks_25_cache {
	// RAM Box: {[-24, 1960], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_raw_update_0_write9_merged_banks_25_cache {
	// RAM Box: {[-23, 1961], [-3, 1084]}
	// Capacity: 262
	// # of read delays: 6
  // 0, 1, 66, 131, 196, 261
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 64> f3;
	hw_uint<16> f4;
	fifo<hw_uint<16>, 64> f5;
	hw_uint<16> f6;
	fifo<hw_uint<16>, 64> f7;
	hw_uint<16> f8;
	fifo<hw_uint<16>, 64> f9;
	hw_uint<16> f10;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_65() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f3.back();
	}

	inline hw_uint<16> peek_66() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f5.back();
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}

	inline hw_uint<16> peek_195() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f7.back();
	}

	inline hw_uint<16> peek_196() {
		return f8;
	}

	inline hw_uint<16> peek_260() {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
		return f9.back();
	}

	inline hw_uint<16> peek_261() {
		return f10;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f10 = f9.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f9.push(f8);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f8 = f7.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f7.push(f6);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f6 = f5.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f5.push(f4);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 64
    f4 = f3.back();
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 64 reading from capacity: 1
    f3.push(f2);
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct raw_cache {
  // Reader addrs...
    // { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
    // { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // # of banks: 32
  raw_raw_update_0_write0_merged_banks_25_cache raw_raw_update_0_write0_merged_banks_25;
  raw_raw_update_0_write1_merged_banks_25_cache raw_raw_update_0_write1_merged_banks_25;
  raw_raw_update_0_write10_merged_banks_25_cache raw_raw_update_0_write10_merged_banks_25;
  raw_raw_update_0_write11_merged_banks_25_cache raw_raw_update_0_write11_merged_banks_25;
  raw_raw_update_0_write12_merged_banks_25_cache raw_raw_update_0_write12_merged_banks_25;
  raw_raw_update_0_write13_merged_banks_25_cache raw_raw_update_0_write13_merged_banks_25;
  raw_raw_update_0_write14_merged_banks_25_cache raw_raw_update_0_write14_merged_banks_25;
  raw_raw_update_0_write15_merged_banks_25_cache raw_raw_update_0_write15_merged_banks_25;
  raw_raw_update_0_write16_merged_banks_25_cache raw_raw_update_0_write16_merged_banks_25;
  raw_raw_update_0_write17_merged_banks_25_cache raw_raw_update_0_write17_merged_banks_25;
  raw_raw_update_0_write18_merged_banks_25_cache raw_raw_update_0_write18_merged_banks_25;
  raw_raw_update_0_write19_merged_banks_25_cache raw_raw_update_0_write19_merged_banks_25;
  raw_raw_update_0_write2_merged_banks_25_cache raw_raw_update_0_write2_merged_banks_25;
  raw_raw_update_0_write20_merged_banks_25_cache raw_raw_update_0_write20_merged_banks_25;
  raw_raw_update_0_write21_merged_banks_25_cache raw_raw_update_0_write21_merged_banks_25;
  raw_raw_update_0_write22_merged_banks_25_cache raw_raw_update_0_write22_merged_banks_25;
  raw_raw_update_0_write23_merged_banks_25_cache raw_raw_update_0_write23_merged_banks_25;
  raw_raw_update_0_write24_merged_banks_25_cache raw_raw_update_0_write24_merged_banks_25;
  raw_raw_update_0_write25_merged_banks_25_cache raw_raw_update_0_write25_merged_banks_25;
  raw_raw_update_0_write26_merged_banks_25_cache raw_raw_update_0_write26_merged_banks_25;
  raw_raw_update_0_write27_merged_banks_25_cache raw_raw_update_0_write27_merged_banks_25;
  raw_raw_update_0_write28_merged_banks_25_cache raw_raw_update_0_write28_merged_banks_25;
  raw_raw_update_0_write29_merged_banks_25_cache raw_raw_update_0_write29_merged_banks_25;
  raw_raw_update_0_write3_merged_banks_25_cache raw_raw_update_0_write3_merged_banks_25;
  raw_raw_update_0_write30_merged_banks_25_cache raw_raw_update_0_write30_merged_banks_25;
  raw_raw_update_0_write31_merged_banks_25_cache raw_raw_update_0_write31_merged_banks_25;
  raw_raw_update_0_write4_merged_banks_25_cache raw_raw_update_0_write4_merged_banks_25;
  raw_raw_update_0_write5_merged_banks_25_cache raw_raw_update_0_write5_merged_banks_25;
  raw_raw_update_0_write6_merged_banks_25_cache raw_raw_update_0_write6_merged_banks_25;
  raw_raw_update_0_write7_merged_banks_25_cache raw_raw_update_0_write7_merged_banks_25;
  raw_raw_update_0_write8_merged_banks_25_cache raw_raw_update_0_write8_merged_banks_25;
  raw_raw_update_0_write9_merged_banks_25_cache raw_raw_update_0_write9_merged_banks_25;
};



inline void raw_raw_update_0_write0_write(hw_uint<16>& raw_raw_update_0_write0, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write0_merged_banks_25.push(raw_raw_update_0_write0);
}

inline void raw_raw_update_0_write1_write(hw_uint<16>& raw_raw_update_0_write1, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write1_merged_banks_25.push(raw_raw_update_0_write1);
}

inline void raw_raw_update_0_write10_write(hw_uint<16>& raw_raw_update_0_write10, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write10_merged_banks_25.push(raw_raw_update_0_write10);
}

inline void raw_raw_update_0_write11_write(hw_uint<16>& raw_raw_update_0_write11, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write11_merged_banks_25.push(raw_raw_update_0_write11);
}

inline void raw_raw_update_0_write12_write(hw_uint<16>& raw_raw_update_0_write12, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write12_merged_banks_25.push(raw_raw_update_0_write12);
}

inline void raw_raw_update_0_write13_write(hw_uint<16>& raw_raw_update_0_write13, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write13_merged_banks_25.push(raw_raw_update_0_write13);
}

inline void raw_raw_update_0_write14_write(hw_uint<16>& raw_raw_update_0_write14, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write14_merged_banks_25.push(raw_raw_update_0_write14);
}

inline void raw_raw_update_0_write15_write(hw_uint<16>& raw_raw_update_0_write15, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write15_merged_banks_25.push(raw_raw_update_0_write15);
}

inline void raw_raw_update_0_write16_write(hw_uint<16>& raw_raw_update_0_write16, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write16_merged_banks_25.push(raw_raw_update_0_write16);
}

inline void raw_raw_update_0_write17_write(hw_uint<16>& raw_raw_update_0_write17, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write17_merged_banks_25.push(raw_raw_update_0_write17);
}

inline void raw_raw_update_0_write18_write(hw_uint<16>& raw_raw_update_0_write18, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write18_merged_banks_25.push(raw_raw_update_0_write18);
}

inline void raw_raw_update_0_write19_write(hw_uint<16>& raw_raw_update_0_write19, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write19_merged_banks_25.push(raw_raw_update_0_write19);
}

inline void raw_raw_update_0_write2_write(hw_uint<16>& raw_raw_update_0_write2, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write2_merged_banks_25.push(raw_raw_update_0_write2);
}

inline void raw_raw_update_0_write20_write(hw_uint<16>& raw_raw_update_0_write20, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write20_merged_banks_25.push(raw_raw_update_0_write20);
}

inline void raw_raw_update_0_write21_write(hw_uint<16>& raw_raw_update_0_write21, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write21_merged_banks_25.push(raw_raw_update_0_write21);
}

inline void raw_raw_update_0_write22_write(hw_uint<16>& raw_raw_update_0_write22, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write22_merged_banks_25.push(raw_raw_update_0_write22);
}

inline void raw_raw_update_0_write23_write(hw_uint<16>& raw_raw_update_0_write23, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write23_merged_banks_25.push(raw_raw_update_0_write23);
}

inline void raw_raw_update_0_write24_write(hw_uint<16>& raw_raw_update_0_write24, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write24_merged_banks_25.push(raw_raw_update_0_write24);
}

inline void raw_raw_update_0_write25_write(hw_uint<16>& raw_raw_update_0_write25, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write25_merged_banks_25.push(raw_raw_update_0_write25);
}

inline void raw_raw_update_0_write26_write(hw_uint<16>& raw_raw_update_0_write26, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write26_merged_banks_25.push(raw_raw_update_0_write26);
}

inline void raw_raw_update_0_write27_write(hw_uint<16>& raw_raw_update_0_write27, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write27_merged_banks_25.push(raw_raw_update_0_write27);
}

inline void raw_raw_update_0_write28_write(hw_uint<16>& raw_raw_update_0_write28, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write28_merged_banks_25.push(raw_raw_update_0_write28);
}

inline void raw_raw_update_0_write29_write(hw_uint<16>& raw_raw_update_0_write29, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write29_merged_banks_25.push(raw_raw_update_0_write29);
}

inline void raw_raw_update_0_write3_write(hw_uint<16>& raw_raw_update_0_write3, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write3_merged_banks_25.push(raw_raw_update_0_write3);
}

inline void raw_raw_update_0_write30_write(hw_uint<16>& raw_raw_update_0_write30, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write30_merged_banks_25.push(raw_raw_update_0_write30);
}

inline void raw_raw_update_0_write31_write(hw_uint<16>& raw_raw_update_0_write31, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write31_merged_banks_25.push(raw_raw_update_0_write31);
}

inline void raw_raw_update_0_write4_write(hw_uint<16>& raw_raw_update_0_write4, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write4_merged_banks_25.push(raw_raw_update_0_write4);
}

inline void raw_raw_update_0_write5_write(hw_uint<16>& raw_raw_update_0_write5, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write5_merged_banks_25.push(raw_raw_update_0_write5);
}

inline void raw_raw_update_0_write6_write(hw_uint<16>& raw_raw_update_0_write6, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write6_merged_banks_25.push(raw_raw_update_0_write6);
}

inline void raw_raw_update_0_write7_write(hw_uint<16>& raw_raw_update_0_write7, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write7_merged_banks_25.push(raw_raw_update_0_write7);
}

inline void raw_raw_update_0_write8_write(hw_uint<16>& raw_raw_update_0_write8, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write8_merged_banks_25.push(raw_raw_update_0_write8);
}

inline void raw_raw_update_0_write9_write(hw_uint<16>& raw_raw_update_0_write9, raw_cache& raw, int d0, int d1, int dynamic_address) {
  raw.raw_raw_update_0_write9_merged_banks_25.push(raw_raw_update_0_write9);
}

inline hw_uint<16> denoiseb_rd0_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd0 read pattern: { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_262();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd1_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd1 read pattern: { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_197();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd10_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd10 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd100_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd100 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd101_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd101 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd102_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd102 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd103_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd103 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd104_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd104 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd105_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd105 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd106_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd106 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd107_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd107 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd108_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd108 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd109_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd109 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd11_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd11 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd110_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd110 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd111_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd111 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd112_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd112 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd113_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd113 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd114_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd114 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd115_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd115 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd116_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd116 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd117_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd117 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd118_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd118 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd119_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd119 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd12_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd12 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd120_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd120 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd121_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd121 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd122_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd122 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd123_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd123 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd124_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd124 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd125_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd125 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd126_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd126 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd127_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd127 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd128_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd128 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd129_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd129 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd13_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd13 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd130_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd130 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd131_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd131 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd132_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd132 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd133_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd133 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd134_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd134 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd135_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd135 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd136_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd136 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd137_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd137 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd138_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd138 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd139_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd139 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd14_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd14 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd140_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd140 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd141_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd141 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd142_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd142 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd143_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd143 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd144_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd144 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd145_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd145 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd146_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd146 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd147_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd147 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd148_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd148 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd149_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd149 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd15_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd15 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd150_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd150 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd151_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd151 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd152_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd152 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd153_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd153 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd154_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd154 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd155_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd155 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd156_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd156 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd157_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd157 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd158_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd158 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd159_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd159 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd16_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd16 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd160_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd160 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd161_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd161 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd162_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd162 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd163_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd163 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd164_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd164 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd165_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd165 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd166_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd166 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd167_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd167 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd168_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd168 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd169_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd169 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd17_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd17 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd170_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd170 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd171_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd171 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd172_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd172 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd173_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd173 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd174_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd174 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd175_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd175 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd176_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd176 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd177_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd177 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd178_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd178 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd179_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd179 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd18_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd18 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd180_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd180 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd181_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd181 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd182_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd182 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd183_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd183 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd184_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd184 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd185_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd185 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd186_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd186 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd187_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd187 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd188_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd188 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd189_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd189 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd19_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd19 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd190_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd190 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd191_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd191 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd192_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd192 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd193_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd193 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd194_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd194 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd195_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd195 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd196_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd196 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd197_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd197 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd198_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd198 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd199_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd199 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd2_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd2 read pattern: { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_132();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd20_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd20 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd200_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd200 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd201_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd201 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd202_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd202 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd203_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd203 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd204_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd204 read pattern: { denoiseb_update_0[d0, d1] -> raw[6 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write6 = raw.raw_raw_update_0_write6_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write6;
  return 0;
}

inline hw_uint<16> denoiseb_rd205_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd205 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd206_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd206 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd207_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd207 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd208_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd208 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd209_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd209 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd21_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd21 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd210_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd210 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd211_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd211 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd212_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd212 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd213_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd213 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd214_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd214 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd215_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd215 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd216_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd216 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd217_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd217 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd218_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd218 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd219_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd219 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd22_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd22 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd220_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd220 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd221_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd221 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd222_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd222 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd223_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd223 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd224_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd224 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd225_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd225 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd226_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd226 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd227_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd227 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd228_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd228 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd229_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd229 read pattern: { denoiseb_update_0[d0, d1] -> raw[7 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write7 = raw.raw_raw_update_0_write7_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write7;
  return 0;
}

inline hw_uint<16> denoiseb_rd23_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd23 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd230_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd230 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd231_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd231 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd232_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd232 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd233_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd233 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd234_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd234 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd235_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd235 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd236_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd236 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd237_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd237 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd238_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd238 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd239_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd239 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd24_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd24 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd240_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd240 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd241_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd241 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd242_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd242 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd243_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd243 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd244_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd244 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd245_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd245 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd246_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd246 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd247_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd247 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd248_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd248 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd249_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd249 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd25_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd25 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_262();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd250_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd250 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd251_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd251 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd252_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd252 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd253_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd253 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd254_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd254 read pattern: { denoiseb_update_0[d0, d1] -> raw[8 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write8 = raw.raw_raw_update_0_write8_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write8;
  return 0;
}

inline hw_uint<16> denoiseb_rd255_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd255 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd256_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd256 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd257_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd257 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd258_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd258 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd259_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd259 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd26_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd26 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_197();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd260_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd260 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd261_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd261 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd262_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd262 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd263_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd263 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd264_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd264 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd265_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd265 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd266_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd266 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd267_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd267 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd268_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd268 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd269_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd269 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd27_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd27 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_132();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd270_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd270 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd271_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd271 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd272_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd272 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd273_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd273 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd274_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd274 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd275_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd275 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd276_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd276 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd277_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd277 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd278_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd278 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd279_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd279 read pattern: { denoiseb_update_0[d0, d1] -> raw[9 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write9 = raw.raw_raw_update_0_write9_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write9;
  return 0;
}

inline hw_uint<16> denoiseb_rd28_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd28 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_67();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd280_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd280 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd281_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd281 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd282_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd282 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd283_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd283 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd284_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd284 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd285_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd285 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd286_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd286 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd287_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd287 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd288_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd288 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd289_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd289 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd29_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd29 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_2();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd290_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd290 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd291_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd291 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd292_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd292 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd293_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd293 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd294_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd294 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd295_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd295 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd296_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd296 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd297_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd297 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd298_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd298 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd299_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd299 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd3_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd3 read pattern: { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_67();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd30_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd30 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd300_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd300 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd301_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd301 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd302_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd302 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd303_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd303 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd304_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd304 read pattern: { denoiseb_update_0[d0, d1] -> raw[10 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write10 = raw.raw_raw_update_0_write10_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write10;
  return 0;
}

inline hw_uint<16> denoiseb_rd305_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd305 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd306_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd306 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd307_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd307 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd308_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd308 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd309_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd309 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd31_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd31 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd310_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd310 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd311_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd311 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd312_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd312 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd313_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd313 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd314_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd314 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd315_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd315 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd316_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd316 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd317_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd317 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd318_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd318 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd319_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd319 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd32_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd32 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd320_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd320 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd321_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd321 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd322_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd322 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd323_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd323 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd324_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd324 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd325_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd325 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd326_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd326 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd327_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd327 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd328_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd328 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd329_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd329 read pattern: { denoiseb_update_0[d0, d1] -> raw[11 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write11 = raw.raw_raw_update_0_write11_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write11;
  return 0;
}

inline hw_uint<16> denoiseb_rd33_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd33 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd330_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd330 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd331_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd331 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd332_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd332 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd333_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd333 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd334_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd334 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd335_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd335 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd336_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd336 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd337_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd337 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd338_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd338 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd339_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd339 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd34_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd34 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd340_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd340 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd341_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd341 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd342_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd342 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd343_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd343 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd344_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd344 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd345_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd345 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd346_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd346 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd347_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd347 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd348_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd348 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd349_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd349 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd35_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd35 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd350_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd350 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd351_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd351 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd352_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd352 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd353_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd353 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd354_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd354 read pattern: { denoiseb_update_0[d0, d1] -> raw[12 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write12 = raw.raw_raw_update_0_write12_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write12;
  return 0;
}

inline hw_uint<16> denoiseb_rd355_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd355 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd356_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd356 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd357_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd357 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd358_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd358 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd359_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd359 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd36_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd36 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd360_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd360 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd361_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd361 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd362_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd362 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd363_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd363 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd364_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd364 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd365_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd365 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd366_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd366 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd367_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd367 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd368_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd368 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd369_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd369 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd37_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd37 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd370_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd370 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd371_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd371 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd372_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd372 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd373_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd373 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd374_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd374 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd375_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd375 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd376_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd376 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd377_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd377 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd378_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd378 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd379_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd379 read pattern: { denoiseb_update_0[d0, d1] -> raw[13 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write13 = raw.raw_raw_update_0_write13_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write13;
  return 0;
}

inline hw_uint<16> denoiseb_rd38_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd38 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd380_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd380 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd381_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd381 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd382_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd382 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd383_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd383 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd384_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd384 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd385_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd385 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd386_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd386 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd387_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd387 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd388_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd388 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd389_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd389 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd39_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd39 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd390_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd390 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd391_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd391 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd392_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd392 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd393_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd393 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd394_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd394 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd395_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd395 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd396_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd396 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd397_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd397 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd398_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd398 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd399_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd399 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd4_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd4 read pattern: { denoiseb_update_0[d0, d1] -> raw[-2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_2();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd40_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd40 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd400_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd400 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd401_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd401 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd402_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd402 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd403_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd403 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd404_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd404 read pattern: { denoiseb_update_0[d0, d1] -> raw[14 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write14 = raw.raw_raw_update_0_write14_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write14;
  return 0;
}

inline hw_uint<16> denoiseb_rd405_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd405 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd406_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd406 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd407_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd407 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd408_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd408 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd409_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd409 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd41_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd41 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd410_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd410 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd411_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd411 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd412_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd412 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd413_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd413 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd414_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd414 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd415_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd415 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd416_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd416 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd417_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd417 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd418_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd418 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd419_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd419 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd42_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd42 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd420_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd420 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd421_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd421 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd422_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd422 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd423_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd423 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd424_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd424 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd425_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd425 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd426_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd426 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd427_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd427 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd428_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd428 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd429_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd429 read pattern: { denoiseb_update_0[d0, d1] -> raw[15 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write15 = raw.raw_raw_update_0_write15_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write15;
  return 0;
}

inline hw_uint<16> denoiseb_rd43_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd43 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd430_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd430 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd431_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd431 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd432_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd432 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd433_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd433 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd434_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd434 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd435_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd435 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd436_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd436 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd437_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd437 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd438_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd438 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd439_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd439 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd44_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd44 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd440_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd440 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd441_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd441 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd442_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd442 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd443_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd443 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd444_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd444 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd445_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd445 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd446_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd446 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd447_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd447 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd448_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd448 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd449_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd449 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd45_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd45 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd450_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd450 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd451_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd451 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd452_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd452 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd453_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd453 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd454_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd454 read pattern: { denoiseb_update_0[d0, d1] -> raw[16 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write16 = raw.raw_raw_update_0_write16_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write16;
  return 0;
}

inline hw_uint<16> denoiseb_rd455_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd455 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd456_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd456 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd457_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd457 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd458_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd458 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd459_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd459 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd46_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd46 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd460_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd460 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd461_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd461 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd462_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd462 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd463_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd463 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd464_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd464 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd465_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd465 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd466_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd466 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd467_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd467 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd468_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd468 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd469_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd469 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd47_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd47 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd470_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd470 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd471_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd471 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd472_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd472 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd473_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd473 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd474_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd474 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd475_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd475 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd476_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd476 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd477_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd477 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd478_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd478 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd479_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd479 read pattern: { denoiseb_update_0[d0, d1] -> raw[17 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write17 = raw.raw_raw_update_0_write17_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write17;
  return 0;
}

inline hw_uint<16> denoiseb_rd48_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd48 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd480_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd480 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd481_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd481 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd482_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd482 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd483_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd483 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd484_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd484 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd485_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd485 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd486_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd486 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd487_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd487 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd488_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd488 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd489_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd489 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd49_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd49 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd490_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd490 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd491_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd491 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd492_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd492 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd493_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd493 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd494_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd494 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd495_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd495 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd496_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd496 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd497_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd497 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd498_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd498 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd499_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd499 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd5_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd5 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_262();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd50_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd50 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd500_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd500 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd501_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd501 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd502_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd502 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd503_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd503 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd504_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd504 read pattern: { denoiseb_update_0[d0, d1] -> raw[18 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write18 = raw.raw_raw_update_0_write18_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write18;
  return 0;
}

inline hw_uint<16> denoiseb_rd505_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd505 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd506_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd506 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd507_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd507 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd508_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd508 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd509_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd509 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd51_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd51 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd510_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd510 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd511_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd511 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd512_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd512 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd513_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd513 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd514_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd514 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd515_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd515 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd516_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd516 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd517_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd517 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd518_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd518 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd519_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd519 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd52_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd52 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd520_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd520 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd521_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd521 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd522_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd522 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd523_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd523 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd524_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd524 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd525_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd525 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd526_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd526 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd527_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd527 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd528_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd528 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd529_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd529 read pattern: { denoiseb_update_0[d0, d1] -> raw[19 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write19 = raw.raw_raw_update_0_write19_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write19;
  return 0;
}

inline hw_uint<16> denoiseb_rd53_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd53 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd530_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd530 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd531_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd531 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd532_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd532 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd533_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd533 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd534_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd534 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd535_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd535 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd536_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd536 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd537_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd537 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd538_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd538 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd539_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd539 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd54_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd54 read pattern: { denoiseb_update_0[d0, d1] -> raw[32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd540_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd540 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd541_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd541 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd542_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd542 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd543_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd543 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd544_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd544 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd545_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd545 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd546_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd546 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd547_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd547 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd548_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd548 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd549_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd549 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd55_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd55 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd550_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd550 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd551_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd551 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd552_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd552 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd553_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd553 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd554_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd554 read pattern: { denoiseb_update_0[d0, d1] -> raw[20 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write20 = raw.raw_raw_update_0_write20_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write20;
  return 0;
}

inline hw_uint<16> denoiseb_rd555_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd555 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd556_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd556 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd557_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd557 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd558_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd558 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd559_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd559 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd56_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd56 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd560_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd560 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd561_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd561 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd562_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd562 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd563_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd563 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd564_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd564 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd565_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd565 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd566_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd566 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd567_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd567 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd568_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd568 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd569_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd569 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd57_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd57 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd570_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd570 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd571_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd571 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd572_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd572 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd573_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd573 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd574_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd574 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd575_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd575 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd576_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd576 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd577_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd577 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd578_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd578 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd579_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd579 read pattern: { denoiseb_update_0[d0, d1] -> raw[21 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write21 = raw.raw_raw_update_0_write21_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write21;
  return 0;
}

inline hw_uint<16> denoiseb_rd58_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd58 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd580_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd580 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd581_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd581 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd582_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd582 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd583_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd583 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd584_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd584 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd585_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd585 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd586_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd586 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd587_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd587 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd588_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd588 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd589_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd589 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd59_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd59 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd590_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd590 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd591_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd591 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd592_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd592 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd593_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd593 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd594_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd594 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd595_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd595 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd596_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd596 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd597_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd597 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd598_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd598 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd599_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd599 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd6_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd6 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_197();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd60_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd60 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd600_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd600 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd601_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd601 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd602_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd602 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd603_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd603 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd604_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd604 read pattern: { denoiseb_update_0[d0, d1] -> raw[22 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write22 = raw.raw_raw_update_0_write22_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write22;
  return 0;
}

inline hw_uint<16> denoiseb_rd605_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd605 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd606_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd606 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd607_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd607 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd608_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd608 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd609_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd609 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd61_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd61 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd610_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd610 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd611_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd611 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd612_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd612 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd613_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd613 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd614_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd614 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd615_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd615 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd616_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd616 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd617_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd617 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd618_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd618 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd619_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd619 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd62_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd62 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd620_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd620 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd621_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd621 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd622_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd622 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd623_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd623 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd624_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd624 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd625_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd625 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd626_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd626 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd627_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd627 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd628_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd628 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd629_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd629 read pattern: { denoiseb_update_0[d0, d1] -> raw[23 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write23 = raw.raw_raw_update_0_write23_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write23;
  return 0;
}

inline hw_uint<16> denoiseb_rd63_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd63 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd630_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd630 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd631_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd631 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd632_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd632 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd633_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd633 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd634_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd634 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd635_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd635 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd636_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd636 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd637_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd637 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd638_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd638 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd639_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd639 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd64_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd64 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd640_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd640 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd641_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd641 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd642_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd642 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd643_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd643 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd644_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd644 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd645_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd645 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd646_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd646 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd647_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd647 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd648_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd648 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd649_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd649 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd65_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd65 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd650_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd650 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd651_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd651 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd652_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd652 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd653_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd653 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd654_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd654 read pattern: { denoiseb_update_0[d0, d1] -> raw[24 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write24 = raw.raw_raw_update_0_write24_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write24;
  return 0;
}

inline hw_uint<16> denoiseb_rd655_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd655 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd656_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd656 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd657_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd657 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd658_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd658 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd659_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd659 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd66_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd66 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd660_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd660 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd661_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd661 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd662_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd662 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd663_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd663 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd664_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd664 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd665_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd665 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd666_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd666 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd667_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd667 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd668_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd668 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd669_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd669 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd67_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd67 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd670_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd670 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd671_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd671 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd672_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd672 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd673_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd673 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd674_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd674 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd675_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd675 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd676_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd676 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd677_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd677 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd678_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd678 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd679_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd679 read pattern: { denoiseb_update_0[d0, d1] -> raw[25 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write25 = raw.raw_raw_update_0_write25_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write25;
  return 0;
}

inline hw_uint<16> denoiseb_rd68_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd68 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd680_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd680 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd681_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd681 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd682_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd682 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd683_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd683 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd684_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd684 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd685_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd685 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd686_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd686 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd687_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd687 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd688_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd688 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd689_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd689 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd69_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd69 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd690_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd690 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd691_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd691 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd692_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd692 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd693_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd693 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd694_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd694 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd695_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd695 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd696_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd696 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd697_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd697 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd698_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd698 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd699_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd699 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd7_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd7 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_132();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd70_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd70 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd700_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd700 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd701_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd701 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd702_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd702 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd703_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd703 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd704_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd704 read pattern: { denoiseb_update_0[d0, d1] -> raw[26 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write26 = raw.raw_raw_update_0_write26_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write26;
  return 0;
}

inline hw_uint<16> denoiseb_rd705_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd705 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd706_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd706 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd707_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd707 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd708_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd708 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd709_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd709 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd71_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd71 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd710_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd710 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd711_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd711 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd712_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd712 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd713_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd713 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd714_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd714 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd715_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd715 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd716_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd716 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd717_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd717 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd718_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd718 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd719_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd719 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd72_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd72 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd720_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd720 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd721_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd721 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd722_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd722 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd723_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd723 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd724_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd724 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd725_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd725 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd726_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd726 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd727_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd727 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd728_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd728 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd729_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd729 read pattern: { denoiseb_update_0[d0, d1] -> raw[27 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write27 = raw.raw_raw_update_0_write27_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write27;
  return 0;
}

inline hw_uint<16> denoiseb_rd73_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd73 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd730_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd730 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd731_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd731 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd732_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd732 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd733_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd733 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd734_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd734 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd735_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd735 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd736_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd736 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd737_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd737 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd738_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd738 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd739_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd739 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd74_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd74 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd740_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd740 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd741_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd741 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd742_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd742 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd743_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd743 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd744_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd744 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd745_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd745 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd746_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd746 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd747_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd747 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd748_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd748 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd749_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd749 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd75_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd75 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd750_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd750 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd751_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd751 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd752_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd752 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd753_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd753 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd754_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd754 read pattern: { denoiseb_update_0[d0, d1] -> raw[28 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write28 = raw.raw_raw_update_0_write28_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write28;
  return 0;
}

inline hw_uint<16> denoiseb_rd755_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd755 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd756_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd756 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd757_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd757 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd758_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd758 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd759_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd759 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd76_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd76 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd760_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd760 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd761_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd761 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd762_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd762 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd763_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd763 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd764_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd764 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd765_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd765 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd766_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd766 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd767_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd767 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd768_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd768 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd769_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd769 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd77_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd77 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd770_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd770 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_260();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd771_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd771 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_195();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd772_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd772 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_130();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd773_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd773 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_65();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd774_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd774 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_0();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd775_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd775 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd776_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd776 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd777_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd777 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd778_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd778 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd779_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd779 read pattern: { denoiseb_update_0[d0, d1] -> raw[29 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write29 = raw.raw_raw_update_0_write29_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write29;
  return 0;
}

inline hw_uint<16> denoiseb_rd78_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd78 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd780_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd780 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd781_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd781 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd782_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd782 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd783_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd783 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd784_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd784 read pattern: { denoiseb_update_0[d0, d1] -> raw[30 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write30 = raw.raw_raw_update_0_write30_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write30;
  return 0;
}

inline hw_uint<16> denoiseb_rd785_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd785 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd786_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd786 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd787_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd787 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd788_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd788 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd789_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd789 read pattern: { denoiseb_update_0[d0, d1] -> raw[31 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd79_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd79 read pattern: { denoiseb_update_0[d0, d1] -> raw[1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd790_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd790 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_260();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd791_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd791 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_195();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd792_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd792 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_130();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd793_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd793 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_65();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd794_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd794 read pattern: { denoiseb_update_0[d0, d1] -> raw[32 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write0 = raw.raw_raw_update_0_write0_merged_banks_25.peek_0();
  return value_raw_raw_update_0_write0;
  return 0;
}

inline hw_uint<16> denoiseb_rd795_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd795 read pattern: { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_260();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd796_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd796 read pattern: { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_195();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd797_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd797 read pattern: { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_130();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd798_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd798 read pattern: { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_65();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd799_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd799 read pattern: { denoiseb_update_0[d0, d1] -> raw[33 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write1 = raw.raw_raw_update_0_write1_merged_banks_25.peek_0();
  return value_raw_raw_update_0_write1;
  return 0;
}

inline hw_uint<16> denoiseb_rd8_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd8 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_67();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd80_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd80 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd81_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd81 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd82_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd82 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd83_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd83 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd84_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd84 read pattern: { denoiseb_update_0[d0, d1] -> raw[2 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write2 = raw.raw_raw_update_0_write2_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write2;
  return 0;
}

inline hw_uint<16> denoiseb_rd85_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd85 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd86_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd86 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd87_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd87 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd88_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd88 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd89_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd89 read pattern: { denoiseb_update_0[d0, d1] -> raw[3 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write3 = raw.raw_raw_update_0_write3_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write3;
  return 0;
}

inline hw_uint<16> denoiseb_rd9_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd9 read pattern: { denoiseb_update_0[d0, d1] -> raw[-1 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write31 = raw.raw_raw_update_0_write31_merged_banks_25.peek_2();
  return value_raw_raw_update_0_write31;
  return 0;
}

inline hw_uint<16> denoiseb_rd90_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd90 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd91_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd91 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd92_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd92 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd93_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd93 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd94_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd94 read pattern: { denoiseb_update_0[d0, d1] -> raw[4 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write4 = raw.raw_raw_update_0_write4_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write4;
  return 0;
}

inline hw_uint<16> denoiseb_rd95_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd95 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_261();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd96_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd96 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, -1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_196();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd97_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd97 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_131();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd98_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd98 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 1 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_66();
  return value_raw_raw_update_0_write5;
  return 0;
}

inline hw_uint<16> denoiseb_rd99_select(raw_cache& raw, int d0, int d1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // denoiseb_rd99 read pattern: { denoiseb_update_0[d0, d1] -> raw[5 + 32d0, 2 + d1] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Read schedule : { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
  // Write schedule: { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
  auto value_raw_raw_update_0_write5 = raw.raw_raw_update_0_write5_merged_banks_25.peek_1();
  return value_raw_raw_update_0_write5;
  return 0;
}

// # of bundles = 2
// denoiseb_update_0_read
//	denoiseb_rd0
//	denoiseb_rd1
//	denoiseb_rd2
//	denoiseb_rd3
//	denoiseb_rd4
//	denoiseb_rd5
//	denoiseb_rd6
//	denoiseb_rd7
//	denoiseb_rd8
//	denoiseb_rd9
//	denoiseb_rd10
//	denoiseb_rd11
//	denoiseb_rd12
//	denoiseb_rd13
//	denoiseb_rd14
//	denoiseb_rd15
//	denoiseb_rd16
//	denoiseb_rd17
//	denoiseb_rd18
//	denoiseb_rd19
//	denoiseb_rd20
//	denoiseb_rd21
//	denoiseb_rd22
//	denoiseb_rd23
//	denoiseb_rd24
//	denoiseb_rd25
//	denoiseb_rd26
//	denoiseb_rd27
//	denoiseb_rd28
//	denoiseb_rd29
//	denoiseb_rd30
//	denoiseb_rd31
//	denoiseb_rd32
//	denoiseb_rd33
//	denoiseb_rd34
//	denoiseb_rd35
//	denoiseb_rd36
//	denoiseb_rd37
//	denoiseb_rd38
//	denoiseb_rd39
//	denoiseb_rd40
//	denoiseb_rd41
//	denoiseb_rd42
//	denoiseb_rd43
//	denoiseb_rd44
//	denoiseb_rd45
//	denoiseb_rd46
//	denoiseb_rd47
//	denoiseb_rd48
//	denoiseb_rd49
//	denoiseb_rd50
//	denoiseb_rd51
//	denoiseb_rd52
//	denoiseb_rd53
//	denoiseb_rd54
//	denoiseb_rd55
//	denoiseb_rd56
//	denoiseb_rd57
//	denoiseb_rd58
//	denoiseb_rd59
//	denoiseb_rd60
//	denoiseb_rd61
//	denoiseb_rd62
//	denoiseb_rd63
//	denoiseb_rd64
//	denoiseb_rd65
//	denoiseb_rd66
//	denoiseb_rd67
//	denoiseb_rd68
//	denoiseb_rd69
//	denoiseb_rd70
//	denoiseb_rd71
//	denoiseb_rd72
//	denoiseb_rd73
//	denoiseb_rd74
//	denoiseb_rd75
//	denoiseb_rd76
//	denoiseb_rd77
//	denoiseb_rd78
//	denoiseb_rd79
//	denoiseb_rd80
//	denoiseb_rd81
//	denoiseb_rd82
//	denoiseb_rd83
//	denoiseb_rd84
//	denoiseb_rd85
//	denoiseb_rd86
//	denoiseb_rd87
//	denoiseb_rd88
//	denoiseb_rd89
//	denoiseb_rd90
//	denoiseb_rd91
//	denoiseb_rd92
//	denoiseb_rd93
//	denoiseb_rd94
//	denoiseb_rd95
//	denoiseb_rd96
//	denoiseb_rd97
//	denoiseb_rd98
//	denoiseb_rd99
//	denoiseb_rd100
//	denoiseb_rd101
//	denoiseb_rd102
//	denoiseb_rd103
//	denoiseb_rd104
//	denoiseb_rd105
//	denoiseb_rd106
//	denoiseb_rd107
//	denoiseb_rd108
//	denoiseb_rd109
//	denoiseb_rd110
//	denoiseb_rd111
//	denoiseb_rd112
//	denoiseb_rd113
//	denoiseb_rd114
//	denoiseb_rd115
//	denoiseb_rd116
//	denoiseb_rd117
//	denoiseb_rd118
//	denoiseb_rd119
//	denoiseb_rd120
//	denoiseb_rd121
//	denoiseb_rd122
//	denoiseb_rd123
//	denoiseb_rd124
//	denoiseb_rd125
//	denoiseb_rd126
//	denoiseb_rd127
//	denoiseb_rd128
//	denoiseb_rd129
//	denoiseb_rd130
//	denoiseb_rd131
//	denoiseb_rd132
//	denoiseb_rd133
//	denoiseb_rd134
//	denoiseb_rd135
//	denoiseb_rd136
//	denoiseb_rd137
//	denoiseb_rd138
//	denoiseb_rd139
//	denoiseb_rd140
//	denoiseb_rd141
//	denoiseb_rd142
//	denoiseb_rd143
//	denoiseb_rd144
//	denoiseb_rd145
//	denoiseb_rd146
//	denoiseb_rd147
//	denoiseb_rd148
//	denoiseb_rd149
//	denoiseb_rd150
//	denoiseb_rd151
//	denoiseb_rd152
//	denoiseb_rd153
//	denoiseb_rd154
//	denoiseb_rd155
//	denoiseb_rd156
//	denoiseb_rd157
//	denoiseb_rd158
//	denoiseb_rd159
//	denoiseb_rd160
//	denoiseb_rd161
//	denoiseb_rd162
//	denoiseb_rd163
//	denoiseb_rd164
//	denoiseb_rd165
//	denoiseb_rd166
//	denoiseb_rd167
//	denoiseb_rd168
//	denoiseb_rd169
//	denoiseb_rd170
//	denoiseb_rd171
//	denoiseb_rd172
//	denoiseb_rd173
//	denoiseb_rd174
//	denoiseb_rd175
//	denoiseb_rd176
//	denoiseb_rd177
//	denoiseb_rd178
//	denoiseb_rd179
//	denoiseb_rd180
//	denoiseb_rd181
//	denoiseb_rd182
//	denoiseb_rd183
//	denoiseb_rd184
//	denoiseb_rd185
//	denoiseb_rd186
//	denoiseb_rd187
//	denoiseb_rd188
//	denoiseb_rd189
//	denoiseb_rd190
//	denoiseb_rd191
//	denoiseb_rd192
//	denoiseb_rd193
//	denoiseb_rd194
//	denoiseb_rd195
//	denoiseb_rd196
//	denoiseb_rd197
//	denoiseb_rd198
//	denoiseb_rd199
//	denoiseb_rd200
//	denoiseb_rd201
//	denoiseb_rd202
//	denoiseb_rd203
//	denoiseb_rd204
//	denoiseb_rd205
//	denoiseb_rd206
//	denoiseb_rd207
//	denoiseb_rd208
//	denoiseb_rd209
//	denoiseb_rd210
//	denoiseb_rd211
//	denoiseb_rd212
//	denoiseb_rd213
//	denoiseb_rd214
//	denoiseb_rd215
//	denoiseb_rd216
//	denoiseb_rd217
//	denoiseb_rd218
//	denoiseb_rd219
//	denoiseb_rd220
//	denoiseb_rd221
//	denoiseb_rd222
//	denoiseb_rd223
//	denoiseb_rd224
//	denoiseb_rd225
//	denoiseb_rd226
//	denoiseb_rd227
//	denoiseb_rd228
//	denoiseb_rd229
//	denoiseb_rd230
//	denoiseb_rd231
//	denoiseb_rd232
//	denoiseb_rd233
//	denoiseb_rd234
//	denoiseb_rd235
//	denoiseb_rd236
//	denoiseb_rd237
//	denoiseb_rd238
//	denoiseb_rd239
//	denoiseb_rd240
//	denoiseb_rd241
//	denoiseb_rd242
//	denoiseb_rd243
//	denoiseb_rd244
//	denoiseb_rd245
//	denoiseb_rd246
//	denoiseb_rd247
//	denoiseb_rd248
//	denoiseb_rd249
//	denoiseb_rd250
//	denoiseb_rd251
//	denoiseb_rd252
//	denoiseb_rd253
//	denoiseb_rd254
//	denoiseb_rd255
//	denoiseb_rd256
//	denoiseb_rd257
//	denoiseb_rd258
//	denoiseb_rd259
//	denoiseb_rd260
//	denoiseb_rd261
//	denoiseb_rd262
//	denoiseb_rd263
//	denoiseb_rd264
//	denoiseb_rd265
//	denoiseb_rd266
//	denoiseb_rd267
//	denoiseb_rd268
//	denoiseb_rd269
//	denoiseb_rd270
//	denoiseb_rd271
//	denoiseb_rd272
//	denoiseb_rd273
//	denoiseb_rd274
//	denoiseb_rd275
//	denoiseb_rd276
//	denoiseb_rd277
//	denoiseb_rd278
//	denoiseb_rd279
//	denoiseb_rd280
//	denoiseb_rd281
//	denoiseb_rd282
//	denoiseb_rd283
//	denoiseb_rd284
//	denoiseb_rd285
//	denoiseb_rd286
//	denoiseb_rd287
//	denoiseb_rd288
//	denoiseb_rd289
//	denoiseb_rd290
//	denoiseb_rd291
//	denoiseb_rd292
//	denoiseb_rd293
//	denoiseb_rd294
//	denoiseb_rd295
//	denoiseb_rd296
//	denoiseb_rd297
//	denoiseb_rd298
//	denoiseb_rd299
//	denoiseb_rd300
//	denoiseb_rd301
//	denoiseb_rd302
//	denoiseb_rd303
//	denoiseb_rd304
//	denoiseb_rd305
//	denoiseb_rd306
//	denoiseb_rd307
//	denoiseb_rd308
//	denoiseb_rd309
//	denoiseb_rd310
//	denoiseb_rd311
//	denoiseb_rd312
//	denoiseb_rd313
//	denoiseb_rd314
//	denoiseb_rd315
//	denoiseb_rd316
//	denoiseb_rd317
//	denoiseb_rd318
//	denoiseb_rd319
//	denoiseb_rd320
//	denoiseb_rd321
//	denoiseb_rd322
//	denoiseb_rd323
//	denoiseb_rd324
//	denoiseb_rd325
//	denoiseb_rd326
//	denoiseb_rd327
//	denoiseb_rd328
//	denoiseb_rd329
//	denoiseb_rd330
//	denoiseb_rd331
//	denoiseb_rd332
//	denoiseb_rd333
//	denoiseb_rd334
//	denoiseb_rd335
//	denoiseb_rd336
//	denoiseb_rd337
//	denoiseb_rd338
//	denoiseb_rd339
//	denoiseb_rd340
//	denoiseb_rd341
//	denoiseb_rd342
//	denoiseb_rd343
//	denoiseb_rd344
//	denoiseb_rd345
//	denoiseb_rd346
//	denoiseb_rd347
//	denoiseb_rd348
//	denoiseb_rd349
//	denoiseb_rd350
//	denoiseb_rd351
//	denoiseb_rd352
//	denoiseb_rd353
//	denoiseb_rd354
//	denoiseb_rd355
//	denoiseb_rd356
//	denoiseb_rd357
//	denoiseb_rd358
//	denoiseb_rd359
//	denoiseb_rd360
//	denoiseb_rd361
//	denoiseb_rd362
//	denoiseb_rd363
//	denoiseb_rd364
//	denoiseb_rd365
//	denoiseb_rd366
//	denoiseb_rd367
//	denoiseb_rd368
//	denoiseb_rd369
//	denoiseb_rd370
//	denoiseb_rd371
//	denoiseb_rd372
//	denoiseb_rd373
//	denoiseb_rd374
//	denoiseb_rd375
//	denoiseb_rd376
//	denoiseb_rd377
//	denoiseb_rd378
//	denoiseb_rd379
//	denoiseb_rd380
//	denoiseb_rd381
//	denoiseb_rd382
//	denoiseb_rd383
//	denoiseb_rd384
//	denoiseb_rd385
//	denoiseb_rd386
//	denoiseb_rd387
//	denoiseb_rd388
//	denoiseb_rd389
//	denoiseb_rd390
//	denoiseb_rd391
//	denoiseb_rd392
//	denoiseb_rd393
//	denoiseb_rd394
//	denoiseb_rd395
//	denoiseb_rd396
//	denoiseb_rd397
//	denoiseb_rd398
//	denoiseb_rd399
//	denoiseb_rd400
//	denoiseb_rd401
//	denoiseb_rd402
//	denoiseb_rd403
//	denoiseb_rd404
//	denoiseb_rd405
//	denoiseb_rd406
//	denoiseb_rd407
//	denoiseb_rd408
//	denoiseb_rd409
//	denoiseb_rd410
//	denoiseb_rd411
//	denoiseb_rd412
//	denoiseb_rd413
//	denoiseb_rd414
//	denoiseb_rd415
//	denoiseb_rd416
//	denoiseb_rd417
//	denoiseb_rd418
//	denoiseb_rd419
//	denoiseb_rd420
//	denoiseb_rd421
//	denoiseb_rd422
//	denoiseb_rd423
//	denoiseb_rd424
//	denoiseb_rd425
//	denoiseb_rd426
//	denoiseb_rd427
//	denoiseb_rd428
//	denoiseb_rd429
//	denoiseb_rd430
//	denoiseb_rd431
//	denoiseb_rd432
//	denoiseb_rd433
//	denoiseb_rd434
//	denoiseb_rd435
//	denoiseb_rd436
//	denoiseb_rd437
//	denoiseb_rd438
//	denoiseb_rd439
//	denoiseb_rd440
//	denoiseb_rd441
//	denoiseb_rd442
//	denoiseb_rd443
//	denoiseb_rd444
//	denoiseb_rd445
//	denoiseb_rd446
//	denoiseb_rd447
//	denoiseb_rd448
//	denoiseb_rd449
//	denoiseb_rd450
//	denoiseb_rd451
//	denoiseb_rd452
//	denoiseb_rd453
//	denoiseb_rd454
//	denoiseb_rd455
//	denoiseb_rd456
//	denoiseb_rd457
//	denoiseb_rd458
//	denoiseb_rd459
//	denoiseb_rd460
//	denoiseb_rd461
//	denoiseb_rd462
//	denoiseb_rd463
//	denoiseb_rd464
//	denoiseb_rd465
//	denoiseb_rd466
//	denoiseb_rd467
//	denoiseb_rd468
//	denoiseb_rd469
//	denoiseb_rd470
//	denoiseb_rd471
//	denoiseb_rd472
//	denoiseb_rd473
//	denoiseb_rd474
//	denoiseb_rd475
//	denoiseb_rd476
//	denoiseb_rd477
//	denoiseb_rd478
//	denoiseb_rd479
//	denoiseb_rd480
//	denoiseb_rd481
//	denoiseb_rd482
//	denoiseb_rd483
//	denoiseb_rd484
//	denoiseb_rd485
//	denoiseb_rd486
//	denoiseb_rd487
//	denoiseb_rd488
//	denoiseb_rd489
//	denoiseb_rd490
//	denoiseb_rd491
//	denoiseb_rd492
//	denoiseb_rd493
//	denoiseb_rd494
//	denoiseb_rd495
//	denoiseb_rd496
//	denoiseb_rd497
//	denoiseb_rd498
//	denoiseb_rd499
//	denoiseb_rd500
//	denoiseb_rd501
//	denoiseb_rd502
//	denoiseb_rd503
//	denoiseb_rd504
//	denoiseb_rd505
//	denoiseb_rd506
//	denoiseb_rd507
//	denoiseb_rd508
//	denoiseb_rd509
//	denoiseb_rd510
//	denoiseb_rd511
//	denoiseb_rd512
//	denoiseb_rd513
//	denoiseb_rd514
//	denoiseb_rd515
//	denoiseb_rd516
//	denoiseb_rd517
//	denoiseb_rd518
//	denoiseb_rd519
//	denoiseb_rd520
//	denoiseb_rd521
//	denoiseb_rd522
//	denoiseb_rd523
//	denoiseb_rd524
//	denoiseb_rd525
//	denoiseb_rd526
//	denoiseb_rd527
//	denoiseb_rd528
//	denoiseb_rd529
//	denoiseb_rd530
//	denoiseb_rd531
//	denoiseb_rd532
//	denoiseb_rd533
//	denoiseb_rd534
//	denoiseb_rd535
//	denoiseb_rd536
//	denoiseb_rd537
//	denoiseb_rd538
//	denoiseb_rd539
//	denoiseb_rd540
//	denoiseb_rd541
//	denoiseb_rd542
//	denoiseb_rd543
//	denoiseb_rd544
//	denoiseb_rd545
//	denoiseb_rd546
//	denoiseb_rd547
//	denoiseb_rd548
//	denoiseb_rd549
//	denoiseb_rd550
//	denoiseb_rd551
//	denoiseb_rd552
//	denoiseb_rd553
//	denoiseb_rd554
//	denoiseb_rd555
//	denoiseb_rd556
//	denoiseb_rd557
//	denoiseb_rd558
//	denoiseb_rd559
//	denoiseb_rd560
//	denoiseb_rd561
//	denoiseb_rd562
//	denoiseb_rd563
//	denoiseb_rd564
//	denoiseb_rd565
//	denoiseb_rd566
//	denoiseb_rd567
//	denoiseb_rd568
//	denoiseb_rd569
//	denoiseb_rd570
//	denoiseb_rd571
//	denoiseb_rd572
//	denoiseb_rd573
//	denoiseb_rd574
//	denoiseb_rd575
//	denoiseb_rd576
//	denoiseb_rd577
//	denoiseb_rd578
//	denoiseb_rd579
//	denoiseb_rd580
//	denoiseb_rd581
//	denoiseb_rd582
//	denoiseb_rd583
//	denoiseb_rd584
//	denoiseb_rd585
//	denoiseb_rd586
//	denoiseb_rd587
//	denoiseb_rd588
//	denoiseb_rd589
//	denoiseb_rd590
//	denoiseb_rd591
//	denoiseb_rd592
//	denoiseb_rd593
//	denoiseb_rd594
//	denoiseb_rd595
//	denoiseb_rd596
//	denoiseb_rd597
//	denoiseb_rd598
//	denoiseb_rd599
//	denoiseb_rd600
//	denoiseb_rd601
//	denoiseb_rd602
//	denoiseb_rd603
//	denoiseb_rd604
//	denoiseb_rd605
//	denoiseb_rd606
//	denoiseb_rd607
//	denoiseb_rd608
//	denoiseb_rd609
//	denoiseb_rd610
//	denoiseb_rd611
//	denoiseb_rd612
//	denoiseb_rd613
//	denoiseb_rd614
//	denoiseb_rd615
//	denoiseb_rd616
//	denoiseb_rd617
//	denoiseb_rd618
//	denoiseb_rd619
//	denoiseb_rd620
//	denoiseb_rd621
//	denoiseb_rd622
//	denoiseb_rd623
//	denoiseb_rd624
//	denoiseb_rd625
//	denoiseb_rd626
//	denoiseb_rd627
//	denoiseb_rd628
//	denoiseb_rd629
//	denoiseb_rd630
//	denoiseb_rd631
//	denoiseb_rd632
//	denoiseb_rd633
//	denoiseb_rd634
//	denoiseb_rd635
//	denoiseb_rd636
//	denoiseb_rd637
//	denoiseb_rd638
//	denoiseb_rd639
//	denoiseb_rd640
//	denoiseb_rd641
//	denoiseb_rd642
//	denoiseb_rd643
//	denoiseb_rd644
//	denoiseb_rd645
//	denoiseb_rd646
//	denoiseb_rd647
//	denoiseb_rd648
//	denoiseb_rd649
//	denoiseb_rd650
//	denoiseb_rd651
//	denoiseb_rd652
//	denoiseb_rd653
//	denoiseb_rd654
//	denoiseb_rd655
//	denoiseb_rd656
//	denoiseb_rd657
//	denoiseb_rd658
//	denoiseb_rd659
//	denoiseb_rd660
//	denoiseb_rd661
//	denoiseb_rd662
//	denoiseb_rd663
//	denoiseb_rd664
//	denoiseb_rd665
//	denoiseb_rd666
//	denoiseb_rd667
//	denoiseb_rd668
//	denoiseb_rd669
//	denoiseb_rd670
//	denoiseb_rd671
//	denoiseb_rd672
//	denoiseb_rd673
//	denoiseb_rd674
//	denoiseb_rd675
//	denoiseb_rd676
//	denoiseb_rd677
//	denoiseb_rd678
//	denoiseb_rd679
//	denoiseb_rd680
//	denoiseb_rd681
//	denoiseb_rd682
//	denoiseb_rd683
//	denoiseb_rd684
//	denoiseb_rd685
//	denoiseb_rd686
//	denoiseb_rd687
//	denoiseb_rd688
//	denoiseb_rd689
//	denoiseb_rd690
//	denoiseb_rd691
//	denoiseb_rd692
//	denoiseb_rd693
//	denoiseb_rd694
//	denoiseb_rd695
//	denoiseb_rd696
//	denoiseb_rd697
//	denoiseb_rd698
//	denoiseb_rd699
//	denoiseb_rd700
//	denoiseb_rd701
//	denoiseb_rd702
//	denoiseb_rd703
//	denoiseb_rd704
//	denoiseb_rd705
//	denoiseb_rd706
//	denoiseb_rd707
//	denoiseb_rd708
//	denoiseb_rd709
//	denoiseb_rd710
//	denoiseb_rd711
//	denoiseb_rd712
//	denoiseb_rd713
//	denoiseb_rd714
//	denoiseb_rd715
//	denoiseb_rd716
//	denoiseb_rd717
//	denoiseb_rd718
//	denoiseb_rd719
//	denoiseb_rd720
//	denoiseb_rd721
//	denoiseb_rd722
//	denoiseb_rd723
//	denoiseb_rd724
//	denoiseb_rd725
//	denoiseb_rd726
//	denoiseb_rd727
//	denoiseb_rd728
//	denoiseb_rd729
//	denoiseb_rd730
//	denoiseb_rd731
//	denoiseb_rd732
//	denoiseb_rd733
//	denoiseb_rd734
//	denoiseb_rd735
//	denoiseb_rd736
//	denoiseb_rd737
//	denoiseb_rd738
//	denoiseb_rd739
//	denoiseb_rd740
//	denoiseb_rd741
//	denoiseb_rd742
//	denoiseb_rd743
//	denoiseb_rd744
//	denoiseb_rd745
//	denoiseb_rd746
//	denoiseb_rd747
//	denoiseb_rd748
//	denoiseb_rd749
//	denoiseb_rd750
//	denoiseb_rd751
//	denoiseb_rd752
//	denoiseb_rd753
//	denoiseb_rd754
//	denoiseb_rd755
//	denoiseb_rd756
//	denoiseb_rd757
//	denoiseb_rd758
//	denoiseb_rd759
//	denoiseb_rd760
//	denoiseb_rd761
//	denoiseb_rd762
//	denoiseb_rd763
//	denoiseb_rd764
//	denoiseb_rd765
//	denoiseb_rd766
//	denoiseb_rd767
//	denoiseb_rd768
//	denoiseb_rd769
//	denoiseb_rd770
//	denoiseb_rd771
//	denoiseb_rd772
//	denoiseb_rd773
//	denoiseb_rd774
//	denoiseb_rd775
//	denoiseb_rd776
//	denoiseb_rd777
//	denoiseb_rd778
//	denoiseb_rd779
//	denoiseb_rd780
//	denoiseb_rd781
//	denoiseb_rd782
//	denoiseb_rd783
//	denoiseb_rd784
//	denoiseb_rd785
//	denoiseb_rd786
//	denoiseb_rd787
//	denoiseb_rd788
//	denoiseb_rd789
//	denoiseb_rd790
//	denoiseb_rd791
//	denoiseb_rd792
//	denoiseb_rd793
//	denoiseb_rd794
//	denoiseb_rd795
//	denoiseb_rd796
//	denoiseb_rd797
//	denoiseb_rd798
//	denoiseb_rd799
inline hw_uint<12800> raw_denoiseb_update_0_read_bundle_read(raw_cache& raw, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 800
    // denoiseb_rd0
    // denoiseb_rd1
    // denoiseb_rd2
    // denoiseb_rd3
    // denoiseb_rd4
    // denoiseb_rd5
    // denoiseb_rd6
    // denoiseb_rd7
    // denoiseb_rd8
    // denoiseb_rd9
    // denoiseb_rd10
    // denoiseb_rd11
    // denoiseb_rd12
    // denoiseb_rd13
    // denoiseb_rd14
    // denoiseb_rd15
    // denoiseb_rd16
    // denoiseb_rd17
    // denoiseb_rd18
    // denoiseb_rd19
    // denoiseb_rd20
    // denoiseb_rd21
    // denoiseb_rd22
    // denoiseb_rd23
    // denoiseb_rd24
    // denoiseb_rd25
    // denoiseb_rd26
    // denoiseb_rd27
    // denoiseb_rd28
    // denoiseb_rd29
    // denoiseb_rd30
    // denoiseb_rd31
    // denoiseb_rd32
    // denoiseb_rd33
    // denoiseb_rd34
    // denoiseb_rd35
    // denoiseb_rd36
    // denoiseb_rd37
    // denoiseb_rd38
    // denoiseb_rd39
    // denoiseb_rd40
    // denoiseb_rd41
    // denoiseb_rd42
    // denoiseb_rd43
    // denoiseb_rd44
    // denoiseb_rd45
    // denoiseb_rd46
    // denoiseb_rd47
    // denoiseb_rd48
    // denoiseb_rd49
    // denoiseb_rd50
    // denoiseb_rd51
    // denoiseb_rd52
    // denoiseb_rd53
    // denoiseb_rd54
    // denoiseb_rd55
    // denoiseb_rd56
    // denoiseb_rd57
    // denoiseb_rd58
    // denoiseb_rd59
    // denoiseb_rd60
    // denoiseb_rd61
    // denoiseb_rd62
    // denoiseb_rd63
    // denoiseb_rd64
    // denoiseb_rd65
    // denoiseb_rd66
    // denoiseb_rd67
    // denoiseb_rd68
    // denoiseb_rd69
    // denoiseb_rd70
    // denoiseb_rd71
    // denoiseb_rd72
    // denoiseb_rd73
    // denoiseb_rd74
    // denoiseb_rd75
    // denoiseb_rd76
    // denoiseb_rd77
    // denoiseb_rd78
    // denoiseb_rd79
    // denoiseb_rd80
    // denoiseb_rd81
    // denoiseb_rd82
    // denoiseb_rd83
    // denoiseb_rd84
    // denoiseb_rd85
    // denoiseb_rd86
    // denoiseb_rd87
    // denoiseb_rd88
    // denoiseb_rd89
    // denoiseb_rd90
    // denoiseb_rd91
    // denoiseb_rd92
    // denoiseb_rd93
    // denoiseb_rd94
    // denoiseb_rd95
    // denoiseb_rd96
    // denoiseb_rd97
    // denoiseb_rd98
    // denoiseb_rd99
    // denoiseb_rd100
    // denoiseb_rd101
    // denoiseb_rd102
    // denoiseb_rd103
    // denoiseb_rd104
    // denoiseb_rd105
    // denoiseb_rd106
    // denoiseb_rd107
    // denoiseb_rd108
    // denoiseb_rd109
    // denoiseb_rd110
    // denoiseb_rd111
    // denoiseb_rd112
    // denoiseb_rd113
    // denoiseb_rd114
    // denoiseb_rd115
    // denoiseb_rd116
    // denoiseb_rd117
    // denoiseb_rd118
    // denoiseb_rd119
    // denoiseb_rd120
    // denoiseb_rd121
    // denoiseb_rd122
    // denoiseb_rd123
    // denoiseb_rd124
    // denoiseb_rd125
    // denoiseb_rd126
    // denoiseb_rd127
    // denoiseb_rd128
    // denoiseb_rd129
    // denoiseb_rd130
    // denoiseb_rd131
    // denoiseb_rd132
    // denoiseb_rd133
    // denoiseb_rd134
    // denoiseb_rd135
    // denoiseb_rd136
    // denoiseb_rd137
    // denoiseb_rd138
    // denoiseb_rd139
    // denoiseb_rd140
    // denoiseb_rd141
    // denoiseb_rd142
    // denoiseb_rd143
    // denoiseb_rd144
    // denoiseb_rd145
    // denoiseb_rd146
    // denoiseb_rd147
    // denoiseb_rd148
    // denoiseb_rd149
    // denoiseb_rd150
    // denoiseb_rd151
    // denoiseb_rd152
    // denoiseb_rd153
    // denoiseb_rd154
    // denoiseb_rd155
    // denoiseb_rd156
    // denoiseb_rd157
    // denoiseb_rd158
    // denoiseb_rd159
    // denoiseb_rd160
    // denoiseb_rd161
    // denoiseb_rd162
    // denoiseb_rd163
    // denoiseb_rd164
    // denoiseb_rd165
    // denoiseb_rd166
    // denoiseb_rd167
    // denoiseb_rd168
    // denoiseb_rd169
    // denoiseb_rd170
    // denoiseb_rd171
    // denoiseb_rd172
    // denoiseb_rd173
    // denoiseb_rd174
    // denoiseb_rd175
    // denoiseb_rd176
    // denoiseb_rd177
    // denoiseb_rd178
    // denoiseb_rd179
    // denoiseb_rd180
    // denoiseb_rd181
    // denoiseb_rd182
    // denoiseb_rd183
    // denoiseb_rd184
    // denoiseb_rd185
    // denoiseb_rd186
    // denoiseb_rd187
    // denoiseb_rd188
    // denoiseb_rd189
    // denoiseb_rd190
    // denoiseb_rd191
    // denoiseb_rd192
    // denoiseb_rd193
    // denoiseb_rd194
    // denoiseb_rd195
    // denoiseb_rd196
    // denoiseb_rd197
    // denoiseb_rd198
    // denoiseb_rd199
    // denoiseb_rd200
    // denoiseb_rd201
    // denoiseb_rd202
    // denoiseb_rd203
    // denoiseb_rd204
    // denoiseb_rd205
    // denoiseb_rd206
    // denoiseb_rd207
    // denoiseb_rd208
    // denoiseb_rd209
    // denoiseb_rd210
    // denoiseb_rd211
    // denoiseb_rd212
    // denoiseb_rd213
    // denoiseb_rd214
    // denoiseb_rd215
    // denoiseb_rd216
    // denoiseb_rd217
    // denoiseb_rd218
    // denoiseb_rd219
    // denoiseb_rd220
    // denoiseb_rd221
    // denoiseb_rd222
    // denoiseb_rd223
    // denoiseb_rd224
    // denoiseb_rd225
    // denoiseb_rd226
    // denoiseb_rd227
    // denoiseb_rd228
    // denoiseb_rd229
    // denoiseb_rd230
    // denoiseb_rd231
    // denoiseb_rd232
    // denoiseb_rd233
    // denoiseb_rd234
    // denoiseb_rd235
    // denoiseb_rd236
    // denoiseb_rd237
    // denoiseb_rd238
    // denoiseb_rd239
    // denoiseb_rd240
    // denoiseb_rd241
    // denoiseb_rd242
    // denoiseb_rd243
    // denoiseb_rd244
    // denoiseb_rd245
    // denoiseb_rd246
    // denoiseb_rd247
    // denoiseb_rd248
    // denoiseb_rd249
    // denoiseb_rd250
    // denoiseb_rd251
    // denoiseb_rd252
    // denoiseb_rd253
    // denoiseb_rd254
    // denoiseb_rd255
    // denoiseb_rd256
    // denoiseb_rd257
    // denoiseb_rd258
    // denoiseb_rd259
    // denoiseb_rd260
    // denoiseb_rd261
    // denoiseb_rd262
    // denoiseb_rd263
    // denoiseb_rd264
    // denoiseb_rd265
    // denoiseb_rd266
    // denoiseb_rd267
    // denoiseb_rd268
    // denoiseb_rd269
    // denoiseb_rd270
    // denoiseb_rd271
    // denoiseb_rd272
    // denoiseb_rd273
    // denoiseb_rd274
    // denoiseb_rd275
    // denoiseb_rd276
    // denoiseb_rd277
    // denoiseb_rd278
    // denoiseb_rd279
    // denoiseb_rd280
    // denoiseb_rd281
    // denoiseb_rd282
    // denoiseb_rd283
    // denoiseb_rd284
    // denoiseb_rd285
    // denoiseb_rd286
    // denoiseb_rd287
    // denoiseb_rd288
    // denoiseb_rd289
    // denoiseb_rd290
    // denoiseb_rd291
    // denoiseb_rd292
    // denoiseb_rd293
    // denoiseb_rd294
    // denoiseb_rd295
    // denoiseb_rd296
    // denoiseb_rd297
    // denoiseb_rd298
    // denoiseb_rd299
    // denoiseb_rd300
    // denoiseb_rd301
    // denoiseb_rd302
    // denoiseb_rd303
    // denoiseb_rd304
    // denoiseb_rd305
    // denoiseb_rd306
    // denoiseb_rd307
    // denoiseb_rd308
    // denoiseb_rd309
    // denoiseb_rd310
    // denoiseb_rd311
    // denoiseb_rd312
    // denoiseb_rd313
    // denoiseb_rd314
    // denoiseb_rd315
    // denoiseb_rd316
    // denoiseb_rd317
    // denoiseb_rd318
    // denoiseb_rd319
    // denoiseb_rd320
    // denoiseb_rd321
    // denoiseb_rd322
    // denoiseb_rd323
    // denoiseb_rd324
    // denoiseb_rd325
    // denoiseb_rd326
    // denoiseb_rd327
    // denoiseb_rd328
    // denoiseb_rd329
    // denoiseb_rd330
    // denoiseb_rd331
    // denoiseb_rd332
    // denoiseb_rd333
    // denoiseb_rd334
    // denoiseb_rd335
    // denoiseb_rd336
    // denoiseb_rd337
    // denoiseb_rd338
    // denoiseb_rd339
    // denoiseb_rd340
    // denoiseb_rd341
    // denoiseb_rd342
    // denoiseb_rd343
    // denoiseb_rd344
    // denoiseb_rd345
    // denoiseb_rd346
    // denoiseb_rd347
    // denoiseb_rd348
    // denoiseb_rd349
    // denoiseb_rd350
    // denoiseb_rd351
    // denoiseb_rd352
    // denoiseb_rd353
    // denoiseb_rd354
    // denoiseb_rd355
    // denoiseb_rd356
    // denoiseb_rd357
    // denoiseb_rd358
    // denoiseb_rd359
    // denoiseb_rd360
    // denoiseb_rd361
    // denoiseb_rd362
    // denoiseb_rd363
    // denoiseb_rd364
    // denoiseb_rd365
    // denoiseb_rd366
    // denoiseb_rd367
    // denoiseb_rd368
    // denoiseb_rd369
    // denoiseb_rd370
    // denoiseb_rd371
    // denoiseb_rd372
    // denoiseb_rd373
    // denoiseb_rd374
    // denoiseb_rd375
    // denoiseb_rd376
    // denoiseb_rd377
    // denoiseb_rd378
    // denoiseb_rd379
    // denoiseb_rd380
    // denoiseb_rd381
    // denoiseb_rd382
    // denoiseb_rd383
    // denoiseb_rd384
    // denoiseb_rd385
    // denoiseb_rd386
    // denoiseb_rd387
    // denoiseb_rd388
    // denoiseb_rd389
    // denoiseb_rd390
    // denoiseb_rd391
    // denoiseb_rd392
    // denoiseb_rd393
    // denoiseb_rd394
    // denoiseb_rd395
    // denoiseb_rd396
    // denoiseb_rd397
    // denoiseb_rd398
    // denoiseb_rd399
    // denoiseb_rd400
    // denoiseb_rd401
    // denoiseb_rd402
    // denoiseb_rd403
    // denoiseb_rd404
    // denoiseb_rd405
    // denoiseb_rd406
    // denoiseb_rd407
    // denoiseb_rd408
    // denoiseb_rd409
    // denoiseb_rd410
    // denoiseb_rd411
    // denoiseb_rd412
    // denoiseb_rd413
    // denoiseb_rd414
    // denoiseb_rd415
    // denoiseb_rd416
    // denoiseb_rd417
    // denoiseb_rd418
    // denoiseb_rd419
    // denoiseb_rd420
    // denoiseb_rd421
    // denoiseb_rd422
    // denoiseb_rd423
    // denoiseb_rd424
    // denoiseb_rd425
    // denoiseb_rd426
    // denoiseb_rd427
    // denoiseb_rd428
    // denoiseb_rd429
    // denoiseb_rd430
    // denoiseb_rd431
    // denoiseb_rd432
    // denoiseb_rd433
    // denoiseb_rd434
    // denoiseb_rd435
    // denoiseb_rd436
    // denoiseb_rd437
    // denoiseb_rd438
    // denoiseb_rd439
    // denoiseb_rd440
    // denoiseb_rd441
    // denoiseb_rd442
    // denoiseb_rd443
    // denoiseb_rd444
    // denoiseb_rd445
    // denoiseb_rd446
    // denoiseb_rd447
    // denoiseb_rd448
    // denoiseb_rd449
    // denoiseb_rd450
    // denoiseb_rd451
    // denoiseb_rd452
    // denoiseb_rd453
    // denoiseb_rd454
    // denoiseb_rd455
    // denoiseb_rd456
    // denoiseb_rd457
    // denoiseb_rd458
    // denoiseb_rd459
    // denoiseb_rd460
    // denoiseb_rd461
    // denoiseb_rd462
    // denoiseb_rd463
    // denoiseb_rd464
    // denoiseb_rd465
    // denoiseb_rd466
    // denoiseb_rd467
    // denoiseb_rd468
    // denoiseb_rd469
    // denoiseb_rd470
    // denoiseb_rd471
    // denoiseb_rd472
    // denoiseb_rd473
    // denoiseb_rd474
    // denoiseb_rd475
    // denoiseb_rd476
    // denoiseb_rd477
    // denoiseb_rd478
    // denoiseb_rd479
    // denoiseb_rd480
    // denoiseb_rd481
    // denoiseb_rd482
    // denoiseb_rd483
    // denoiseb_rd484
    // denoiseb_rd485
    // denoiseb_rd486
    // denoiseb_rd487
    // denoiseb_rd488
    // denoiseb_rd489
    // denoiseb_rd490
    // denoiseb_rd491
    // denoiseb_rd492
    // denoiseb_rd493
    // denoiseb_rd494
    // denoiseb_rd495
    // denoiseb_rd496
    // denoiseb_rd497
    // denoiseb_rd498
    // denoiseb_rd499
    // denoiseb_rd500
    // denoiseb_rd501
    // denoiseb_rd502
    // denoiseb_rd503
    // denoiseb_rd504
    // denoiseb_rd505
    // denoiseb_rd506
    // denoiseb_rd507
    // denoiseb_rd508
    // denoiseb_rd509
    // denoiseb_rd510
    // denoiseb_rd511
    // denoiseb_rd512
    // denoiseb_rd513
    // denoiseb_rd514
    // denoiseb_rd515
    // denoiseb_rd516
    // denoiseb_rd517
    // denoiseb_rd518
    // denoiseb_rd519
    // denoiseb_rd520
    // denoiseb_rd521
    // denoiseb_rd522
    // denoiseb_rd523
    // denoiseb_rd524
    // denoiseb_rd525
    // denoiseb_rd526
    // denoiseb_rd527
    // denoiseb_rd528
    // denoiseb_rd529
    // denoiseb_rd530
    // denoiseb_rd531
    // denoiseb_rd532
    // denoiseb_rd533
    // denoiseb_rd534
    // denoiseb_rd535
    // denoiseb_rd536
    // denoiseb_rd537
    // denoiseb_rd538
    // denoiseb_rd539
    // denoiseb_rd540
    // denoiseb_rd541
    // denoiseb_rd542
    // denoiseb_rd543
    // denoiseb_rd544
    // denoiseb_rd545
    // denoiseb_rd546
    // denoiseb_rd547
    // denoiseb_rd548
    // denoiseb_rd549
    // denoiseb_rd550
    // denoiseb_rd551
    // denoiseb_rd552
    // denoiseb_rd553
    // denoiseb_rd554
    // denoiseb_rd555
    // denoiseb_rd556
    // denoiseb_rd557
    // denoiseb_rd558
    // denoiseb_rd559
    // denoiseb_rd560
    // denoiseb_rd561
    // denoiseb_rd562
    // denoiseb_rd563
    // denoiseb_rd564
    // denoiseb_rd565
    // denoiseb_rd566
    // denoiseb_rd567
    // denoiseb_rd568
    // denoiseb_rd569
    // denoiseb_rd570
    // denoiseb_rd571
    // denoiseb_rd572
    // denoiseb_rd573
    // denoiseb_rd574
    // denoiseb_rd575
    // denoiseb_rd576
    // denoiseb_rd577
    // denoiseb_rd578
    // denoiseb_rd579
    // denoiseb_rd580
    // denoiseb_rd581
    // denoiseb_rd582
    // denoiseb_rd583
    // denoiseb_rd584
    // denoiseb_rd585
    // denoiseb_rd586
    // denoiseb_rd587
    // denoiseb_rd588
    // denoiseb_rd589
    // denoiseb_rd590
    // denoiseb_rd591
    // denoiseb_rd592
    // denoiseb_rd593
    // denoiseb_rd594
    // denoiseb_rd595
    // denoiseb_rd596
    // denoiseb_rd597
    // denoiseb_rd598
    // denoiseb_rd599
    // denoiseb_rd600
    // denoiseb_rd601
    // denoiseb_rd602
    // denoiseb_rd603
    // denoiseb_rd604
    // denoiseb_rd605
    // denoiseb_rd606
    // denoiseb_rd607
    // denoiseb_rd608
    // denoiseb_rd609
    // denoiseb_rd610
    // denoiseb_rd611
    // denoiseb_rd612
    // denoiseb_rd613
    // denoiseb_rd614
    // denoiseb_rd615
    // denoiseb_rd616
    // denoiseb_rd617
    // denoiseb_rd618
    // denoiseb_rd619
    // denoiseb_rd620
    // denoiseb_rd621
    // denoiseb_rd622
    // denoiseb_rd623
    // denoiseb_rd624
    // denoiseb_rd625
    // denoiseb_rd626
    // denoiseb_rd627
    // denoiseb_rd628
    // denoiseb_rd629
    // denoiseb_rd630
    // denoiseb_rd631
    // denoiseb_rd632
    // denoiseb_rd633
    // denoiseb_rd634
    // denoiseb_rd635
    // denoiseb_rd636
    // denoiseb_rd637
    // denoiseb_rd638
    // denoiseb_rd639
    // denoiseb_rd640
    // denoiseb_rd641
    // denoiseb_rd642
    // denoiseb_rd643
    // denoiseb_rd644
    // denoiseb_rd645
    // denoiseb_rd646
    // denoiseb_rd647
    // denoiseb_rd648
    // denoiseb_rd649
    // denoiseb_rd650
    // denoiseb_rd651
    // denoiseb_rd652
    // denoiseb_rd653
    // denoiseb_rd654
    // denoiseb_rd655
    // denoiseb_rd656
    // denoiseb_rd657
    // denoiseb_rd658
    // denoiseb_rd659
    // denoiseb_rd660
    // denoiseb_rd661
    // denoiseb_rd662
    // denoiseb_rd663
    // denoiseb_rd664
    // denoiseb_rd665
    // denoiseb_rd666
    // denoiseb_rd667
    // denoiseb_rd668
    // denoiseb_rd669
    // denoiseb_rd670
    // denoiseb_rd671
    // denoiseb_rd672
    // denoiseb_rd673
    // denoiseb_rd674
    // denoiseb_rd675
    // denoiseb_rd676
    // denoiseb_rd677
    // denoiseb_rd678
    // denoiseb_rd679
    // denoiseb_rd680
    // denoiseb_rd681
    // denoiseb_rd682
    // denoiseb_rd683
    // denoiseb_rd684
    // denoiseb_rd685
    // denoiseb_rd686
    // denoiseb_rd687
    // denoiseb_rd688
    // denoiseb_rd689
    // denoiseb_rd690
    // denoiseb_rd691
    // denoiseb_rd692
    // denoiseb_rd693
    // denoiseb_rd694
    // denoiseb_rd695
    // denoiseb_rd696
    // denoiseb_rd697
    // denoiseb_rd698
    // denoiseb_rd699
    // denoiseb_rd700
    // denoiseb_rd701
    // denoiseb_rd702
    // denoiseb_rd703
    // denoiseb_rd704
    // denoiseb_rd705
    // denoiseb_rd706
    // denoiseb_rd707
    // denoiseb_rd708
    // denoiseb_rd709
    // denoiseb_rd710
    // denoiseb_rd711
    // denoiseb_rd712
    // denoiseb_rd713
    // denoiseb_rd714
    // denoiseb_rd715
    // denoiseb_rd716
    // denoiseb_rd717
    // denoiseb_rd718
    // denoiseb_rd719
    // denoiseb_rd720
    // denoiseb_rd721
    // denoiseb_rd722
    // denoiseb_rd723
    // denoiseb_rd724
    // denoiseb_rd725
    // denoiseb_rd726
    // denoiseb_rd727
    // denoiseb_rd728
    // denoiseb_rd729
    // denoiseb_rd730
    // denoiseb_rd731
    // denoiseb_rd732
    // denoiseb_rd733
    // denoiseb_rd734
    // denoiseb_rd735
    // denoiseb_rd736
    // denoiseb_rd737
    // denoiseb_rd738
    // denoiseb_rd739
    // denoiseb_rd740
    // denoiseb_rd741
    // denoiseb_rd742
    // denoiseb_rd743
    // denoiseb_rd744
    // denoiseb_rd745
    // denoiseb_rd746
    // denoiseb_rd747
    // denoiseb_rd748
    // denoiseb_rd749
    // denoiseb_rd750
    // denoiseb_rd751
    // denoiseb_rd752
    // denoiseb_rd753
    // denoiseb_rd754
    // denoiseb_rd755
    // denoiseb_rd756
    // denoiseb_rd757
    // denoiseb_rd758
    // denoiseb_rd759
    // denoiseb_rd760
    // denoiseb_rd761
    // denoiseb_rd762
    // denoiseb_rd763
    // denoiseb_rd764
    // denoiseb_rd765
    // denoiseb_rd766
    // denoiseb_rd767
    // denoiseb_rd768
    // denoiseb_rd769
    // denoiseb_rd770
    // denoiseb_rd771
    // denoiseb_rd772
    // denoiseb_rd773
    // denoiseb_rd774
    // denoiseb_rd775
    // denoiseb_rd776
    // denoiseb_rd777
    // denoiseb_rd778
    // denoiseb_rd779
    // denoiseb_rd780
    // denoiseb_rd781
    // denoiseb_rd782
    // denoiseb_rd783
    // denoiseb_rd784
    // denoiseb_rd785
    // denoiseb_rd786
    // denoiseb_rd787
    // denoiseb_rd788
    // denoiseb_rd789
    // denoiseb_rd790
    // denoiseb_rd791
    // denoiseb_rd792
    // denoiseb_rd793
    // denoiseb_rd794
    // denoiseb_rd795
    // denoiseb_rd796
    // denoiseb_rd797
    // denoiseb_rd798
    // denoiseb_rd799

	hw_uint<12800> result;
	hw_uint<16> denoiseb_rd0_res = denoiseb_rd0_select(raw, d0, d1, dynamic_address);
	set_at<0, 12800>(result, denoiseb_rd0_res);
	hw_uint<16> denoiseb_rd1_res = denoiseb_rd1_select(raw, d0, d1, dynamic_address);
	set_at<16, 12800>(result, denoiseb_rd1_res);
	hw_uint<16> denoiseb_rd2_res = denoiseb_rd2_select(raw, d0, d1, dynamic_address);
	set_at<32, 12800>(result, denoiseb_rd2_res);
	hw_uint<16> denoiseb_rd3_res = denoiseb_rd3_select(raw, d0, d1, dynamic_address);
	set_at<48, 12800>(result, denoiseb_rd3_res);
	hw_uint<16> denoiseb_rd4_res = denoiseb_rd4_select(raw, d0, d1, dynamic_address);
	set_at<64, 12800>(result, denoiseb_rd4_res);
	hw_uint<16> denoiseb_rd5_res = denoiseb_rd5_select(raw, d0, d1, dynamic_address);
	set_at<80, 12800>(result, denoiseb_rd5_res);
	hw_uint<16> denoiseb_rd6_res = denoiseb_rd6_select(raw, d0, d1, dynamic_address);
	set_at<96, 12800>(result, denoiseb_rd6_res);
	hw_uint<16> denoiseb_rd7_res = denoiseb_rd7_select(raw, d0, d1, dynamic_address);
	set_at<112, 12800>(result, denoiseb_rd7_res);
	hw_uint<16> denoiseb_rd8_res = denoiseb_rd8_select(raw, d0, d1, dynamic_address);
	set_at<128, 12800>(result, denoiseb_rd8_res);
	hw_uint<16> denoiseb_rd9_res = denoiseb_rd9_select(raw, d0, d1, dynamic_address);
	set_at<144, 12800>(result, denoiseb_rd9_res);
	hw_uint<16> denoiseb_rd10_res = denoiseb_rd10_select(raw, d0, d1, dynamic_address);
	set_at<160, 12800>(result, denoiseb_rd10_res);
	hw_uint<16> denoiseb_rd11_res = denoiseb_rd11_select(raw, d0, d1, dynamic_address);
	set_at<176, 12800>(result, denoiseb_rd11_res);
	hw_uint<16> denoiseb_rd12_res = denoiseb_rd12_select(raw, d0, d1, dynamic_address);
	set_at<192, 12800>(result, denoiseb_rd12_res);
	hw_uint<16> denoiseb_rd13_res = denoiseb_rd13_select(raw, d0, d1, dynamic_address);
	set_at<208, 12800>(result, denoiseb_rd13_res);
	hw_uint<16> denoiseb_rd14_res = denoiseb_rd14_select(raw, d0, d1, dynamic_address);
	set_at<224, 12800>(result, denoiseb_rd14_res);
	hw_uint<16> denoiseb_rd15_res = denoiseb_rd15_select(raw, d0, d1, dynamic_address);
	set_at<240, 12800>(result, denoiseb_rd15_res);
	hw_uint<16> denoiseb_rd16_res = denoiseb_rd16_select(raw, d0, d1, dynamic_address);
	set_at<256, 12800>(result, denoiseb_rd16_res);
	hw_uint<16> denoiseb_rd17_res = denoiseb_rd17_select(raw, d0, d1, dynamic_address);
	set_at<272, 12800>(result, denoiseb_rd17_res);
	hw_uint<16> denoiseb_rd18_res = denoiseb_rd18_select(raw, d0, d1, dynamic_address);
	set_at<288, 12800>(result, denoiseb_rd18_res);
	hw_uint<16> denoiseb_rd19_res = denoiseb_rd19_select(raw, d0, d1, dynamic_address);
	set_at<304, 12800>(result, denoiseb_rd19_res);
	hw_uint<16> denoiseb_rd20_res = denoiseb_rd20_select(raw, d0, d1, dynamic_address);
	set_at<320, 12800>(result, denoiseb_rd20_res);
	hw_uint<16> denoiseb_rd21_res = denoiseb_rd21_select(raw, d0, d1, dynamic_address);
	set_at<336, 12800>(result, denoiseb_rd21_res);
	hw_uint<16> denoiseb_rd22_res = denoiseb_rd22_select(raw, d0, d1, dynamic_address);
	set_at<352, 12800>(result, denoiseb_rd22_res);
	hw_uint<16> denoiseb_rd23_res = denoiseb_rd23_select(raw, d0, d1, dynamic_address);
	set_at<368, 12800>(result, denoiseb_rd23_res);
	hw_uint<16> denoiseb_rd24_res = denoiseb_rd24_select(raw, d0, d1, dynamic_address);
	set_at<384, 12800>(result, denoiseb_rd24_res);
	hw_uint<16> denoiseb_rd25_res = denoiseb_rd25_select(raw, d0, d1, dynamic_address);
	set_at<400, 12800>(result, denoiseb_rd25_res);
	hw_uint<16> denoiseb_rd26_res = denoiseb_rd26_select(raw, d0, d1, dynamic_address);
	set_at<416, 12800>(result, denoiseb_rd26_res);
	hw_uint<16> denoiseb_rd27_res = denoiseb_rd27_select(raw, d0, d1, dynamic_address);
	set_at<432, 12800>(result, denoiseb_rd27_res);
	hw_uint<16> denoiseb_rd28_res = denoiseb_rd28_select(raw, d0, d1, dynamic_address);
	set_at<448, 12800>(result, denoiseb_rd28_res);
	hw_uint<16> denoiseb_rd29_res = denoiseb_rd29_select(raw, d0, d1, dynamic_address);
	set_at<464, 12800>(result, denoiseb_rd29_res);
	hw_uint<16> denoiseb_rd30_res = denoiseb_rd30_select(raw, d0, d1, dynamic_address);
	set_at<480, 12800>(result, denoiseb_rd30_res);
	hw_uint<16> denoiseb_rd31_res = denoiseb_rd31_select(raw, d0, d1, dynamic_address);
	set_at<496, 12800>(result, denoiseb_rd31_res);
	hw_uint<16> denoiseb_rd32_res = denoiseb_rd32_select(raw, d0, d1, dynamic_address);
	set_at<512, 12800>(result, denoiseb_rd32_res);
	hw_uint<16> denoiseb_rd33_res = denoiseb_rd33_select(raw, d0, d1, dynamic_address);
	set_at<528, 12800>(result, denoiseb_rd33_res);
	hw_uint<16> denoiseb_rd34_res = denoiseb_rd34_select(raw, d0, d1, dynamic_address);
	set_at<544, 12800>(result, denoiseb_rd34_res);
	hw_uint<16> denoiseb_rd35_res = denoiseb_rd35_select(raw, d0, d1, dynamic_address);
	set_at<560, 12800>(result, denoiseb_rd35_res);
	hw_uint<16> denoiseb_rd36_res = denoiseb_rd36_select(raw, d0, d1, dynamic_address);
	set_at<576, 12800>(result, denoiseb_rd36_res);
	hw_uint<16> denoiseb_rd37_res = denoiseb_rd37_select(raw, d0, d1, dynamic_address);
	set_at<592, 12800>(result, denoiseb_rd37_res);
	hw_uint<16> denoiseb_rd38_res = denoiseb_rd38_select(raw, d0, d1, dynamic_address);
	set_at<608, 12800>(result, denoiseb_rd38_res);
	hw_uint<16> denoiseb_rd39_res = denoiseb_rd39_select(raw, d0, d1, dynamic_address);
	set_at<624, 12800>(result, denoiseb_rd39_res);
	hw_uint<16> denoiseb_rd40_res = denoiseb_rd40_select(raw, d0, d1, dynamic_address);
	set_at<640, 12800>(result, denoiseb_rd40_res);
	hw_uint<16> denoiseb_rd41_res = denoiseb_rd41_select(raw, d0, d1, dynamic_address);
	set_at<656, 12800>(result, denoiseb_rd41_res);
	hw_uint<16> denoiseb_rd42_res = denoiseb_rd42_select(raw, d0, d1, dynamic_address);
	set_at<672, 12800>(result, denoiseb_rd42_res);
	hw_uint<16> denoiseb_rd43_res = denoiseb_rd43_select(raw, d0, d1, dynamic_address);
	set_at<688, 12800>(result, denoiseb_rd43_res);
	hw_uint<16> denoiseb_rd44_res = denoiseb_rd44_select(raw, d0, d1, dynamic_address);
	set_at<704, 12800>(result, denoiseb_rd44_res);
	hw_uint<16> denoiseb_rd45_res = denoiseb_rd45_select(raw, d0, d1, dynamic_address);
	set_at<720, 12800>(result, denoiseb_rd45_res);
	hw_uint<16> denoiseb_rd46_res = denoiseb_rd46_select(raw, d0, d1, dynamic_address);
	set_at<736, 12800>(result, denoiseb_rd46_res);
	hw_uint<16> denoiseb_rd47_res = denoiseb_rd47_select(raw, d0, d1, dynamic_address);
	set_at<752, 12800>(result, denoiseb_rd47_res);
	hw_uint<16> denoiseb_rd48_res = denoiseb_rd48_select(raw, d0, d1, dynamic_address);
	set_at<768, 12800>(result, denoiseb_rd48_res);
	hw_uint<16> denoiseb_rd49_res = denoiseb_rd49_select(raw, d0, d1, dynamic_address);
	set_at<784, 12800>(result, denoiseb_rd49_res);
	hw_uint<16> denoiseb_rd50_res = denoiseb_rd50_select(raw, d0, d1, dynamic_address);
	set_at<800, 12800>(result, denoiseb_rd50_res);
	hw_uint<16> denoiseb_rd51_res = denoiseb_rd51_select(raw, d0, d1, dynamic_address);
	set_at<816, 12800>(result, denoiseb_rd51_res);
	hw_uint<16> denoiseb_rd52_res = denoiseb_rd52_select(raw, d0, d1, dynamic_address);
	set_at<832, 12800>(result, denoiseb_rd52_res);
	hw_uint<16> denoiseb_rd53_res = denoiseb_rd53_select(raw, d0, d1, dynamic_address);
	set_at<848, 12800>(result, denoiseb_rd53_res);
	hw_uint<16> denoiseb_rd54_res = denoiseb_rd54_select(raw, d0, d1, dynamic_address);
	set_at<864, 12800>(result, denoiseb_rd54_res);
	hw_uint<16> denoiseb_rd55_res = denoiseb_rd55_select(raw, d0, d1, dynamic_address);
	set_at<880, 12800>(result, denoiseb_rd55_res);
	hw_uint<16> denoiseb_rd56_res = denoiseb_rd56_select(raw, d0, d1, dynamic_address);
	set_at<896, 12800>(result, denoiseb_rd56_res);
	hw_uint<16> denoiseb_rd57_res = denoiseb_rd57_select(raw, d0, d1, dynamic_address);
	set_at<912, 12800>(result, denoiseb_rd57_res);
	hw_uint<16> denoiseb_rd58_res = denoiseb_rd58_select(raw, d0, d1, dynamic_address);
	set_at<928, 12800>(result, denoiseb_rd58_res);
	hw_uint<16> denoiseb_rd59_res = denoiseb_rd59_select(raw, d0, d1, dynamic_address);
	set_at<944, 12800>(result, denoiseb_rd59_res);
	hw_uint<16> denoiseb_rd60_res = denoiseb_rd60_select(raw, d0, d1, dynamic_address);
	set_at<960, 12800>(result, denoiseb_rd60_res);
	hw_uint<16> denoiseb_rd61_res = denoiseb_rd61_select(raw, d0, d1, dynamic_address);
	set_at<976, 12800>(result, denoiseb_rd61_res);
	hw_uint<16> denoiseb_rd62_res = denoiseb_rd62_select(raw, d0, d1, dynamic_address);
	set_at<992, 12800>(result, denoiseb_rd62_res);
	hw_uint<16> denoiseb_rd63_res = denoiseb_rd63_select(raw, d0, d1, dynamic_address);
	set_at<1008, 12800>(result, denoiseb_rd63_res);
	hw_uint<16> denoiseb_rd64_res = denoiseb_rd64_select(raw, d0, d1, dynamic_address);
	set_at<1024, 12800>(result, denoiseb_rd64_res);
	hw_uint<16> denoiseb_rd65_res = denoiseb_rd65_select(raw, d0, d1, dynamic_address);
	set_at<1040, 12800>(result, denoiseb_rd65_res);
	hw_uint<16> denoiseb_rd66_res = denoiseb_rd66_select(raw, d0, d1, dynamic_address);
	set_at<1056, 12800>(result, denoiseb_rd66_res);
	hw_uint<16> denoiseb_rd67_res = denoiseb_rd67_select(raw, d0, d1, dynamic_address);
	set_at<1072, 12800>(result, denoiseb_rd67_res);
	hw_uint<16> denoiseb_rd68_res = denoiseb_rd68_select(raw, d0, d1, dynamic_address);
	set_at<1088, 12800>(result, denoiseb_rd68_res);
	hw_uint<16> denoiseb_rd69_res = denoiseb_rd69_select(raw, d0, d1, dynamic_address);
	set_at<1104, 12800>(result, denoiseb_rd69_res);
	hw_uint<16> denoiseb_rd70_res = denoiseb_rd70_select(raw, d0, d1, dynamic_address);
	set_at<1120, 12800>(result, denoiseb_rd70_res);
	hw_uint<16> denoiseb_rd71_res = denoiseb_rd71_select(raw, d0, d1, dynamic_address);
	set_at<1136, 12800>(result, denoiseb_rd71_res);
	hw_uint<16> denoiseb_rd72_res = denoiseb_rd72_select(raw, d0, d1, dynamic_address);
	set_at<1152, 12800>(result, denoiseb_rd72_res);
	hw_uint<16> denoiseb_rd73_res = denoiseb_rd73_select(raw, d0, d1, dynamic_address);
	set_at<1168, 12800>(result, denoiseb_rd73_res);
	hw_uint<16> denoiseb_rd74_res = denoiseb_rd74_select(raw, d0, d1, dynamic_address);
	set_at<1184, 12800>(result, denoiseb_rd74_res);
	hw_uint<16> denoiseb_rd75_res = denoiseb_rd75_select(raw, d0, d1, dynamic_address);
	set_at<1200, 12800>(result, denoiseb_rd75_res);
	hw_uint<16> denoiseb_rd76_res = denoiseb_rd76_select(raw, d0, d1, dynamic_address);
	set_at<1216, 12800>(result, denoiseb_rd76_res);
	hw_uint<16> denoiseb_rd77_res = denoiseb_rd77_select(raw, d0, d1, dynamic_address);
	set_at<1232, 12800>(result, denoiseb_rd77_res);
	hw_uint<16> denoiseb_rd78_res = denoiseb_rd78_select(raw, d0, d1, dynamic_address);
	set_at<1248, 12800>(result, denoiseb_rd78_res);
	hw_uint<16> denoiseb_rd79_res = denoiseb_rd79_select(raw, d0, d1, dynamic_address);
	set_at<1264, 12800>(result, denoiseb_rd79_res);
	hw_uint<16> denoiseb_rd80_res = denoiseb_rd80_select(raw, d0, d1, dynamic_address);
	set_at<1280, 12800>(result, denoiseb_rd80_res);
	hw_uint<16> denoiseb_rd81_res = denoiseb_rd81_select(raw, d0, d1, dynamic_address);
	set_at<1296, 12800>(result, denoiseb_rd81_res);
	hw_uint<16> denoiseb_rd82_res = denoiseb_rd82_select(raw, d0, d1, dynamic_address);
	set_at<1312, 12800>(result, denoiseb_rd82_res);
	hw_uint<16> denoiseb_rd83_res = denoiseb_rd83_select(raw, d0, d1, dynamic_address);
	set_at<1328, 12800>(result, denoiseb_rd83_res);
	hw_uint<16> denoiseb_rd84_res = denoiseb_rd84_select(raw, d0, d1, dynamic_address);
	set_at<1344, 12800>(result, denoiseb_rd84_res);
	hw_uint<16> denoiseb_rd85_res = denoiseb_rd85_select(raw, d0, d1, dynamic_address);
	set_at<1360, 12800>(result, denoiseb_rd85_res);
	hw_uint<16> denoiseb_rd86_res = denoiseb_rd86_select(raw, d0, d1, dynamic_address);
	set_at<1376, 12800>(result, denoiseb_rd86_res);
	hw_uint<16> denoiseb_rd87_res = denoiseb_rd87_select(raw, d0, d1, dynamic_address);
	set_at<1392, 12800>(result, denoiseb_rd87_res);
	hw_uint<16> denoiseb_rd88_res = denoiseb_rd88_select(raw, d0, d1, dynamic_address);
	set_at<1408, 12800>(result, denoiseb_rd88_res);
	hw_uint<16> denoiseb_rd89_res = denoiseb_rd89_select(raw, d0, d1, dynamic_address);
	set_at<1424, 12800>(result, denoiseb_rd89_res);
	hw_uint<16> denoiseb_rd90_res = denoiseb_rd90_select(raw, d0, d1, dynamic_address);
	set_at<1440, 12800>(result, denoiseb_rd90_res);
	hw_uint<16> denoiseb_rd91_res = denoiseb_rd91_select(raw, d0, d1, dynamic_address);
	set_at<1456, 12800>(result, denoiseb_rd91_res);
	hw_uint<16> denoiseb_rd92_res = denoiseb_rd92_select(raw, d0, d1, dynamic_address);
	set_at<1472, 12800>(result, denoiseb_rd92_res);
	hw_uint<16> denoiseb_rd93_res = denoiseb_rd93_select(raw, d0, d1, dynamic_address);
	set_at<1488, 12800>(result, denoiseb_rd93_res);
	hw_uint<16> denoiseb_rd94_res = denoiseb_rd94_select(raw, d0, d1, dynamic_address);
	set_at<1504, 12800>(result, denoiseb_rd94_res);
	hw_uint<16> denoiseb_rd95_res = denoiseb_rd95_select(raw, d0, d1, dynamic_address);
	set_at<1520, 12800>(result, denoiseb_rd95_res);
	hw_uint<16> denoiseb_rd96_res = denoiseb_rd96_select(raw, d0, d1, dynamic_address);
	set_at<1536, 12800>(result, denoiseb_rd96_res);
	hw_uint<16> denoiseb_rd97_res = denoiseb_rd97_select(raw, d0, d1, dynamic_address);
	set_at<1552, 12800>(result, denoiseb_rd97_res);
	hw_uint<16> denoiseb_rd98_res = denoiseb_rd98_select(raw, d0, d1, dynamic_address);
	set_at<1568, 12800>(result, denoiseb_rd98_res);
	hw_uint<16> denoiseb_rd99_res = denoiseb_rd99_select(raw, d0, d1, dynamic_address);
	set_at<1584, 12800>(result, denoiseb_rd99_res);
	hw_uint<16> denoiseb_rd100_res = denoiseb_rd100_select(raw, d0, d1, dynamic_address);
	set_at<1600, 12800>(result, denoiseb_rd100_res);
	hw_uint<16> denoiseb_rd101_res = denoiseb_rd101_select(raw, d0, d1, dynamic_address);
	set_at<1616, 12800>(result, denoiseb_rd101_res);
	hw_uint<16> denoiseb_rd102_res = denoiseb_rd102_select(raw, d0, d1, dynamic_address);
	set_at<1632, 12800>(result, denoiseb_rd102_res);
	hw_uint<16> denoiseb_rd103_res = denoiseb_rd103_select(raw, d0, d1, dynamic_address);
	set_at<1648, 12800>(result, denoiseb_rd103_res);
	hw_uint<16> denoiseb_rd104_res = denoiseb_rd104_select(raw, d0, d1, dynamic_address);
	set_at<1664, 12800>(result, denoiseb_rd104_res);
	hw_uint<16> denoiseb_rd105_res = denoiseb_rd105_select(raw, d0, d1, dynamic_address);
	set_at<1680, 12800>(result, denoiseb_rd105_res);
	hw_uint<16> denoiseb_rd106_res = denoiseb_rd106_select(raw, d0, d1, dynamic_address);
	set_at<1696, 12800>(result, denoiseb_rd106_res);
	hw_uint<16> denoiseb_rd107_res = denoiseb_rd107_select(raw, d0, d1, dynamic_address);
	set_at<1712, 12800>(result, denoiseb_rd107_res);
	hw_uint<16> denoiseb_rd108_res = denoiseb_rd108_select(raw, d0, d1, dynamic_address);
	set_at<1728, 12800>(result, denoiseb_rd108_res);
	hw_uint<16> denoiseb_rd109_res = denoiseb_rd109_select(raw, d0, d1, dynamic_address);
	set_at<1744, 12800>(result, denoiseb_rd109_res);
	hw_uint<16> denoiseb_rd110_res = denoiseb_rd110_select(raw, d0, d1, dynamic_address);
	set_at<1760, 12800>(result, denoiseb_rd110_res);
	hw_uint<16> denoiseb_rd111_res = denoiseb_rd111_select(raw, d0, d1, dynamic_address);
	set_at<1776, 12800>(result, denoiseb_rd111_res);
	hw_uint<16> denoiseb_rd112_res = denoiseb_rd112_select(raw, d0, d1, dynamic_address);
	set_at<1792, 12800>(result, denoiseb_rd112_res);
	hw_uint<16> denoiseb_rd113_res = denoiseb_rd113_select(raw, d0, d1, dynamic_address);
	set_at<1808, 12800>(result, denoiseb_rd113_res);
	hw_uint<16> denoiseb_rd114_res = denoiseb_rd114_select(raw, d0, d1, dynamic_address);
	set_at<1824, 12800>(result, denoiseb_rd114_res);
	hw_uint<16> denoiseb_rd115_res = denoiseb_rd115_select(raw, d0, d1, dynamic_address);
	set_at<1840, 12800>(result, denoiseb_rd115_res);
	hw_uint<16> denoiseb_rd116_res = denoiseb_rd116_select(raw, d0, d1, dynamic_address);
	set_at<1856, 12800>(result, denoiseb_rd116_res);
	hw_uint<16> denoiseb_rd117_res = denoiseb_rd117_select(raw, d0, d1, dynamic_address);
	set_at<1872, 12800>(result, denoiseb_rd117_res);
	hw_uint<16> denoiseb_rd118_res = denoiseb_rd118_select(raw, d0, d1, dynamic_address);
	set_at<1888, 12800>(result, denoiseb_rd118_res);
	hw_uint<16> denoiseb_rd119_res = denoiseb_rd119_select(raw, d0, d1, dynamic_address);
	set_at<1904, 12800>(result, denoiseb_rd119_res);
	hw_uint<16> denoiseb_rd120_res = denoiseb_rd120_select(raw, d0, d1, dynamic_address);
	set_at<1920, 12800>(result, denoiseb_rd120_res);
	hw_uint<16> denoiseb_rd121_res = denoiseb_rd121_select(raw, d0, d1, dynamic_address);
	set_at<1936, 12800>(result, denoiseb_rd121_res);
	hw_uint<16> denoiseb_rd122_res = denoiseb_rd122_select(raw, d0, d1, dynamic_address);
	set_at<1952, 12800>(result, denoiseb_rd122_res);
	hw_uint<16> denoiseb_rd123_res = denoiseb_rd123_select(raw, d0, d1, dynamic_address);
	set_at<1968, 12800>(result, denoiseb_rd123_res);
	hw_uint<16> denoiseb_rd124_res = denoiseb_rd124_select(raw, d0, d1, dynamic_address);
	set_at<1984, 12800>(result, denoiseb_rd124_res);
	hw_uint<16> denoiseb_rd125_res = denoiseb_rd125_select(raw, d0, d1, dynamic_address);
	set_at<2000, 12800>(result, denoiseb_rd125_res);
	hw_uint<16> denoiseb_rd126_res = denoiseb_rd126_select(raw, d0, d1, dynamic_address);
	set_at<2016, 12800>(result, denoiseb_rd126_res);
	hw_uint<16> denoiseb_rd127_res = denoiseb_rd127_select(raw, d0, d1, dynamic_address);
	set_at<2032, 12800>(result, denoiseb_rd127_res);
	hw_uint<16> denoiseb_rd128_res = denoiseb_rd128_select(raw, d0, d1, dynamic_address);
	set_at<2048, 12800>(result, denoiseb_rd128_res);
	hw_uint<16> denoiseb_rd129_res = denoiseb_rd129_select(raw, d0, d1, dynamic_address);
	set_at<2064, 12800>(result, denoiseb_rd129_res);
	hw_uint<16> denoiseb_rd130_res = denoiseb_rd130_select(raw, d0, d1, dynamic_address);
	set_at<2080, 12800>(result, denoiseb_rd130_res);
	hw_uint<16> denoiseb_rd131_res = denoiseb_rd131_select(raw, d0, d1, dynamic_address);
	set_at<2096, 12800>(result, denoiseb_rd131_res);
	hw_uint<16> denoiseb_rd132_res = denoiseb_rd132_select(raw, d0, d1, dynamic_address);
	set_at<2112, 12800>(result, denoiseb_rd132_res);
	hw_uint<16> denoiseb_rd133_res = denoiseb_rd133_select(raw, d0, d1, dynamic_address);
	set_at<2128, 12800>(result, denoiseb_rd133_res);
	hw_uint<16> denoiseb_rd134_res = denoiseb_rd134_select(raw, d0, d1, dynamic_address);
	set_at<2144, 12800>(result, denoiseb_rd134_res);
	hw_uint<16> denoiseb_rd135_res = denoiseb_rd135_select(raw, d0, d1, dynamic_address);
	set_at<2160, 12800>(result, denoiseb_rd135_res);
	hw_uint<16> denoiseb_rd136_res = denoiseb_rd136_select(raw, d0, d1, dynamic_address);
	set_at<2176, 12800>(result, denoiseb_rd136_res);
	hw_uint<16> denoiseb_rd137_res = denoiseb_rd137_select(raw, d0, d1, dynamic_address);
	set_at<2192, 12800>(result, denoiseb_rd137_res);
	hw_uint<16> denoiseb_rd138_res = denoiseb_rd138_select(raw, d0, d1, dynamic_address);
	set_at<2208, 12800>(result, denoiseb_rd138_res);
	hw_uint<16> denoiseb_rd139_res = denoiseb_rd139_select(raw, d0, d1, dynamic_address);
	set_at<2224, 12800>(result, denoiseb_rd139_res);
	hw_uint<16> denoiseb_rd140_res = denoiseb_rd140_select(raw, d0, d1, dynamic_address);
	set_at<2240, 12800>(result, denoiseb_rd140_res);
	hw_uint<16> denoiseb_rd141_res = denoiseb_rd141_select(raw, d0, d1, dynamic_address);
	set_at<2256, 12800>(result, denoiseb_rd141_res);
	hw_uint<16> denoiseb_rd142_res = denoiseb_rd142_select(raw, d0, d1, dynamic_address);
	set_at<2272, 12800>(result, denoiseb_rd142_res);
	hw_uint<16> denoiseb_rd143_res = denoiseb_rd143_select(raw, d0, d1, dynamic_address);
	set_at<2288, 12800>(result, denoiseb_rd143_res);
	hw_uint<16> denoiseb_rd144_res = denoiseb_rd144_select(raw, d0, d1, dynamic_address);
	set_at<2304, 12800>(result, denoiseb_rd144_res);
	hw_uint<16> denoiseb_rd145_res = denoiseb_rd145_select(raw, d0, d1, dynamic_address);
	set_at<2320, 12800>(result, denoiseb_rd145_res);
	hw_uint<16> denoiseb_rd146_res = denoiseb_rd146_select(raw, d0, d1, dynamic_address);
	set_at<2336, 12800>(result, denoiseb_rd146_res);
	hw_uint<16> denoiseb_rd147_res = denoiseb_rd147_select(raw, d0, d1, dynamic_address);
	set_at<2352, 12800>(result, denoiseb_rd147_res);
	hw_uint<16> denoiseb_rd148_res = denoiseb_rd148_select(raw, d0, d1, dynamic_address);
	set_at<2368, 12800>(result, denoiseb_rd148_res);
	hw_uint<16> denoiseb_rd149_res = denoiseb_rd149_select(raw, d0, d1, dynamic_address);
	set_at<2384, 12800>(result, denoiseb_rd149_res);
	hw_uint<16> denoiseb_rd150_res = denoiseb_rd150_select(raw, d0, d1, dynamic_address);
	set_at<2400, 12800>(result, denoiseb_rd150_res);
	hw_uint<16> denoiseb_rd151_res = denoiseb_rd151_select(raw, d0, d1, dynamic_address);
	set_at<2416, 12800>(result, denoiseb_rd151_res);
	hw_uint<16> denoiseb_rd152_res = denoiseb_rd152_select(raw, d0, d1, dynamic_address);
	set_at<2432, 12800>(result, denoiseb_rd152_res);
	hw_uint<16> denoiseb_rd153_res = denoiseb_rd153_select(raw, d0, d1, dynamic_address);
	set_at<2448, 12800>(result, denoiseb_rd153_res);
	hw_uint<16> denoiseb_rd154_res = denoiseb_rd154_select(raw, d0, d1, dynamic_address);
	set_at<2464, 12800>(result, denoiseb_rd154_res);
	hw_uint<16> denoiseb_rd155_res = denoiseb_rd155_select(raw, d0, d1, dynamic_address);
	set_at<2480, 12800>(result, denoiseb_rd155_res);
	hw_uint<16> denoiseb_rd156_res = denoiseb_rd156_select(raw, d0, d1, dynamic_address);
	set_at<2496, 12800>(result, denoiseb_rd156_res);
	hw_uint<16> denoiseb_rd157_res = denoiseb_rd157_select(raw, d0, d1, dynamic_address);
	set_at<2512, 12800>(result, denoiseb_rd157_res);
	hw_uint<16> denoiseb_rd158_res = denoiseb_rd158_select(raw, d0, d1, dynamic_address);
	set_at<2528, 12800>(result, denoiseb_rd158_res);
	hw_uint<16> denoiseb_rd159_res = denoiseb_rd159_select(raw, d0, d1, dynamic_address);
	set_at<2544, 12800>(result, denoiseb_rd159_res);
	hw_uint<16> denoiseb_rd160_res = denoiseb_rd160_select(raw, d0, d1, dynamic_address);
	set_at<2560, 12800>(result, denoiseb_rd160_res);
	hw_uint<16> denoiseb_rd161_res = denoiseb_rd161_select(raw, d0, d1, dynamic_address);
	set_at<2576, 12800>(result, denoiseb_rd161_res);
	hw_uint<16> denoiseb_rd162_res = denoiseb_rd162_select(raw, d0, d1, dynamic_address);
	set_at<2592, 12800>(result, denoiseb_rd162_res);
	hw_uint<16> denoiseb_rd163_res = denoiseb_rd163_select(raw, d0, d1, dynamic_address);
	set_at<2608, 12800>(result, denoiseb_rd163_res);
	hw_uint<16> denoiseb_rd164_res = denoiseb_rd164_select(raw, d0, d1, dynamic_address);
	set_at<2624, 12800>(result, denoiseb_rd164_res);
	hw_uint<16> denoiseb_rd165_res = denoiseb_rd165_select(raw, d0, d1, dynamic_address);
	set_at<2640, 12800>(result, denoiseb_rd165_res);
	hw_uint<16> denoiseb_rd166_res = denoiseb_rd166_select(raw, d0, d1, dynamic_address);
	set_at<2656, 12800>(result, denoiseb_rd166_res);
	hw_uint<16> denoiseb_rd167_res = denoiseb_rd167_select(raw, d0, d1, dynamic_address);
	set_at<2672, 12800>(result, denoiseb_rd167_res);
	hw_uint<16> denoiseb_rd168_res = denoiseb_rd168_select(raw, d0, d1, dynamic_address);
	set_at<2688, 12800>(result, denoiseb_rd168_res);
	hw_uint<16> denoiseb_rd169_res = denoiseb_rd169_select(raw, d0, d1, dynamic_address);
	set_at<2704, 12800>(result, denoiseb_rd169_res);
	hw_uint<16> denoiseb_rd170_res = denoiseb_rd170_select(raw, d0, d1, dynamic_address);
	set_at<2720, 12800>(result, denoiseb_rd170_res);
	hw_uint<16> denoiseb_rd171_res = denoiseb_rd171_select(raw, d0, d1, dynamic_address);
	set_at<2736, 12800>(result, denoiseb_rd171_res);
	hw_uint<16> denoiseb_rd172_res = denoiseb_rd172_select(raw, d0, d1, dynamic_address);
	set_at<2752, 12800>(result, denoiseb_rd172_res);
	hw_uint<16> denoiseb_rd173_res = denoiseb_rd173_select(raw, d0, d1, dynamic_address);
	set_at<2768, 12800>(result, denoiseb_rd173_res);
	hw_uint<16> denoiseb_rd174_res = denoiseb_rd174_select(raw, d0, d1, dynamic_address);
	set_at<2784, 12800>(result, denoiseb_rd174_res);
	hw_uint<16> denoiseb_rd175_res = denoiseb_rd175_select(raw, d0, d1, dynamic_address);
	set_at<2800, 12800>(result, denoiseb_rd175_res);
	hw_uint<16> denoiseb_rd176_res = denoiseb_rd176_select(raw, d0, d1, dynamic_address);
	set_at<2816, 12800>(result, denoiseb_rd176_res);
	hw_uint<16> denoiseb_rd177_res = denoiseb_rd177_select(raw, d0, d1, dynamic_address);
	set_at<2832, 12800>(result, denoiseb_rd177_res);
	hw_uint<16> denoiseb_rd178_res = denoiseb_rd178_select(raw, d0, d1, dynamic_address);
	set_at<2848, 12800>(result, denoiseb_rd178_res);
	hw_uint<16> denoiseb_rd179_res = denoiseb_rd179_select(raw, d0, d1, dynamic_address);
	set_at<2864, 12800>(result, denoiseb_rd179_res);
	hw_uint<16> denoiseb_rd180_res = denoiseb_rd180_select(raw, d0, d1, dynamic_address);
	set_at<2880, 12800>(result, denoiseb_rd180_res);
	hw_uint<16> denoiseb_rd181_res = denoiseb_rd181_select(raw, d0, d1, dynamic_address);
	set_at<2896, 12800>(result, denoiseb_rd181_res);
	hw_uint<16> denoiseb_rd182_res = denoiseb_rd182_select(raw, d0, d1, dynamic_address);
	set_at<2912, 12800>(result, denoiseb_rd182_res);
	hw_uint<16> denoiseb_rd183_res = denoiseb_rd183_select(raw, d0, d1, dynamic_address);
	set_at<2928, 12800>(result, denoiseb_rd183_res);
	hw_uint<16> denoiseb_rd184_res = denoiseb_rd184_select(raw, d0, d1, dynamic_address);
	set_at<2944, 12800>(result, denoiseb_rd184_res);
	hw_uint<16> denoiseb_rd185_res = denoiseb_rd185_select(raw, d0, d1, dynamic_address);
	set_at<2960, 12800>(result, denoiseb_rd185_res);
	hw_uint<16> denoiseb_rd186_res = denoiseb_rd186_select(raw, d0, d1, dynamic_address);
	set_at<2976, 12800>(result, denoiseb_rd186_res);
	hw_uint<16> denoiseb_rd187_res = denoiseb_rd187_select(raw, d0, d1, dynamic_address);
	set_at<2992, 12800>(result, denoiseb_rd187_res);
	hw_uint<16> denoiseb_rd188_res = denoiseb_rd188_select(raw, d0, d1, dynamic_address);
	set_at<3008, 12800>(result, denoiseb_rd188_res);
	hw_uint<16> denoiseb_rd189_res = denoiseb_rd189_select(raw, d0, d1, dynamic_address);
	set_at<3024, 12800>(result, denoiseb_rd189_res);
	hw_uint<16> denoiseb_rd190_res = denoiseb_rd190_select(raw, d0, d1, dynamic_address);
	set_at<3040, 12800>(result, denoiseb_rd190_res);
	hw_uint<16> denoiseb_rd191_res = denoiseb_rd191_select(raw, d0, d1, dynamic_address);
	set_at<3056, 12800>(result, denoiseb_rd191_res);
	hw_uint<16> denoiseb_rd192_res = denoiseb_rd192_select(raw, d0, d1, dynamic_address);
	set_at<3072, 12800>(result, denoiseb_rd192_res);
	hw_uint<16> denoiseb_rd193_res = denoiseb_rd193_select(raw, d0, d1, dynamic_address);
	set_at<3088, 12800>(result, denoiseb_rd193_res);
	hw_uint<16> denoiseb_rd194_res = denoiseb_rd194_select(raw, d0, d1, dynamic_address);
	set_at<3104, 12800>(result, denoiseb_rd194_res);
	hw_uint<16> denoiseb_rd195_res = denoiseb_rd195_select(raw, d0, d1, dynamic_address);
	set_at<3120, 12800>(result, denoiseb_rd195_res);
	hw_uint<16> denoiseb_rd196_res = denoiseb_rd196_select(raw, d0, d1, dynamic_address);
	set_at<3136, 12800>(result, denoiseb_rd196_res);
	hw_uint<16> denoiseb_rd197_res = denoiseb_rd197_select(raw, d0, d1, dynamic_address);
	set_at<3152, 12800>(result, denoiseb_rd197_res);
	hw_uint<16> denoiseb_rd198_res = denoiseb_rd198_select(raw, d0, d1, dynamic_address);
	set_at<3168, 12800>(result, denoiseb_rd198_res);
	hw_uint<16> denoiseb_rd199_res = denoiseb_rd199_select(raw, d0, d1, dynamic_address);
	set_at<3184, 12800>(result, denoiseb_rd199_res);
	hw_uint<16> denoiseb_rd200_res = denoiseb_rd200_select(raw, d0, d1, dynamic_address);
	set_at<3200, 12800>(result, denoiseb_rd200_res);
	hw_uint<16> denoiseb_rd201_res = denoiseb_rd201_select(raw, d0, d1, dynamic_address);
	set_at<3216, 12800>(result, denoiseb_rd201_res);
	hw_uint<16> denoiseb_rd202_res = denoiseb_rd202_select(raw, d0, d1, dynamic_address);
	set_at<3232, 12800>(result, denoiseb_rd202_res);
	hw_uint<16> denoiseb_rd203_res = denoiseb_rd203_select(raw, d0, d1, dynamic_address);
	set_at<3248, 12800>(result, denoiseb_rd203_res);
	hw_uint<16> denoiseb_rd204_res = denoiseb_rd204_select(raw, d0, d1, dynamic_address);
	set_at<3264, 12800>(result, denoiseb_rd204_res);
	hw_uint<16> denoiseb_rd205_res = denoiseb_rd205_select(raw, d0, d1, dynamic_address);
	set_at<3280, 12800>(result, denoiseb_rd205_res);
	hw_uint<16> denoiseb_rd206_res = denoiseb_rd206_select(raw, d0, d1, dynamic_address);
	set_at<3296, 12800>(result, denoiseb_rd206_res);
	hw_uint<16> denoiseb_rd207_res = denoiseb_rd207_select(raw, d0, d1, dynamic_address);
	set_at<3312, 12800>(result, denoiseb_rd207_res);
	hw_uint<16> denoiseb_rd208_res = denoiseb_rd208_select(raw, d0, d1, dynamic_address);
	set_at<3328, 12800>(result, denoiseb_rd208_res);
	hw_uint<16> denoiseb_rd209_res = denoiseb_rd209_select(raw, d0, d1, dynamic_address);
	set_at<3344, 12800>(result, denoiseb_rd209_res);
	hw_uint<16> denoiseb_rd210_res = denoiseb_rd210_select(raw, d0, d1, dynamic_address);
	set_at<3360, 12800>(result, denoiseb_rd210_res);
	hw_uint<16> denoiseb_rd211_res = denoiseb_rd211_select(raw, d0, d1, dynamic_address);
	set_at<3376, 12800>(result, denoiseb_rd211_res);
	hw_uint<16> denoiseb_rd212_res = denoiseb_rd212_select(raw, d0, d1, dynamic_address);
	set_at<3392, 12800>(result, denoiseb_rd212_res);
	hw_uint<16> denoiseb_rd213_res = denoiseb_rd213_select(raw, d0, d1, dynamic_address);
	set_at<3408, 12800>(result, denoiseb_rd213_res);
	hw_uint<16> denoiseb_rd214_res = denoiseb_rd214_select(raw, d0, d1, dynamic_address);
	set_at<3424, 12800>(result, denoiseb_rd214_res);
	hw_uint<16> denoiseb_rd215_res = denoiseb_rd215_select(raw, d0, d1, dynamic_address);
	set_at<3440, 12800>(result, denoiseb_rd215_res);
	hw_uint<16> denoiseb_rd216_res = denoiseb_rd216_select(raw, d0, d1, dynamic_address);
	set_at<3456, 12800>(result, denoiseb_rd216_res);
	hw_uint<16> denoiseb_rd217_res = denoiseb_rd217_select(raw, d0, d1, dynamic_address);
	set_at<3472, 12800>(result, denoiseb_rd217_res);
	hw_uint<16> denoiseb_rd218_res = denoiseb_rd218_select(raw, d0, d1, dynamic_address);
	set_at<3488, 12800>(result, denoiseb_rd218_res);
	hw_uint<16> denoiseb_rd219_res = denoiseb_rd219_select(raw, d0, d1, dynamic_address);
	set_at<3504, 12800>(result, denoiseb_rd219_res);
	hw_uint<16> denoiseb_rd220_res = denoiseb_rd220_select(raw, d0, d1, dynamic_address);
	set_at<3520, 12800>(result, denoiseb_rd220_res);
	hw_uint<16> denoiseb_rd221_res = denoiseb_rd221_select(raw, d0, d1, dynamic_address);
	set_at<3536, 12800>(result, denoiseb_rd221_res);
	hw_uint<16> denoiseb_rd222_res = denoiseb_rd222_select(raw, d0, d1, dynamic_address);
	set_at<3552, 12800>(result, denoiseb_rd222_res);
	hw_uint<16> denoiseb_rd223_res = denoiseb_rd223_select(raw, d0, d1, dynamic_address);
	set_at<3568, 12800>(result, denoiseb_rd223_res);
	hw_uint<16> denoiseb_rd224_res = denoiseb_rd224_select(raw, d0, d1, dynamic_address);
	set_at<3584, 12800>(result, denoiseb_rd224_res);
	hw_uint<16> denoiseb_rd225_res = denoiseb_rd225_select(raw, d0, d1, dynamic_address);
	set_at<3600, 12800>(result, denoiseb_rd225_res);
	hw_uint<16> denoiseb_rd226_res = denoiseb_rd226_select(raw, d0, d1, dynamic_address);
	set_at<3616, 12800>(result, denoiseb_rd226_res);
	hw_uint<16> denoiseb_rd227_res = denoiseb_rd227_select(raw, d0, d1, dynamic_address);
	set_at<3632, 12800>(result, denoiseb_rd227_res);
	hw_uint<16> denoiseb_rd228_res = denoiseb_rd228_select(raw, d0, d1, dynamic_address);
	set_at<3648, 12800>(result, denoiseb_rd228_res);
	hw_uint<16> denoiseb_rd229_res = denoiseb_rd229_select(raw, d0, d1, dynamic_address);
	set_at<3664, 12800>(result, denoiseb_rd229_res);
	hw_uint<16> denoiseb_rd230_res = denoiseb_rd230_select(raw, d0, d1, dynamic_address);
	set_at<3680, 12800>(result, denoiseb_rd230_res);
	hw_uint<16> denoiseb_rd231_res = denoiseb_rd231_select(raw, d0, d1, dynamic_address);
	set_at<3696, 12800>(result, denoiseb_rd231_res);
	hw_uint<16> denoiseb_rd232_res = denoiseb_rd232_select(raw, d0, d1, dynamic_address);
	set_at<3712, 12800>(result, denoiseb_rd232_res);
	hw_uint<16> denoiseb_rd233_res = denoiseb_rd233_select(raw, d0, d1, dynamic_address);
	set_at<3728, 12800>(result, denoiseb_rd233_res);
	hw_uint<16> denoiseb_rd234_res = denoiseb_rd234_select(raw, d0, d1, dynamic_address);
	set_at<3744, 12800>(result, denoiseb_rd234_res);
	hw_uint<16> denoiseb_rd235_res = denoiseb_rd235_select(raw, d0, d1, dynamic_address);
	set_at<3760, 12800>(result, denoiseb_rd235_res);
	hw_uint<16> denoiseb_rd236_res = denoiseb_rd236_select(raw, d0, d1, dynamic_address);
	set_at<3776, 12800>(result, denoiseb_rd236_res);
	hw_uint<16> denoiseb_rd237_res = denoiseb_rd237_select(raw, d0, d1, dynamic_address);
	set_at<3792, 12800>(result, denoiseb_rd237_res);
	hw_uint<16> denoiseb_rd238_res = denoiseb_rd238_select(raw, d0, d1, dynamic_address);
	set_at<3808, 12800>(result, denoiseb_rd238_res);
	hw_uint<16> denoiseb_rd239_res = denoiseb_rd239_select(raw, d0, d1, dynamic_address);
	set_at<3824, 12800>(result, denoiseb_rd239_res);
	hw_uint<16> denoiseb_rd240_res = denoiseb_rd240_select(raw, d0, d1, dynamic_address);
	set_at<3840, 12800>(result, denoiseb_rd240_res);
	hw_uint<16> denoiseb_rd241_res = denoiseb_rd241_select(raw, d0, d1, dynamic_address);
	set_at<3856, 12800>(result, denoiseb_rd241_res);
	hw_uint<16> denoiseb_rd242_res = denoiseb_rd242_select(raw, d0, d1, dynamic_address);
	set_at<3872, 12800>(result, denoiseb_rd242_res);
	hw_uint<16> denoiseb_rd243_res = denoiseb_rd243_select(raw, d0, d1, dynamic_address);
	set_at<3888, 12800>(result, denoiseb_rd243_res);
	hw_uint<16> denoiseb_rd244_res = denoiseb_rd244_select(raw, d0, d1, dynamic_address);
	set_at<3904, 12800>(result, denoiseb_rd244_res);
	hw_uint<16> denoiseb_rd245_res = denoiseb_rd245_select(raw, d0, d1, dynamic_address);
	set_at<3920, 12800>(result, denoiseb_rd245_res);
	hw_uint<16> denoiseb_rd246_res = denoiseb_rd246_select(raw, d0, d1, dynamic_address);
	set_at<3936, 12800>(result, denoiseb_rd246_res);
	hw_uint<16> denoiseb_rd247_res = denoiseb_rd247_select(raw, d0, d1, dynamic_address);
	set_at<3952, 12800>(result, denoiseb_rd247_res);
	hw_uint<16> denoiseb_rd248_res = denoiseb_rd248_select(raw, d0, d1, dynamic_address);
	set_at<3968, 12800>(result, denoiseb_rd248_res);
	hw_uint<16> denoiseb_rd249_res = denoiseb_rd249_select(raw, d0, d1, dynamic_address);
	set_at<3984, 12800>(result, denoiseb_rd249_res);
	hw_uint<16> denoiseb_rd250_res = denoiseb_rd250_select(raw, d0, d1, dynamic_address);
	set_at<4000, 12800>(result, denoiseb_rd250_res);
	hw_uint<16> denoiseb_rd251_res = denoiseb_rd251_select(raw, d0, d1, dynamic_address);
	set_at<4016, 12800>(result, denoiseb_rd251_res);
	hw_uint<16> denoiseb_rd252_res = denoiseb_rd252_select(raw, d0, d1, dynamic_address);
	set_at<4032, 12800>(result, denoiseb_rd252_res);
	hw_uint<16> denoiseb_rd253_res = denoiseb_rd253_select(raw, d0, d1, dynamic_address);
	set_at<4048, 12800>(result, denoiseb_rd253_res);
	hw_uint<16> denoiseb_rd254_res = denoiseb_rd254_select(raw, d0, d1, dynamic_address);
	set_at<4064, 12800>(result, denoiseb_rd254_res);
	hw_uint<16> denoiseb_rd255_res = denoiseb_rd255_select(raw, d0, d1, dynamic_address);
	set_at<4080, 12800>(result, denoiseb_rd255_res);
	hw_uint<16> denoiseb_rd256_res = denoiseb_rd256_select(raw, d0, d1, dynamic_address);
	set_at<4096, 12800>(result, denoiseb_rd256_res);
	hw_uint<16> denoiseb_rd257_res = denoiseb_rd257_select(raw, d0, d1, dynamic_address);
	set_at<4112, 12800>(result, denoiseb_rd257_res);
	hw_uint<16> denoiseb_rd258_res = denoiseb_rd258_select(raw, d0, d1, dynamic_address);
	set_at<4128, 12800>(result, denoiseb_rd258_res);
	hw_uint<16> denoiseb_rd259_res = denoiseb_rd259_select(raw, d0, d1, dynamic_address);
	set_at<4144, 12800>(result, denoiseb_rd259_res);
	hw_uint<16> denoiseb_rd260_res = denoiseb_rd260_select(raw, d0, d1, dynamic_address);
	set_at<4160, 12800>(result, denoiseb_rd260_res);
	hw_uint<16> denoiseb_rd261_res = denoiseb_rd261_select(raw, d0, d1, dynamic_address);
	set_at<4176, 12800>(result, denoiseb_rd261_res);
	hw_uint<16> denoiseb_rd262_res = denoiseb_rd262_select(raw, d0, d1, dynamic_address);
	set_at<4192, 12800>(result, denoiseb_rd262_res);
	hw_uint<16> denoiseb_rd263_res = denoiseb_rd263_select(raw, d0, d1, dynamic_address);
	set_at<4208, 12800>(result, denoiseb_rd263_res);
	hw_uint<16> denoiseb_rd264_res = denoiseb_rd264_select(raw, d0, d1, dynamic_address);
	set_at<4224, 12800>(result, denoiseb_rd264_res);
	hw_uint<16> denoiseb_rd265_res = denoiseb_rd265_select(raw, d0, d1, dynamic_address);
	set_at<4240, 12800>(result, denoiseb_rd265_res);
	hw_uint<16> denoiseb_rd266_res = denoiseb_rd266_select(raw, d0, d1, dynamic_address);
	set_at<4256, 12800>(result, denoiseb_rd266_res);
	hw_uint<16> denoiseb_rd267_res = denoiseb_rd267_select(raw, d0, d1, dynamic_address);
	set_at<4272, 12800>(result, denoiseb_rd267_res);
	hw_uint<16> denoiseb_rd268_res = denoiseb_rd268_select(raw, d0, d1, dynamic_address);
	set_at<4288, 12800>(result, denoiseb_rd268_res);
	hw_uint<16> denoiseb_rd269_res = denoiseb_rd269_select(raw, d0, d1, dynamic_address);
	set_at<4304, 12800>(result, denoiseb_rd269_res);
	hw_uint<16> denoiseb_rd270_res = denoiseb_rd270_select(raw, d0, d1, dynamic_address);
	set_at<4320, 12800>(result, denoiseb_rd270_res);
	hw_uint<16> denoiseb_rd271_res = denoiseb_rd271_select(raw, d0, d1, dynamic_address);
	set_at<4336, 12800>(result, denoiseb_rd271_res);
	hw_uint<16> denoiseb_rd272_res = denoiseb_rd272_select(raw, d0, d1, dynamic_address);
	set_at<4352, 12800>(result, denoiseb_rd272_res);
	hw_uint<16> denoiseb_rd273_res = denoiseb_rd273_select(raw, d0, d1, dynamic_address);
	set_at<4368, 12800>(result, denoiseb_rd273_res);
	hw_uint<16> denoiseb_rd274_res = denoiseb_rd274_select(raw, d0, d1, dynamic_address);
	set_at<4384, 12800>(result, denoiseb_rd274_res);
	hw_uint<16> denoiseb_rd275_res = denoiseb_rd275_select(raw, d0, d1, dynamic_address);
	set_at<4400, 12800>(result, denoiseb_rd275_res);
	hw_uint<16> denoiseb_rd276_res = denoiseb_rd276_select(raw, d0, d1, dynamic_address);
	set_at<4416, 12800>(result, denoiseb_rd276_res);
	hw_uint<16> denoiseb_rd277_res = denoiseb_rd277_select(raw, d0, d1, dynamic_address);
	set_at<4432, 12800>(result, denoiseb_rd277_res);
	hw_uint<16> denoiseb_rd278_res = denoiseb_rd278_select(raw, d0, d1, dynamic_address);
	set_at<4448, 12800>(result, denoiseb_rd278_res);
	hw_uint<16> denoiseb_rd279_res = denoiseb_rd279_select(raw, d0, d1, dynamic_address);
	set_at<4464, 12800>(result, denoiseb_rd279_res);
	hw_uint<16> denoiseb_rd280_res = denoiseb_rd280_select(raw, d0, d1, dynamic_address);
	set_at<4480, 12800>(result, denoiseb_rd280_res);
	hw_uint<16> denoiseb_rd281_res = denoiseb_rd281_select(raw, d0, d1, dynamic_address);
	set_at<4496, 12800>(result, denoiseb_rd281_res);
	hw_uint<16> denoiseb_rd282_res = denoiseb_rd282_select(raw, d0, d1, dynamic_address);
	set_at<4512, 12800>(result, denoiseb_rd282_res);
	hw_uint<16> denoiseb_rd283_res = denoiseb_rd283_select(raw, d0, d1, dynamic_address);
	set_at<4528, 12800>(result, denoiseb_rd283_res);
	hw_uint<16> denoiseb_rd284_res = denoiseb_rd284_select(raw, d0, d1, dynamic_address);
	set_at<4544, 12800>(result, denoiseb_rd284_res);
	hw_uint<16> denoiseb_rd285_res = denoiseb_rd285_select(raw, d0, d1, dynamic_address);
	set_at<4560, 12800>(result, denoiseb_rd285_res);
	hw_uint<16> denoiseb_rd286_res = denoiseb_rd286_select(raw, d0, d1, dynamic_address);
	set_at<4576, 12800>(result, denoiseb_rd286_res);
	hw_uint<16> denoiseb_rd287_res = denoiseb_rd287_select(raw, d0, d1, dynamic_address);
	set_at<4592, 12800>(result, denoiseb_rd287_res);
	hw_uint<16> denoiseb_rd288_res = denoiseb_rd288_select(raw, d0, d1, dynamic_address);
	set_at<4608, 12800>(result, denoiseb_rd288_res);
	hw_uint<16> denoiseb_rd289_res = denoiseb_rd289_select(raw, d0, d1, dynamic_address);
	set_at<4624, 12800>(result, denoiseb_rd289_res);
	hw_uint<16> denoiseb_rd290_res = denoiseb_rd290_select(raw, d0, d1, dynamic_address);
	set_at<4640, 12800>(result, denoiseb_rd290_res);
	hw_uint<16> denoiseb_rd291_res = denoiseb_rd291_select(raw, d0, d1, dynamic_address);
	set_at<4656, 12800>(result, denoiseb_rd291_res);
	hw_uint<16> denoiseb_rd292_res = denoiseb_rd292_select(raw, d0, d1, dynamic_address);
	set_at<4672, 12800>(result, denoiseb_rd292_res);
	hw_uint<16> denoiseb_rd293_res = denoiseb_rd293_select(raw, d0, d1, dynamic_address);
	set_at<4688, 12800>(result, denoiseb_rd293_res);
	hw_uint<16> denoiseb_rd294_res = denoiseb_rd294_select(raw, d0, d1, dynamic_address);
	set_at<4704, 12800>(result, denoiseb_rd294_res);
	hw_uint<16> denoiseb_rd295_res = denoiseb_rd295_select(raw, d0, d1, dynamic_address);
	set_at<4720, 12800>(result, denoiseb_rd295_res);
	hw_uint<16> denoiseb_rd296_res = denoiseb_rd296_select(raw, d0, d1, dynamic_address);
	set_at<4736, 12800>(result, denoiseb_rd296_res);
	hw_uint<16> denoiseb_rd297_res = denoiseb_rd297_select(raw, d0, d1, dynamic_address);
	set_at<4752, 12800>(result, denoiseb_rd297_res);
	hw_uint<16> denoiseb_rd298_res = denoiseb_rd298_select(raw, d0, d1, dynamic_address);
	set_at<4768, 12800>(result, denoiseb_rd298_res);
	hw_uint<16> denoiseb_rd299_res = denoiseb_rd299_select(raw, d0, d1, dynamic_address);
	set_at<4784, 12800>(result, denoiseb_rd299_res);
	hw_uint<16> denoiseb_rd300_res = denoiseb_rd300_select(raw, d0, d1, dynamic_address);
	set_at<4800, 12800>(result, denoiseb_rd300_res);
	hw_uint<16> denoiseb_rd301_res = denoiseb_rd301_select(raw, d0, d1, dynamic_address);
	set_at<4816, 12800>(result, denoiseb_rd301_res);
	hw_uint<16> denoiseb_rd302_res = denoiseb_rd302_select(raw, d0, d1, dynamic_address);
	set_at<4832, 12800>(result, denoiseb_rd302_res);
	hw_uint<16> denoiseb_rd303_res = denoiseb_rd303_select(raw, d0, d1, dynamic_address);
	set_at<4848, 12800>(result, denoiseb_rd303_res);
	hw_uint<16> denoiseb_rd304_res = denoiseb_rd304_select(raw, d0, d1, dynamic_address);
	set_at<4864, 12800>(result, denoiseb_rd304_res);
	hw_uint<16> denoiseb_rd305_res = denoiseb_rd305_select(raw, d0, d1, dynamic_address);
	set_at<4880, 12800>(result, denoiseb_rd305_res);
	hw_uint<16> denoiseb_rd306_res = denoiseb_rd306_select(raw, d0, d1, dynamic_address);
	set_at<4896, 12800>(result, denoiseb_rd306_res);
	hw_uint<16> denoiseb_rd307_res = denoiseb_rd307_select(raw, d0, d1, dynamic_address);
	set_at<4912, 12800>(result, denoiseb_rd307_res);
	hw_uint<16> denoiseb_rd308_res = denoiseb_rd308_select(raw, d0, d1, dynamic_address);
	set_at<4928, 12800>(result, denoiseb_rd308_res);
	hw_uint<16> denoiseb_rd309_res = denoiseb_rd309_select(raw, d0, d1, dynamic_address);
	set_at<4944, 12800>(result, denoiseb_rd309_res);
	hw_uint<16> denoiseb_rd310_res = denoiseb_rd310_select(raw, d0, d1, dynamic_address);
	set_at<4960, 12800>(result, denoiseb_rd310_res);
	hw_uint<16> denoiseb_rd311_res = denoiseb_rd311_select(raw, d0, d1, dynamic_address);
	set_at<4976, 12800>(result, denoiseb_rd311_res);
	hw_uint<16> denoiseb_rd312_res = denoiseb_rd312_select(raw, d0, d1, dynamic_address);
	set_at<4992, 12800>(result, denoiseb_rd312_res);
	hw_uint<16> denoiseb_rd313_res = denoiseb_rd313_select(raw, d0, d1, dynamic_address);
	set_at<5008, 12800>(result, denoiseb_rd313_res);
	hw_uint<16> denoiseb_rd314_res = denoiseb_rd314_select(raw, d0, d1, dynamic_address);
	set_at<5024, 12800>(result, denoiseb_rd314_res);
	hw_uint<16> denoiseb_rd315_res = denoiseb_rd315_select(raw, d0, d1, dynamic_address);
	set_at<5040, 12800>(result, denoiseb_rd315_res);
	hw_uint<16> denoiseb_rd316_res = denoiseb_rd316_select(raw, d0, d1, dynamic_address);
	set_at<5056, 12800>(result, denoiseb_rd316_res);
	hw_uint<16> denoiseb_rd317_res = denoiseb_rd317_select(raw, d0, d1, dynamic_address);
	set_at<5072, 12800>(result, denoiseb_rd317_res);
	hw_uint<16> denoiseb_rd318_res = denoiseb_rd318_select(raw, d0, d1, dynamic_address);
	set_at<5088, 12800>(result, denoiseb_rd318_res);
	hw_uint<16> denoiseb_rd319_res = denoiseb_rd319_select(raw, d0, d1, dynamic_address);
	set_at<5104, 12800>(result, denoiseb_rd319_res);
	hw_uint<16> denoiseb_rd320_res = denoiseb_rd320_select(raw, d0, d1, dynamic_address);
	set_at<5120, 12800>(result, denoiseb_rd320_res);
	hw_uint<16> denoiseb_rd321_res = denoiseb_rd321_select(raw, d0, d1, dynamic_address);
	set_at<5136, 12800>(result, denoiseb_rd321_res);
	hw_uint<16> denoiseb_rd322_res = denoiseb_rd322_select(raw, d0, d1, dynamic_address);
	set_at<5152, 12800>(result, denoiseb_rd322_res);
	hw_uint<16> denoiseb_rd323_res = denoiseb_rd323_select(raw, d0, d1, dynamic_address);
	set_at<5168, 12800>(result, denoiseb_rd323_res);
	hw_uint<16> denoiseb_rd324_res = denoiseb_rd324_select(raw, d0, d1, dynamic_address);
	set_at<5184, 12800>(result, denoiseb_rd324_res);
	hw_uint<16> denoiseb_rd325_res = denoiseb_rd325_select(raw, d0, d1, dynamic_address);
	set_at<5200, 12800>(result, denoiseb_rd325_res);
	hw_uint<16> denoiseb_rd326_res = denoiseb_rd326_select(raw, d0, d1, dynamic_address);
	set_at<5216, 12800>(result, denoiseb_rd326_res);
	hw_uint<16> denoiseb_rd327_res = denoiseb_rd327_select(raw, d0, d1, dynamic_address);
	set_at<5232, 12800>(result, denoiseb_rd327_res);
	hw_uint<16> denoiseb_rd328_res = denoiseb_rd328_select(raw, d0, d1, dynamic_address);
	set_at<5248, 12800>(result, denoiseb_rd328_res);
	hw_uint<16> denoiseb_rd329_res = denoiseb_rd329_select(raw, d0, d1, dynamic_address);
	set_at<5264, 12800>(result, denoiseb_rd329_res);
	hw_uint<16> denoiseb_rd330_res = denoiseb_rd330_select(raw, d0, d1, dynamic_address);
	set_at<5280, 12800>(result, denoiseb_rd330_res);
	hw_uint<16> denoiseb_rd331_res = denoiseb_rd331_select(raw, d0, d1, dynamic_address);
	set_at<5296, 12800>(result, denoiseb_rd331_res);
	hw_uint<16> denoiseb_rd332_res = denoiseb_rd332_select(raw, d0, d1, dynamic_address);
	set_at<5312, 12800>(result, denoiseb_rd332_res);
	hw_uint<16> denoiseb_rd333_res = denoiseb_rd333_select(raw, d0, d1, dynamic_address);
	set_at<5328, 12800>(result, denoiseb_rd333_res);
	hw_uint<16> denoiseb_rd334_res = denoiseb_rd334_select(raw, d0, d1, dynamic_address);
	set_at<5344, 12800>(result, denoiseb_rd334_res);
	hw_uint<16> denoiseb_rd335_res = denoiseb_rd335_select(raw, d0, d1, dynamic_address);
	set_at<5360, 12800>(result, denoiseb_rd335_res);
	hw_uint<16> denoiseb_rd336_res = denoiseb_rd336_select(raw, d0, d1, dynamic_address);
	set_at<5376, 12800>(result, denoiseb_rd336_res);
	hw_uint<16> denoiseb_rd337_res = denoiseb_rd337_select(raw, d0, d1, dynamic_address);
	set_at<5392, 12800>(result, denoiseb_rd337_res);
	hw_uint<16> denoiseb_rd338_res = denoiseb_rd338_select(raw, d0, d1, dynamic_address);
	set_at<5408, 12800>(result, denoiseb_rd338_res);
	hw_uint<16> denoiseb_rd339_res = denoiseb_rd339_select(raw, d0, d1, dynamic_address);
	set_at<5424, 12800>(result, denoiseb_rd339_res);
	hw_uint<16> denoiseb_rd340_res = denoiseb_rd340_select(raw, d0, d1, dynamic_address);
	set_at<5440, 12800>(result, denoiseb_rd340_res);
	hw_uint<16> denoiseb_rd341_res = denoiseb_rd341_select(raw, d0, d1, dynamic_address);
	set_at<5456, 12800>(result, denoiseb_rd341_res);
	hw_uint<16> denoiseb_rd342_res = denoiseb_rd342_select(raw, d0, d1, dynamic_address);
	set_at<5472, 12800>(result, denoiseb_rd342_res);
	hw_uint<16> denoiseb_rd343_res = denoiseb_rd343_select(raw, d0, d1, dynamic_address);
	set_at<5488, 12800>(result, denoiseb_rd343_res);
	hw_uint<16> denoiseb_rd344_res = denoiseb_rd344_select(raw, d0, d1, dynamic_address);
	set_at<5504, 12800>(result, denoiseb_rd344_res);
	hw_uint<16> denoiseb_rd345_res = denoiseb_rd345_select(raw, d0, d1, dynamic_address);
	set_at<5520, 12800>(result, denoiseb_rd345_res);
	hw_uint<16> denoiseb_rd346_res = denoiseb_rd346_select(raw, d0, d1, dynamic_address);
	set_at<5536, 12800>(result, denoiseb_rd346_res);
	hw_uint<16> denoiseb_rd347_res = denoiseb_rd347_select(raw, d0, d1, dynamic_address);
	set_at<5552, 12800>(result, denoiseb_rd347_res);
	hw_uint<16> denoiseb_rd348_res = denoiseb_rd348_select(raw, d0, d1, dynamic_address);
	set_at<5568, 12800>(result, denoiseb_rd348_res);
	hw_uint<16> denoiseb_rd349_res = denoiseb_rd349_select(raw, d0, d1, dynamic_address);
	set_at<5584, 12800>(result, denoiseb_rd349_res);
	hw_uint<16> denoiseb_rd350_res = denoiseb_rd350_select(raw, d0, d1, dynamic_address);
	set_at<5600, 12800>(result, denoiseb_rd350_res);
	hw_uint<16> denoiseb_rd351_res = denoiseb_rd351_select(raw, d0, d1, dynamic_address);
	set_at<5616, 12800>(result, denoiseb_rd351_res);
	hw_uint<16> denoiseb_rd352_res = denoiseb_rd352_select(raw, d0, d1, dynamic_address);
	set_at<5632, 12800>(result, denoiseb_rd352_res);
	hw_uint<16> denoiseb_rd353_res = denoiseb_rd353_select(raw, d0, d1, dynamic_address);
	set_at<5648, 12800>(result, denoiseb_rd353_res);
	hw_uint<16> denoiseb_rd354_res = denoiseb_rd354_select(raw, d0, d1, dynamic_address);
	set_at<5664, 12800>(result, denoiseb_rd354_res);
	hw_uint<16> denoiseb_rd355_res = denoiseb_rd355_select(raw, d0, d1, dynamic_address);
	set_at<5680, 12800>(result, denoiseb_rd355_res);
	hw_uint<16> denoiseb_rd356_res = denoiseb_rd356_select(raw, d0, d1, dynamic_address);
	set_at<5696, 12800>(result, denoiseb_rd356_res);
	hw_uint<16> denoiseb_rd357_res = denoiseb_rd357_select(raw, d0, d1, dynamic_address);
	set_at<5712, 12800>(result, denoiseb_rd357_res);
	hw_uint<16> denoiseb_rd358_res = denoiseb_rd358_select(raw, d0, d1, dynamic_address);
	set_at<5728, 12800>(result, denoiseb_rd358_res);
	hw_uint<16> denoiseb_rd359_res = denoiseb_rd359_select(raw, d0, d1, dynamic_address);
	set_at<5744, 12800>(result, denoiseb_rd359_res);
	hw_uint<16> denoiseb_rd360_res = denoiseb_rd360_select(raw, d0, d1, dynamic_address);
	set_at<5760, 12800>(result, denoiseb_rd360_res);
	hw_uint<16> denoiseb_rd361_res = denoiseb_rd361_select(raw, d0, d1, dynamic_address);
	set_at<5776, 12800>(result, denoiseb_rd361_res);
	hw_uint<16> denoiseb_rd362_res = denoiseb_rd362_select(raw, d0, d1, dynamic_address);
	set_at<5792, 12800>(result, denoiseb_rd362_res);
	hw_uint<16> denoiseb_rd363_res = denoiseb_rd363_select(raw, d0, d1, dynamic_address);
	set_at<5808, 12800>(result, denoiseb_rd363_res);
	hw_uint<16> denoiseb_rd364_res = denoiseb_rd364_select(raw, d0, d1, dynamic_address);
	set_at<5824, 12800>(result, denoiseb_rd364_res);
	hw_uint<16> denoiseb_rd365_res = denoiseb_rd365_select(raw, d0, d1, dynamic_address);
	set_at<5840, 12800>(result, denoiseb_rd365_res);
	hw_uint<16> denoiseb_rd366_res = denoiseb_rd366_select(raw, d0, d1, dynamic_address);
	set_at<5856, 12800>(result, denoiseb_rd366_res);
	hw_uint<16> denoiseb_rd367_res = denoiseb_rd367_select(raw, d0, d1, dynamic_address);
	set_at<5872, 12800>(result, denoiseb_rd367_res);
	hw_uint<16> denoiseb_rd368_res = denoiseb_rd368_select(raw, d0, d1, dynamic_address);
	set_at<5888, 12800>(result, denoiseb_rd368_res);
	hw_uint<16> denoiseb_rd369_res = denoiseb_rd369_select(raw, d0, d1, dynamic_address);
	set_at<5904, 12800>(result, denoiseb_rd369_res);
	hw_uint<16> denoiseb_rd370_res = denoiseb_rd370_select(raw, d0, d1, dynamic_address);
	set_at<5920, 12800>(result, denoiseb_rd370_res);
	hw_uint<16> denoiseb_rd371_res = denoiseb_rd371_select(raw, d0, d1, dynamic_address);
	set_at<5936, 12800>(result, denoiseb_rd371_res);
	hw_uint<16> denoiseb_rd372_res = denoiseb_rd372_select(raw, d0, d1, dynamic_address);
	set_at<5952, 12800>(result, denoiseb_rd372_res);
	hw_uint<16> denoiseb_rd373_res = denoiseb_rd373_select(raw, d0, d1, dynamic_address);
	set_at<5968, 12800>(result, denoiseb_rd373_res);
	hw_uint<16> denoiseb_rd374_res = denoiseb_rd374_select(raw, d0, d1, dynamic_address);
	set_at<5984, 12800>(result, denoiseb_rd374_res);
	hw_uint<16> denoiseb_rd375_res = denoiseb_rd375_select(raw, d0, d1, dynamic_address);
	set_at<6000, 12800>(result, denoiseb_rd375_res);
	hw_uint<16> denoiseb_rd376_res = denoiseb_rd376_select(raw, d0, d1, dynamic_address);
	set_at<6016, 12800>(result, denoiseb_rd376_res);
	hw_uint<16> denoiseb_rd377_res = denoiseb_rd377_select(raw, d0, d1, dynamic_address);
	set_at<6032, 12800>(result, denoiseb_rd377_res);
	hw_uint<16> denoiseb_rd378_res = denoiseb_rd378_select(raw, d0, d1, dynamic_address);
	set_at<6048, 12800>(result, denoiseb_rd378_res);
	hw_uint<16> denoiseb_rd379_res = denoiseb_rd379_select(raw, d0, d1, dynamic_address);
	set_at<6064, 12800>(result, denoiseb_rd379_res);
	hw_uint<16> denoiseb_rd380_res = denoiseb_rd380_select(raw, d0, d1, dynamic_address);
	set_at<6080, 12800>(result, denoiseb_rd380_res);
	hw_uint<16> denoiseb_rd381_res = denoiseb_rd381_select(raw, d0, d1, dynamic_address);
	set_at<6096, 12800>(result, denoiseb_rd381_res);
	hw_uint<16> denoiseb_rd382_res = denoiseb_rd382_select(raw, d0, d1, dynamic_address);
	set_at<6112, 12800>(result, denoiseb_rd382_res);
	hw_uint<16> denoiseb_rd383_res = denoiseb_rd383_select(raw, d0, d1, dynamic_address);
	set_at<6128, 12800>(result, denoiseb_rd383_res);
	hw_uint<16> denoiseb_rd384_res = denoiseb_rd384_select(raw, d0, d1, dynamic_address);
	set_at<6144, 12800>(result, denoiseb_rd384_res);
	hw_uint<16> denoiseb_rd385_res = denoiseb_rd385_select(raw, d0, d1, dynamic_address);
	set_at<6160, 12800>(result, denoiseb_rd385_res);
	hw_uint<16> denoiseb_rd386_res = denoiseb_rd386_select(raw, d0, d1, dynamic_address);
	set_at<6176, 12800>(result, denoiseb_rd386_res);
	hw_uint<16> denoiseb_rd387_res = denoiseb_rd387_select(raw, d0, d1, dynamic_address);
	set_at<6192, 12800>(result, denoiseb_rd387_res);
	hw_uint<16> denoiseb_rd388_res = denoiseb_rd388_select(raw, d0, d1, dynamic_address);
	set_at<6208, 12800>(result, denoiseb_rd388_res);
	hw_uint<16> denoiseb_rd389_res = denoiseb_rd389_select(raw, d0, d1, dynamic_address);
	set_at<6224, 12800>(result, denoiseb_rd389_res);
	hw_uint<16> denoiseb_rd390_res = denoiseb_rd390_select(raw, d0, d1, dynamic_address);
	set_at<6240, 12800>(result, denoiseb_rd390_res);
	hw_uint<16> denoiseb_rd391_res = denoiseb_rd391_select(raw, d0, d1, dynamic_address);
	set_at<6256, 12800>(result, denoiseb_rd391_res);
	hw_uint<16> denoiseb_rd392_res = denoiseb_rd392_select(raw, d0, d1, dynamic_address);
	set_at<6272, 12800>(result, denoiseb_rd392_res);
	hw_uint<16> denoiseb_rd393_res = denoiseb_rd393_select(raw, d0, d1, dynamic_address);
	set_at<6288, 12800>(result, denoiseb_rd393_res);
	hw_uint<16> denoiseb_rd394_res = denoiseb_rd394_select(raw, d0, d1, dynamic_address);
	set_at<6304, 12800>(result, denoiseb_rd394_res);
	hw_uint<16> denoiseb_rd395_res = denoiseb_rd395_select(raw, d0, d1, dynamic_address);
	set_at<6320, 12800>(result, denoiseb_rd395_res);
	hw_uint<16> denoiseb_rd396_res = denoiseb_rd396_select(raw, d0, d1, dynamic_address);
	set_at<6336, 12800>(result, denoiseb_rd396_res);
	hw_uint<16> denoiseb_rd397_res = denoiseb_rd397_select(raw, d0, d1, dynamic_address);
	set_at<6352, 12800>(result, denoiseb_rd397_res);
	hw_uint<16> denoiseb_rd398_res = denoiseb_rd398_select(raw, d0, d1, dynamic_address);
	set_at<6368, 12800>(result, denoiseb_rd398_res);
	hw_uint<16> denoiseb_rd399_res = denoiseb_rd399_select(raw, d0, d1, dynamic_address);
	set_at<6384, 12800>(result, denoiseb_rd399_res);
	hw_uint<16> denoiseb_rd400_res = denoiseb_rd400_select(raw, d0, d1, dynamic_address);
	set_at<6400, 12800>(result, denoiseb_rd400_res);
	hw_uint<16> denoiseb_rd401_res = denoiseb_rd401_select(raw, d0, d1, dynamic_address);
	set_at<6416, 12800>(result, denoiseb_rd401_res);
	hw_uint<16> denoiseb_rd402_res = denoiseb_rd402_select(raw, d0, d1, dynamic_address);
	set_at<6432, 12800>(result, denoiseb_rd402_res);
	hw_uint<16> denoiseb_rd403_res = denoiseb_rd403_select(raw, d0, d1, dynamic_address);
	set_at<6448, 12800>(result, denoiseb_rd403_res);
	hw_uint<16> denoiseb_rd404_res = denoiseb_rd404_select(raw, d0, d1, dynamic_address);
	set_at<6464, 12800>(result, denoiseb_rd404_res);
	hw_uint<16> denoiseb_rd405_res = denoiseb_rd405_select(raw, d0, d1, dynamic_address);
	set_at<6480, 12800>(result, denoiseb_rd405_res);
	hw_uint<16> denoiseb_rd406_res = denoiseb_rd406_select(raw, d0, d1, dynamic_address);
	set_at<6496, 12800>(result, denoiseb_rd406_res);
	hw_uint<16> denoiseb_rd407_res = denoiseb_rd407_select(raw, d0, d1, dynamic_address);
	set_at<6512, 12800>(result, denoiseb_rd407_res);
	hw_uint<16> denoiseb_rd408_res = denoiseb_rd408_select(raw, d0, d1, dynamic_address);
	set_at<6528, 12800>(result, denoiseb_rd408_res);
	hw_uint<16> denoiseb_rd409_res = denoiseb_rd409_select(raw, d0, d1, dynamic_address);
	set_at<6544, 12800>(result, denoiseb_rd409_res);
	hw_uint<16> denoiseb_rd410_res = denoiseb_rd410_select(raw, d0, d1, dynamic_address);
	set_at<6560, 12800>(result, denoiseb_rd410_res);
	hw_uint<16> denoiseb_rd411_res = denoiseb_rd411_select(raw, d0, d1, dynamic_address);
	set_at<6576, 12800>(result, denoiseb_rd411_res);
	hw_uint<16> denoiseb_rd412_res = denoiseb_rd412_select(raw, d0, d1, dynamic_address);
	set_at<6592, 12800>(result, denoiseb_rd412_res);
	hw_uint<16> denoiseb_rd413_res = denoiseb_rd413_select(raw, d0, d1, dynamic_address);
	set_at<6608, 12800>(result, denoiseb_rd413_res);
	hw_uint<16> denoiseb_rd414_res = denoiseb_rd414_select(raw, d0, d1, dynamic_address);
	set_at<6624, 12800>(result, denoiseb_rd414_res);
	hw_uint<16> denoiseb_rd415_res = denoiseb_rd415_select(raw, d0, d1, dynamic_address);
	set_at<6640, 12800>(result, denoiseb_rd415_res);
	hw_uint<16> denoiseb_rd416_res = denoiseb_rd416_select(raw, d0, d1, dynamic_address);
	set_at<6656, 12800>(result, denoiseb_rd416_res);
	hw_uint<16> denoiseb_rd417_res = denoiseb_rd417_select(raw, d0, d1, dynamic_address);
	set_at<6672, 12800>(result, denoiseb_rd417_res);
	hw_uint<16> denoiseb_rd418_res = denoiseb_rd418_select(raw, d0, d1, dynamic_address);
	set_at<6688, 12800>(result, denoiseb_rd418_res);
	hw_uint<16> denoiseb_rd419_res = denoiseb_rd419_select(raw, d0, d1, dynamic_address);
	set_at<6704, 12800>(result, denoiseb_rd419_res);
	hw_uint<16> denoiseb_rd420_res = denoiseb_rd420_select(raw, d0, d1, dynamic_address);
	set_at<6720, 12800>(result, denoiseb_rd420_res);
	hw_uint<16> denoiseb_rd421_res = denoiseb_rd421_select(raw, d0, d1, dynamic_address);
	set_at<6736, 12800>(result, denoiseb_rd421_res);
	hw_uint<16> denoiseb_rd422_res = denoiseb_rd422_select(raw, d0, d1, dynamic_address);
	set_at<6752, 12800>(result, denoiseb_rd422_res);
	hw_uint<16> denoiseb_rd423_res = denoiseb_rd423_select(raw, d0, d1, dynamic_address);
	set_at<6768, 12800>(result, denoiseb_rd423_res);
	hw_uint<16> denoiseb_rd424_res = denoiseb_rd424_select(raw, d0, d1, dynamic_address);
	set_at<6784, 12800>(result, denoiseb_rd424_res);
	hw_uint<16> denoiseb_rd425_res = denoiseb_rd425_select(raw, d0, d1, dynamic_address);
	set_at<6800, 12800>(result, denoiseb_rd425_res);
	hw_uint<16> denoiseb_rd426_res = denoiseb_rd426_select(raw, d0, d1, dynamic_address);
	set_at<6816, 12800>(result, denoiseb_rd426_res);
	hw_uint<16> denoiseb_rd427_res = denoiseb_rd427_select(raw, d0, d1, dynamic_address);
	set_at<6832, 12800>(result, denoiseb_rd427_res);
	hw_uint<16> denoiseb_rd428_res = denoiseb_rd428_select(raw, d0, d1, dynamic_address);
	set_at<6848, 12800>(result, denoiseb_rd428_res);
	hw_uint<16> denoiseb_rd429_res = denoiseb_rd429_select(raw, d0, d1, dynamic_address);
	set_at<6864, 12800>(result, denoiseb_rd429_res);
	hw_uint<16> denoiseb_rd430_res = denoiseb_rd430_select(raw, d0, d1, dynamic_address);
	set_at<6880, 12800>(result, denoiseb_rd430_res);
	hw_uint<16> denoiseb_rd431_res = denoiseb_rd431_select(raw, d0, d1, dynamic_address);
	set_at<6896, 12800>(result, denoiseb_rd431_res);
	hw_uint<16> denoiseb_rd432_res = denoiseb_rd432_select(raw, d0, d1, dynamic_address);
	set_at<6912, 12800>(result, denoiseb_rd432_res);
	hw_uint<16> denoiseb_rd433_res = denoiseb_rd433_select(raw, d0, d1, dynamic_address);
	set_at<6928, 12800>(result, denoiseb_rd433_res);
	hw_uint<16> denoiseb_rd434_res = denoiseb_rd434_select(raw, d0, d1, dynamic_address);
	set_at<6944, 12800>(result, denoiseb_rd434_res);
	hw_uint<16> denoiseb_rd435_res = denoiseb_rd435_select(raw, d0, d1, dynamic_address);
	set_at<6960, 12800>(result, denoiseb_rd435_res);
	hw_uint<16> denoiseb_rd436_res = denoiseb_rd436_select(raw, d0, d1, dynamic_address);
	set_at<6976, 12800>(result, denoiseb_rd436_res);
	hw_uint<16> denoiseb_rd437_res = denoiseb_rd437_select(raw, d0, d1, dynamic_address);
	set_at<6992, 12800>(result, denoiseb_rd437_res);
	hw_uint<16> denoiseb_rd438_res = denoiseb_rd438_select(raw, d0, d1, dynamic_address);
	set_at<7008, 12800>(result, denoiseb_rd438_res);
	hw_uint<16> denoiseb_rd439_res = denoiseb_rd439_select(raw, d0, d1, dynamic_address);
	set_at<7024, 12800>(result, denoiseb_rd439_res);
	hw_uint<16> denoiseb_rd440_res = denoiseb_rd440_select(raw, d0, d1, dynamic_address);
	set_at<7040, 12800>(result, denoiseb_rd440_res);
	hw_uint<16> denoiseb_rd441_res = denoiseb_rd441_select(raw, d0, d1, dynamic_address);
	set_at<7056, 12800>(result, denoiseb_rd441_res);
	hw_uint<16> denoiseb_rd442_res = denoiseb_rd442_select(raw, d0, d1, dynamic_address);
	set_at<7072, 12800>(result, denoiseb_rd442_res);
	hw_uint<16> denoiseb_rd443_res = denoiseb_rd443_select(raw, d0, d1, dynamic_address);
	set_at<7088, 12800>(result, denoiseb_rd443_res);
	hw_uint<16> denoiseb_rd444_res = denoiseb_rd444_select(raw, d0, d1, dynamic_address);
	set_at<7104, 12800>(result, denoiseb_rd444_res);
	hw_uint<16> denoiseb_rd445_res = denoiseb_rd445_select(raw, d0, d1, dynamic_address);
	set_at<7120, 12800>(result, denoiseb_rd445_res);
	hw_uint<16> denoiseb_rd446_res = denoiseb_rd446_select(raw, d0, d1, dynamic_address);
	set_at<7136, 12800>(result, denoiseb_rd446_res);
	hw_uint<16> denoiseb_rd447_res = denoiseb_rd447_select(raw, d0, d1, dynamic_address);
	set_at<7152, 12800>(result, denoiseb_rd447_res);
	hw_uint<16> denoiseb_rd448_res = denoiseb_rd448_select(raw, d0, d1, dynamic_address);
	set_at<7168, 12800>(result, denoiseb_rd448_res);
	hw_uint<16> denoiseb_rd449_res = denoiseb_rd449_select(raw, d0, d1, dynamic_address);
	set_at<7184, 12800>(result, denoiseb_rd449_res);
	hw_uint<16> denoiseb_rd450_res = denoiseb_rd450_select(raw, d0, d1, dynamic_address);
	set_at<7200, 12800>(result, denoiseb_rd450_res);
	hw_uint<16> denoiseb_rd451_res = denoiseb_rd451_select(raw, d0, d1, dynamic_address);
	set_at<7216, 12800>(result, denoiseb_rd451_res);
	hw_uint<16> denoiseb_rd452_res = denoiseb_rd452_select(raw, d0, d1, dynamic_address);
	set_at<7232, 12800>(result, denoiseb_rd452_res);
	hw_uint<16> denoiseb_rd453_res = denoiseb_rd453_select(raw, d0, d1, dynamic_address);
	set_at<7248, 12800>(result, denoiseb_rd453_res);
	hw_uint<16> denoiseb_rd454_res = denoiseb_rd454_select(raw, d0, d1, dynamic_address);
	set_at<7264, 12800>(result, denoiseb_rd454_res);
	hw_uint<16> denoiseb_rd455_res = denoiseb_rd455_select(raw, d0, d1, dynamic_address);
	set_at<7280, 12800>(result, denoiseb_rd455_res);
	hw_uint<16> denoiseb_rd456_res = denoiseb_rd456_select(raw, d0, d1, dynamic_address);
	set_at<7296, 12800>(result, denoiseb_rd456_res);
	hw_uint<16> denoiseb_rd457_res = denoiseb_rd457_select(raw, d0, d1, dynamic_address);
	set_at<7312, 12800>(result, denoiseb_rd457_res);
	hw_uint<16> denoiseb_rd458_res = denoiseb_rd458_select(raw, d0, d1, dynamic_address);
	set_at<7328, 12800>(result, denoiseb_rd458_res);
	hw_uint<16> denoiseb_rd459_res = denoiseb_rd459_select(raw, d0, d1, dynamic_address);
	set_at<7344, 12800>(result, denoiseb_rd459_res);
	hw_uint<16> denoiseb_rd460_res = denoiseb_rd460_select(raw, d0, d1, dynamic_address);
	set_at<7360, 12800>(result, denoiseb_rd460_res);
	hw_uint<16> denoiseb_rd461_res = denoiseb_rd461_select(raw, d0, d1, dynamic_address);
	set_at<7376, 12800>(result, denoiseb_rd461_res);
	hw_uint<16> denoiseb_rd462_res = denoiseb_rd462_select(raw, d0, d1, dynamic_address);
	set_at<7392, 12800>(result, denoiseb_rd462_res);
	hw_uint<16> denoiseb_rd463_res = denoiseb_rd463_select(raw, d0, d1, dynamic_address);
	set_at<7408, 12800>(result, denoiseb_rd463_res);
	hw_uint<16> denoiseb_rd464_res = denoiseb_rd464_select(raw, d0, d1, dynamic_address);
	set_at<7424, 12800>(result, denoiseb_rd464_res);
	hw_uint<16> denoiseb_rd465_res = denoiseb_rd465_select(raw, d0, d1, dynamic_address);
	set_at<7440, 12800>(result, denoiseb_rd465_res);
	hw_uint<16> denoiseb_rd466_res = denoiseb_rd466_select(raw, d0, d1, dynamic_address);
	set_at<7456, 12800>(result, denoiseb_rd466_res);
	hw_uint<16> denoiseb_rd467_res = denoiseb_rd467_select(raw, d0, d1, dynamic_address);
	set_at<7472, 12800>(result, denoiseb_rd467_res);
	hw_uint<16> denoiseb_rd468_res = denoiseb_rd468_select(raw, d0, d1, dynamic_address);
	set_at<7488, 12800>(result, denoiseb_rd468_res);
	hw_uint<16> denoiseb_rd469_res = denoiseb_rd469_select(raw, d0, d1, dynamic_address);
	set_at<7504, 12800>(result, denoiseb_rd469_res);
	hw_uint<16> denoiseb_rd470_res = denoiseb_rd470_select(raw, d0, d1, dynamic_address);
	set_at<7520, 12800>(result, denoiseb_rd470_res);
	hw_uint<16> denoiseb_rd471_res = denoiseb_rd471_select(raw, d0, d1, dynamic_address);
	set_at<7536, 12800>(result, denoiseb_rd471_res);
	hw_uint<16> denoiseb_rd472_res = denoiseb_rd472_select(raw, d0, d1, dynamic_address);
	set_at<7552, 12800>(result, denoiseb_rd472_res);
	hw_uint<16> denoiseb_rd473_res = denoiseb_rd473_select(raw, d0, d1, dynamic_address);
	set_at<7568, 12800>(result, denoiseb_rd473_res);
	hw_uint<16> denoiseb_rd474_res = denoiseb_rd474_select(raw, d0, d1, dynamic_address);
	set_at<7584, 12800>(result, denoiseb_rd474_res);
	hw_uint<16> denoiseb_rd475_res = denoiseb_rd475_select(raw, d0, d1, dynamic_address);
	set_at<7600, 12800>(result, denoiseb_rd475_res);
	hw_uint<16> denoiseb_rd476_res = denoiseb_rd476_select(raw, d0, d1, dynamic_address);
	set_at<7616, 12800>(result, denoiseb_rd476_res);
	hw_uint<16> denoiseb_rd477_res = denoiseb_rd477_select(raw, d0, d1, dynamic_address);
	set_at<7632, 12800>(result, denoiseb_rd477_res);
	hw_uint<16> denoiseb_rd478_res = denoiseb_rd478_select(raw, d0, d1, dynamic_address);
	set_at<7648, 12800>(result, denoiseb_rd478_res);
	hw_uint<16> denoiseb_rd479_res = denoiseb_rd479_select(raw, d0, d1, dynamic_address);
	set_at<7664, 12800>(result, denoiseb_rd479_res);
	hw_uint<16> denoiseb_rd480_res = denoiseb_rd480_select(raw, d0, d1, dynamic_address);
	set_at<7680, 12800>(result, denoiseb_rd480_res);
	hw_uint<16> denoiseb_rd481_res = denoiseb_rd481_select(raw, d0, d1, dynamic_address);
	set_at<7696, 12800>(result, denoiseb_rd481_res);
	hw_uint<16> denoiseb_rd482_res = denoiseb_rd482_select(raw, d0, d1, dynamic_address);
	set_at<7712, 12800>(result, denoiseb_rd482_res);
	hw_uint<16> denoiseb_rd483_res = denoiseb_rd483_select(raw, d0, d1, dynamic_address);
	set_at<7728, 12800>(result, denoiseb_rd483_res);
	hw_uint<16> denoiseb_rd484_res = denoiseb_rd484_select(raw, d0, d1, dynamic_address);
	set_at<7744, 12800>(result, denoiseb_rd484_res);
	hw_uint<16> denoiseb_rd485_res = denoiseb_rd485_select(raw, d0, d1, dynamic_address);
	set_at<7760, 12800>(result, denoiseb_rd485_res);
	hw_uint<16> denoiseb_rd486_res = denoiseb_rd486_select(raw, d0, d1, dynamic_address);
	set_at<7776, 12800>(result, denoiseb_rd486_res);
	hw_uint<16> denoiseb_rd487_res = denoiseb_rd487_select(raw, d0, d1, dynamic_address);
	set_at<7792, 12800>(result, denoiseb_rd487_res);
	hw_uint<16> denoiseb_rd488_res = denoiseb_rd488_select(raw, d0, d1, dynamic_address);
	set_at<7808, 12800>(result, denoiseb_rd488_res);
	hw_uint<16> denoiseb_rd489_res = denoiseb_rd489_select(raw, d0, d1, dynamic_address);
	set_at<7824, 12800>(result, denoiseb_rd489_res);
	hw_uint<16> denoiseb_rd490_res = denoiseb_rd490_select(raw, d0, d1, dynamic_address);
	set_at<7840, 12800>(result, denoiseb_rd490_res);
	hw_uint<16> denoiseb_rd491_res = denoiseb_rd491_select(raw, d0, d1, dynamic_address);
	set_at<7856, 12800>(result, denoiseb_rd491_res);
	hw_uint<16> denoiseb_rd492_res = denoiseb_rd492_select(raw, d0, d1, dynamic_address);
	set_at<7872, 12800>(result, denoiseb_rd492_res);
	hw_uint<16> denoiseb_rd493_res = denoiseb_rd493_select(raw, d0, d1, dynamic_address);
	set_at<7888, 12800>(result, denoiseb_rd493_res);
	hw_uint<16> denoiseb_rd494_res = denoiseb_rd494_select(raw, d0, d1, dynamic_address);
	set_at<7904, 12800>(result, denoiseb_rd494_res);
	hw_uint<16> denoiseb_rd495_res = denoiseb_rd495_select(raw, d0, d1, dynamic_address);
	set_at<7920, 12800>(result, denoiseb_rd495_res);
	hw_uint<16> denoiseb_rd496_res = denoiseb_rd496_select(raw, d0, d1, dynamic_address);
	set_at<7936, 12800>(result, denoiseb_rd496_res);
	hw_uint<16> denoiseb_rd497_res = denoiseb_rd497_select(raw, d0, d1, dynamic_address);
	set_at<7952, 12800>(result, denoiseb_rd497_res);
	hw_uint<16> denoiseb_rd498_res = denoiseb_rd498_select(raw, d0, d1, dynamic_address);
	set_at<7968, 12800>(result, denoiseb_rd498_res);
	hw_uint<16> denoiseb_rd499_res = denoiseb_rd499_select(raw, d0, d1, dynamic_address);
	set_at<7984, 12800>(result, denoiseb_rd499_res);
	hw_uint<16> denoiseb_rd500_res = denoiseb_rd500_select(raw, d0, d1, dynamic_address);
	set_at<8000, 12800>(result, denoiseb_rd500_res);
	hw_uint<16> denoiseb_rd501_res = denoiseb_rd501_select(raw, d0, d1, dynamic_address);
	set_at<8016, 12800>(result, denoiseb_rd501_res);
	hw_uint<16> denoiseb_rd502_res = denoiseb_rd502_select(raw, d0, d1, dynamic_address);
	set_at<8032, 12800>(result, denoiseb_rd502_res);
	hw_uint<16> denoiseb_rd503_res = denoiseb_rd503_select(raw, d0, d1, dynamic_address);
	set_at<8048, 12800>(result, denoiseb_rd503_res);
	hw_uint<16> denoiseb_rd504_res = denoiseb_rd504_select(raw, d0, d1, dynamic_address);
	set_at<8064, 12800>(result, denoiseb_rd504_res);
	hw_uint<16> denoiseb_rd505_res = denoiseb_rd505_select(raw, d0, d1, dynamic_address);
	set_at<8080, 12800>(result, denoiseb_rd505_res);
	hw_uint<16> denoiseb_rd506_res = denoiseb_rd506_select(raw, d0, d1, dynamic_address);
	set_at<8096, 12800>(result, denoiseb_rd506_res);
	hw_uint<16> denoiseb_rd507_res = denoiseb_rd507_select(raw, d0, d1, dynamic_address);
	set_at<8112, 12800>(result, denoiseb_rd507_res);
	hw_uint<16> denoiseb_rd508_res = denoiseb_rd508_select(raw, d0, d1, dynamic_address);
	set_at<8128, 12800>(result, denoiseb_rd508_res);
	hw_uint<16> denoiseb_rd509_res = denoiseb_rd509_select(raw, d0, d1, dynamic_address);
	set_at<8144, 12800>(result, denoiseb_rd509_res);
	hw_uint<16> denoiseb_rd510_res = denoiseb_rd510_select(raw, d0, d1, dynamic_address);
	set_at<8160, 12800>(result, denoiseb_rd510_res);
	hw_uint<16> denoiseb_rd511_res = denoiseb_rd511_select(raw, d0, d1, dynamic_address);
	set_at<8176, 12800>(result, denoiseb_rd511_res);
	hw_uint<16> denoiseb_rd512_res = denoiseb_rd512_select(raw, d0, d1, dynamic_address);
	set_at<8192, 12800>(result, denoiseb_rd512_res);
	hw_uint<16> denoiseb_rd513_res = denoiseb_rd513_select(raw, d0, d1, dynamic_address);
	set_at<8208, 12800>(result, denoiseb_rd513_res);
	hw_uint<16> denoiseb_rd514_res = denoiseb_rd514_select(raw, d0, d1, dynamic_address);
	set_at<8224, 12800>(result, denoiseb_rd514_res);
	hw_uint<16> denoiseb_rd515_res = denoiseb_rd515_select(raw, d0, d1, dynamic_address);
	set_at<8240, 12800>(result, denoiseb_rd515_res);
	hw_uint<16> denoiseb_rd516_res = denoiseb_rd516_select(raw, d0, d1, dynamic_address);
	set_at<8256, 12800>(result, denoiseb_rd516_res);
	hw_uint<16> denoiseb_rd517_res = denoiseb_rd517_select(raw, d0, d1, dynamic_address);
	set_at<8272, 12800>(result, denoiseb_rd517_res);
	hw_uint<16> denoiseb_rd518_res = denoiseb_rd518_select(raw, d0, d1, dynamic_address);
	set_at<8288, 12800>(result, denoiseb_rd518_res);
	hw_uint<16> denoiseb_rd519_res = denoiseb_rd519_select(raw, d0, d1, dynamic_address);
	set_at<8304, 12800>(result, denoiseb_rd519_res);
	hw_uint<16> denoiseb_rd520_res = denoiseb_rd520_select(raw, d0, d1, dynamic_address);
	set_at<8320, 12800>(result, denoiseb_rd520_res);
	hw_uint<16> denoiseb_rd521_res = denoiseb_rd521_select(raw, d0, d1, dynamic_address);
	set_at<8336, 12800>(result, denoiseb_rd521_res);
	hw_uint<16> denoiseb_rd522_res = denoiseb_rd522_select(raw, d0, d1, dynamic_address);
	set_at<8352, 12800>(result, denoiseb_rd522_res);
	hw_uint<16> denoiseb_rd523_res = denoiseb_rd523_select(raw, d0, d1, dynamic_address);
	set_at<8368, 12800>(result, denoiseb_rd523_res);
	hw_uint<16> denoiseb_rd524_res = denoiseb_rd524_select(raw, d0, d1, dynamic_address);
	set_at<8384, 12800>(result, denoiseb_rd524_res);
	hw_uint<16> denoiseb_rd525_res = denoiseb_rd525_select(raw, d0, d1, dynamic_address);
	set_at<8400, 12800>(result, denoiseb_rd525_res);
	hw_uint<16> denoiseb_rd526_res = denoiseb_rd526_select(raw, d0, d1, dynamic_address);
	set_at<8416, 12800>(result, denoiseb_rd526_res);
	hw_uint<16> denoiseb_rd527_res = denoiseb_rd527_select(raw, d0, d1, dynamic_address);
	set_at<8432, 12800>(result, denoiseb_rd527_res);
	hw_uint<16> denoiseb_rd528_res = denoiseb_rd528_select(raw, d0, d1, dynamic_address);
	set_at<8448, 12800>(result, denoiseb_rd528_res);
	hw_uint<16> denoiseb_rd529_res = denoiseb_rd529_select(raw, d0, d1, dynamic_address);
	set_at<8464, 12800>(result, denoiseb_rd529_res);
	hw_uint<16> denoiseb_rd530_res = denoiseb_rd530_select(raw, d0, d1, dynamic_address);
	set_at<8480, 12800>(result, denoiseb_rd530_res);
	hw_uint<16> denoiseb_rd531_res = denoiseb_rd531_select(raw, d0, d1, dynamic_address);
	set_at<8496, 12800>(result, denoiseb_rd531_res);
	hw_uint<16> denoiseb_rd532_res = denoiseb_rd532_select(raw, d0, d1, dynamic_address);
	set_at<8512, 12800>(result, denoiseb_rd532_res);
	hw_uint<16> denoiseb_rd533_res = denoiseb_rd533_select(raw, d0, d1, dynamic_address);
	set_at<8528, 12800>(result, denoiseb_rd533_res);
	hw_uint<16> denoiseb_rd534_res = denoiseb_rd534_select(raw, d0, d1, dynamic_address);
	set_at<8544, 12800>(result, denoiseb_rd534_res);
	hw_uint<16> denoiseb_rd535_res = denoiseb_rd535_select(raw, d0, d1, dynamic_address);
	set_at<8560, 12800>(result, denoiseb_rd535_res);
	hw_uint<16> denoiseb_rd536_res = denoiseb_rd536_select(raw, d0, d1, dynamic_address);
	set_at<8576, 12800>(result, denoiseb_rd536_res);
	hw_uint<16> denoiseb_rd537_res = denoiseb_rd537_select(raw, d0, d1, dynamic_address);
	set_at<8592, 12800>(result, denoiseb_rd537_res);
	hw_uint<16> denoiseb_rd538_res = denoiseb_rd538_select(raw, d0, d1, dynamic_address);
	set_at<8608, 12800>(result, denoiseb_rd538_res);
	hw_uint<16> denoiseb_rd539_res = denoiseb_rd539_select(raw, d0, d1, dynamic_address);
	set_at<8624, 12800>(result, denoiseb_rd539_res);
	hw_uint<16> denoiseb_rd540_res = denoiseb_rd540_select(raw, d0, d1, dynamic_address);
	set_at<8640, 12800>(result, denoiseb_rd540_res);
	hw_uint<16> denoiseb_rd541_res = denoiseb_rd541_select(raw, d0, d1, dynamic_address);
	set_at<8656, 12800>(result, denoiseb_rd541_res);
	hw_uint<16> denoiseb_rd542_res = denoiseb_rd542_select(raw, d0, d1, dynamic_address);
	set_at<8672, 12800>(result, denoiseb_rd542_res);
	hw_uint<16> denoiseb_rd543_res = denoiseb_rd543_select(raw, d0, d1, dynamic_address);
	set_at<8688, 12800>(result, denoiseb_rd543_res);
	hw_uint<16> denoiseb_rd544_res = denoiseb_rd544_select(raw, d0, d1, dynamic_address);
	set_at<8704, 12800>(result, denoiseb_rd544_res);
	hw_uint<16> denoiseb_rd545_res = denoiseb_rd545_select(raw, d0, d1, dynamic_address);
	set_at<8720, 12800>(result, denoiseb_rd545_res);
	hw_uint<16> denoiseb_rd546_res = denoiseb_rd546_select(raw, d0, d1, dynamic_address);
	set_at<8736, 12800>(result, denoiseb_rd546_res);
	hw_uint<16> denoiseb_rd547_res = denoiseb_rd547_select(raw, d0, d1, dynamic_address);
	set_at<8752, 12800>(result, denoiseb_rd547_res);
	hw_uint<16> denoiseb_rd548_res = denoiseb_rd548_select(raw, d0, d1, dynamic_address);
	set_at<8768, 12800>(result, denoiseb_rd548_res);
	hw_uint<16> denoiseb_rd549_res = denoiseb_rd549_select(raw, d0, d1, dynamic_address);
	set_at<8784, 12800>(result, denoiseb_rd549_res);
	hw_uint<16> denoiseb_rd550_res = denoiseb_rd550_select(raw, d0, d1, dynamic_address);
	set_at<8800, 12800>(result, denoiseb_rd550_res);
	hw_uint<16> denoiseb_rd551_res = denoiseb_rd551_select(raw, d0, d1, dynamic_address);
	set_at<8816, 12800>(result, denoiseb_rd551_res);
	hw_uint<16> denoiseb_rd552_res = denoiseb_rd552_select(raw, d0, d1, dynamic_address);
	set_at<8832, 12800>(result, denoiseb_rd552_res);
	hw_uint<16> denoiseb_rd553_res = denoiseb_rd553_select(raw, d0, d1, dynamic_address);
	set_at<8848, 12800>(result, denoiseb_rd553_res);
	hw_uint<16> denoiseb_rd554_res = denoiseb_rd554_select(raw, d0, d1, dynamic_address);
	set_at<8864, 12800>(result, denoiseb_rd554_res);
	hw_uint<16> denoiseb_rd555_res = denoiseb_rd555_select(raw, d0, d1, dynamic_address);
	set_at<8880, 12800>(result, denoiseb_rd555_res);
	hw_uint<16> denoiseb_rd556_res = denoiseb_rd556_select(raw, d0, d1, dynamic_address);
	set_at<8896, 12800>(result, denoiseb_rd556_res);
	hw_uint<16> denoiseb_rd557_res = denoiseb_rd557_select(raw, d0, d1, dynamic_address);
	set_at<8912, 12800>(result, denoiseb_rd557_res);
	hw_uint<16> denoiseb_rd558_res = denoiseb_rd558_select(raw, d0, d1, dynamic_address);
	set_at<8928, 12800>(result, denoiseb_rd558_res);
	hw_uint<16> denoiseb_rd559_res = denoiseb_rd559_select(raw, d0, d1, dynamic_address);
	set_at<8944, 12800>(result, denoiseb_rd559_res);
	hw_uint<16> denoiseb_rd560_res = denoiseb_rd560_select(raw, d0, d1, dynamic_address);
	set_at<8960, 12800>(result, denoiseb_rd560_res);
	hw_uint<16> denoiseb_rd561_res = denoiseb_rd561_select(raw, d0, d1, dynamic_address);
	set_at<8976, 12800>(result, denoiseb_rd561_res);
	hw_uint<16> denoiseb_rd562_res = denoiseb_rd562_select(raw, d0, d1, dynamic_address);
	set_at<8992, 12800>(result, denoiseb_rd562_res);
	hw_uint<16> denoiseb_rd563_res = denoiseb_rd563_select(raw, d0, d1, dynamic_address);
	set_at<9008, 12800>(result, denoiseb_rd563_res);
	hw_uint<16> denoiseb_rd564_res = denoiseb_rd564_select(raw, d0, d1, dynamic_address);
	set_at<9024, 12800>(result, denoiseb_rd564_res);
	hw_uint<16> denoiseb_rd565_res = denoiseb_rd565_select(raw, d0, d1, dynamic_address);
	set_at<9040, 12800>(result, denoiseb_rd565_res);
	hw_uint<16> denoiseb_rd566_res = denoiseb_rd566_select(raw, d0, d1, dynamic_address);
	set_at<9056, 12800>(result, denoiseb_rd566_res);
	hw_uint<16> denoiseb_rd567_res = denoiseb_rd567_select(raw, d0, d1, dynamic_address);
	set_at<9072, 12800>(result, denoiseb_rd567_res);
	hw_uint<16> denoiseb_rd568_res = denoiseb_rd568_select(raw, d0, d1, dynamic_address);
	set_at<9088, 12800>(result, denoiseb_rd568_res);
	hw_uint<16> denoiseb_rd569_res = denoiseb_rd569_select(raw, d0, d1, dynamic_address);
	set_at<9104, 12800>(result, denoiseb_rd569_res);
	hw_uint<16> denoiseb_rd570_res = denoiseb_rd570_select(raw, d0, d1, dynamic_address);
	set_at<9120, 12800>(result, denoiseb_rd570_res);
	hw_uint<16> denoiseb_rd571_res = denoiseb_rd571_select(raw, d0, d1, dynamic_address);
	set_at<9136, 12800>(result, denoiseb_rd571_res);
	hw_uint<16> denoiseb_rd572_res = denoiseb_rd572_select(raw, d0, d1, dynamic_address);
	set_at<9152, 12800>(result, denoiseb_rd572_res);
	hw_uint<16> denoiseb_rd573_res = denoiseb_rd573_select(raw, d0, d1, dynamic_address);
	set_at<9168, 12800>(result, denoiseb_rd573_res);
	hw_uint<16> denoiseb_rd574_res = denoiseb_rd574_select(raw, d0, d1, dynamic_address);
	set_at<9184, 12800>(result, denoiseb_rd574_res);
	hw_uint<16> denoiseb_rd575_res = denoiseb_rd575_select(raw, d0, d1, dynamic_address);
	set_at<9200, 12800>(result, denoiseb_rd575_res);
	hw_uint<16> denoiseb_rd576_res = denoiseb_rd576_select(raw, d0, d1, dynamic_address);
	set_at<9216, 12800>(result, denoiseb_rd576_res);
	hw_uint<16> denoiseb_rd577_res = denoiseb_rd577_select(raw, d0, d1, dynamic_address);
	set_at<9232, 12800>(result, denoiseb_rd577_res);
	hw_uint<16> denoiseb_rd578_res = denoiseb_rd578_select(raw, d0, d1, dynamic_address);
	set_at<9248, 12800>(result, denoiseb_rd578_res);
	hw_uint<16> denoiseb_rd579_res = denoiseb_rd579_select(raw, d0, d1, dynamic_address);
	set_at<9264, 12800>(result, denoiseb_rd579_res);
	hw_uint<16> denoiseb_rd580_res = denoiseb_rd580_select(raw, d0, d1, dynamic_address);
	set_at<9280, 12800>(result, denoiseb_rd580_res);
	hw_uint<16> denoiseb_rd581_res = denoiseb_rd581_select(raw, d0, d1, dynamic_address);
	set_at<9296, 12800>(result, denoiseb_rd581_res);
	hw_uint<16> denoiseb_rd582_res = denoiseb_rd582_select(raw, d0, d1, dynamic_address);
	set_at<9312, 12800>(result, denoiseb_rd582_res);
	hw_uint<16> denoiseb_rd583_res = denoiseb_rd583_select(raw, d0, d1, dynamic_address);
	set_at<9328, 12800>(result, denoiseb_rd583_res);
	hw_uint<16> denoiseb_rd584_res = denoiseb_rd584_select(raw, d0, d1, dynamic_address);
	set_at<9344, 12800>(result, denoiseb_rd584_res);
	hw_uint<16> denoiseb_rd585_res = denoiseb_rd585_select(raw, d0, d1, dynamic_address);
	set_at<9360, 12800>(result, denoiseb_rd585_res);
	hw_uint<16> denoiseb_rd586_res = denoiseb_rd586_select(raw, d0, d1, dynamic_address);
	set_at<9376, 12800>(result, denoiseb_rd586_res);
	hw_uint<16> denoiseb_rd587_res = denoiseb_rd587_select(raw, d0, d1, dynamic_address);
	set_at<9392, 12800>(result, denoiseb_rd587_res);
	hw_uint<16> denoiseb_rd588_res = denoiseb_rd588_select(raw, d0, d1, dynamic_address);
	set_at<9408, 12800>(result, denoiseb_rd588_res);
	hw_uint<16> denoiseb_rd589_res = denoiseb_rd589_select(raw, d0, d1, dynamic_address);
	set_at<9424, 12800>(result, denoiseb_rd589_res);
	hw_uint<16> denoiseb_rd590_res = denoiseb_rd590_select(raw, d0, d1, dynamic_address);
	set_at<9440, 12800>(result, denoiseb_rd590_res);
	hw_uint<16> denoiseb_rd591_res = denoiseb_rd591_select(raw, d0, d1, dynamic_address);
	set_at<9456, 12800>(result, denoiseb_rd591_res);
	hw_uint<16> denoiseb_rd592_res = denoiseb_rd592_select(raw, d0, d1, dynamic_address);
	set_at<9472, 12800>(result, denoiseb_rd592_res);
	hw_uint<16> denoiseb_rd593_res = denoiseb_rd593_select(raw, d0, d1, dynamic_address);
	set_at<9488, 12800>(result, denoiseb_rd593_res);
	hw_uint<16> denoiseb_rd594_res = denoiseb_rd594_select(raw, d0, d1, dynamic_address);
	set_at<9504, 12800>(result, denoiseb_rd594_res);
	hw_uint<16> denoiseb_rd595_res = denoiseb_rd595_select(raw, d0, d1, dynamic_address);
	set_at<9520, 12800>(result, denoiseb_rd595_res);
	hw_uint<16> denoiseb_rd596_res = denoiseb_rd596_select(raw, d0, d1, dynamic_address);
	set_at<9536, 12800>(result, denoiseb_rd596_res);
	hw_uint<16> denoiseb_rd597_res = denoiseb_rd597_select(raw, d0, d1, dynamic_address);
	set_at<9552, 12800>(result, denoiseb_rd597_res);
	hw_uint<16> denoiseb_rd598_res = denoiseb_rd598_select(raw, d0, d1, dynamic_address);
	set_at<9568, 12800>(result, denoiseb_rd598_res);
	hw_uint<16> denoiseb_rd599_res = denoiseb_rd599_select(raw, d0, d1, dynamic_address);
	set_at<9584, 12800>(result, denoiseb_rd599_res);
	hw_uint<16> denoiseb_rd600_res = denoiseb_rd600_select(raw, d0, d1, dynamic_address);
	set_at<9600, 12800>(result, denoiseb_rd600_res);
	hw_uint<16> denoiseb_rd601_res = denoiseb_rd601_select(raw, d0, d1, dynamic_address);
	set_at<9616, 12800>(result, denoiseb_rd601_res);
	hw_uint<16> denoiseb_rd602_res = denoiseb_rd602_select(raw, d0, d1, dynamic_address);
	set_at<9632, 12800>(result, denoiseb_rd602_res);
	hw_uint<16> denoiseb_rd603_res = denoiseb_rd603_select(raw, d0, d1, dynamic_address);
	set_at<9648, 12800>(result, denoiseb_rd603_res);
	hw_uint<16> denoiseb_rd604_res = denoiseb_rd604_select(raw, d0, d1, dynamic_address);
	set_at<9664, 12800>(result, denoiseb_rd604_res);
	hw_uint<16> denoiseb_rd605_res = denoiseb_rd605_select(raw, d0, d1, dynamic_address);
	set_at<9680, 12800>(result, denoiseb_rd605_res);
	hw_uint<16> denoiseb_rd606_res = denoiseb_rd606_select(raw, d0, d1, dynamic_address);
	set_at<9696, 12800>(result, denoiseb_rd606_res);
	hw_uint<16> denoiseb_rd607_res = denoiseb_rd607_select(raw, d0, d1, dynamic_address);
	set_at<9712, 12800>(result, denoiseb_rd607_res);
	hw_uint<16> denoiseb_rd608_res = denoiseb_rd608_select(raw, d0, d1, dynamic_address);
	set_at<9728, 12800>(result, denoiseb_rd608_res);
	hw_uint<16> denoiseb_rd609_res = denoiseb_rd609_select(raw, d0, d1, dynamic_address);
	set_at<9744, 12800>(result, denoiseb_rd609_res);
	hw_uint<16> denoiseb_rd610_res = denoiseb_rd610_select(raw, d0, d1, dynamic_address);
	set_at<9760, 12800>(result, denoiseb_rd610_res);
	hw_uint<16> denoiseb_rd611_res = denoiseb_rd611_select(raw, d0, d1, dynamic_address);
	set_at<9776, 12800>(result, denoiseb_rd611_res);
	hw_uint<16> denoiseb_rd612_res = denoiseb_rd612_select(raw, d0, d1, dynamic_address);
	set_at<9792, 12800>(result, denoiseb_rd612_res);
	hw_uint<16> denoiseb_rd613_res = denoiseb_rd613_select(raw, d0, d1, dynamic_address);
	set_at<9808, 12800>(result, denoiseb_rd613_res);
	hw_uint<16> denoiseb_rd614_res = denoiseb_rd614_select(raw, d0, d1, dynamic_address);
	set_at<9824, 12800>(result, denoiseb_rd614_res);
	hw_uint<16> denoiseb_rd615_res = denoiseb_rd615_select(raw, d0, d1, dynamic_address);
	set_at<9840, 12800>(result, denoiseb_rd615_res);
	hw_uint<16> denoiseb_rd616_res = denoiseb_rd616_select(raw, d0, d1, dynamic_address);
	set_at<9856, 12800>(result, denoiseb_rd616_res);
	hw_uint<16> denoiseb_rd617_res = denoiseb_rd617_select(raw, d0, d1, dynamic_address);
	set_at<9872, 12800>(result, denoiseb_rd617_res);
	hw_uint<16> denoiseb_rd618_res = denoiseb_rd618_select(raw, d0, d1, dynamic_address);
	set_at<9888, 12800>(result, denoiseb_rd618_res);
	hw_uint<16> denoiseb_rd619_res = denoiseb_rd619_select(raw, d0, d1, dynamic_address);
	set_at<9904, 12800>(result, denoiseb_rd619_res);
	hw_uint<16> denoiseb_rd620_res = denoiseb_rd620_select(raw, d0, d1, dynamic_address);
	set_at<9920, 12800>(result, denoiseb_rd620_res);
	hw_uint<16> denoiseb_rd621_res = denoiseb_rd621_select(raw, d0, d1, dynamic_address);
	set_at<9936, 12800>(result, denoiseb_rd621_res);
	hw_uint<16> denoiseb_rd622_res = denoiseb_rd622_select(raw, d0, d1, dynamic_address);
	set_at<9952, 12800>(result, denoiseb_rd622_res);
	hw_uint<16> denoiseb_rd623_res = denoiseb_rd623_select(raw, d0, d1, dynamic_address);
	set_at<9968, 12800>(result, denoiseb_rd623_res);
	hw_uint<16> denoiseb_rd624_res = denoiseb_rd624_select(raw, d0, d1, dynamic_address);
	set_at<9984, 12800>(result, denoiseb_rd624_res);
	hw_uint<16> denoiseb_rd625_res = denoiseb_rd625_select(raw, d0, d1, dynamic_address);
	set_at<10000, 12800>(result, denoiseb_rd625_res);
	hw_uint<16> denoiseb_rd626_res = denoiseb_rd626_select(raw, d0, d1, dynamic_address);
	set_at<10016, 12800>(result, denoiseb_rd626_res);
	hw_uint<16> denoiseb_rd627_res = denoiseb_rd627_select(raw, d0, d1, dynamic_address);
	set_at<10032, 12800>(result, denoiseb_rd627_res);
	hw_uint<16> denoiseb_rd628_res = denoiseb_rd628_select(raw, d0, d1, dynamic_address);
	set_at<10048, 12800>(result, denoiseb_rd628_res);
	hw_uint<16> denoiseb_rd629_res = denoiseb_rd629_select(raw, d0, d1, dynamic_address);
	set_at<10064, 12800>(result, denoiseb_rd629_res);
	hw_uint<16> denoiseb_rd630_res = denoiseb_rd630_select(raw, d0, d1, dynamic_address);
	set_at<10080, 12800>(result, denoiseb_rd630_res);
	hw_uint<16> denoiseb_rd631_res = denoiseb_rd631_select(raw, d0, d1, dynamic_address);
	set_at<10096, 12800>(result, denoiseb_rd631_res);
	hw_uint<16> denoiseb_rd632_res = denoiseb_rd632_select(raw, d0, d1, dynamic_address);
	set_at<10112, 12800>(result, denoiseb_rd632_res);
	hw_uint<16> denoiseb_rd633_res = denoiseb_rd633_select(raw, d0, d1, dynamic_address);
	set_at<10128, 12800>(result, denoiseb_rd633_res);
	hw_uint<16> denoiseb_rd634_res = denoiseb_rd634_select(raw, d0, d1, dynamic_address);
	set_at<10144, 12800>(result, denoiseb_rd634_res);
	hw_uint<16> denoiseb_rd635_res = denoiseb_rd635_select(raw, d0, d1, dynamic_address);
	set_at<10160, 12800>(result, denoiseb_rd635_res);
	hw_uint<16> denoiseb_rd636_res = denoiseb_rd636_select(raw, d0, d1, dynamic_address);
	set_at<10176, 12800>(result, denoiseb_rd636_res);
	hw_uint<16> denoiseb_rd637_res = denoiseb_rd637_select(raw, d0, d1, dynamic_address);
	set_at<10192, 12800>(result, denoiseb_rd637_res);
	hw_uint<16> denoiseb_rd638_res = denoiseb_rd638_select(raw, d0, d1, dynamic_address);
	set_at<10208, 12800>(result, denoiseb_rd638_res);
	hw_uint<16> denoiseb_rd639_res = denoiseb_rd639_select(raw, d0, d1, dynamic_address);
	set_at<10224, 12800>(result, denoiseb_rd639_res);
	hw_uint<16> denoiseb_rd640_res = denoiseb_rd640_select(raw, d0, d1, dynamic_address);
	set_at<10240, 12800>(result, denoiseb_rd640_res);
	hw_uint<16> denoiseb_rd641_res = denoiseb_rd641_select(raw, d0, d1, dynamic_address);
	set_at<10256, 12800>(result, denoiseb_rd641_res);
	hw_uint<16> denoiseb_rd642_res = denoiseb_rd642_select(raw, d0, d1, dynamic_address);
	set_at<10272, 12800>(result, denoiseb_rd642_res);
	hw_uint<16> denoiseb_rd643_res = denoiseb_rd643_select(raw, d0, d1, dynamic_address);
	set_at<10288, 12800>(result, denoiseb_rd643_res);
	hw_uint<16> denoiseb_rd644_res = denoiseb_rd644_select(raw, d0, d1, dynamic_address);
	set_at<10304, 12800>(result, denoiseb_rd644_res);
	hw_uint<16> denoiseb_rd645_res = denoiseb_rd645_select(raw, d0, d1, dynamic_address);
	set_at<10320, 12800>(result, denoiseb_rd645_res);
	hw_uint<16> denoiseb_rd646_res = denoiseb_rd646_select(raw, d0, d1, dynamic_address);
	set_at<10336, 12800>(result, denoiseb_rd646_res);
	hw_uint<16> denoiseb_rd647_res = denoiseb_rd647_select(raw, d0, d1, dynamic_address);
	set_at<10352, 12800>(result, denoiseb_rd647_res);
	hw_uint<16> denoiseb_rd648_res = denoiseb_rd648_select(raw, d0, d1, dynamic_address);
	set_at<10368, 12800>(result, denoiseb_rd648_res);
	hw_uint<16> denoiseb_rd649_res = denoiseb_rd649_select(raw, d0, d1, dynamic_address);
	set_at<10384, 12800>(result, denoiseb_rd649_res);
	hw_uint<16> denoiseb_rd650_res = denoiseb_rd650_select(raw, d0, d1, dynamic_address);
	set_at<10400, 12800>(result, denoiseb_rd650_res);
	hw_uint<16> denoiseb_rd651_res = denoiseb_rd651_select(raw, d0, d1, dynamic_address);
	set_at<10416, 12800>(result, denoiseb_rd651_res);
	hw_uint<16> denoiseb_rd652_res = denoiseb_rd652_select(raw, d0, d1, dynamic_address);
	set_at<10432, 12800>(result, denoiseb_rd652_res);
	hw_uint<16> denoiseb_rd653_res = denoiseb_rd653_select(raw, d0, d1, dynamic_address);
	set_at<10448, 12800>(result, denoiseb_rd653_res);
	hw_uint<16> denoiseb_rd654_res = denoiseb_rd654_select(raw, d0, d1, dynamic_address);
	set_at<10464, 12800>(result, denoiseb_rd654_res);
	hw_uint<16> denoiseb_rd655_res = denoiseb_rd655_select(raw, d0, d1, dynamic_address);
	set_at<10480, 12800>(result, denoiseb_rd655_res);
	hw_uint<16> denoiseb_rd656_res = denoiseb_rd656_select(raw, d0, d1, dynamic_address);
	set_at<10496, 12800>(result, denoiseb_rd656_res);
	hw_uint<16> denoiseb_rd657_res = denoiseb_rd657_select(raw, d0, d1, dynamic_address);
	set_at<10512, 12800>(result, denoiseb_rd657_res);
	hw_uint<16> denoiseb_rd658_res = denoiseb_rd658_select(raw, d0, d1, dynamic_address);
	set_at<10528, 12800>(result, denoiseb_rd658_res);
	hw_uint<16> denoiseb_rd659_res = denoiseb_rd659_select(raw, d0, d1, dynamic_address);
	set_at<10544, 12800>(result, denoiseb_rd659_res);
	hw_uint<16> denoiseb_rd660_res = denoiseb_rd660_select(raw, d0, d1, dynamic_address);
	set_at<10560, 12800>(result, denoiseb_rd660_res);
	hw_uint<16> denoiseb_rd661_res = denoiseb_rd661_select(raw, d0, d1, dynamic_address);
	set_at<10576, 12800>(result, denoiseb_rd661_res);
	hw_uint<16> denoiseb_rd662_res = denoiseb_rd662_select(raw, d0, d1, dynamic_address);
	set_at<10592, 12800>(result, denoiseb_rd662_res);
	hw_uint<16> denoiseb_rd663_res = denoiseb_rd663_select(raw, d0, d1, dynamic_address);
	set_at<10608, 12800>(result, denoiseb_rd663_res);
	hw_uint<16> denoiseb_rd664_res = denoiseb_rd664_select(raw, d0, d1, dynamic_address);
	set_at<10624, 12800>(result, denoiseb_rd664_res);
	hw_uint<16> denoiseb_rd665_res = denoiseb_rd665_select(raw, d0, d1, dynamic_address);
	set_at<10640, 12800>(result, denoiseb_rd665_res);
	hw_uint<16> denoiseb_rd666_res = denoiseb_rd666_select(raw, d0, d1, dynamic_address);
	set_at<10656, 12800>(result, denoiseb_rd666_res);
	hw_uint<16> denoiseb_rd667_res = denoiseb_rd667_select(raw, d0, d1, dynamic_address);
	set_at<10672, 12800>(result, denoiseb_rd667_res);
	hw_uint<16> denoiseb_rd668_res = denoiseb_rd668_select(raw, d0, d1, dynamic_address);
	set_at<10688, 12800>(result, denoiseb_rd668_res);
	hw_uint<16> denoiseb_rd669_res = denoiseb_rd669_select(raw, d0, d1, dynamic_address);
	set_at<10704, 12800>(result, denoiseb_rd669_res);
	hw_uint<16> denoiseb_rd670_res = denoiseb_rd670_select(raw, d0, d1, dynamic_address);
	set_at<10720, 12800>(result, denoiseb_rd670_res);
	hw_uint<16> denoiseb_rd671_res = denoiseb_rd671_select(raw, d0, d1, dynamic_address);
	set_at<10736, 12800>(result, denoiseb_rd671_res);
	hw_uint<16> denoiseb_rd672_res = denoiseb_rd672_select(raw, d0, d1, dynamic_address);
	set_at<10752, 12800>(result, denoiseb_rd672_res);
	hw_uint<16> denoiseb_rd673_res = denoiseb_rd673_select(raw, d0, d1, dynamic_address);
	set_at<10768, 12800>(result, denoiseb_rd673_res);
	hw_uint<16> denoiseb_rd674_res = denoiseb_rd674_select(raw, d0, d1, dynamic_address);
	set_at<10784, 12800>(result, denoiseb_rd674_res);
	hw_uint<16> denoiseb_rd675_res = denoiseb_rd675_select(raw, d0, d1, dynamic_address);
	set_at<10800, 12800>(result, denoiseb_rd675_res);
	hw_uint<16> denoiseb_rd676_res = denoiseb_rd676_select(raw, d0, d1, dynamic_address);
	set_at<10816, 12800>(result, denoiseb_rd676_res);
	hw_uint<16> denoiseb_rd677_res = denoiseb_rd677_select(raw, d0, d1, dynamic_address);
	set_at<10832, 12800>(result, denoiseb_rd677_res);
	hw_uint<16> denoiseb_rd678_res = denoiseb_rd678_select(raw, d0, d1, dynamic_address);
	set_at<10848, 12800>(result, denoiseb_rd678_res);
	hw_uint<16> denoiseb_rd679_res = denoiseb_rd679_select(raw, d0, d1, dynamic_address);
	set_at<10864, 12800>(result, denoiseb_rd679_res);
	hw_uint<16> denoiseb_rd680_res = denoiseb_rd680_select(raw, d0, d1, dynamic_address);
	set_at<10880, 12800>(result, denoiseb_rd680_res);
	hw_uint<16> denoiseb_rd681_res = denoiseb_rd681_select(raw, d0, d1, dynamic_address);
	set_at<10896, 12800>(result, denoiseb_rd681_res);
	hw_uint<16> denoiseb_rd682_res = denoiseb_rd682_select(raw, d0, d1, dynamic_address);
	set_at<10912, 12800>(result, denoiseb_rd682_res);
	hw_uint<16> denoiseb_rd683_res = denoiseb_rd683_select(raw, d0, d1, dynamic_address);
	set_at<10928, 12800>(result, denoiseb_rd683_res);
	hw_uint<16> denoiseb_rd684_res = denoiseb_rd684_select(raw, d0, d1, dynamic_address);
	set_at<10944, 12800>(result, denoiseb_rd684_res);
	hw_uint<16> denoiseb_rd685_res = denoiseb_rd685_select(raw, d0, d1, dynamic_address);
	set_at<10960, 12800>(result, denoiseb_rd685_res);
	hw_uint<16> denoiseb_rd686_res = denoiseb_rd686_select(raw, d0, d1, dynamic_address);
	set_at<10976, 12800>(result, denoiseb_rd686_res);
	hw_uint<16> denoiseb_rd687_res = denoiseb_rd687_select(raw, d0, d1, dynamic_address);
	set_at<10992, 12800>(result, denoiseb_rd687_res);
	hw_uint<16> denoiseb_rd688_res = denoiseb_rd688_select(raw, d0, d1, dynamic_address);
	set_at<11008, 12800>(result, denoiseb_rd688_res);
	hw_uint<16> denoiseb_rd689_res = denoiseb_rd689_select(raw, d0, d1, dynamic_address);
	set_at<11024, 12800>(result, denoiseb_rd689_res);
	hw_uint<16> denoiseb_rd690_res = denoiseb_rd690_select(raw, d0, d1, dynamic_address);
	set_at<11040, 12800>(result, denoiseb_rd690_res);
	hw_uint<16> denoiseb_rd691_res = denoiseb_rd691_select(raw, d0, d1, dynamic_address);
	set_at<11056, 12800>(result, denoiseb_rd691_res);
	hw_uint<16> denoiseb_rd692_res = denoiseb_rd692_select(raw, d0, d1, dynamic_address);
	set_at<11072, 12800>(result, denoiseb_rd692_res);
	hw_uint<16> denoiseb_rd693_res = denoiseb_rd693_select(raw, d0, d1, dynamic_address);
	set_at<11088, 12800>(result, denoiseb_rd693_res);
	hw_uint<16> denoiseb_rd694_res = denoiseb_rd694_select(raw, d0, d1, dynamic_address);
	set_at<11104, 12800>(result, denoiseb_rd694_res);
	hw_uint<16> denoiseb_rd695_res = denoiseb_rd695_select(raw, d0, d1, dynamic_address);
	set_at<11120, 12800>(result, denoiseb_rd695_res);
	hw_uint<16> denoiseb_rd696_res = denoiseb_rd696_select(raw, d0, d1, dynamic_address);
	set_at<11136, 12800>(result, denoiseb_rd696_res);
	hw_uint<16> denoiseb_rd697_res = denoiseb_rd697_select(raw, d0, d1, dynamic_address);
	set_at<11152, 12800>(result, denoiseb_rd697_res);
	hw_uint<16> denoiseb_rd698_res = denoiseb_rd698_select(raw, d0, d1, dynamic_address);
	set_at<11168, 12800>(result, denoiseb_rd698_res);
	hw_uint<16> denoiseb_rd699_res = denoiseb_rd699_select(raw, d0, d1, dynamic_address);
	set_at<11184, 12800>(result, denoiseb_rd699_res);
	hw_uint<16> denoiseb_rd700_res = denoiseb_rd700_select(raw, d0, d1, dynamic_address);
	set_at<11200, 12800>(result, denoiseb_rd700_res);
	hw_uint<16> denoiseb_rd701_res = denoiseb_rd701_select(raw, d0, d1, dynamic_address);
	set_at<11216, 12800>(result, denoiseb_rd701_res);
	hw_uint<16> denoiseb_rd702_res = denoiseb_rd702_select(raw, d0, d1, dynamic_address);
	set_at<11232, 12800>(result, denoiseb_rd702_res);
	hw_uint<16> denoiseb_rd703_res = denoiseb_rd703_select(raw, d0, d1, dynamic_address);
	set_at<11248, 12800>(result, denoiseb_rd703_res);
	hw_uint<16> denoiseb_rd704_res = denoiseb_rd704_select(raw, d0, d1, dynamic_address);
	set_at<11264, 12800>(result, denoiseb_rd704_res);
	hw_uint<16> denoiseb_rd705_res = denoiseb_rd705_select(raw, d0, d1, dynamic_address);
	set_at<11280, 12800>(result, denoiseb_rd705_res);
	hw_uint<16> denoiseb_rd706_res = denoiseb_rd706_select(raw, d0, d1, dynamic_address);
	set_at<11296, 12800>(result, denoiseb_rd706_res);
	hw_uint<16> denoiseb_rd707_res = denoiseb_rd707_select(raw, d0, d1, dynamic_address);
	set_at<11312, 12800>(result, denoiseb_rd707_res);
	hw_uint<16> denoiseb_rd708_res = denoiseb_rd708_select(raw, d0, d1, dynamic_address);
	set_at<11328, 12800>(result, denoiseb_rd708_res);
	hw_uint<16> denoiseb_rd709_res = denoiseb_rd709_select(raw, d0, d1, dynamic_address);
	set_at<11344, 12800>(result, denoiseb_rd709_res);
	hw_uint<16> denoiseb_rd710_res = denoiseb_rd710_select(raw, d0, d1, dynamic_address);
	set_at<11360, 12800>(result, denoiseb_rd710_res);
	hw_uint<16> denoiseb_rd711_res = denoiseb_rd711_select(raw, d0, d1, dynamic_address);
	set_at<11376, 12800>(result, denoiseb_rd711_res);
	hw_uint<16> denoiseb_rd712_res = denoiseb_rd712_select(raw, d0, d1, dynamic_address);
	set_at<11392, 12800>(result, denoiseb_rd712_res);
	hw_uint<16> denoiseb_rd713_res = denoiseb_rd713_select(raw, d0, d1, dynamic_address);
	set_at<11408, 12800>(result, denoiseb_rd713_res);
	hw_uint<16> denoiseb_rd714_res = denoiseb_rd714_select(raw, d0, d1, dynamic_address);
	set_at<11424, 12800>(result, denoiseb_rd714_res);
	hw_uint<16> denoiseb_rd715_res = denoiseb_rd715_select(raw, d0, d1, dynamic_address);
	set_at<11440, 12800>(result, denoiseb_rd715_res);
	hw_uint<16> denoiseb_rd716_res = denoiseb_rd716_select(raw, d0, d1, dynamic_address);
	set_at<11456, 12800>(result, denoiseb_rd716_res);
	hw_uint<16> denoiseb_rd717_res = denoiseb_rd717_select(raw, d0, d1, dynamic_address);
	set_at<11472, 12800>(result, denoiseb_rd717_res);
	hw_uint<16> denoiseb_rd718_res = denoiseb_rd718_select(raw, d0, d1, dynamic_address);
	set_at<11488, 12800>(result, denoiseb_rd718_res);
	hw_uint<16> denoiseb_rd719_res = denoiseb_rd719_select(raw, d0, d1, dynamic_address);
	set_at<11504, 12800>(result, denoiseb_rd719_res);
	hw_uint<16> denoiseb_rd720_res = denoiseb_rd720_select(raw, d0, d1, dynamic_address);
	set_at<11520, 12800>(result, denoiseb_rd720_res);
	hw_uint<16> denoiseb_rd721_res = denoiseb_rd721_select(raw, d0, d1, dynamic_address);
	set_at<11536, 12800>(result, denoiseb_rd721_res);
	hw_uint<16> denoiseb_rd722_res = denoiseb_rd722_select(raw, d0, d1, dynamic_address);
	set_at<11552, 12800>(result, denoiseb_rd722_res);
	hw_uint<16> denoiseb_rd723_res = denoiseb_rd723_select(raw, d0, d1, dynamic_address);
	set_at<11568, 12800>(result, denoiseb_rd723_res);
	hw_uint<16> denoiseb_rd724_res = denoiseb_rd724_select(raw, d0, d1, dynamic_address);
	set_at<11584, 12800>(result, denoiseb_rd724_res);
	hw_uint<16> denoiseb_rd725_res = denoiseb_rd725_select(raw, d0, d1, dynamic_address);
	set_at<11600, 12800>(result, denoiseb_rd725_res);
	hw_uint<16> denoiseb_rd726_res = denoiseb_rd726_select(raw, d0, d1, dynamic_address);
	set_at<11616, 12800>(result, denoiseb_rd726_res);
	hw_uint<16> denoiseb_rd727_res = denoiseb_rd727_select(raw, d0, d1, dynamic_address);
	set_at<11632, 12800>(result, denoiseb_rd727_res);
	hw_uint<16> denoiseb_rd728_res = denoiseb_rd728_select(raw, d0, d1, dynamic_address);
	set_at<11648, 12800>(result, denoiseb_rd728_res);
	hw_uint<16> denoiseb_rd729_res = denoiseb_rd729_select(raw, d0, d1, dynamic_address);
	set_at<11664, 12800>(result, denoiseb_rd729_res);
	hw_uint<16> denoiseb_rd730_res = denoiseb_rd730_select(raw, d0, d1, dynamic_address);
	set_at<11680, 12800>(result, denoiseb_rd730_res);
	hw_uint<16> denoiseb_rd731_res = denoiseb_rd731_select(raw, d0, d1, dynamic_address);
	set_at<11696, 12800>(result, denoiseb_rd731_res);
	hw_uint<16> denoiseb_rd732_res = denoiseb_rd732_select(raw, d0, d1, dynamic_address);
	set_at<11712, 12800>(result, denoiseb_rd732_res);
	hw_uint<16> denoiseb_rd733_res = denoiseb_rd733_select(raw, d0, d1, dynamic_address);
	set_at<11728, 12800>(result, denoiseb_rd733_res);
	hw_uint<16> denoiseb_rd734_res = denoiseb_rd734_select(raw, d0, d1, dynamic_address);
	set_at<11744, 12800>(result, denoiseb_rd734_res);
	hw_uint<16> denoiseb_rd735_res = denoiseb_rd735_select(raw, d0, d1, dynamic_address);
	set_at<11760, 12800>(result, denoiseb_rd735_res);
	hw_uint<16> denoiseb_rd736_res = denoiseb_rd736_select(raw, d0, d1, dynamic_address);
	set_at<11776, 12800>(result, denoiseb_rd736_res);
	hw_uint<16> denoiseb_rd737_res = denoiseb_rd737_select(raw, d0, d1, dynamic_address);
	set_at<11792, 12800>(result, denoiseb_rd737_res);
	hw_uint<16> denoiseb_rd738_res = denoiseb_rd738_select(raw, d0, d1, dynamic_address);
	set_at<11808, 12800>(result, denoiseb_rd738_res);
	hw_uint<16> denoiseb_rd739_res = denoiseb_rd739_select(raw, d0, d1, dynamic_address);
	set_at<11824, 12800>(result, denoiseb_rd739_res);
	hw_uint<16> denoiseb_rd740_res = denoiseb_rd740_select(raw, d0, d1, dynamic_address);
	set_at<11840, 12800>(result, denoiseb_rd740_res);
	hw_uint<16> denoiseb_rd741_res = denoiseb_rd741_select(raw, d0, d1, dynamic_address);
	set_at<11856, 12800>(result, denoiseb_rd741_res);
	hw_uint<16> denoiseb_rd742_res = denoiseb_rd742_select(raw, d0, d1, dynamic_address);
	set_at<11872, 12800>(result, denoiseb_rd742_res);
	hw_uint<16> denoiseb_rd743_res = denoiseb_rd743_select(raw, d0, d1, dynamic_address);
	set_at<11888, 12800>(result, denoiseb_rd743_res);
	hw_uint<16> denoiseb_rd744_res = denoiseb_rd744_select(raw, d0, d1, dynamic_address);
	set_at<11904, 12800>(result, denoiseb_rd744_res);
	hw_uint<16> denoiseb_rd745_res = denoiseb_rd745_select(raw, d0, d1, dynamic_address);
	set_at<11920, 12800>(result, denoiseb_rd745_res);
	hw_uint<16> denoiseb_rd746_res = denoiseb_rd746_select(raw, d0, d1, dynamic_address);
	set_at<11936, 12800>(result, denoiseb_rd746_res);
	hw_uint<16> denoiseb_rd747_res = denoiseb_rd747_select(raw, d0, d1, dynamic_address);
	set_at<11952, 12800>(result, denoiseb_rd747_res);
	hw_uint<16> denoiseb_rd748_res = denoiseb_rd748_select(raw, d0, d1, dynamic_address);
	set_at<11968, 12800>(result, denoiseb_rd748_res);
	hw_uint<16> denoiseb_rd749_res = denoiseb_rd749_select(raw, d0, d1, dynamic_address);
	set_at<11984, 12800>(result, denoiseb_rd749_res);
	hw_uint<16> denoiseb_rd750_res = denoiseb_rd750_select(raw, d0, d1, dynamic_address);
	set_at<12000, 12800>(result, denoiseb_rd750_res);
	hw_uint<16> denoiseb_rd751_res = denoiseb_rd751_select(raw, d0, d1, dynamic_address);
	set_at<12016, 12800>(result, denoiseb_rd751_res);
	hw_uint<16> denoiseb_rd752_res = denoiseb_rd752_select(raw, d0, d1, dynamic_address);
	set_at<12032, 12800>(result, denoiseb_rd752_res);
	hw_uint<16> denoiseb_rd753_res = denoiseb_rd753_select(raw, d0, d1, dynamic_address);
	set_at<12048, 12800>(result, denoiseb_rd753_res);
	hw_uint<16> denoiseb_rd754_res = denoiseb_rd754_select(raw, d0, d1, dynamic_address);
	set_at<12064, 12800>(result, denoiseb_rd754_res);
	hw_uint<16> denoiseb_rd755_res = denoiseb_rd755_select(raw, d0, d1, dynamic_address);
	set_at<12080, 12800>(result, denoiseb_rd755_res);
	hw_uint<16> denoiseb_rd756_res = denoiseb_rd756_select(raw, d0, d1, dynamic_address);
	set_at<12096, 12800>(result, denoiseb_rd756_res);
	hw_uint<16> denoiseb_rd757_res = denoiseb_rd757_select(raw, d0, d1, dynamic_address);
	set_at<12112, 12800>(result, denoiseb_rd757_res);
	hw_uint<16> denoiseb_rd758_res = denoiseb_rd758_select(raw, d0, d1, dynamic_address);
	set_at<12128, 12800>(result, denoiseb_rd758_res);
	hw_uint<16> denoiseb_rd759_res = denoiseb_rd759_select(raw, d0, d1, dynamic_address);
	set_at<12144, 12800>(result, denoiseb_rd759_res);
	hw_uint<16> denoiseb_rd760_res = denoiseb_rd760_select(raw, d0, d1, dynamic_address);
	set_at<12160, 12800>(result, denoiseb_rd760_res);
	hw_uint<16> denoiseb_rd761_res = denoiseb_rd761_select(raw, d0, d1, dynamic_address);
	set_at<12176, 12800>(result, denoiseb_rd761_res);
	hw_uint<16> denoiseb_rd762_res = denoiseb_rd762_select(raw, d0, d1, dynamic_address);
	set_at<12192, 12800>(result, denoiseb_rd762_res);
	hw_uint<16> denoiseb_rd763_res = denoiseb_rd763_select(raw, d0, d1, dynamic_address);
	set_at<12208, 12800>(result, denoiseb_rd763_res);
	hw_uint<16> denoiseb_rd764_res = denoiseb_rd764_select(raw, d0, d1, dynamic_address);
	set_at<12224, 12800>(result, denoiseb_rd764_res);
	hw_uint<16> denoiseb_rd765_res = denoiseb_rd765_select(raw, d0, d1, dynamic_address);
	set_at<12240, 12800>(result, denoiseb_rd765_res);
	hw_uint<16> denoiseb_rd766_res = denoiseb_rd766_select(raw, d0, d1, dynamic_address);
	set_at<12256, 12800>(result, denoiseb_rd766_res);
	hw_uint<16> denoiseb_rd767_res = denoiseb_rd767_select(raw, d0, d1, dynamic_address);
	set_at<12272, 12800>(result, denoiseb_rd767_res);
	hw_uint<16> denoiseb_rd768_res = denoiseb_rd768_select(raw, d0, d1, dynamic_address);
	set_at<12288, 12800>(result, denoiseb_rd768_res);
	hw_uint<16> denoiseb_rd769_res = denoiseb_rd769_select(raw, d0, d1, dynamic_address);
	set_at<12304, 12800>(result, denoiseb_rd769_res);
	hw_uint<16> denoiseb_rd770_res = denoiseb_rd770_select(raw, d0, d1, dynamic_address);
	set_at<12320, 12800>(result, denoiseb_rd770_res);
	hw_uint<16> denoiseb_rd771_res = denoiseb_rd771_select(raw, d0, d1, dynamic_address);
	set_at<12336, 12800>(result, denoiseb_rd771_res);
	hw_uint<16> denoiseb_rd772_res = denoiseb_rd772_select(raw, d0, d1, dynamic_address);
	set_at<12352, 12800>(result, denoiseb_rd772_res);
	hw_uint<16> denoiseb_rd773_res = denoiseb_rd773_select(raw, d0, d1, dynamic_address);
	set_at<12368, 12800>(result, denoiseb_rd773_res);
	hw_uint<16> denoiseb_rd774_res = denoiseb_rd774_select(raw, d0, d1, dynamic_address);
	set_at<12384, 12800>(result, denoiseb_rd774_res);
	hw_uint<16> denoiseb_rd775_res = denoiseb_rd775_select(raw, d0, d1, dynamic_address);
	set_at<12400, 12800>(result, denoiseb_rd775_res);
	hw_uint<16> denoiseb_rd776_res = denoiseb_rd776_select(raw, d0, d1, dynamic_address);
	set_at<12416, 12800>(result, denoiseb_rd776_res);
	hw_uint<16> denoiseb_rd777_res = denoiseb_rd777_select(raw, d0, d1, dynamic_address);
	set_at<12432, 12800>(result, denoiseb_rd777_res);
	hw_uint<16> denoiseb_rd778_res = denoiseb_rd778_select(raw, d0, d1, dynamic_address);
	set_at<12448, 12800>(result, denoiseb_rd778_res);
	hw_uint<16> denoiseb_rd779_res = denoiseb_rd779_select(raw, d0, d1, dynamic_address);
	set_at<12464, 12800>(result, denoiseb_rd779_res);
	hw_uint<16> denoiseb_rd780_res = denoiseb_rd780_select(raw, d0, d1, dynamic_address);
	set_at<12480, 12800>(result, denoiseb_rd780_res);
	hw_uint<16> denoiseb_rd781_res = denoiseb_rd781_select(raw, d0, d1, dynamic_address);
	set_at<12496, 12800>(result, denoiseb_rd781_res);
	hw_uint<16> denoiseb_rd782_res = denoiseb_rd782_select(raw, d0, d1, dynamic_address);
	set_at<12512, 12800>(result, denoiseb_rd782_res);
	hw_uint<16> denoiseb_rd783_res = denoiseb_rd783_select(raw, d0, d1, dynamic_address);
	set_at<12528, 12800>(result, denoiseb_rd783_res);
	hw_uint<16> denoiseb_rd784_res = denoiseb_rd784_select(raw, d0, d1, dynamic_address);
	set_at<12544, 12800>(result, denoiseb_rd784_res);
	hw_uint<16> denoiseb_rd785_res = denoiseb_rd785_select(raw, d0, d1, dynamic_address);
	set_at<12560, 12800>(result, denoiseb_rd785_res);
	hw_uint<16> denoiseb_rd786_res = denoiseb_rd786_select(raw, d0, d1, dynamic_address);
	set_at<12576, 12800>(result, denoiseb_rd786_res);
	hw_uint<16> denoiseb_rd787_res = denoiseb_rd787_select(raw, d0, d1, dynamic_address);
	set_at<12592, 12800>(result, denoiseb_rd787_res);
	hw_uint<16> denoiseb_rd788_res = denoiseb_rd788_select(raw, d0, d1, dynamic_address);
	set_at<12608, 12800>(result, denoiseb_rd788_res);
	hw_uint<16> denoiseb_rd789_res = denoiseb_rd789_select(raw, d0, d1, dynamic_address);
	set_at<12624, 12800>(result, denoiseb_rd789_res);
	hw_uint<16> denoiseb_rd790_res = denoiseb_rd790_select(raw, d0, d1, dynamic_address);
	set_at<12640, 12800>(result, denoiseb_rd790_res);
	hw_uint<16> denoiseb_rd791_res = denoiseb_rd791_select(raw, d0, d1, dynamic_address);
	set_at<12656, 12800>(result, denoiseb_rd791_res);
	hw_uint<16> denoiseb_rd792_res = denoiseb_rd792_select(raw, d0, d1, dynamic_address);
	set_at<12672, 12800>(result, denoiseb_rd792_res);
	hw_uint<16> denoiseb_rd793_res = denoiseb_rd793_select(raw, d0, d1, dynamic_address);
	set_at<12688, 12800>(result, denoiseb_rd793_res);
	hw_uint<16> denoiseb_rd794_res = denoiseb_rd794_select(raw, d0, d1, dynamic_address);
	set_at<12704, 12800>(result, denoiseb_rd794_res);
	hw_uint<16> denoiseb_rd795_res = denoiseb_rd795_select(raw, d0, d1, dynamic_address);
	set_at<12720, 12800>(result, denoiseb_rd795_res);
	hw_uint<16> denoiseb_rd796_res = denoiseb_rd796_select(raw, d0, d1, dynamic_address);
	set_at<12736, 12800>(result, denoiseb_rd796_res);
	hw_uint<16> denoiseb_rd797_res = denoiseb_rd797_select(raw, d0, d1, dynamic_address);
	set_at<12752, 12800>(result, denoiseb_rd797_res);
	hw_uint<16> denoiseb_rd798_res = denoiseb_rd798_select(raw, d0, d1, dynamic_address);
	set_at<12768, 12800>(result, denoiseb_rd798_res);
	hw_uint<16> denoiseb_rd799_res = denoiseb_rd799_select(raw, d0, d1, dynamic_address);
	set_at<12784, 12800>(result, denoiseb_rd799_res);
	return result;
}

// raw_update_0_write
//	raw_raw_update_0_write0
//	raw_raw_update_0_write1
//	raw_raw_update_0_write2
//	raw_raw_update_0_write3
//	raw_raw_update_0_write4
//	raw_raw_update_0_write5
//	raw_raw_update_0_write6
//	raw_raw_update_0_write7
//	raw_raw_update_0_write8
//	raw_raw_update_0_write9
//	raw_raw_update_0_write10
//	raw_raw_update_0_write11
//	raw_raw_update_0_write12
//	raw_raw_update_0_write13
//	raw_raw_update_0_write14
//	raw_raw_update_0_write15
//	raw_raw_update_0_write16
//	raw_raw_update_0_write17
//	raw_raw_update_0_write18
//	raw_raw_update_0_write19
//	raw_raw_update_0_write20
//	raw_raw_update_0_write21
//	raw_raw_update_0_write22
//	raw_raw_update_0_write23
//	raw_raw_update_0_write24
//	raw_raw_update_0_write25
//	raw_raw_update_0_write26
//	raw_raw_update_0_write27
//	raw_raw_update_0_write28
//	raw_raw_update_0_write29
//	raw_raw_update_0_write30
//	raw_raw_update_0_write31
inline void raw_raw_update_0_write_bundle_write(hw_uint<512>& raw_update_0_write, raw_cache& raw, int d0, int d1, int dynamic_address) {
	hw_uint<16> raw_raw_update_0_write0_res = raw_update_0_write.extract<0, 15>();
	raw_raw_update_0_write0_write(raw_raw_update_0_write0_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write1_res = raw_update_0_write.extract<16, 31>();
	raw_raw_update_0_write1_write(raw_raw_update_0_write1_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write2_res = raw_update_0_write.extract<32, 47>();
	raw_raw_update_0_write2_write(raw_raw_update_0_write2_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write3_res = raw_update_0_write.extract<48, 63>();
	raw_raw_update_0_write3_write(raw_raw_update_0_write3_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write4_res = raw_update_0_write.extract<64, 79>();
	raw_raw_update_0_write4_write(raw_raw_update_0_write4_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write5_res = raw_update_0_write.extract<80, 95>();
	raw_raw_update_0_write5_write(raw_raw_update_0_write5_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write6_res = raw_update_0_write.extract<96, 111>();
	raw_raw_update_0_write6_write(raw_raw_update_0_write6_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write7_res = raw_update_0_write.extract<112, 127>();
	raw_raw_update_0_write7_write(raw_raw_update_0_write7_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write8_res = raw_update_0_write.extract<128, 143>();
	raw_raw_update_0_write8_write(raw_raw_update_0_write8_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write9_res = raw_update_0_write.extract<144, 159>();
	raw_raw_update_0_write9_write(raw_raw_update_0_write9_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write10_res = raw_update_0_write.extract<160, 175>();
	raw_raw_update_0_write10_write(raw_raw_update_0_write10_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write11_res = raw_update_0_write.extract<176, 191>();
	raw_raw_update_0_write11_write(raw_raw_update_0_write11_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write12_res = raw_update_0_write.extract<192, 207>();
	raw_raw_update_0_write12_write(raw_raw_update_0_write12_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write13_res = raw_update_0_write.extract<208, 223>();
	raw_raw_update_0_write13_write(raw_raw_update_0_write13_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write14_res = raw_update_0_write.extract<224, 239>();
	raw_raw_update_0_write14_write(raw_raw_update_0_write14_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write15_res = raw_update_0_write.extract<240, 255>();
	raw_raw_update_0_write15_write(raw_raw_update_0_write15_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write16_res = raw_update_0_write.extract<256, 271>();
	raw_raw_update_0_write16_write(raw_raw_update_0_write16_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write17_res = raw_update_0_write.extract<272, 287>();
	raw_raw_update_0_write17_write(raw_raw_update_0_write17_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write18_res = raw_update_0_write.extract<288, 303>();
	raw_raw_update_0_write18_write(raw_raw_update_0_write18_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write19_res = raw_update_0_write.extract<304, 319>();
	raw_raw_update_0_write19_write(raw_raw_update_0_write19_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write20_res = raw_update_0_write.extract<320, 335>();
	raw_raw_update_0_write20_write(raw_raw_update_0_write20_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write21_res = raw_update_0_write.extract<336, 351>();
	raw_raw_update_0_write21_write(raw_raw_update_0_write21_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write22_res = raw_update_0_write.extract<352, 367>();
	raw_raw_update_0_write22_write(raw_raw_update_0_write22_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write23_res = raw_update_0_write.extract<368, 383>();
	raw_raw_update_0_write23_write(raw_raw_update_0_write23_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write24_res = raw_update_0_write.extract<384, 399>();
	raw_raw_update_0_write24_write(raw_raw_update_0_write24_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write25_res = raw_update_0_write.extract<400, 415>();
	raw_raw_update_0_write25_write(raw_raw_update_0_write25_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write26_res = raw_update_0_write.extract<416, 431>();
	raw_raw_update_0_write26_write(raw_raw_update_0_write26_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write27_res = raw_update_0_write.extract<432, 447>();
	raw_raw_update_0_write27_write(raw_raw_update_0_write27_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write28_res = raw_update_0_write.extract<448, 463>();
	raw_raw_update_0_write28_write(raw_raw_update_0_write28_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write29_res = raw_update_0_write.extract<464, 479>();
	raw_raw_update_0_write29_write(raw_raw_update_0_write29_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write30_res = raw_update_0_write.extract<480, 495>();
	raw_raw_update_0_write30_write(raw_raw_update_0_write30_res, raw, d0, d1, dynamic_address);
	hw_uint<16> raw_raw_update_0_write31_res = raw_update_0_write.extract<496, 511>();
	raw_raw_update_0_write31_write(raw_raw_update_0_write31_res, raw, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 323120 bits


// Operation logic
inline void denoiseb_update_0(raw_cache& raw, denoiseb_cache& denoiseb, int d0, int d1) {
  // Dynamic address computation

	// Consume: raw
	auto raw_1_m_denoiseb_1__p___m_2_c__1_m_denoiseb_0__p___m_2_value = raw_denoiseb_update_0_read_bundle_read(raw/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = denoiseb_generated_compute_unrolled_32(raw_1_m_denoiseb_1__p___m_2_c__1_m_denoiseb_0__p___m_2_value);
	// Produce: denoiseb
	denoiseb_denoiseb_update_0_write_bundle_write(/* arg names */compute_result, denoiseb, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void raw_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */raw_oc, raw_cache& raw, int d0, int d1) {
  // Dynamic address computation

	// Consume: raw_oc
	auto raw_oc_1_m_raw_1__p__0_c__1_m_raw_0__p__0_value = raw_oc.read();
	auto compute_result = raw_generated_compute_unrolled_32(raw_oc_1_m_raw_1__p__0_c__1_m_raw_0__p__0_value);
	// Produce: raw
	raw_raw_update_0_write_bundle_write(/* arg names */compute_result, raw, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void denoise_update_0(denoiseb_cache& denoiseb, denoise_cache& denoise, int d0, int d1) {
  // Dynamic address computation

	// Consume: denoiseb
	auto denoiseb_1_m_denoise_1__p__0_c__1_m_denoise_0__p__0_value = denoiseb_denoise_update_0_read_bundle_read(denoiseb/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = denoise_generated_compute_unrolled_32(denoiseb_1_m_denoise_1__p__0_c__1_m_denoise_0__p__0_value);
	// Produce: denoise
	denoise_denoise_update_0_write_bundle_write(/* arg names */compute_result, denoise, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void demosaicb_update_0(denoise_cache& denoise, demosaicb_cache& demosaicb, int d0, int d1) {
  // Dynamic address computation

	// Consume: denoise
	auto denoise_1_m_demosaicb_1__p___m_1_c__1_m_demosaicb_0__p___m_1_value = denoise_demosaicb_update_0_read_bundle_read(denoise/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = demosaicb_generated_compute_unrolled_32(denoise_1_m_demosaicb_1__p___m_1_c__1_m_demosaicb_0__p___m_1_value);
	// Produce: demosaicb
	demosaicb_demosaicb_update_0_write_bundle_write(/* arg names */compute_result, demosaicb, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void demosaic_update_0(demosaicb_cache& demosaicb, demosaic_cache& demosaic, int d0, int d1) {
  // Dynamic address computation

	// Consume: demosaicb
	auto demosaicb_1_m_demosaic_1__p__0_c__1_m_demosaic_0__p__0_value = demosaicb_demosaic_update_0_read_bundle_read(demosaicb/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = demosaic_generated_compute_unrolled_32(demosaicb_1_m_demosaic_1__p__0_c__1_m_demosaic_0__p__0_value);
	// Produce: demosaic
	demosaic_demosaic_update_0_write_bundle_write(/* arg names */compute_result, demosaic, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void demosaic_bxb_update_0(demosaic_cache& demosaic, demosaic_bxb_cache& demosaic_bxb, int d0, int d1) {
  // Dynamic address computation

	// Consume: demosaic
	auto demosaic_1_m_demosaic_bxb_1__p__0_c__1_m_demosaic_bxb_0__p__0_value = demosaic_demosaic_bxb_update_0_read_bundle_read(demosaic/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = demosaic_bxb_generated_compute_unrolled_32(demosaic_1_m_demosaic_bxb_1__p__0_c__1_m_demosaic_bxb_0__p__0_value);
	// Produce: demosaic_bxb
	demosaic_bxb_demosaic_bxb_update_0_write_bundle_write(/* arg names */compute_result, demosaic_bxb, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void demosaic_bx_update_0(demosaic_bxb_cache& demosaic_bxb, demosaic_bx_cache& demosaic_bx, int d0, int d1) {
  // Dynamic address computation

	// Consume: demosaic_bxb
	auto demosaic_bxb_1_m_demosaic_bx_1__p__0_c__1_m_demosaic_bx_0__p__0_value = demosaic_bxb_demosaic_bx_update_0_read_bundle_read(demosaic_bxb/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = demosaic_bx_generated_compute_unrolled_32(demosaic_bxb_1_m_demosaic_bx_1__p__0_c__1_m_demosaic_bx_0__p__0_value);
	// Produce: demosaic_bx
	demosaic_bx_demosaic_bx_update_0_write_bundle_write(/* arg names */compute_result, demosaic_bx, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void demosaic_byb_update_0(demosaic_bx_cache& demosaic_bx, demosaic_byb_cache& demosaic_byb, int d0, int d1) {
  // Dynamic address computation

	// Consume: demosaic_bx
	auto demosaic_bx_1_m_demosaic_byb_1__p__0_c__1_m_demosaic_byb_0__p__0_value = demosaic_bx_demosaic_byb_update_0_read_bundle_read(demosaic_bx/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = demosaic_byb_generated_compute_unrolled_32(demosaic_bx_1_m_demosaic_byb_1__p__0_c__1_m_demosaic_byb_0__p__0_value);
	// Produce: demosaic_byb
	demosaic_byb_demosaic_byb_update_0_write_bundle_write(/* arg names */compute_result, demosaic_byb, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void demosaic_by_update_0(demosaic_byb_cache& demosaic_byb, demosaic_by_cache& demosaic_by, int d0, int d1) {
  // Dynamic address computation

	// Consume: demosaic_byb
	auto demosaic_byb_1_m_demosaic_by_1__p__0_c__1_m_demosaic_by_0__p__0_value = demosaic_byb_demosaic_by_update_0_read_bundle_read(demosaic_byb/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = demosaic_by_generated_compute_unrolled_32(demosaic_byb_1_m_demosaic_by_1__p__0_c__1_m_demosaic_by_0__p__0_value);
	// Produce: demosaic_by
	demosaic_by_demosaic_by_update_0_write_bundle_write(/* arg names */compute_result, demosaic_by, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void demosaic_diff_update_0(demosaic_cache& demosaic, demosaic_by_cache& demosaic_by, demosaic_diff_cache& demosaic_diff, int d0, int d1) {
  // Dynamic address computation

	// Consume: demosaic
	auto demosaic_1_m_demosaic_diff_1__p__0_c__1_m_demosaic_diff_0__p__0_value = demosaic_demosaic_diff_update_0_read_bundle_read(demosaic/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	// Consume: demosaic_by
	auto demosaic_by_1_m_demosaic_diff_1__p__0_c__1_m_demosaic_diff_0__p__0_value = demosaic_by_demosaic_diff_update_0_read_bundle_read(demosaic_by/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = demosaic_diff_generated_compute_unrolled_32(demosaic_1_m_demosaic_diff_1__p__0_c__1_m_demosaic_diff_0__p__0_value, demosaic_by_1_m_demosaic_diff_1__p__0_c__1_m_demosaic_diff_0__p__0_value);
	// Produce: demosaic_diff
	demosaic_diff_demosaic_diff_update_0_write_bundle_write(/* arg names */compute_result, demosaic_diff, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

inline void cp_noinit_ln1c_32_update_0(demosaic_diff_cache& demosaic_diff, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */cp_noinit_ln1c_32, int d0, int d1) {
  // Dynamic address computation

	// Consume: demosaic_diff
	auto demosaic_diff_1_m_cp_noinit_ln1c_32_1__p__0_c__1_m_cp_noinit_ln1c_32_0__p__0_value = demosaic_diff_cp_noinit_ln1c_32_update_0_read_bundle_read(demosaic_diff/* source_delay */, d0, d1, 0);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

	auto compute_result = cp_noinit_ln1c_32_generated_compute_unrolled_32(demosaic_diff_1_m_cp_noinit_ln1c_32_1__p__0_c__1_m_cp_noinit_ln1c_32_0__p__0_value);
	// Produce: cp_noinit_ln1c_32
	cp_noinit_ln1c_32.write(compute_result);

#ifndef __SYNTHESIS__
#endif //__SYNTHESIS__

}

// Driver function
void cp_noinit_ln1c_32_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */raw_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */cp_noinit_ln1c_32) {

#ifndef __SYNTHESIS__
  ofstream debug_file("cp_noinit_ln1c_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__SYNTHESIS__
  demosaic_cache demosaic;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  demosaic_bx_cache demosaic_bx;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  demosaic_bxb_cache demosaic_bxb;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  demosaic_by_cache demosaic_by;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  demosaic_byb_cache demosaic_byb;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  demosaic_diff_cache demosaic_diff;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  demosaicb_cache demosaicb;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  denoise_cache denoise;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  denoiseb_cache denoiseb;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
  raw_cache raw;
#ifdef __SYNTHESIS__
#endif //__SYNTHESIS__
#ifdef __SYNTHESIS__
#pragma HLS inline recursive
#endif // __SYNTHESIS__

// schedule: { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081; denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082; raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084; demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081; demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081; cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081; demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
//   { demosaic_update_0[d0, d1] -> [3 + d1, 2 + d0, 5] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
// Condition for demosaic_update_0(((((-5 + 1*i2)) == 0) && (((-2 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-3 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { denoise_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
// Condition for denoise_update_0(((((-3 + 1*i2)) == 0) && (((1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-1 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { raw_update_0[d0, d1] -> [d1, d0, 1] : -2 <= d0 <= 62 and -3 <= d1 <= 1084 }
// Condition for raw_update_0(((((-1 + 1*i2)) == 0) && (((2 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((3 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { demosaic_bxb_update_0[d0, d1] -> [3 + d1, 3 + d0, 6] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
// Condition for demosaic_bxb_update_0(((((-6 + 1*i2)) == 0) && (((-3 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-3 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { demosaic_bx_update_0[d0, d1] -> [3 + d1, 3 + d0, 7] : 0 <= d0 <= 59 and 0 <= d1 <= 1081 }
// Condition for demosaic_bx_update_0(((((-7 + 1*i2)) == 0) && (((-3 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-3 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { cp_noinit_ln1c_32_update_0[d0, d1] -> [5 + d1, 3 + d0, 11] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for cp_noinit_ln1c_32_update_0(((((-11 + 1*i2)) == 0) && (((-3 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-5 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { demosaicb_update_0[d0, d1] -> [3 + d1, 2 + d0, 4] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
// Condition for demosaicb_update_0(((((-4 + 1*i2)) == 0) && (((-2 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-3 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { demosaic_by_update_0[d0, d1] -> [5 + d1, 3 + d0, 9] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for demosaic_by_update_0(((((-9 + 1*i2)) == 0) && (((-3 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-5 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { demosaic_byb_update_0[d0, d1] -> [5 + d1, 3 + d0, 8] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for demosaic_byb_update_0(((((-8 + 1*i2)) == 0) && (((-3 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-5 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { demosaic_diff_update_0[d0, d1] -> [5 + d1, 3 + d0, 10] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for demosaic_diff_update_0(((((-10 + 1*i2)) == 0) && (((-3 + 1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-5 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))
//   { denoiseb_update_0[d0, d1] -> [2 + d1, 1 + d0, 2] : -1 <= d0 <= 61 and -1 <= d1 <= 1082 }
// Condition for denoiseb_update_0(((((-2 + 1*i2)) == 0) && (((1*i1)) >= 0) && (((62 + -1*i1)) >= 0) && (((-1 + 1*i0)) >= 0) && (((1084 + -1*i0)) >= 0)))

	  // Schedules...
	    // cp_noinit_ln1c_32_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*3,1*11]
	    // demosaic_bx_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*7]
	    // demosaic_bxb_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*6]
	    // demosaic_by_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*3,1*9]
	    // demosaic_byb_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*3,1*8]
	    // demosaic_diff_update_0 -> [1*d1*1*1 + 1*5,1*d0*1*1 + 1*3,1*10]
	    // demosaic_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*2,1*5]
	    // demosaicb_update_0 -> [1*d1*1*1 + 1*3,1*d0*1*1 + 1*2,1*4]
	    // denoise_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*1,1*3]
	    // denoiseb_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*1,1*2]
	    // raw_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // raw_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	for (int c0 = -3; c0 <= 1084; c0++) {
	  for (int c1 = -2; c1 <= 62; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((-2 <= c1 && c1 <= 62) && ((c1 - 0) % 1 == 0) && (-3 <= c0 && c0 <= 1084) && ((c0 - 0) % 1 == 0)) {
	      raw_update_0(raw_oc /* buf name */, raw, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 62) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      denoiseb_update_0(raw /* buf name */, denoiseb, (c1 - 1) / 1, (c0 - 2) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 62) && ((c1 - 1) % 1 == 0) && (1 <= c0 && c0 <= 1084) && ((c0 - 2) % 1 == 0)) {
	      denoise_update_0(denoiseb /* buf name */, denoise, (c1 - 1) / 1, (c0 - 2) / 1);
	    }
	
	    if ((2 <= c1 && c1 <= 62) && ((c1 - 2) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      demosaicb_update_0(denoise /* buf name */, demosaicb, (c1 - 2) / 1, (c0 - 3) / 1);
	    }
	
	    if ((2 <= c1 && c1 <= 62) && ((c1 - 2) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      demosaic_update_0(demosaicb /* buf name */, demosaic, (c1 - 2) / 1, (c0 - 3) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 62) && ((c1 - 3) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      demosaic_bxb_update_0(demosaic /* buf name */, demosaic_bxb, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 62) && ((c1 - 3) % 1 == 0) && (3 <= c0 && c0 <= 1084) && ((c0 - 3) % 1 == 0)) {
	      demosaic_bx_update_0(demosaic_bxb /* buf name */, demosaic_bx, (c1 - 3) / 1, (c0 - 3) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 62) && ((c1 - 3) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      demosaic_byb_update_0(demosaic_bx /* buf name */, demosaic_byb, (c1 - 3) / 1, (c0 - 5) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 62) && ((c1 - 3) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      demosaic_by_update_0(demosaic_byb /* buf name */, demosaic_by, (c1 - 3) / 1, (c0 - 5) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 62) && ((c1 - 3) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      demosaic_diff_update_0(demosaic /* buf name */, demosaic_by /* buf name */, demosaic_diff, (c1 - 3) / 1, (c0 - 5) / 1);
	    }
	
	    if ((3 <= c1 && c1 <= 62) && ((c1 - 3) % 1 == 0) && (5 <= c0 && c0 <= 1084) && ((c0 - 5) % 1 == 0)) {
	      cp_noinit_ln1c_32_update_0(demosaic_diff /* buf name */, cp_noinit_ln1c_32, (c1 - 3) / 1, (c0 - 5) / 1);
	    }
	
	  }
	}
	
#ifndef __SYNTHESIS__
  debug_file.close();
#endif //__SYNTHESIS__
}

void cp_noinit_ln1c_32_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */raw_oc, HWStream<hw_uint<512> >& /* get_args num ports = 32 */cp_noinit_ln1c_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    cp_noinit_ln1c_32_opt(raw_oc, cp_noinit_ln1c_32);
  }
}
#ifdef __SYNTHESIS__
  // { cp_noinit_ln1c_32_update_0[root = 0, cp_noinit_ln1c_32_0, cp_noinit_ln1c_32_1] -> cp_noinit_ln1c_32[cp_noinit_ln1c_32_1, cp_noinit_ln1c_32_0] : 0 <= cp_noinit_ln1c_32_0 <= 1079 and 0 <= cp_noinit_ln1c_32_1 <= 59 }
const int cp_noinit_ln1c_32_update_0_write_pipe0_num_transfers = 64800;
  // { raw_update_0[root = 0, raw_0, raw_1] -> raw_oc[raw_1, raw_0] : -3 <= raw_0 <= 1084 and -2 <= raw_1 <= 62 }
const int raw_update_0_read_pipe0_num_transfers = 70720;


extern "C" {

void cp_noinit_ln1c_32_opt_accel(hw_uint<512>* raw_update_0_read_pipe0, hw_uint<512>* cp_noinit_ln1c_32_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = raw_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = cp_noinit_ln1c_32_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = raw_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = cp_noinit_ln1c_32_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > raw_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > cp_noinit_ln1c_32_update_0_write_pipe0_channel;

  burst_read<512>(raw_update_0_read_pipe0, raw_update_0_read_pipe0_channel, raw_update_0_read_pipe0_num_transfers*30);

  cp_noinit_ln1c_32_opt_wrapper(raw_update_0_read_pipe0_channel, cp_noinit_ln1c_32_update_0_write_pipe0_channel, size);

  burst_write<512>(cp_noinit_ln1c_32_update_0_write_pipe0, cp_noinit_ln1c_32_update_0_write_pipe0_channel, cp_noinit_ln1c_32_update_0_write_pipe0_num_transfers*30);
}

}
extern "C" {

void cp_noinit_ln1c_32_opt_rdai(HWStream<hw_uint<512> >& raw_update_0_read_pipe0, HWStream<hw_uint<512> >&  cp_noinit_ln1c_32_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = raw_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = cp_noinit_ln1c_32_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  cp_noinit_ln1c_32_opt(raw_update_0_read_pipe0, cp_noinit_ln1c_32_update_0_write_pipe0);

}

}
#endif //__SYNTHESIS__

