/* Generated by Yosys 0.38 (git sha1 a0cd5d1bb, gcc 11.2.1 -fPIC -Os) */

module I2CLog(Clk, SDA, SCL, Rst, Ce, Oe, We, ACK, Dout, Current_addr);
  input Rst;
  input Clk;
  output [14:0] Current_addr;
  output ACK;
  output Oe;
  output Ce;
  output [7:0] Dout;
  input SDA;
  input SCL;
  output We;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6845 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6844 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6843 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6842 ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6841 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.17-20.19" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.We ;
  (* hdlname = "ModByteWr Ce" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.13-240.15|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Ce ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:21.17-21.21" *)
  wire [7:0] \$auto$rs_design_edit.cc:1149:execute$6847.Dout ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.17-19.20" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.SDA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.21-19.24" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.SCL ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[1] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.20-20.23" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ACK ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:298:execute$6729 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.11-20.13" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.Ce ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$SCL ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$Clk ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$Rst ;
  (* hdlname = "ModByteWr We" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.16-240.18|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.We ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[0] ;
  (* hdlname = "ModStSp mod1 ModStop SpLatch Clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:55.14-55.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:68.14-68.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:136.15-136.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModStSp.mod1.ModStop.SpLatch.Clk ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[14] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[13] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[12] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[11] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[10] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[9] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[8] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[7] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[6] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[5] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[4] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[3] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[2] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[1] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[0] ;
  (* hdlname = "ModByteWr ACK" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.19-240.22|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.ACK ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.9-19.12" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.Clk ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.14-20.16" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.Oe ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$SDA ;
  (* hdlname = "ModSerial2Byte ByteRdy" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:193.20-193.27|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModSerial2Byte.ByteRdy ;
  (* hdlname = "ModByteWr Clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:236.11-236.14|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:22.17-22.29" *)
  wire [14:0] \$auto$rs_design_edit.cc:1149:execute$6847.Current_addr ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.13-19.16" *)
  wire \$auto$rs_design_edit.cc:1149:execute$6847.Rst ;
  wire \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:266:execute$6726 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.13-19.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.13-19.16" *)
  wire Rst;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.9-19.12" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.9-19.12" *)
  wire Clk;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:22.17-22.29" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:22.17-22.29" *)
  wire [14:0] Current_addr;
  (* hdlname = "ModByteWr Clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:236.11-236.14" *)
  wire \ModByteWr.Clk ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[7] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[0] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[1] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[2] ;
  (* hdlname = "ModByteWr Ce" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.13-240.15" *)
  wire \ModByteWr.Ce ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[3] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[0] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[1] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[2] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[3] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[4] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[5] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[6] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[7] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[8] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[9] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[10] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[11] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[12] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[13] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Current_addr" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:239.17-239.29" *)
  wire \ModByteWr.Current_addr[14] ;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[6] ;
  wire \$iopadmap$Rst ;
  (* hdlname = "ModStSp mod1 ModStop SpLatch Clk" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:25.13-25.48|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:136.15-136.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:68.14-68.17|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:55.14-55.42|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:178.11-178.42" *)
  wire \ModStSp.mod1.ModStop.SpLatch.Clk ;
  (* hdlname = "ModByteWr ACK" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.19-240.22" *)
  wire \ModByteWr.ACK ;
  wire \$iopadmap$SDA ;
  wire \$auto$clkbufmap.cc:298:execute$6729 ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.20-20.23" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.20-20.23" *)
  wire ACK;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.14-20.16" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.14-20.16" *)
  wire Oe;
  wire \$iopadmap$SCL ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.11-20.13" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.11-20.13" *)
  wire Ce;
  wire \$auto$clkbufmap.cc:266:execute$6726 ;
  wire \$iopadmap$Clk ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:21.17-21.21" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:21.17-21.21" *)
  wire [7:0] Dout;
  (* keep = 32'd1 *)
  (* hdlname = "ModByteWr Dout" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:238.17-238.21" *)
  wire \ModByteWr.Dout[5] ;
  (* hdlname = "ModSerial2Byte ByteRdy" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:26.14-26.67|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:193.20-193.27" *)
  wire \ModSerial2Byte.ByteRdy ;
  (* hdlname = "ModByteWr We" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:27.14-27.80|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:240.16-240.18" *)
  wire \ModByteWr.We ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.17-19.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.17-19.20" *)
  wire SDA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.21-19.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:19.21-19.24" *)
  wire SCL;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.17-20.19" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/i2clog/results_dir/.././rtl/I2C_TrafficLogger.v:20.17-20.19" *)
  wire We;
  wire \$auto$rs_design_edit.cc:880:execute$6841 ;
  wire \$auto$rs_design_edit.cc:880:execute$6842 ;
  wire \$auto$rs_design_edit.cc:880:execute$6843 ;
  wire \$auto$rs_design_edit.cc:880:execute$6844 ;
  wire \$auto$rs_design_edit.cc:880:execute$6845 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.SDA  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6845 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.SDA ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$SDA )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.We  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.We ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.We )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:265:execute$6722  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$Clk ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:265:execute$6725  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:266:execute$6726 ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.ModSerial2Byte.ByteRdy )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:265:execute$6727  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$SCL ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:298:execute$6729 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:265:execute$6730  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$SDA ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.ModStSp.mod1.ModStop.SpLatch.Clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.ACK  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.ACK ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.ACK )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Ce  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Ce ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Ce )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6841 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.Clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$Clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[0] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_1  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[1] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_10  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[10] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_11  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[11] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_12  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[12] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_13  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[13] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_14  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[14] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_2  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[2] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_3  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[3] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_4  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[4] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_5  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[5] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_6  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[6] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_7  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[7] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_8  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[8] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Current_addr_9  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[9] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Current_addr [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[0] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout_1  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[1] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout_2  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[2] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout_3  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[3] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout_4  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[4] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout_5  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[5] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout_6  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[6] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Dout_7  (
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[7] ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Dout [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Oe  (
    .I(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6842 ),
    .O(\$auto$rs_design_edit.cc:1149:execute$6847.Oe )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.Rst  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6843 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.Rst ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$Rst )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$I2CLog.SCL  (
    .EN(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6844 ),
    .I(\$auto$rs_design_edit.cc:1149:execute$6847.SCL ),
    .O(\$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$SCL )
  );
  fabric_I2CLog \$auto$rs_design_edit.cc:1147:execute$6846  (
    .\$auto$rs_design_edit.cc:880:execute$6845 (\$auto$rs_design_edit.cc:880:execute$6845 ),
    .\$auto$rs_design_edit.cc:880:execute$6844 (\$auto$rs_design_edit.cc:880:execute$6844 ),
    .\$auto$rs_design_edit.cc:880:execute$6843 (\$auto$rs_design_edit.cc:880:execute$6843 ),
    .\$auto$rs_design_edit.cc:880:execute$6842 (\$auto$rs_design_edit.cc:880:execute$6842 ),
    .\$auto$rs_design_edit.cc:880:execute$6841 (\$auto$rs_design_edit.cc:880:execute$6841 ),
    .\ModByteWr.Current_addr[14] (\ModByteWr.Current_addr[14] ),
    .\ModByteWr.Current_addr[13] (\ModByteWr.Current_addr[13] ),
    .\ModByteWr.Current_addr[12] (\ModByteWr.Current_addr[12] ),
    .\ModByteWr.Current_addr[11] (\ModByteWr.Current_addr[11] ),
    .\ModByteWr.Current_addr[10] (\ModByteWr.Current_addr[10] ),
    .\ModByteWr.Current_addr[9] (\ModByteWr.Current_addr[9] ),
    .\ModByteWr.Current_addr[8] (\ModByteWr.Current_addr[8] ),
    .\ModByteWr.Current_addr[7] (\ModByteWr.Current_addr[7] ),
    .\ModByteWr.Current_addr[6] (\ModByteWr.Current_addr[6] ),
    .\ModByteWr.Current_addr[5] (\ModByteWr.Current_addr[5] ),
    .\ModByteWr.Current_addr[4] (\ModByteWr.Current_addr[4] ),
    .\ModByteWr.Current_addr[3] (\ModByteWr.Current_addr[3] ),
    .\ModByteWr.Current_addr[2] (\ModByteWr.Current_addr[2] ),
    .\ModByteWr.Current_addr[1] (\ModByteWr.Current_addr[1] ),
    .\ModByteWr.Current_addr[0] (\ModByteWr.Current_addr[0] ),
    .\ModByteWr.Dout[7] (\ModByteWr.Dout[7] ),
    .\ModByteWr.Dout[6] (\ModByteWr.Dout[6] ),
    .\ModByteWr.Dout[5] (\ModByteWr.Dout[5] ),
    .\ModByteWr.Dout[4] (\ModByteWr.Dout[4] ),
    .\ModByteWr.Dout[3] (\ModByteWr.Dout[3] ),
    .\ModByteWr.Dout[2] (\ModByteWr.Dout[2] ),
    .\ModByteWr.Dout[1] (\ModByteWr.Dout[1] ),
    .\ModByteWr.Dout[0] (\ModByteWr.Dout[0] ),
    .\$auto$clkbufmap.cc:266:execute$6726 (\$auto$clkbufmap.cc:266:execute$6726 ),
    .\$auto$clkbufmap.cc:298:execute$6729 (\$auto$clkbufmap.cc:298:execute$6729 ),
    .\$iopadmap$Rst (\$iopadmap$Rst ),
    .\ModByteWr.ACK (\ModByteWr.ACK ),
    .\ModByteWr.Ce (\ModByteWr.Ce ),
    .\ModByteWr.Clk (\ModByteWr.Clk ),
    .\ModByteWr.We (\ModByteWr.We ),
    .\ModSerial2Byte.ByteRdy (\ModSerial2Byte.ByteRdy ),
    .\ModStSp.mod1.ModStop.SpLatch.Clk (\ModStSp.mod1.ModStop.SpLatch.Clk )
  );
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6845  = \$auto$rs_design_edit.cc:880:execute$6845 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6844  = \$auto$rs_design_edit.cc:880:execute$6844 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6843  = \$auto$rs_design_edit.cc:880:execute$6843 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6842  = \$auto$rs_design_edit.cc:880:execute$6842 ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$rs_design_edit.cc:880:execute$6841  = \$auto$rs_design_edit.cc:880:execute$6841 ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[14]  = \ModByteWr.Current_addr[14] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[13]  = \ModByteWr.Current_addr[13] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[12]  = \ModByteWr.Current_addr[12] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[11]  = \ModByteWr.Current_addr[11] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[10]  = \ModByteWr.Current_addr[10] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[9]  = \ModByteWr.Current_addr[9] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[8]  = \ModByteWr.Current_addr[8] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[7]  = \ModByteWr.Current_addr[7] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[6]  = \ModByteWr.Current_addr[6] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[5]  = \ModByteWr.Current_addr[5] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[4]  = \ModByteWr.Current_addr[4] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[3]  = \ModByteWr.Current_addr[3] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[2]  = \ModByteWr.Current_addr[2] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[1]  = \ModByteWr.Current_addr[1] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Current_addr[0]  = \ModByteWr.Current_addr[0] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[7]  = \ModByteWr.Dout[7] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[6]  = \ModByteWr.Dout[6] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[5]  = \ModByteWr.Dout[5] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[4]  = \ModByteWr.Dout[4] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[3]  = \ModByteWr.Dout[3] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[2]  = \ModByteWr.Dout[2] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[1]  = \ModByteWr.Dout[1] ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Dout[0]  = \ModByteWr.Dout[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:266:execute$6726  = \$auto$clkbufmap.cc:266:execute$6726 ;
  assign \$auto$clkbufmap.cc:298:execute$6729  = \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$auto$clkbufmap.cc:298:execute$6729 ;
  assign \$iopadmap$Rst  = \$flatten$auto$rs_design_edit.cc:1149:execute$6847.$iopadmap$Rst ;
  assign ACK = \$auto$rs_design_edit.cc:1149:execute$6847.ACK ;
  assign Ce = \$auto$rs_design_edit.cc:1149:execute$6847.Ce ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.Clk  = Clk;
  assign Current_addr = \$auto$rs_design_edit.cc:1149:execute$6847.Current_addr ;
  assign Dout = \$auto$rs_design_edit.cc:1149:execute$6847.Dout ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.ACK  = \ModByteWr.ACK ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Ce  = \ModByteWr.Ce ;
  assign \ModByteWr.Clk  = \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.Clk ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.ModByteWr.We  = \ModByteWr.We ;
  assign \ModSerial2Byte.ByteRdy  = \$auto$rs_design_edit.cc:1149:execute$6847.ModSerial2Byte.ByteRdy ;
  assign \ModStSp.mod1.ModStop.SpLatch.Clk  = \$auto$rs_design_edit.cc:1149:execute$6847.ModStSp.mod1.ModStop.SpLatch.Clk ;
  assign Oe = \$auto$rs_design_edit.cc:1149:execute$6847.Oe ;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.Rst  = Rst;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.SCL  = SCL;
  assign \$auto$rs_design_edit.cc:1149:execute$6847.SDA  = SDA;
  assign We = \$auto$rs_design_edit.cc:1149:execute$6847.We ;
endmodule
