[
  {
    "ID": "c:core_cm4.h@2141@macro@__CORE_CM4_H_GENERIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_GENERIC",
    "location": {
      "column": "9",
      "line": "43",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_GENERIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3060@macro@__CM4_CMSIS_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "71",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3177@macro@__CM4_CMSIS_VERSION_SUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION_SUB",
    "location": {
      "column": "9",
      "line": "72",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION_SUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3294@macro@__CM4_CMSIS_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_CMSIS_VERSION",
    "location": {
      "column": "9",
      "line": "73",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__CM4_CMSIS_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@3486@macro@__CORTEX_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORTEX_M",
    "location": {
      "column": "9",
      "line": "76",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__CORTEX_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4253@macro@__ASM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ASM",
    "location": {
      "column": "11",
      "line": "90",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__ASM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4370@macro@__INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__INLINE",
    "location": {
      "column": "11",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@4524@macro@__STATIC_INLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STATIC_INLINE",
    "location": {
      "column": "11",
      "line": "92",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__STATIC_INLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@6383@macro@__FPU_USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_USED",
    "location": {
      "column": "15",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__FPU_USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@8204@macro@__CORE_CM4_H_DEPENDANT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CM4_H_DEPENDANT",
    "location": {
      "column": "9",
      "line": "201",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__CORE_CM4_H_DEPENDANT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9623@macro@__I",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__I",
    "location": {
      "column": "13",
      "line": "246",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__I",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9729@macro@__O",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__O",
    "location": {
      "column": "13",
      "line": "248",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__O",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@9827@macro@__IO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IO",
    "location": {
      "column": "13",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "__IO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@APSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "278",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "280",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "282",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "283",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "284",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "285",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "286",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "287",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "288",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@S@core_cm4.h@10757@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "289",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          },
          {
            "ID": "c:@UA@APSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "290",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_278_9::_anonymous_core_cm4_h_280_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_278_9"
      },
      {
        "ID": "c:@UA@APSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "291",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_278_9"
      },
      {
        "ID": "c:core_cm4.h@T@APSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union APSR_Type",
        "location": {
          "column": "3",
          "line": "292",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "APSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_278_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11807@macro@APSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Pos",
    "location": {
      "column": "9",
      "line": "295",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@11923@macro@APSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_N_Msk",
    "location": {
      "column": "9",
      "line": "296",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12037@macro@APSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "298",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12153@macro@APSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "299",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12267@macro@APSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Pos",
    "location": {
      "column": "9",
      "line": "301",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12383@macro@APSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_C_Msk",
    "location": {
      "column": "9",
      "line": "302",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12497@macro@APSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Pos",
    "location": {
      "column": "9",
      "line": "304",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12613@macro@APSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_V_Msk",
    "location": {
      "column": "9",
      "line": "305",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12727@macro@APSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "307",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12843@macro@APSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@12957@macro@APSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "310",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_GE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13074@macro@APSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "APSR_GE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@IPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "316",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@IPSR_Type@S@core_cm4.h@13288",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "318",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@13288@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "320",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@S@core_cm4.h@13288@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "321",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          },
          {
            "ID": "c:@UA@IPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "322",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_316_9::_anonymous_core_cm4_h_318_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      },
      {
        "ID": "c:@UA@IPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "323",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      },
      {
        "ID": "c:core_cm4.h@T@IPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union IPSR_Type",
        "location": {
          "column": "3",
          "line": "324",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "IPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_316_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13750@macro@IPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "327",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "IPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@13868@macro@IPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "328",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "IPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@xPSR_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "333",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "335",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@ISR",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "ISR",
            "location": {
              "column": "14",
              "line": "337",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "ISR",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "338",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@GE",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "GE",
            "location": {
              "column": "14",
              "line": "339",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "GE",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@_reserved1",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved1",
            "location": {
              "column": "14",
              "line": "340",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "_reserved1",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@T",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "T",
            "location": {
              "column": "14",
              "line": "341",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "T",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@IT",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "IT",
            "location": {
              "column": "14",
              "line": "342",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "IT",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@Q",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Q",
            "location": {
              "column": "14",
              "line": "343",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "Q",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@V",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "V",
            "location": {
              "column": "14",
              "line": "344",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "V",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@C",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "C",
            "location": {
              "column": "14",
              "line": "345",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "C",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@Z",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "Z",
            "location": {
              "column": "14",
              "line": "346",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "Z",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@S@core_cm4.h@14090@FI@N",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "N",
            "location": {
              "column": "14",
              "line": "347",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "N",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          },
          {
            "ID": "c:@UA@xPSR_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "348",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_333_9::_anonymous_core_cm4_h_335_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_333_9"
      },
      {
        "ID": "c:@UA@xPSR_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "349",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_333_9"
      },
      {
        "ID": "c:core_cm4.h@T@xPSR_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union xPSR_Type",
        "location": {
          "column": "3",
          "line": "350",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "xPSR_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_333_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15434@macro@xPSR_N_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Pos",
    "location": {
      "column": "9",
      "line": "353",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_N_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15550@macro@xPSR_N_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_N_Msk",
    "location": {
      "column": "9",
      "line": "354",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_N_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15664@macro@xPSR_Z_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Pos",
    "location": {
      "column": "9",
      "line": "356",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_Z_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15780@macro@xPSR_Z_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Z_Msk",
    "location": {
      "column": "9",
      "line": "357",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_Z_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@15894@macro@xPSR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Pos",
    "location": {
      "column": "9",
      "line": "359",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16010@macro@xPSR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_C_Msk",
    "location": {
      "column": "9",
      "line": "360",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16124@macro@xPSR_V_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Pos",
    "location": {
      "column": "9",
      "line": "362",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_V_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16240@macro@xPSR_V_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_V_Msk",
    "location": {
      "column": "9",
      "line": "363",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_V_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16354@macro@xPSR_Q_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Pos",
    "location": {
      "column": "9",
      "line": "365",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_Q_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16470@macro@xPSR_Q_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_Q_Msk",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_Q_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16584@macro@xPSR_IT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_IT_Pos",
    "location": {
      "column": "9",
      "line": "368",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_IT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16701@macro@xPSR_IT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_IT_Msk",
    "location": {
      "column": "9",
      "line": "369",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_IT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16816@macro@xPSR_T_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Pos",
    "location": {
      "column": "9",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_T_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@16932@macro@xPSR_T_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_T_Msk",
    "location": {
      "column": "9",
      "line": "372",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_T_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17046@macro@xPSR_GE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Pos",
    "location": {
      "column": "9",
      "line": "374",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_GE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17163@macro@xPSR_GE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_GE_Msk",
    "location": {
      "column": "9",
      "line": "375",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_GE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17278@macro@xPSR_ISR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Pos",
    "location": {
      "column": "9",
      "line": "377",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_ISR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@17396@macro@xPSR_ISR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "xPSR_ISR_Msk",
    "location": {
      "column": "9",
      "line": "378",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "xPSR_ISR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@UA@CONTROL_Type",
    "What": "Union",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598",
        "What": "Struct",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "3",
          "line": "385",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@nPRIV",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "nPRIV",
            "location": {
              "column": "14",
              "line": "387",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "nPRIV",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@SPSEL",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "SPSEL",
            "location": {
              "column": "14",
              "line": "388",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "SPSEL",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@FPCA",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "FPCA",
            "location": {
              "column": "14",
              "line": "389",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "FPCA",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@S@core_cm4.h@17598@FI@_reserved0",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "_reserved0",
            "location": {
              "column": "14",
              "line": "390",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "_reserved0",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          },
          {
            "ID": "c:@UA@CONTROL_Type@FI@b",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "b",
            "location": {
              "column": "5",
              "line": "391",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "b",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_383_9::_anonymous_core_cm4_h_385_3"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_383_9"
      },
      {
        "ID": "c:@UA@CONTROL_Type@FI@w",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "w",
        "location": {
          "column": "12",
          "line": "392",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "w",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_383_9"
      },
      {
        "ID": "c:core_cm4.h@T@CONTROL_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "union CONTROL_Type",
        "location": {
          "column": "3",
          "line": "393",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CONTROL_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_383_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18262@macro@CONTROL_FPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Pos",
    "location": {
      "column": "9",
      "line": "396",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18384@macro@CONTROL_FPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_FPCA_Msk",
    "location": {
      "column": "9",
      "line": "397",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CONTROL_FPCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18504@macro@CONTROL_SPSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Pos",
    "location": {
      "column": "9",
      "line": "399",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18627@macro@CONTROL_SPSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_SPSEL_Msk",
    "location": {
      "column": "9",
      "line": "400",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CONTROL_SPSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18748@macro@CONTROL_nPRIV_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Pos",
    "location": {
      "column": "9",
      "line": "402",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@18871@macro@CONTROL_nPRIV_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CONTROL_nPRIV_Msk",
    "location": {
      "column": "9",
      "line": "403",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CONTROL_nPRIV_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "416",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_Type@FI@ISER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISER",
        "location": {
          "column": "17",
          "line": "418",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ISER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "419",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICER",
        "location": {
          "column": "17",
          "line": "420",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ICER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RSERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RSERVED1",
        "location": {
          "column": "17",
          "line": "421",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RSERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ISPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISPR",
        "location": {
          "column": "17",
          "line": "422",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ISPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "423",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@ICPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICPR",
        "location": {
          "column": "17",
          "line": "424",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ICPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "425",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IABR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IABR",
        "location": {
          "column": "17",
          "line": "426",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "IABR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "427",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@IP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IP",
        "location": {
          "column": "17",
          "line": "428",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "IP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "429",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:@SA@NVIC_Type@FI@STIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STIR",
        "location": {
          "column": "17",
          "line": "430",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "STIR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      },
      {
        "ID": "c:core_cm4.h@T@NVIC_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_Type",
        "location": {
          "column": "4",
          "line": "431",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "NVIC_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_416_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20363@macro@NVIC_STIR_INTID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Pos",
    "location": {
      "column": "9",
      "line": "434",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@20486@macro@NVIC_STIR_INTID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_STIR_INTID_Msk",
    "location": {
      "column": "9",
      "line": "435",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_STIR_INTID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "448",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCB_Type@FI@CPUID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPUID",
        "location": {
          "column": "17",
          "line": "450",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CPUID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ICSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICSR",
        "location": {
          "column": "17",
          "line": "451",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ICSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@VTOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VTOR",
        "location": {
          "column": "17",
          "line": "452",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "VTOR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AIRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AIRCR",
        "location": {
          "column": "17",
          "line": "453",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "AIRCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SCR",
        "location": {
          "column": "17",
          "line": "454",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "455",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHP",
        "location": {
          "column": "17",
          "line": "456",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SHP",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@SHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHCSR",
        "location": {
          "column": "17",
          "line": "457",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFSR",
        "location": {
          "column": "17",
          "line": "458",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@HFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HFSR",
        "location": {
          "column": "17",
          "line": "459",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "HFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFSR",
        "location": {
          "column": "17",
          "line": "460",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFAR",
        "location": {
          "column": "17",
          "line": "461",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MMFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@BFAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFAR",
        "location": {
          "column": "17",
          "line": "462",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "BFAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@AFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFSR",
        "location": {
          "column": "17",
          "line": "463",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "AFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@PFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFR",
        "location": {
          "column": "17",
          "line": "464",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@DFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DFR",
        "location": {
          "column": "17",
          "line": "465",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ADR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADR",
        "location": {
          "column": "17",
          "line": "466",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ADR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@MMFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMFR",
        "location": {
          "column": "17",
          "line": "467",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MMFR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@ISAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISAR",
        "location": {
          "column": "17",
          "line": "468",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ISAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "469",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:@SA@SCB_Type@FI@CPACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPACR",
        "location": {
          "column": "17",
          "line": "470",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CPACR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      },
      {
        "ID": "c:core_cm4.h@T@SCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCB_Type",
        "location": {
          "column": "3",
          "line": "471",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_448_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23499@macro@SCB_CPUID_IMPLEMENTER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Pos",
    "location": {
      "column": "9",
      "line": "474",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23630@macro@SCB_CPUID_IMPLEMENTER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_IMPLEMENTER_Msk",
    "location": {
      "column": "9",
      "line": "475",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_IMPLEMENTER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23759@macro@SCB_CPUID_VARIANT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Pos",
    "location": {
      "column": "9",
      "line": "477",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@23886@macro@SCB_CPUID_VARIANT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_VARIANT_Msk",
    "location": {
      "column": "9",
      "line": "478",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_VARIANT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24011@macro@SCB_CPUID_ARCHITECTURE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Pos",
    "location": {
      "column": "9",
      "line": "480",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24143@macro@SCB_CPUID_ARCHITECTURE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_ARCHITECTURE_Msk",
    "location": {
      "column": "9",
      "line": "481",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_ARCHITECTURE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24273@macro@SCB_CPUID_PARTNO_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Pos",
    "location": {
      "column": "9",
      "line": "483",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24399@macro@SCB_CPUID_PARTNO_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_PARTNO_Msk",
    "location": {
      "column": "9",
      "line": "484",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_PARTNO_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24523@macro@SCB_CPUID_REVISION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Pos",
    "location": {
      "column": "9",
      "line": "486",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24651@macro@SCB_CPUID_REVISION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CPUID_REVISION_Msk",
    "location": {
      "column": "9",
      "line": "487",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CPUID_REVISION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24833@macro@SCB_ICSR_NMIPENDSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Pos",
    "location": {
      "column": "9",
      "line": "490",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@24962@macro@SCB_ICSR_NMIPENDSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_NMIPENDSET_Msk",
    "location": {
      "column": "9",
      "line": "491",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_NMIPENDSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25089@macro@SCB_ICSR_PENDSVSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Pos",
    "location": {
      "column": "9",
      "line": "493",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25217@macro@SCB_ICSR_PENDSVSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVSET_Msk",
    "location": {
      "column": "9",
      "line": "494",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25343@macro@SCB_ICSR_PENDSVCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Pos",
    "location": {
      "column": "9",
      "line": "496",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25471@macro@SCB_ICSR_PENDSVCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSVCLR_Msk",
    "location": {
      "column": "9",
      "line": "497",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSVCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25597@macro@SCB_ICSR_PENDSTSET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Pos",
    "location": {
      "column": "9",
      "line": "499",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25725@macro@SCB_ICSR_PENDSTSET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTSET_Msk",
    "location": {
      "column": "9",
      "line": "500",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTSET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25851@macro@SCB_ICSR_PENDSTCLR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Pos",
    "location": {
      "column": "9",
      "line": "502",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@25979@macro@SCB_ICSR_PENDSTCLR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_PENDSTCLR_Msk",
    "location": {
      "column": "9",
      "line": "503",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_PENDSTCLR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26105@macro@SCB_ICSR_ISRPREEMPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Pos",
    "location": {
      "column": "9",
      "line": "505",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26234@macro@SCB_ICSR_ISRPREEMPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPREEMPT_Msk",
    "location": {
      "column": "9",
      "line": "506",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPREEMPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26361@macro@SCB_ICSR_ISRPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Pos",
    "location": {
      "column": "9",
      "line": "508",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26490@macro@SCB_ICSR_ISRPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_ISRPENDING_Msk",
    "location": {
      "column": "9",
      "line": "509",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_ISRPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26617@macro@SCB_ICSR_VECTPENDING_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Pos",
    "location": {
      "column": "9",
      "line": "511",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26747@macro@SCB_ICSR_VECTPENDING_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTPENDING_Msk",
    "location": {
      "column": "9",
      "line": "512",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTPENDING_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@26875@macro@SCB_ICSR_RETTOBASE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Pos",
    "location": {
      "column": "9",
      "line": "514",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27003@macro@SCB_ICSR_RETTOBASE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_RETTOBASE_Msk",
    "location": {
      "column": "9",
      "line": "515",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_RETTOBASE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27129@macro@SCB_ICSR_VECTACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "517",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27258@macro@SCB_ICSR_VECTACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_ICSR_VECTACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "518",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_ICSR_VECTACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27437@macro@SCB_VTOR_TBLOFF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Pos",
    "location": {
      "column": "9",
      "line": "521",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27562@macro@SCB_VTOR_TBLOFF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_VTOR_TBLOFF_Msk",
    "location": {
      "column": "9",
      "line": "522",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_VTOR_TBLOFF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27757@macro@SCB_AIRCR_VECTKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Pos",
    "location": {
      "column": "9",
      "line": "525",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@27884@macro@SCB_AIRCR_VECTKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEY_Msk",
    "location": {
      "column": "9",
      "line": "526",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28009@macro@SCB_AIRCR_VECTKEYSTAT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "location": {
      "column": "9",
      "line": "528",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28140@macro@SCB_AIRCR_VECTKEYSTAT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "location": {
      "column": "9",
      "line": "529",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTKEYSTAT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28269@macro@SCB_AIRCR_ENDIANESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Pos",
    "location": {
      "column": "9",
      "line": "531",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28398@macro@SCB_AIRCR_ENDIANESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_ENDIANESS_Msk",
    "location": {
      "column": "9",
      "line": "532",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_ENDIANESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28525@macro@SCB_AIRCR_PRIGROUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Pos",
    "location": {
      "column": "9",
      "line": "534",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28653@macro@SCB_AIRCR_PRIGROUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_PRIGROUP_Msk",
    "location": {
      "column": "9",
      "line": "535",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_PRIGROUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28779@macro@SCB_AIRCR_SYSRESETREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Pos",
    "location": {
      "column": "9",
      "line": "537",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@28910@macro@SCB_AIRCR_SYSRESETREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_SYSRESETREQ_Msk",
    "location": {
      "column": "9",
      "line": "538",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_SYSRESETREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29039@macro@SCB_AIRCR_VECTCLRACTIVE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "location": {
      "column": "9",
      "line": "540",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29172@macro@SCB_AIRCR_VECTCLRACTIVE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "location": {
      "column": "9",
      "line": "541",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTCLRACTIVE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29303@macro@SCB_AIRCR_VECTRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Pos",
    "location": {
      "column": "9",
      "line": "543",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29432@macro@SCB_AIRCR_VECTRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_AIRCR_VECTRESET_Msk",
    "location": {
      "column": "9",
      "line": "544",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_AIRCR_VECTRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29606@macro@SCB_SCR_SEVONPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Pos",
    "location": {
      "column": "9",
      "line": "547",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29733@macro@SCB_SCR_SEVONPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SEVONPEND_Msk",
    "location": {
      "column": "9",
      "line": "548",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SCR_SEVONPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29858@macro@SCB_SCR_SLEEPDEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Pos",
    "location": {
      "column": "9",
      "line": "550",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@29985@macro@SCB_SCR_SLEEPDEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPDEEP_Msk",
    "location": {
      "column": "9",
      "line": "551",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPDEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30110@macro@SCB_SCR_SLEEPONEXIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Pos",
    "location": {
      "column": "9",
      "line": "553",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30239@macro@SCB_SCR_SLEEPONEXIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SCR_SLEEPONEXIT_Msk",
    "location": {
      "column": "9",
      "line": "554",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SCR_SLEEPONEXIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30420@macro@SCB_CCR_STKALIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Pos",
    "location": {
      "column": "9",
      "line": "557",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30546@macro@SCB_CCR_STKALIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_STKALIGN_Msk",
    "location": {
      "column": "9",
      "line": "558",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_STKALIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30670@macro@SCB_CCR_BFHFNMIGN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Pos",
    "location": {
      "column": "9",
      "line": "560",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30797@macro@SCB_CCR_BFHFNMIGN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_BFHFNMIGN_Msk",
    "location": {
      "column": "9",
      "line": "561",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_BFHFNMIGN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@30922@macro@SCB_CCR_DIV_0_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Pos",
    "location": {
      "column": "9",
      "line": "563",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31049@macro@SCB_CCR_DIV_0_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_DIV_0_TRP_Msk",
    "location": {
      "column": "9",
      "line": "564",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_DIV_0_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31174@macro@SCB_CCR_UNALIGN_TRP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Pos",
    "location": {
      "column": "9",
      "line": "566",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31303@macro@SCB_CCR_UNALIGN_TRP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_UNALIGN_TRP_Msk",
    "location": {
      "column": "9",
      "line": "567",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_UNALIGN_TRP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31430@macro@SCB_CCR_USERSETMPEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Pos",
    "location": {
      "column": "9",
      "line": "569",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31560@macro@SCB_CCR_USERSETMPEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_USERSETMPEND_Msk",
    "location": {
      "column": "9",
      "line": "570",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_USERSETMPEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31688@macro@SCB_CCR_NONBASETHRDENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Pos",
    "location": {
      "column": "9",
      "line": "572",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@31820@macro@SCB_CCR_NONBASETHRDENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CCR_NONBASETHRDENA_Msk",
    "location": {
      "column": "9",
      "line": "573",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CCR_NONBASETHRDENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32015@macro@SCB_SHCSR_USGFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "576",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32146@macro@SCB_SHCSR_USGFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "577",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32275@macro@SCB_SHCSR_BUSFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "579",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32406@macro@SCB_SHCSR_BUSFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "580",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32535@macro@SCB_SHCSR_MEMFAULTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Pos",
    "location": {
      "column": "9",
      "line": "582",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32666@macro@SCB_SHCSR_MEMFAULTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTENA_Msk",
    "location": {
      "column": "9",
      "line": "583",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32795@macro@SCB_SHCSR_SVCALLPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Pos",
    "location": {
      "column": "9",
      "line": "585",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@32927@macro@SCB_SHCSR_SVCALLPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLPENDED_Msk",
    "location": {
      "column": "9",
      "line": "586",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33057@macro@SCB_SHCSR_BUSFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "588",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33191@macro@SCB_SHCSR_BUSFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "589",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33323@macro@SCB_SHCSR_MEMFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "591",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33457@macro@SCB_SHCSR_MEMFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "592",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33589@macro@SCB_SHCSR_USGFAULTPENDED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "location": {
      "column": "9",
      "line": "594",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33723@macro@SCB_SHCSR_USGFAULTPENDED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "location": {
      "column": "9",
      "line": "595",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTPENDED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33855@macro@SCB_SHCSR_SYSTICKACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Pos",
    "location": {
      "column": "9",
      "line": "597",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@33985@macro@SCB_SHCSR_SYSTICKACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SYSTICKACT_Msk",
    "location": {
      "column": "9",
      "line": "598",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SYSTICKACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34113@macro@SCB_SHCSR_PENDSVACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Pos",
    "location": {
      "column": "9",
      "line": "600",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34242@macro@SCB_SHCSR_PENDSVACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_PENDSVACT_Msk",
    "location": {
      "column": "9",
      "line": "601",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_PENDSVACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34369@macro@SCB_SHCSR_MONITORACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Pos",
    "location": {
      "column": "9",
      "line": "603",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34499@macro@SCB_SHCSR_MONITORACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MONITORACT_Msk",
    "location": {
      "column": "9",
      "line": "604",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MONITORACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34627@macro@SCB_SHCSR_SVCALLACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Pos",
    "location": {
      "column": "9",
      "line": "606",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34756@macro@SCB_SHCSR_SVCALLACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_SVCALLACT_Msk",
    "location": {
      "column": "9",
      "line": "607",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_SVCALLACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@34883@macro@SCB_SHCSR_USGFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "609",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35014@macro@SCB_SHCSR_USGFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_USGFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "610",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_USGFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35143@macro@SCB_SHCSR_BUSFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "612",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35274@macro@SCB_SHCSR_BUSFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_BUSFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "613",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_BUSFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35403@macro@SCB_SHCSR_MEMFAULTACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Pos",
    "location": {
      "column": "9",
      "line": "615",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35534@macro@SCB_SHCSR_MEMFAULTACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_SHCSR_MEMFAULTACT_Msk",
    "location": {
      "column": "9",
      "line": "616",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_SHCSR_MEMFAULTACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35722@macro@SCB_CFSR_USGFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "619",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@35868@macro@SCB_CFSR_USGFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_USGFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "620",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CFSR_USGFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36012@macro@SCB_CFSR_BUSFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "622",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36156@macro@SCB_CFSR_BUSFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_BUSFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "623",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CFSR_BUSFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36298@macro@SCB_CFSR_MEMFAULTSR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Pos",
    "location": {
      "column": "9",
      "line": "625",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36452@macro@SCB_CFSR_MEMFAULTSR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_CFSR_MEMFAULTSR_Msk",
    "location": {
      "column": "9",
      "line": "626",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_CFSR_MEMFAULTSR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36655@macro@SCB_HFSR_DEBUGEVT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Pos",
    "location": {
      "column": "9",
      "line": "629",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36782@macro@SCB_HFSR_DEBUGEVT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_DEBUGEVT_Msk",
    "location": {
      "column": "9",
      "line": "630",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_HFSR_DEBUGEVT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@36907@macro@SCB_HFSR_FORCED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Pos",
    "location": {
      "column": "9",
      "line": "632",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37032@macro@SCB_HFSR_FORCED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_FORCED_Msk",
    "location": {
      "column": "9",
      "line": "633",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_HFSR_FORCED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37155@macro@SCB_HFSR_VECTTBL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Pos",
    "location": {
      "column": "9",
      "line": "635",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37281@macro@SCB_HFSR_VECTTBL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_HFSR_VECTTBL_Msk",
    "location": {
      "column": "9",
      "line": "636",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_HFSR_VECTTBL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37456@macro@SCB_DFSR_EXTERNAL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Pos",
    "location": {
      "column": "9",
      "line": "639",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37583@macro@SCB_DFSR_EXTERNAL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_EXTERNAL_Msk",
    "location": {
      "column": "9",
      "line": "640",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_EXTERNAL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37708@macro@SCB_DFSR_VCATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Pos",
    "location": {
      "column": "9",
      "line": "642",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37833@macro@SCB_DFSR_VCATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_VCATCH_Msk",
    "location": {
      "column": "9",
      "line": "643",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_VCATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@37956@macro@SCB_DFSR_DWTTRAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Pos",
    "location": {
      "column": "9",
      "line": "645",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38082@macro@SCB_DFSR_DWTTRAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_DWTTRAP_Msk",
    "location": {
      "column": "9",
      "line": "646",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_DWTTRAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38206@macro@SCB_DFSR_BKPT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Pos",
    "location": {
      "column": "9",
      "line": "648",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38329@macro@SCB_DFSR_BKPT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_BKPT_Msk",
    "location": {
      "column": "9",
      "line": "649",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_BKPT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38450@macro@SCB_DFSR_HALTED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Pos",
    "location": {
      "column": "9",
      "line": "651",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@38575@macro@SCB_DFSR_HALTED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_DFSR_HALTED_Msk",
    "location": {
      "column": "9",
      "line": "652",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_DFSR_HALTED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SCnSCB_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "665",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SCnSCB_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "667",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_665_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ICTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICTR",
        "location": {
          "column": "17",
          "line": "668",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ICTR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_665_9"
      },
      {
        "ID": "c:@SA@SCnSCB_Type@FI@ACTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACTLR",
        "location": {
          "column": "17",
          "line": "669",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ACTLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_665_9"
      },
      {
        "ID": "c:core_cm4.h@T@SCnSCB_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SCnSCB_Type",
        "location": {
          "column": "3",
          "line": "670",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SCnSCB_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_665_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39372@macro@SCnSCB_ICTR_INTLINESNUM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "location": {
      "column": "9",
      "line": "673",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39495@macro@SCnSCB_ICTR_INTLINESNUM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "location": {
      "column": "9",
      "line": "674",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ICTR_INTLINESNUM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39662@macro@SCnSCB_ACTLR_DISOOFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Pos",
    "location": {
      "column": "9",
      "line": "677",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39782@macro@SCnSCB_ACTLR_DISOOFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISOOFP_Msk",
    "location": {
      "column": "9",
      "line": "678",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISOOFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@39900@macro@SCnSCB_ACTLR_DISFPCA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Pos",
    "location": {
      "column": "9",
      "line": "680",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40020@macro@SCnSCB_ACTLR_DISFPCA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFPCA_Msk",
    "location": {
      "column": "9",
      "line": "681",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFPCA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40138@macro@SCnSCB_ACTLR_DISFOLD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Pos",
    "location": {
      "column": "9",
      "line": "683",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40258@macro@SCnSCB_ACTLR_DISFOLD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISFOLD_Msk",
    "location": {
      "column": "9",
      "line": "684",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISFOLD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40376@macro@SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "location": {
      "column": "9",
      "line": "686",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40499@macro@SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "location": {
      "column": "9",
      "line": "687",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISDEFWBUF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40620@macro@SCnSCB_ACTLR_DISMCYCINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "location": {
      "column": "9",
      "line": "689",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@40743@macro@SCnSCB_ACTLR_DISMCYCINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "location": {
      "column": "9",
      "line": "690",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB_ACTLR_DISMCYCINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SysTick_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "703",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@SysTick_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "705",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@LOAD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LOAD",
        "location": {
          "column": "17",
          "line": "706",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "LOAD",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@VAL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "VAL",
        "location": {
          "column": "17",
          "line": "707",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "VAL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      },
      {
        "ID": "c:@SA@SysTick_Type@FI@CALIB",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIB",
        "location": {
          "column": "17",
          "line": "708",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CALIB",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      },
      {
        "ID": "c:core_cm4.h@T@SysTick_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SysTick_Type",
        "location": {
          "column": "3",
          "line": "709",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SysTick_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_703_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41670@macro@SysTick_CTRL_COUNTFLAG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Pos",
    "location": {
      "column": "9",
      "line": "712",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41802@macro@SysTick_CTRL_COUNTFLAG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_COUNTFLAG_Msk",
    "location": {
      "column": "9",
      "line": "713",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_COUNTFLAG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@41932@macro@SysTick_CTRL_CLKSOURCE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Pos",
    "location": {
      "column": "9",
      "line": "715",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42064@macro@SysTick_CTRL_CLKSOURCE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_CLKSOURCE_Msk",
    "location": {
      "column": "9",
      "line": "716",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_CLKSOURCE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42194@macro@SysTick_CTRL_TICKINT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Pos",
    "location": {
      "column": "9",
      "line": "718",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42324@macro@SysTick_CTRL_TICKINT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_TICKINT_Msk",
    "location": {
      "column": "9",
      "line": "719",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_TICKINT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42452@macro@SysTick_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "721",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42581@macro@SysTick_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "722",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42751@macro@SysTick_LOAD_RELOAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Pos",
    "location": {
      "column": "9",
      "line": "725",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@42880@macro@SysTick_LOAD_RELOAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_LOAD_RELOAD_Msk",
    "location": {
      "column": "9",
      "line": "726",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_LOAD_RELOAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43051@macro@SysTick_VAL_CURRENT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Pos",
    "location": {
      "column": "9",
      "line": "729",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43180@macro@SysTick_VAL_CURRENT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_VAL_CURRENT_Msk",
    "location": {
      "column": "9",
      "line": "730",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_VAL_CURRENT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43355@macro@SysTick_CALIB_NOREF_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Pos",
    "location": {
      "column": "9",
      "line": "733",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43484@macro@SysTick_CALIB_NOREF_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_NOREF_Msk",
    "location": {
      "column": "9",
      "line": "734",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CALIB_NOREF_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43611@macro@SysTick_CALIB_SKEW_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Pos",
    "location": {
      "column": "9",
      "line": "736",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43739@macro@SysTick_CALIB_SKEW_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_SKEW_Msk",
    "location": {
      "column": "9",
      "line": "737",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CALIB_SKEW_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43865@macro@SysTick_CALIB_TENMS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Pos",
    "location": {
      "column": "9",
      "line": "739",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@43994@macro@SysTick_CALIB_TENMS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CALIB_TENMS_Msk",
    "location": {
      "column": "9",
      "line": "740",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_CALIB_TENMS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ITM_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "753",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469",
        "What": "Union",
        "defdec": "Def",
        "display": "",
        "location": {
          "column": "8",
          "line": "755",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "members": [
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469@FI@u8",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u8",
            "location": {
              "column": "21",
              "line": "757",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "u8",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_753_9::_anonymous_core_cm4_h_755_8"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469@FI@u16",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u16",
            "location": {
              "column": "21",
              "line": "758",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "u16",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_753_9::_anonymous_core_cm4_h_755_8"
          },
          {
            "ID": "c:@SA@ITM_Type@U@core_cm4.h@44469@FI@u32",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "u32",
            "location": {
              "column": "21",
              "line": "759",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "u32",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_753_9::_anonymous_core_cm4_h_755_8"
          },
          {
            "ID": "c:@SA@ITM_Type@FI@PORT",
            "What": "FieldDecl",
            "defdec": "Def",
            "display": "PORT",
            "location": {
              "column": "6",
              "line": "760",
              "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
            },
            "name": "PORT",
            "origin": "user_include",
            "scope": "_anonymous_core_cm4_h_753_9::_anonymous_core_cm4_h_755_8"
          }
        ],
        "name": "",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "761",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TER",
        "location": {
          "column": "17",
          "line": "762",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "TER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "763",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TPR",
        "location": {
          "column": "17",
          "line": "764",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "TPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "765",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@TCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TCR",
        "location": {
          "column": "17",
          "line": "766",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "TCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "767",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IWR",
        "location": {
          "column": "17",
          "line": "768",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "IWR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IRR",
        "location": {
          "column": "17",
          "line": "769",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "IRR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@IMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMCR",
        "location": {
          "column": "17",
          "line": "770",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "IMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "771",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LAR",
        "location": {
          "column": "17",
          "line": "772",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "LAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@LSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSR",
        "location": {
          "column": "17",
          "line": "773",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "LSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "774",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID4",
        "location": {
          "column": "17",
          "line": "775",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID5",
        "location": {
          "column": "17",
          "line": "776",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID6",
        "location": {
          "column": "17",
          "line": "777",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID6",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID7",
        "location": {
          "column": "17",
          "line": "778",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID0",
        "location": {
          "column": "17",
          "line": "779",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID1",
        "location": {
          "column": "17",
          "line": "780",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID2",
        "location": {
          "column": "17",
          "line": "781",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@PID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PID3",
        "location": {
          "column": "17",
          "line": "782",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID0",
        "location": {
          "column": "17",
          "line": "783",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CID0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID1",
        "location": {
          "column": "17",
          "line": "784",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CID1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID2",
        "location": {
          "column": "17",
          "line": "785",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CID2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:@SA@ITM_Type@FI@CID3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CID3",
        "location": {
          "column": "17",
          "line": "786",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CID3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      },
      {
        "ID": "c:core_cm4.h@T@ITM_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ITM_Type",
        "location": {
          "column": "3",
          "line": "787",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ITM_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_753_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47456@macro@ITM_TPR_PRIVMASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Pos",
    "location": {
      "column": "9",
      "line": "790",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47582@macro@ITM_TPR_PRIVMASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TPR_PRIVMASK_Msk",
    "location": {
      "column": "9",
      "line": "791",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TPR_PRIVMASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47752@macro@ITM_TCR_BUSY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Pos",
    "location": {
      "column": "9",
      "line": "794",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47874@macro@ITM_TCR_BUSY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_BUSY_Msk",
    "location": {
      "column": "9",
      "line": "795",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_BUSY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@47994@macro@ITM_TCR_TraceBusID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Pos",
    "location": {
      "column": "9",
      "line": "797",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48117@macro@ITM_TCR_TraceBusID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TraceBusID_Msk",
    "location": {
      "column": "9",
      "line": "798",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_TraceBusID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48238@macro@ITM_TCR_GTSFREQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Pos",
    "location": {
      "column": "9",
      "line": "800",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48382@macro@ITM_TCR_GTSFREQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_GTSFREQ_Msk",
    "location": {
      "column": "9",
      "line": "801",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_GTSFREQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48524@macro@ITM_TCR_TSPrescale_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Pos",
    "location": {
      "column": "9",
      "line": "803",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48652@macro@ITM_TCR_TSPrescale_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSPrescale_Msk",
    "location": {
      "column": "9",
      "line": "804",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_TSPrescale_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48778@macro@ITM_TCR_SWOENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Pos",
    "location": {
      "column": "9",
      "line": "806",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@48902@macro@ITM_TCR_SWOENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SWOENA_Msk",
    "location": {
      "column": "9",
      "line": "807",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_SWOENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49024@macro@ITM_TCR_DWTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Pos",
    "location": {
      "column": "9",
      "line": "809",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49148@macro@ITM_TCR_DWTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_DWTENA_Msk",
    "location": {
      "column": "9",
      "line": "810",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_DWTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49270@macro@ITM_TCR_SYNCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Pos",
    "location": {
      "column": "9",
      "line": "812",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49395@macro@ITM_TCR_SYNCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_SYNCENA_Msk",
    "location": {
      "column": "9",
      "line": "813",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_SYNCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49518@macro@ITM_TCR_TSENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Pos",
    "location": {
      "column": "9",
      "line": "815",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49641@macro@ITM_TCR_TSENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_TSENA_Msk",
    "location": {
      "column": "9",
      "line": "816",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_TSENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49762@macro@ITM_TCR_ITMENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Pos",
    "location": {
      "column": "9",
      "line": "818",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@49894@macro@ITM_TCR_ITMENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_TCR_ITMENA_Msk",
    "location": {
      "column": "9",
      "line": "819",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_TCR_ITMENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50074@macro@ITM_IWR_ATVALIDM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Pos",
    "location": {
      "column": "9",
      "line": "822",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50200@macro@ITM_IWR_ATVALIDM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IWR_ATVALIDM_Msk",
    "location": {
      "column": "9",
      "line": "823",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_IWR_ATVALIDM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50373@macro@ITM_IRR_ATREADYM_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Pos",
    "location": {
      "column": "9",
      "line": "826",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50499@macro@ITM_IRR_ATREADYM_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IRR_ATREADYM_Msk",
    "location": {
      "column": "9",
      "line": "827",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_IRR_ATREADYM_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50680@macro@ITM_IMCR_INTEGRATION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Pos",
    "location": {
      "column": "9",
      "line": "830",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50810@macro@ITM_IMCR_INTEGRATION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_IMCR_INTEGRATION_Msk",
    "location": {
      "column": "9",
      "line": "831",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_IMCR_INTEGRATION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@50982@macro@ITM_LSR_ByteAcc_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Pos",
    "location": {
      "column": "9",
      "line": "834",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51107@macro@ITM_LSR_ByteAcc_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_ByteAcc_Msk",
    "location": {
      "column": "9",
      "line": "835",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_LSR_ByteAcc_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51230@macro@ITM_LSR_Access_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Pos",
    "location": {
      "column": "9",
      "line": "837",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51354@macro@ITM_LSR_Access_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Access_Msk",
    "location": {
      "column": "9",
      "line": "838",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_LSR_Access_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51476@macro@ITM_LSR_Present_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Pos",
    "location": {
      "column": "9",
      "line": "840",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@51601@macro@ITM_LSR_Present_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_LSR_Present_Msk",
    "location": {
      "column": "9",
      "line": "841",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_LSR_Present_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DWT_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "854",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@DWT_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "856",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CYCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CYCCNT",
        "location": {
          "column": "17",
          "line": "857",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CYCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@CPICNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPICNT",
        "location": {
          "column": "17",
          "line": "858",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CPICNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@EXCCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXCCNT",
        "location": {
          "column": "17",
          "line": "859",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "EXCCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@SLEEPCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLEEPCNT",
        "location": {
          "column": "17",
          "line": "860",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SLEEPCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@LSUCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LSUCNT",
        "location": {
          "column": "17",
          "line": "861",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "LSUCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FOLDCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FOLDCNT",
        "location": {
          "column": "17",
          "line": "862",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FOLDCNT",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@PCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCSR",
        "location": {
          "column": "17",
          "line": "863",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "PCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP0",
        "location": {
          "column": "17",
          "line": "864",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "COMP0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK0",
        "location": {
          "column": "17",
          "line": "865",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MASK0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION0",
        "location": {
          "column": "17",
          "line": "866",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FUNCTION0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "867",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP1",
        "location": {
          "column": "17",
          "line": "868",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "COMP1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK1",
        "location": {
          "column": "17",
          "line": "869",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MASK1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION1",
        "location": {
          "column": "17",
          "line": "870",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FUNCTION1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "871",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP2",
        "location": {
          "column": "17",
          "line": "872",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "COMP2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK2",
        "location": {
          "column": "17",
          "line": "873",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MASK2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION2",
        "location": {
          "column": "17",
          "line": "874",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FUNCTION2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "875",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@COMP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "COMP3",
        "location": {
          "column": "17",
          "line": "876",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "COMP3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@MASK3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK3",
        "location": {
          "column": "17",
          "line": "877",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MASK3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:@SA@DWT_Type@FI@FUNCTION3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FUNCTION3",
        "location": {
          "column": "17",
          "line": "878",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FUNCTION3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      },
      {
        "ID": "c:core_cm4.h@T@DWT_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DWT_Type",
        "location": {
          "column": "3",
          "line": "879",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DWT_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_854_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54464@macro@DWT_CTRL_NUMCOMP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Pos",
    "location": {
      "column": "9",
      "line": "882",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54587@macro@DWT_CTRL_NUMCOMP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NUMCOMP_Msk",
    "location": {
      "column": "9",
      "line": "883",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NUMCOMP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54708@macro@DWT_CTRL_NOTRCPKT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Pos",
    "location": {
      "column": "9",
      "line": "885",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54832@macro@DWT_CTRL_NOTRCPKT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOTRCPKT_Msk",
    "location": {
      "column": "9",
      "line": "886",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOTRCPKT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@54954@macro@DWT_CTRL_NOEXTTRIG_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Pos",
    "location": {
      "column": "9",
      "line": "888",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55079@macro@DWT_CTRL_NOEXTTRIG_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOEXTTRIG_Msk",
    "location": {
      "column": "9",
      "line": "889",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOEXTTRIG_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55202@macro@DWT_CTRL_NOCYCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Pos",
    "location": {
      "column": "9",
      "line": "891",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55326@macro@DWT_CTRL_NOCYCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOCYCCNT_Msk",
    "location": {
      "column": "9",
      "line": "892",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOCYCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55448@macro@DWT_CTRL_NOPRFCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Pos",
    "location": {
      "column": "9",
      "line": "894",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55572@macro@DWT_CTRL_NOPRFCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_NOPRFCNT_Msk",
    "location": {
      "column": "9",
      "line": "895",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_NOPRFCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55694@macro@DWT_CTRL_CYCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "897",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55819@macro@DWT_CTRL_CYCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "898",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@55942@macro@DWT_CTRL_FOLDEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "900",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56068@macro@DWT_CTRL_FOLDEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_FOLDEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "901",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_FOLDEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56192@macro@DWT_CTRL_LSUEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "903",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56317@macro@DWT_CTRL_LSUEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_LSUEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "904",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_LSUEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56440@macro@DWT_CTRL_SLEEPEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "906",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56567@macro@DWT_CTRL_SLEEPEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SLEEPEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "907",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_SLEEPEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56692@macro@DWT_CTRL_EXCEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "909",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56817@macro@DWT_CTRL_EXCEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "910",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@56940@macro@DWT_CTRL_CPIEVTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Pos",
    "location": {
      "column": "9",
      "line": "912",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57065@macro@DWT_CTRL_CPIEVTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CPIEVTENA_Msk",
    "location": {
      "column": "9",
      "line": "913",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CPIEVTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57188@macro@DWT_CTRL_EXCTRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Pos",
    "location": {
      "column": "9",
      "line": "915",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57313@macro@DWT_CTRL_EXCTRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_EXCTRCENA_Msk",
    "location": {
      "column": "9",
      "line": "916",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_EXCTRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57436@macro@DWT_CTRL_PCSAMPLENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Pos",
    "location": {
      "column": "9",
      "line": "918",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57562@macro@DWT_CTRL_PCSAMPLENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_PCSAMPLENA_Msk",
    "location": {
      "column": "9",
      "line": "919",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_PCSAMPLENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57686@macro@DWT_CTRL_SYNCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Pos",
    "location": {
      "column": "9",
      "line": "921",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57809@macro@DWT_CTRL_SYNCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_SYNCTAP_Msk",
    "location": {
      "column": "9",
      "line": "922",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_SYNCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@57930@macro@DWT_CTRL_CYCTAP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Pos",
    "location": {
      "column": "9",
      "line": "924",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58052@macro@DWT_CTRL_CYCTAP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCTAP_Msk",
    "location": {
      "column": "9",
      "line": "925",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCTAP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58172@macro@DWT_CTRL_POSTINIT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Pos",
    "location": {
      "column": "9",
      "line": "927",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58296@macro@DWT_CTRL_POSTINIT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTINIT_Msk",
    "location": {
      "column": "9",
      "line": "928",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTINIT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58418@macro@DWT_CTRL_POSTPRESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Pos",
    "location": {
      "column": "9",
      "line": "930",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58544@macro@DWT_CTRL_POSTPRESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_POSTPRESET_Msk",
    "location": {
      "column": "9",
      "line": "931",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_POSTPRESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58668@macro@DWT_CTRL_CYCCNTENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Pos",
    "location": {
      "column": "9",
      "line": "933",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58793@macro@DWT_CTRL_CYCCNTENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CTRL_CYCCNTENA_Msk",
    "location": {
      "column": "9",
      "line": "934",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CTRL_CYCCNTENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@58958@macro@DWT_CPICNT_CPICNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Pos",
    "location": {
      "column": "9",
      "line": "937",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59082@macro@DWT_CPICNT_CPICNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_CPICNT_CPICNT_Msk",
    "location": {
      "column": "9",
      "line": "938",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_CPICNT_CPICNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59261@macro@DWT_EXCCNT_EXCCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Pos",
    "location": {
      "column": "9",
      "line": "941",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59385@macro@DWT_EXCCNT_EXCCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_EXCCNT_EXCCNT_Msk",
    "location": {
      "column": "9",
      "line": "942",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_EXCCNT_EXCCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59551@macro@DWT_SLEEPCNT_SLEEPCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "location": {
      "column": "9",
      "line": "945",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59679@macro@DWT_SLEEPCNT_SLEEPCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "location": {
      "column": "9",
      "line": "946",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_SLEEPCNT_SLEEPCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59847@macro@DWT_LSUCNT_LSUCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Pos",
    "location": {
      "column": "9",
      "line": "949",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@59971@macro@DWT_LSUCNT_LSUCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_LSUCNT_LSUCNT_Msk",
    "location": {
      "column": "9",
      "line": "950",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_LSUCNT_LSUCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60150@macro@DWT_FOLDCNT_FOLDCNT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Pos",
    "location": {
      "column": "9",
      "line": "953",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60276@macro@DWT_FOLDCNT_FOLDCNT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FOLDCNT_FOLDCNT_Msk",
    "location": {
      "column": "9",
      "line": "954",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FOLDCNT_FOLDCNT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60448@macro@DWT_MASK_MASK_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Pos",
    "location": {
      "column": "9",
      "line": "957",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60568@macro@DWT_MASK_MASK_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_MASK_MASK_Msk",
    "location": {
      "column": "9",
      "line": "958",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_MASK_MASK_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60738@macro@DWT_FUNCTION_MATCHED_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Pos",
    "location": {
      "column": "9",
      "line": "961",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60865@macro@DWT_FUNCTION_MATCHED_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_MATCHED_Msk",
    "location": {
      "column": "9",
      "line": "962",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_MATCHED_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@60990@macro@DWT_FUNCTION_DATAVADDR1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Pos",
    "location": {
      "column": "9",
      "line": "964",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61120@macro@DWT_FUNCTION_DATAVADDR1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR1_Msk",
    "location": {
      "column": "9",
      "line": "965",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61248@macro@DWT_FUNCTION_DATAVADDR0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Pos",
    "location": {
      "column": "9",
      "line": "967",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61378@macro@DWT_FUNCTION_DATAVADDR0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVADDR0_Msk",
    "location": {
      "column": "9",
      "line": "968",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVADDR0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61506@macro@DWT_FUNCTION_DATAVSIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Pos",
    "location": {
      "column": "9",
      "line": "970",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61635@macro@DWT_FUNCTION_DATAVSIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVSIZE_Msk",
    "location": {
      "column": "9",
      "line": "971",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVSIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61762@macro@DWT_FUNCTION_LNK1ENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Pos",
    "location": {
      "column": "9",
      "line": "973",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@61889@macro@DWT_FUNCTION_LNK1ENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_LNK1ENA_Msk",
    "location": {
      "column": "9",
      "line": "974",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_LNK1ENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62014@macro@DWT_FUNCTION_DATAVMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Pos",
    "location": {
      "column": "9",
      "line": "976",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62144@macro@DWT_FUNCTION_DATAVMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_DATAVMATCH_Msk",
    "location": {
      "column": "9",
      "line": "977",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_DATAVMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62272@macro@DWT_FUNCTION_CYCMATCH_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Pos",
    "location": {
      "column": "9",
      "line": "979",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62400@macro@DWT_FUNCTION_CYCMATCH_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_CYCMATCH_Msk",
    "location": {
      "column": "9",
      "line": "980",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_CYCMATCH_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62526@macro@DWT_FUNCTION_EMITRANGE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Pos",
    "location": {
      "column": "9",
      "line": "982",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62655@macro@DWT_FUNCTION_EMITRANGE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_EMITRANGE_Msk",
    "location": {
      "column": "9",
      "line": "983",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_EMITRANGE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62782@macro@DWT_FUNCTION_FUNCTION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Pos",
    "location": {
      "column": "9",
      "line": "985",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@62910@macro@DWT_FUNCTION_FUNCTION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_FUNCTION_FUNCTION_Msk",
    "location": {
      "column": "9",
      "line": "986",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_FUNCTION_FUNCTION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TPI_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "999",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@TPI_Type@FI@SSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSPSR",
        "location": {
          "column": "17",
          "line": "1001",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CSPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSPSR",
        "location": {
          "column": "17",
          "line": "1002",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CSPSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1003",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ACPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACPR",
        "location": {
          "column": "17",
          "line": "1004",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ACPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1005",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@SPPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPPR",
        "location": {
          "column": "17",
          "line": "1006",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "SPPR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1007",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFSR",
        "location": {
          "column": "17",
          "line": "1008",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FFSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFCR",
        "location": {
          "column": "17",
          "line": "1009",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FFCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSCR",
        "location": {
          "column": "17",
          "line": "1010",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1011",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@TRIGGER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRIGGER",
        "location": {
          "column": "17",
          "line": "1012",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "TRIGGER",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO0",
        "location": {
          "column": "17",
          "line": "1013",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FIFO0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR2",
        "location": {
          "column": "17",
          "line": "1014",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ITATBCTR2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1015",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITATBCTR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITATBCTR0",
        "location": {
          "column": "17",
          "line": "1016",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ITATBCTR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@FIFO1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO1",
        "location": {
          "column": "17",
          "line": "1017",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FIFO1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@ITCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ITCTRL",
        "location": {
          "column": "17",
          "line": "1018",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "ITCTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1019",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMSET",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMSET",
        "location": {
          "column": "17",
          "line": "1020",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CLAIMSET",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@CLAIMCLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLAIMCLR",
        "location": {
          "column": "17",
          "line": "1021",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CLAIMCLR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1022",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVID",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVID",
        "location": {
          "column": "17",
          "line": "1023",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DEVID",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:@SA@TPI_Type@FI@DEVTYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEVTYPE",
        "location": {
          "column": "17",
          "line": "1024",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DEVTYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      },
      {
        "ID": "c:core_cm4.h@T@TPI_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TPI_Type",
        "location": {
          "column": "3",
          "line": "1025",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "TPI_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_999_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65271@macro@TPI_ACPR_PRESCALER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Pos",
    "location": {
      "column": "9",
      "line": "1028",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65396@macro@TPI_ACPR_PRESCALER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ACPR_PRESCALER_Msk",
    "location": {
      "column": "9",
      "line": "1029",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ACPR_PRESCALER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65573@macro@TPI_SPPR_TXMODE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Pos",
    "location": {
      "column": "9",
      "line": "1032",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65695@macro@TPI_SPPR_TXMODE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_SPPR_TXMODE_Msk",
    "location": {
      "column": "9",
      "line": "1033",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_SPPR_TXMODE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65874@macro@TPI_FFSR_FtNonStop_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Pos",
    "location": {
      "column": "9",
      "line": "1036",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@65999@macro@TPI_FFSR_FtNonStop_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtNonStop_Msk",
    "location": {
      "column": "9",
      "line": "1037",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtNonStop_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66122@macro@TPI_FFSR_TCPresent_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Pos",
    "location": {
      "column": "9",
      "line": "1039",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66247@macro@TPI_FFSR_TCPresent_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_TCPresent_Msk",
    "location": {
      "column": "9",
      "line": "1040",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_TCPresent_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66370@macro@TPI_FFSR_FtStopped_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Pos",
    "location": {
      "column": "9",
      "line": "1042",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66495@macro@TPI_FFSR_FtStopped_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FtStopped_Msk",
    "location": {
      "column": "9",
      "line": "1043",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_FtStopped_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66618@macro@TPI_FFSR_FlInProg_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Pos",
    "location": {
      "column": "9",
      "line": "1045",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66742@macro@TPI_FFSR_FlInProg_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFSR_FlInProg_Msk",
    "location": {
      "column": "9",
      "line": "1046",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFSR_FlInProg_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@66924@macro@TPI_FFCR_TrigIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Pos",
    "location": {
      "column": "9",
      "line": "1049",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67046@macro@TPI_FFCR_TrigIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_TrigIn_Msk",
    "location": {
      "column": "9",
      "line": "1050",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFCR_TrigIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67166@macro@TPI_FFCR_EnFCont_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Pos",
    "location": {
      "column": "9",
      "line": "1052",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67289@macro@TPI_FFCR_EnFCont_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FFCR_EnFCont_Msk",
    "location": {
      "column": "9",
      "line": "1053",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FFCR_EnFCont_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67450@macro@TPI_TRIGGER_TRIGGER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Pos",
    "location": {
      "column": "9",
      "line": "1056",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67576@macro@TPI_TRIGGER_TRIGGER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_TRIGGER_TRIGGER_Msk",
    "location": {
      "column": "9",
      "line": "1057",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_TRIGGER_TRIGGER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67761@macro@TPI_FIFO0_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1060",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@67889@macro@TPI_FIFO0_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1061",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68015@macro@TPI_FIFO0_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1063",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68145@macro@TPI_FIFO0_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1064",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68273@macro@TPI_FIFO0_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1066",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68401@macro@TPI_FIFO0_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1067",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68527@macro@TPI_FIFO0_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1069",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68657@macro@TPI_FIFO0_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1070",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68785@macro@TPI_FIFO0_ETM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Pos",
    "location": {
      "column": "9",
      "line": "1072",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@68906@macro@TPI_FIFO0_ETM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM2_Msk",
    "location": {
      "column": "9",
      "line": "1073",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69025@macro@TPI_FIFO0_ETM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Pos",
    "location": {
      "column": "9",
      "line": "1075",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69146@macro@TPI_FIFO0_ETM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM1_Msk",
    "location": {
      "column": "9",
      "line": "1076",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69265@macro@TPI_FIFO0_ETM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Pos",
    "location": {
      "column": "9",
      "line": "1078",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69386@macro@TPI_FIFO0_ETM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO0_ETM0_Msk",
    "location": {
      "column": "9",
      "line": "1079",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO0_ETM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69547@macro@TPI_ITATBCTR2_ATREADY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY_Pos",
    "location": {
      "column": "9",
      "line": "1082",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69675@macro@TPI_ITATBCTR2_ATREADY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR2_ATREADY_Msk",
    "location": {
      "column": "9",
      "line": "1083",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR2_ATREADY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69862@macro@TPI_FIFO1_ITM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1086",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@69990@macro@TPI_FIFO1_ITM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1087",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70116@macro@TPI_FIFO1_ITM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1089",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70246@macro@TPI_FIFO1_ITM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1090",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70374@macro@TPI_FIFO1_ETM_ATVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Pos",
    "location": {
      "column": "9",
      "line": "1092",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70502@macro@TPI_FIFO1_ETM_ATVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_ATVALID_Msk",
    "location": {
      "column": "9",
      "line": "1093",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_ATVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70628@macro@TPI_FIFO1_ETM_bytecount_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Pos",
    "location": {
      "column": "9",
      "line": "1095",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70758@macro@TPI_FIFO1_ETM_bytecount_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ETM_bytecount_Msk",
    "location": {
      "column": "9",
      "line": "1096",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ETM_bytecount_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@70886@macro@TPI_FIFO1_ITM2_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Pos",
    "location": {
      "column": "9",
      "line": "1098",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71007@macro@TPI_FIFO1_ITM2_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM2_Msk",
    "location": {
      "column": "9",
      "line": "1099",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM2_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71126@macro@TPI_FIFO1_ITM1_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Pos",
    "location": {
      "column": "9",
      "line": "1101",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71247@macro@TPI_FIFO1_ITM1_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM1_Msk",
    "location": {
      "column": "9",
      "line": "1102",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM1_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71366@macro@TPI_FIFO1_ITM0_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Pos",
    "location": {
      "column": "9",
      "line": "1104",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71487@macro@TPI_FIFO1_ITM0_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_FIFO1_ITM0_Msk",
    "location": {
      "column": "9",
      "line": "1105",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_FIFO1_ITM0_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71648@macro@TPI_ITATBCTR0_ATREADY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY_Pos",
    "location": {
      "column": "9",
      "line": "1108",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71776@macro@TPI_ITATBCTR0_ATREADY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITATBCTR0_ATREADY_Msk",
    "location": {
      "column": "9",
      "line": "1109",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ITATBCTR0_ATREADY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@71959@macro@TPI_ITCTRL_Mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Pos",
    "location": {
      "column": "9",
      "line": "1112",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72081@macro@TPI_ITCTRL_Mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_ITCTRL_Mode_Msk",
    "location": {
      "column": "9",
      "line": "1113",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_ITCTRL_Mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72239@macro@TPI_DEVID_NRZVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Pos",
    "location": {
      "column": "9",
      "line": "1116",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72364@macro@TPI_DEVID_NRZVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NRZVALID_Msk",
    "location": {
      "column": "9",
      "line": "1117",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_NRZVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72487@macro@TPI_DEVID_MANCVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Pos",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72613@macro@TPI_DEVID_MANCVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MANCVALID_Msk",
    "location": {
      "column": "9",
      "line": "1120",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_MANCVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72737@macro@TPI_DEVID_PTINVALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Pos",
    "location": {
      "column": "9",
      "line": "1122",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72863@macro@TPI_DEVID_PTINVALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_PTINVALID_Msk",
    "location": {
      "column": "9",
      "line": "1123",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_PTINVALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@72987@macro@TPI_DEVID_MinBufSz_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Pos",
    "location": {
      "column": "9",
      "line": "1125",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73112@macro@TPI_DEVID_MinBufSz_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_MinBufSz_Msk",
    "location": {
      "column": "9",
      "line": "1126",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_MinBufSz_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73235@macro@TPI_DEVID_AsynClkIn_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Pos",
    "location": {
      "column": "9",
      "line": "1128",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73361@macro@TPI_DEVID_AsynClkIn_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_AsynClkIn_Msk",
    "location": {
      "column": "9",
      "line": "1129",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_AsynClkIn_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73485@macro@TPI_DEVID_NrTraceInput_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Pos",
    "location": {
      "column": "9",
      "line": "1131",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73614@macro@TPI_DEVID_NrTraceInput_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVID_NrTraceInput_Msk",
    "location": {
      "column": "9",
      "line": "1132",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVID_NrTraceInput_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73781@macro@TPI_DEVTYPE_MajorType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Pos",
    "location": {
      "column": "9",
      "line": "1135",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@73909@macro@TPI_DEVTYPE_MajorType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_MajorType_Msk",
    "location": {
      "column": "9",
      "line": "1136",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_MajorType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74035@macro@TPI_DEVTYPE_SubType_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Pos",
    "location": {
      "column": "9",
      "line": "1138",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@74161@macro@TPI_DEVTYPE_SubType_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_DEVTYPE_SubType_Msk",
    "location": {
      "column": "9",
      "line": "1139",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_DEVTYPE_SubType_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@MPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1153",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@MPU_Type@FI@TYPE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TYPE",
        "location": {
          "column": "17",
          "line": "1155",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "TYPE",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@CTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CTRL",
        "location": {
          "column": "17",
          "line": "1156",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CTRL",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RNR",
        "location": {
          "column": "17",
          "line": "1157",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RNR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR",
        "location": {
          "column": "17",
          "line": "1158",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RBAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR",
        "location": {
          "column": "17",
          "line": "1159",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RASR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A1",
        "location": {
          "column": "17",
          "line": "1160",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RBAR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A1",
        "location": {
          "column": "17",
          "line": "1161",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RASR_A1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A2",
        "location": {
          "column": "17",
          "line": "1162",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RBAR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A2",
        "location": {
          "column": "17",
          "line": "1163",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RASR_A2",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RBAR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RBAR_A3",
        "location": {
          "column": "17",
          "line": "1164",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RBAR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:@SA@MPU_Type@FI@RASR_A3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RASR_A3",
        "location": {
          "column": "17",
          "line": "1165",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RASR_A3",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      },
      {
        "ID": "c:core_cm4.h@T@MPU_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct MPU_Type",
        "location": {
          "column": "3",
          "line": "1166",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MPU_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1153_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@75963@macro@MPU_TYPE_IREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Pos",
    "location": {
      "column": "9",
      "line": "1169",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76089@macro@MPU_TYPE_IREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_IREGION_Msk",
    "location": {
      "column": "9",
      "line": "1170",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_TYPE_IREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76213@macro@MPU_TYPE_DREGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Pos",
    "location": {
      "column": "9",
      "line": "1172",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76339@macro@MPU_TYPE_DREGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_DREGION_Msk",
    "location": {
      "column": "9",
      "line": "1173",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_TYPE_DREGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76463@macro@MPU_TYPE_SEPARATE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Pos",
    "location": {
      "column": "9",
      "line": "1175",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76590@macro@MPU_TYPE_SEPARATE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_TYPE_SEPARATE_Msk",
    "location": {
      "column": "9",
      "line": "1176",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_TYPE_SEPARATE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76743@macro@MPU_CTRL_PRIVDEFENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Pos",
    "location": {
      "column": "9",
      "line": "1179",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76872@macro@MPU_CTRL_PRIVDEFENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_PRIVDEFENA_Msk",
    "location": {
      "column": "9",
      "line": "1180",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_CTRL_PRIVDEFENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@76999@macro@MPU_CTRL_HFNMIENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Pos",
    "location": {
      "column": "9",
      "line": "1182",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77126@macro@MPU_CTRL_HFNMIENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_HFNMIENA_Msk",
    "location": {
      "column": "9",
      "line": "1183",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_CTRL_HFNMIENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77251@macro@MPU_CTRL_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1185",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77376@macro@MPU_CTRL_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_CTRL_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1186",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_CTRL_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77533@macro@MPU_RNR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1189",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77657@macro@MPU_RNR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RNR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1190",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RNR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77819@macro@MPU_RBAR_ADDR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Pos",
    "location": {
      "column": "9",
      "line": "1193",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@77942@macro@MPU_RBAR_ADDR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_ADDR_Msk",
    "location": {
      "column": "9",
      "line": "1194",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RBAR_ADDR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78063@macro@MPU_RBAR_VALID_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Pos",
    "location": {
      "column": "9",
      "line": "1196",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78187@macro@MPU_RBAR_VALID_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_VALID_Msk",
    "location": {
      "column": "9",
      "line": "1197",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RBAR_VALID_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78309@macro@MPU_RBAR_REGION_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Pos",
    "location": {
      "column": "9",
      "line": "1199",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78434@macro@MPU_RBAR_REGION_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RBAR_REGION_Msk",
    "location": {
      "column": "9",
      "line": "1200",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RBAR_REGION_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78603@macro@MPU_RASR_ATTRS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Pos",
    "location": {
      "column": "9",
      "line": "1203",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78748@macro@MPU_RASR_ATTRS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ATTRS_Msk",
    "location": {
      "column": "9",
      "line": "1204",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_ATTRS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@78891@macro@MPU_RASR_XN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Pos",
    "location": {
      "column": "9",
      "line": "1206",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79018@macro@MPU_RASR_XN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_XN_Msk",
    "location": {
      "column": "9",
      "line": "1207",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_XN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79143@macro@MPU_RASR_AP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Pos",
    "location": {
      "column": "9",
      "line": "1209",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79270@macro@MPU_RASR_AP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_AP_Msk",
    "location": {
      "column": "9",
      "line": "1210",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_AP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79395@macro@MPU_RASR_TEX_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Pos",
    "location": {
      "column": "9",
      "line": "1212",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79523@macro@MPU_RASR_TEX_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_TEX_Msk",
    "location": {
      "column": "9",
      "line": "1213",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_TEX_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79649@macro@MPU_RASR_S_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Pos",
    "location": {
      "column": "9",
      "line": "1215",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79775@macro@MPU_RASR_S_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_S_Msk",
    "location": {
      "column": "9",
      "line": "1216",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_S_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@79899@macro@MPU_RASR_C_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Pos",
    "location": {
      "column": "9",
      "line": "1218",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80025@macro@MPU_RASR_C_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_C_Msk",
    "location": {
      "column": "9",
      "line": "1219",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_C_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80149@macro@MPU_RASR_B_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Pos",
    "location": {
      "column": "9",
      "line": "1221",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80275@macro@MPU_RASR_B_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_B_Msk",
    "location": {
      "column": "9",
      "line": "1222",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_B_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80399@macro@MPU_RASR_SRD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Pos",
    "location": {
      "column": "9",
      "line": "1224",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80536@macro@MPU_RASR_SRD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SRD_Msk",
    "location": {
      "column": "9",
      "line": "1225",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_SRD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80671@macro@MPU_RASR_SIZE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Pos",
    "location": {
      "column": "9",
      "line": "1227",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80807@macro@MPU_RASR_SIZE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_SIZE_Msk",
    "location": {
      "column": "9",
      "line": "1228",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_SIZE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@80941@macro@MPU_RASR_ENABLE_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Pos",
    "location": {
      "column": "9",
      "line": "1230",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@81077@macro@MPU_RASR_ENABLE_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_RASR_ENABLE_Msk",
    "location": {
      "column": "9",
      "line": "1231",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_RASR_ENABLE_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FPU_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1246",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@FPU_Type@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1248",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCCR",
        "location": {
          "column": "17",
          "line": "1249",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FPCCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPCAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPCAR",
        "location": {
          "column": "17",
          "line": "1250",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FPCAR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@FPDSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FPDSCR",
        "location": {
          "column": "17",
          "line": "1251",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FPDSCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR0",
        "location": {
          "column": "17",
          "line": "1252",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MVFR0",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:@SA@FPU_Type@FI@MVFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MVFR1",
        "location": {
          "column": "17",
          "line": "1253",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "MVFR1",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      },
      {
        "ID": "c:core_cm4.h@T@FPU_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FPU_Type",
        "location": {
          "column": "3",
          "line": "1254",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "FPU_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1246_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82271@macro@FPU_FPCCR_ASPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Pos",
    "location": {
      "column": "9",
      "line": "1257",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82396@macro@FPU_FPCCR_ASPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_ASPEN_Msk",
    "location": {
      "column": "9",
      "line": "1258",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_ASPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82519@macro@FPU_FPCCR_LSPEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Pos",
    "location": {
      "column": "9",
      "line": "1260",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82640@macro@FPU_FPCCR_LSPEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPEN_Msk",
    "location": {
      "column": "9",
      "line": "1261",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82763@macro@FPU_FPCCR_MONRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Pos",
    "location": {
      "column": "9",
      "line": "1263",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@82885@macro@FPU_FPCCR_MONRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MONRDY_Msk",
    "location": {
      "column": "9",
      "line": "1264",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MONRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83009@macro@FPU_FPCCR_BFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1266",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83130@macro@FPU_FPCCR_BFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_BFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1267",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_BFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83253@macro@FPU_FPCCR_MMRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Pos",
    "location": {
      "column": "9",
      "line": "1269",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83374@macro@FPU_FPCCR_MMRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_MMRDY_Msk",
    "location": {
      "column": "9",
      "line": "1270",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_MMRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83497@macro@FPU_FPCCR_HFRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Pos",
    "location": {
      "column": "9",
      "line": "1272",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83618@macro@FPU_FPCCR_HFRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_HFRDY_Msk",
    "location": {
      "column": "9",
      "line": "1273",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_HFRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83741@macro@FPU_FPCCR_THREAD_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Pos",
    "location": {
      "column": "9",
      "line": "1275",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@83875@macro@FPU_FPCCR_THREAD_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_THREAD_Msk",
    "location": {
      "column": "9",
      "line": "1276",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_THREAD_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84014@macro@FPU_FPCCR_USER_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Pos",
    "location": {
      "column": "9",
      "line": "1278",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84149@macro@FPU_FPCCR_USER_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_USER_Msk",
    "location": {
      "column": "9",
      "line": "1279",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_USER_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84282@macro@FPU_FPCCR_LSPACT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Pos",
    "location": {
      "column": "9",
      "line": "1281",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84432@macro@FPU_FPCCR_LSPACT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCCR_LSPACT_Msk",
    "location": {
      "column": "9",
      "line": "1282",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCCR_LSPACT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84627@macro@FPU_FPCAR_ADDRESS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Pos",
    "location": {
      "column": "9",
      "line": "1285",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84754@macro@FPU_FPCAR_ADDRESS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPCAR_ADDRESS_Msk",
    "location": {
      "column": "9",
      "line": "1286",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPCAR_ADDRESS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@84933@macro@FPU_FPDSCR_AHP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Pos",
    "location": {
      "column": "9",
      "line": "1289",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85057@macro@FPU_FPDSCR_AHP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_AHP_Msk",
    "location": {
      "column": "9",
      "line": "1290",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_AHP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85179@macro@FPU_FPDSCR_DN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Pos",
    "location": {
      "column": "9",
      "line": "1292",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85302@macro@FPU_FPDSCR_DN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_DN_Msk",
    "location": {
      "column": "9",
      "line": "1293",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_DN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85423@macro@FPU_FPDSCR_FZ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Pos",
    "location": {
      "column": "9",
      "line": "1295",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85546@macro@FPU_FPDSCR_FZ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_FZ_Msk",
    "location": {
      "column": "9",
      "line": "1296",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_FZ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85667@macro@FPU_FPDSCR_RMode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Pos",
    "location": {
      "column": "9",
      "line": "1298",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85793@macro@FPU_FPDSCR_RMode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_FPDSCR_RMode_Msk",
    "location": {
      "column": "9",
      "line": "1299",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_FPDSCR_RMode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@85956@macro@FPU_MVFR0_FP_rounding_modes_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Pos",
    "location": {
      "column": "9",
      "line": "1302",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86094@macro@FPU_MVFR0_FP_rounding_modes_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_rounding_modes_Msk",
    "location": {
      "column": "9",
      "line": "1303",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_rounding_modes_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86230@macro@FPU_MVFR0_Short_vectors_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Pos",
    "location": {
      "column": "9",
      "line": "1305",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86364@macro@FPU_MVFR0_Short_vectors_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Short_vectors_Msk",
    "location": {
      "column": "9",
      "line": "1306",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Short_vectors_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86496@macro@FPU_MVFR0_Square_root_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Pos",
    "location": {
      "column": "9",
      "line": "1308",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86628@macro@FPU_MVFR0_Square_root_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Square_root_Msk",
    "location": {
      "column": "9",
      "line": "1309",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Square_root_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86758@macro@FPU_MVFR0_Divide_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Pos",
    "location": {
      "column": "9",
      "line": "1311",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@86885@macro@FPU_MVFR0_Divide_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Divide_Msk",
    "location": {
      "column": "9",
      "line": "1312",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Divide_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87010@macro@FPU_MVFR0_FP_excep_trapping_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Pos",
    "location": {
      "column": "9",
      "line": "1314",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87152@macro@FPU_MVFR0_FP_excep_trapping_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_FP_excep_trapping_Msk",
    "location": {
      "column": "9",
      "line": "1315",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_FP_excep_trapping_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87292@macro@FPU_MVFR0_Double_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Pos",
    "location": {
      "column": "9",
      "line": "1317",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87429@macro@FPU_MVFR0_Double_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Double_precision_Msk",
    "location": {
      "column": "9",
      "line": "1318",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Double_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87564@macro@FPU_MVFR0_Single_precision_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Pos",
    "location": {
      "column": "9",
      "line": "1320",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87701@macro@FPU_MVFR0_Single_precision_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_Single_precision_Msk",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_Single_precision_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87836@macro@FPU_MVFR0_A_SIMD_registers_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Pos",
    "location": {
      "column": "9",
      "line": "1323",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@87973@macro@FPU_MVFR0_A_SIMD_registers_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR0_A_SIMD_registers_Msk",
    "location": {
      "column": "9",
      "line": "1324",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR0_A_SIMD_registers_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88147@macro@FPU_MVFR1_FP_fused_MAC_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Pos",
    "location": {
      "column": "9",
      "line": "1327",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88280@macro@FPU_MVFR1_FP_fused_MAC_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_fused_MAC_Msk",
    "location": {
      "column": "9",
      "line": "1328",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_fused_MAC_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88411@macro@FPU_MVFR1_FP_HPFP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Pos",
    "location": {
      "column": "9",
      "line": "1330",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88539@macro@FPU_MVFR1_FP_HPFP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FP_HPFP_Msk",
    "location": {
      "column": "9",
      "line": "1331",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FP_HPFP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88665@macro@FPU_MVFR1_D_NaN_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Pos",
    "location": {
      "column": "9",
      "line": "1333",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88796@macro@FPU_MVFR1_D_NaN_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_D_NaN_mode_Msk",
    "location": {
      "column": "9",
      "line": "1334",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_D_NaN_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@88925@macro@FPU_MVFR1_FtZ_mode_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Pos",
    "location": {
      "column": "9",
      "line": "1336",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@89054@macro@FPU_MVFR1_FtZ_mode_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_MVFR1_FtZ_mode_Msk",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_MVFR1_FtZ_mode_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CoreDebug_Type",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1351",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "members": [
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DHCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHCSR",
        "location": {
          "column": "17",
          "line": "1353",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DHCSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRSR",
        "location": {
          "column": "17",
          "line": "1354",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DCRSR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DCRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCRDR",
        "location": {
          "column": "17",
          "line": "1355",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DCRDR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      },
      {
        "ID": "c:@SA@CoreDebug_Type@FI@DEMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DEMCR",
        "location": {
          "column": "17",
          "line": "1356",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "DEMCR",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      },
      {
        "ID": "c:core_cm4.h@T@CoreDebug_Type",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CoreDebug_Type",
        "location": {
          "column": "3",
          "line": "1357",
          "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
        },
        "name": "CoreDebug_Type",
        "origin": "user_include",
        "scope": "_anonymous_core_cm4_h_1351_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90039@macro@CoreDebug_DHCSR_DBGKEY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Pos",
    "location": {
      "column": "9",
      "line": "1360",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90171@macro@CoreDebug_DHCSR_DBGKEY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_DBGKEY_Msk",
    "location": {
      "column": "9",
      "line": "1361",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_DBGKEY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90301@macro@CoreDebug_DHCSR_S_RESET_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "location": {
      "column": "9",
      "line": "1363",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90437@macro@CoreDebug_DHCSR_S_RESET_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "location": {
      "column": "9",
      "line": "1364",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RESET_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90571@macro@CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "location": {
      "column": "9",
      "line": "1366",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90708@macro@CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "location": {
      "column": "9",
      "line": "1367",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_RETIRE_ST_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90843@macro@CoreDebug_DHCSR_S_LOCKUP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@90977@macro@CoreDebug_DHCSR_S_LOCKUP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "location": {
      "column": "9",
      "line": "1370",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_LOCKUP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91109@macro@CoreDebug_DHCSR_S_SLEEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "location": {
      "column": "9",
      "line": "1372",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91242@macro@CoreDebug_DHCSR_S_SLEEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "location": {
      "column": "9",
      "line": "1373",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_SLEEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91373@macro@CoreDebug_DHCSR_S_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1375",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91505@macro@CoreDebug_DHCSR_S_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1376",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91635@macro@CoreDebug_DHCSR_S_REGRDY_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "location": {
      "column": "9",
      "line": "1378",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91769@macro@CoreDebug_DHCSR_S_REGRDY_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "location": {
      "column": "9",
      "line": "1379",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_S_REGRDY_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@91901@macro@CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "location": {
      "column": "9",
      "line": "1381",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92038@macro@CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "location": {
      "column": "9",
      "line": "1382",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_SNAPSTALL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92173@macro@CoreDebug_DHCSR_C_MASKINTS_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "location": {
      "column": "9",
      "line": "1384",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92309@macro@CoreDebug_DHCSR_C_MASKINTS_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "location": {
      "column": "9",
      "line": "1385",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_MASKINTS_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92443@macro@CoreDebug_DHCSR_C_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1387",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92575@macro@CoreDebug_DHCSR_C_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1388",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92705@macro@CoreDebug_DHCSR_C_HALT_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Pos",
    "location": {
      "column": "9",
      "line": "1390",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92837@macro@CoreDebug_DHCSR_C_HALT_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_HALT_Msk",
    "location": {
      "column": "9",
      "line": "1391",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_HALT_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@92967@macro@CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "location": {
      "column": "9",
      "line": "1393",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93102@macro@CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "location": {
      "column": "9",
      "line": "1394",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DHCSR_C_DEBUGEN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93280@macro@CoreDebug_DCRSR_REGWnR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Pos",
    "location": {
      "column": "9",
      "line": "1397",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93412@macro@CoreDebug_DCRSR_REGWnR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGWnR_Msk",
    "location": {
      "column": "9",
      "line": "1398",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGWnR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93542@macro@CoreDebug_DCRSR_REGSEL_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Pos",
    "location": {
      "column": "9",
      "line": "1400",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93674@macro@CoreDebug_DCRSR_REGSEL_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DCRSR_REGSEL_Msk",
    "location": {
      "column": "9",
      "line": "1401",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DCRSR_REGSEL_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93856@macro@CoreDebug_DEMCR_TRCENA_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Pos",
    "location": {
      "column": "9",
      "line": "1404",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@93988@macro@CoreDebug_DEMCR_TRCENA_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_TRCENA_Msk",
    "location": {
      "column": "9",
      "line": "1405",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_TRCENA_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94118@macro@CoreDebug_DEMCR_MON_REQ_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Pos",
    "location": {
      "column": "9",
      "line": "1407",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94251@macro@CoreDebug_DEMCR_MON_REQ_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_REQ_Msk",
    "location": {
      "column": "9",
      "line": "1408",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_REQ_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94382@macro@CoreDebug_DEMCR_MON_STEP_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Pos",
    "location": {
      "column": "9",
      "line": "1410",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94516@macro@CoreDebug_DEMCR_MON_STEP_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_STEP_Msk",
    "location": {
      "column": "9",
      "line": "1411",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_STEP_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94648@macro@CoreDebug_DEMCR_MON_PEND_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Pos",
    "location": {
      "column": "9",
      "line": "1413",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94782@macro@CoreDebug_DEMCR_MON_PEND_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_PEND_Msk",
    "location": {
      "column": "9",
      "line": "1414",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_PEND_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@94914@macro@CoreDebug_DEMCR_MON_EN_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Pos",
    "location": {
      "column": "9",
      "line": "1416",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95046@macro@CoreDebug_DEMCR_MON_EN_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_MON_EN_Msk",
    "location": {
      "column": "9",
      "line": "1417",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_MON_EN_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95176@macro@CoreDebug_DEMCR_VC_HARDERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "location": {
      "column": "9",
      "line": "1419",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95312@macro@CoreDebug_DEMCR_VC_HARDERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "location": {
      "column": "9",
      "line": "1420",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_HARDERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95446@macro@CoreDebug_DEMCR_VC_INTERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "location": {
      "column": "9",
      "line": "1422",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95581@macro@CoreDebug_DEMCR_VC_INTERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "location": {
      "column": "9",
      "line": "1423",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_INTERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95714@macro@CoreDebug_DEMCR_VC_BUSERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "location": {
      "column": "9",
      "line": "1425",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95849@macro@CoreDebug_DEMCR_VC_BUSERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "location": {
      "column": "9",
      "line": "1426",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_BUSERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@95982@macro@CoreDebug_DEMCR_VC_STATERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "location": {
      "column": "9",
      "line": "1428",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96118@macro@CoreDebug_DEMCR_VC_STATERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "location": {
      "column": "9",
      "line": "1429",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_STATERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96252@macro@CoreDebug_DEMCR_VC_CHKERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "location": {
      "column": "9",
      "line": "1431",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96387@macro@CoreDebug_DEMCR_VC_CHKERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "location": {
      "column": "9",
      "line": "1432",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CHKERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96520@macro@CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "location": {
      "column": "9",
      "line": "1434",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96656@macro@CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "location": {
      "column": "9",
      "line": "1435",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_NOCPERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96790@macro@CoreDebug_DEMCR_VC_MMERR_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "location": {
      "column": "9",
      "line": "1437",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@96924@macro@CoreDebug_DEMCR_VC_MMERR_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "location": {
      "column": "9",
      "line": "1438",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_MMERR_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97056@macro@CoreDebug_DEMCR_VC_CORERESET_Pos",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "location": {
      "column": "9",
      "line": "1440",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Pos",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97194@macro@CoreDebug_DEMCR_VC_CORERESET_Msk",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "location": {
      "column": "9",
      "line": "1441",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_DEMCR_VC_CORERESET_Msk",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97593@macro@SCS_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCS_BASE",
    "location": {
      "column": "9",
      "line": "1453",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCS_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97707@macro@ITM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_BASE",
    "location": {
      "column": "9",
      "line": "1454",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97821@macro@DWT_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT_BASE",
    "location": {
      "column": "9",
      "line": "1455",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@97935@macro@TPI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI_BASE",
    "location": {
      "column": "9",
      "line": "1456",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98049@macro@CoreDebug_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug_BASE",
    "location": {
      "column": "9",
      "line": "1457",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98163@macro@SysTick_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_BASE",
    "location": {
      "column": "9",
      "line": "1458",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98277@macro@NVIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_BASE",
    "location": {
      "column": "9",
      "line": "1459",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98391@macro@SCB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB_BASE",
    "location": {
      "column": "9",
      "line": "1460",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98507@macro@SCnSCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCnSCB",
    "location": {
      "column": "9",
      "line": "1462",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCnSCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98621@macro@SCB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SCB",
    "location": {
      "column": "9",
      "line": "1463",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SCB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98735@macro@SysTick",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick",
    "location": {
      "column": "9",
      "line": "1464",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98849@macro@NVIC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC",
    "location": {
      "column": "9",
      "line": "1465",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@98963@macro@ITM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM",
    "location": {
      "column": "9",
      "line": "1466",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99077@macro@DWT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DWT",
    "location": {
      "column": "9",
      "line": "1467",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "DWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99191@macro@TPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TPI",
    "location": {
      "column": "9",
      "line": "1468",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "TPI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99305@macro@CoreDebug",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CoreDebug",
    "location": {
      "column": "9",
      "line": "1469",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "CoreDebug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99449@macro@MPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU_BASE",
    "location": {
      "column": "11",
      "line": "1472",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99563@macro@MPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MPU",
    "location": {
      "column": "11",
      "line": "1473",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "MPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99713@macro@FPU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU_BASE",
    "location": {
      "column": "11",
      "line": "1477",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@99827@macro@FPU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FPU",
    "location": {
      "column": "11",
      "line": "1478",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "FPU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPriorityGrouping(uint32_t)",
    "location": {
      "column": "22",
      "line": "1515",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_SetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101230@F@NVIC_SetPriorityGrouping@reg_value",
    "What": "Variable",
    "defdec": "Def",
    "display": "reg_value",
    "location": {
      "column": "12",
      "line": "1517",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "reg_value",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@101253@F@NVIC_SetPriorityGrouping@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1518",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPriorityGrouping",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPriorityGrouping(void)",
    "location": {
      "column": "26",
      "line": "1535",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_GetPriorityGrouping",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EnableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_EnableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1547",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_EnableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DisableIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DisableIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1559",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_DisableIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1575",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_GetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1587",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_SetPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_ClearPendingIRQ",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_ClearPendingIRQ(IRQn_Type)",
    "location": {
      "column": "22",
      "line": "1599",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_ClearPendingIRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetActive",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetActive(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1614",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_GetActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SetPriority(IRQn_Type, uint32_t)",
    "location": {
      "column": "22",
      "line": "1629",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_SetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_GetPriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_GetPriority(IRQn_Type)",
    "location": {
      "column": "26",
      "line": "1651",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_GetPriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_EncodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t NVIC_EncodePriority(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "26",
      "line": "1675",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_EncodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@107021@F@NVIC_EncodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1677",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@107131@F@NVIC_EncodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1678",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@107164@F@NVIC_EncodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1679",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_DecodePriority",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_DecodePriority(uint32_t, uint32_t, uint32_t *, uint32_t *)",
    "location": {
      "column": "22",
      "line": "1703",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_DecodePriority",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@108545@F@NVIC_DecodePriority@PriorityGroupTmp",
    "What": "Variable",
    "defdec": "Def",
    "display": "PriorityGroupTmp",
    "location": {
      "column": "12",
      "line": "1705",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "PriorityGroupTmp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@108655@F@NVIC_DecodePriority@PreemptPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "PreemptPriorityBits",
    "location": {
      "column": "12",
      "line": "1706",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "PreemptPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@108688@F@NVIC_DecodePriority@SubPriorityBits",
    "What": "Variable",
    "defdec": "Def",
    "display": "SubPriorityBits",
    "location": {
      "column": "12",
      "line": "1707",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SubPriorityBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@NVIC_SystemReset",
    "What": "Function",
    "defdec": "Def",
    "display": "void NVIC_SystemReset(void)",
    "location": {
      "column": "22",
      "line": "1721",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "NVIC_SystemReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@SysTick_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t SysTick_Config(uint32_t)",
    "location": {
      "column": "26",
      "line": "1760",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "SysTick_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@ITM_RxBuffer",
    "What": "Variable",
    "defdec": "Dec",
    "display": "ITM_RxBuffer",
    "location": {
      "column": "25",
      "line": "1786",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_RxBuffer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@112380@macro@ITM_RXBUFFER_EMPTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ITM_RXBUFFER_EMPTY",
    "location": {
      "column": "25",
      "line": "1787",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_RXBUFFER_EMPTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_SendChar",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t ITM_SendChar(uint32_t)",
    "location": {
      "column": "26",
      "line": "1800",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_SendChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_ReceiveChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_ReceiveChar(void)",
    "location": {
      "column": "25",
      "line": "1819",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_ReceiveChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@113487@F@ITM_ReceiveChar@ch",
    "What": "Variable",
    "defdec": "Def",
    "display": "ch",
    "location": {
      "column": "11",
      "line": "1820",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cm4.h@F@ITM_CheckChar",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t ITM_CheckChar(void)",
    "location": {
      "column": "25",
      "line": "1838",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cm4.h"
    },
    "name": "ITM_CheckChar",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@2381@macro@__STM32F4xx_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_H",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__STM32F4xx_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@5959@macro@STM32F40_41xxx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "STM32F40_41xxx",
    "location": {
      "column": "11",
      "line": "108",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "STM32F40_41xxx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@7759@macro@HSE_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_VALUE",
    "location": {
      "column": "11",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HSE_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8377@macro@HSE_STARTUP_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSE_STARTUP_TIMEOUT",
    "location": {
      "column": "11",
      "line": "156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HSE_STARTUP_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8536@macro@HSI_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HSI_VALUE",
    "location": {
      "column": "11",
      "line": "160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HSI_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8738@macro@__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_MAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8820@macro@__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_SUB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8902@macro@__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_SUB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@8984@macro@__STM32F4XX_STDPERIPH_VERSION_RC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION_RC",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION_RC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9071@macro@__STM32F4XX_STDPERIPH_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4XX_STDPERIPH_VERSION",
    "location": {
      "column": "9",
      "line": "170",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__STM32F4XX_STDPERIPH_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9598@macro@__CM4_REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CM4_REV",
    "location": {
      "column": "9",
      "line": "186",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__CM4_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9695@macro@__MPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MPU_PRESENT",
    "location": {
      "column": "9",
      "line": "187",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__MPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9792@macro@__NVIC_PRIO_BITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NVIC_PRIO_BITS",
    "location": {
      "column": "9",
      "line": "188",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__NVIC_PRIO_BITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9889@macro@__Vendor_SysTickConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__Vendor_SysTickConfig",
    "location": {
      "column": "9",
      "line": "189",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__Vendor_SysTickConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@9986@macro@__FPU_PRESENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__FPU_PRESENT",
    "location": {
      "column": "9",
      "line": "190",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "__FPU_PRESENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@E@IRQn",
    "What": "Enum",
    "defdec": "Def",
    "display": "IRQn",
    "fields": [
      {
        "ID": "c:@E@IRQn@NonMaskableInt_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "NonMaskableInt_IRQn",
        "location": {
          "column": "3",
          "line": "199",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "NonMaskableInt_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@MemoryManagement_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "MemoryManagement_IRQn",
        "location": {
          "column": "3",
          "line": "200",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MemoryManagement_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@BusFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "BusFault_IRQn",
        "location": {
          "column": "3",
          "line": "201",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BusFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UsageFault_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UsageFault_IRQn",
        "location": {
          "column": "3",
          "line": "202",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "UsageFault_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SVCall_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SVCall_IRQn",
        "location": {
          "column": "3",
          "line": "203",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SVCall_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DebugMonitor_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DebugMonitor_IRQn",
        "location": {
          "column": "3",
          "line": "204",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DebugMonitor_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PendSV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PendSV_IRQn",
        "location": {
          "column": "3",
          "line": "205",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PendSV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SysTick_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SysTick_IRQn",
        "location": {
          "column": "3",
          "line": "206",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SysTick_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@WWDG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "WWDG_IRQn",
        "location": {
          "column": "3",
          "line": "208",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "WWDG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@PVD_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "PVD_IRQn",
        "location": {
          "column": "3",
          "line": "209",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PVD_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TAMP_STAMP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TAMP_STAMP_IRQn",
        "location": {
          "column": "3",
          "line": "210",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TAMP_STAMP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTC_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "211",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RTC_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FLASH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_IRQn",
        "location": {
          "column": "3",
          "line": "212",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FLASH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RCC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RCC_IRQn",
        "location": {
          "column": "3",
          "line": "213",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RCC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI0_IRQn",
        "location": {
          "column": "3",
          "line": "214",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI1_IRQn",
        "location": {
          "column": "3",
          "line": "215",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI2_IRQn",
        "location": {
          "column": "3",
          "line": "216",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI3_IRQn",
        "location": {
          "column": "3",
          "line": "217",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI4_IRQn",
        "location": {
          "column": "3",
          "line": "218",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "219",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "220",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "221",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "222",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "223",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "224",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "225",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ADC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ADC_IRQn",
        "location": {
          "column": "3",
          "line": "226",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ADC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_TX_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_TX_IRQn",
        "location": {
          "column": "3",
          "line": "229",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN1_TX_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_RX0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_RX0_IRQn",
        "location": {
          "column": "3",
          "line": "230",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN1_RX0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_RX1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_RX1_IRQn",
        "location": {
          "column": "3",
          "line": "231",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN1_RX1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN1_SCE_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN1_SCE_IRQn",
        "location": {
          "column": "3",
          "line": "232",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN1_SCE_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI9_5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI9_5_IRQn",
        "location": {
          "column": "3",
          "line": "233",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI9_5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_BRK_TIM9_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_BRK_TIM9_IRQn",
        "location": {
          "column": "3",
          "line": "234",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM1_BRK_TIM9_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_UP_TIM10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_UP_TIM10_IRQn",
        "location": {
          "column": "3",
          "line": "235",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM1_UP_TIM10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_TRG_COM_TIM11_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_TRG_COM_TIM11_IRQn",
        "location": {
          "column": "3",
          "line": "236",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM1_TRG_COM_TIM11_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM1_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM1_CC_IRQn",
        "location": {
          "column": "3",
          "line": "237",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM1_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM2_IRQn",
        "location": {
          "column": "3",
          "line": "238",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM3_IRQn",
        "location": {
          "column": "3",
          "line": "239",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM4_IRQn",
        "location": {
          "column": "3",
          "line": "240",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_EV_IRQn",
        "location": {
          "column": "3",
          "line": "241",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2C1_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C1_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C1_ER_IRQn",
        "location": {
          "column": "3",
          "line": "242",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2C1_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_EV_IRQn",
        "location": {
          "column": "3",
          "line": "243",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2C2_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C2_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C2_ER_IRQn",
        "location": {
          "column": "3",
          "line": "244",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2C2_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI1_IRQn",
        "location": {
          "column": "3",
          "line": "245",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SPI1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI2_IRQn",
        "location": {
          "column": "3",
          "line": "246",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SPI2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART1_IRQn",
        "location": {
          "column": "3",
          "line": "247",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "USART1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART2_IRQn",
        "location": {
          "column": "3",
          "line": "248",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "USART2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART3_IRQn",
        "location": {
          "column": "3",
          "line": "249",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "USART3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@EXTI15_10_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI15_10_IRQn",
        "location": {
          "column": "3",
          "line": "250",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI15_10_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@RTC_Alarm_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RTC_Alarm_IRQn",
        "location": {
          "column": "3",
          "line": "251",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RTC_Alarm_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_FS_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "252",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OTG_FS_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_BRK_TIM12_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_BRK_TIM12_IRQn",
        "location": {
          "column": "3",
          "line": "253",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM8_BRK_TIM12_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_UP_TIM13_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_UP_TIM13_IRQn",
        "location": {
          "column": "3",
          "line": "254",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM8_UP_TIM13_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_TRG_COM_TIM14_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_TRG_COM_TIM14_IRQn",
        "location": {
          "column": "3",
          "line": "255",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM8_TRG_COM_TIM14_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM8_CC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM8_CC_IRQn",
        "location": {
          "column": "3",
          "line": "256",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM8_CC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA1_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA1_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "257",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA1_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FSMC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FSMC_IRQn",
        "location": {
          "column": "3",
          "line": "258",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FSMC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SDIO_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SDIO_IRQn",
        "location": {
          "column": "3",
          "line": "259",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SDIO_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM5_IRQn",
        "location": {
          "column": "3",
          "line": "260",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@SPI3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SPI3_IRQn",
        "location": {
          "column": "3",
          "line": "261",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SPI3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UART4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART4_IRQn",
        "location": {
          "column": "3",
          "line": "262",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "UART4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@UART5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "UART5_IRQn",
        "location": {
          "column": "3",
          "line": "263",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "UART5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM6_DAC_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM6_DAC_IRQn",
        "location": {
          "column": "3",
          "line": "264",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM6_DAC_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@TIM7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "TIM7_IRQn",
        "location": {
          "column": "3",
          "line": "265",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream0_IRQn",
        "location": {
          "column": "3",
          "line": "266",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream1_IRQn",
        "location": {
          "column": "3",
          "line": "267",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream2_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream2_IRQn",
        "location": {
          "column": "3",
          "line": "268",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream2_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream3_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream3_IRQn",
        "location": {
          "column": "3",
          "line": "269",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream3_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream4_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream4_IRQn",
        "location": {
          "column": "3",
          "line": "270",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream4_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ETH_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ETH_IRQn",
        "location": {
          "column": "3",
          "line": "271",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ETH_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@ETH_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ETH_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "272",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ETH_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_TX_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_TX_IRQn",
        "location": {
          "column": "3",
          "line": "273",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN2_TX_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_RX0_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_RX0_IRQn",
        "location": {
          "column": "3",
          "line": "274",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN2_RX0_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_RX1_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_RX1_IRQn",
        "location": {
          "column": "3",
          "line": "275",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN2_RX1_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CAN2_SCE_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CAN2_SCE_IRQn",
        "location": {
          "column": "3",
          "line": "276",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN2_SCE_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_FS_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_FS_IRQn",
        "location": {
          "column": "3",
          "line": "277",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OTG_FS_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream5_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream5_IRQn",
        "location": {
          "column": "3",
          "line": "278",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream5_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream6_IRQn",
        "location": {
          "column": "3",
          "line": "279",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DMA2_Stream7_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DMA2_Stream7_IRQn",
        "location": {
          "column": "3",
          "line": "280",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2_Stream7_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@USART6_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "USART6_IRQn",
        "location": {
          "column": "3",
          "line": "281",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "USART6_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C3_EV_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_EV_IRQn",
        "location": {
          "column": "3",
          "line": "282",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2C3_EV_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@I2C3_ER_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "I2C3_ER_IRQn",
        "location": {
          "column": "3",
          "line": "283",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2C3_ER_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_EP1_OUT_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_EP1_OUT_IRQn",
        "location": {
          "column": "3",
          "line": "284",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OTG_HS_EP1_OUT_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_EP1_IN_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_EP1_IN_IRQn",
        "location": {
          "column": "3",
          "line": "285",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OTG_HS_EP1_IN_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_WKUP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_WKUP_IRQn",
        "location": {
          "column": "3",
          "line": "286",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OTG_HS_WKUP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@OTG_HS_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "OTG_HS_IRQn",
        "location": {
          "column": "3",
          "line": "287",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OTG_HS_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@DCMI_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DCMI_IRQn",
        "location": {
          "column": "3",
          "line": "288",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCMI_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@CRYP_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "CRYP_IRQn",
        "location": {
          "column": "3",
          "line": "289",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CRYP_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@HASH_RNG_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "HASH_RNG_IRQn",
        "location": {
          "column": "3",
          "line": "290",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HASH_RNG_IRQn",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@E@IRQn@FPU_IRQn",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FPU_IRQn",
        "location": {
          "column": "3",
          "line": "291",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FPU_IRQn",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "14",
      "line": "196",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IRQn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int32_t",
    "location": {
      "column": "18",
      "line": "825",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "s32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int16_t",
    "location": {
      "column": "17",
      "line": "826",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "s16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@s8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int8_t",
    "location": {
      "column": "17",
      "line": "827",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "s8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int32_t",
    "location": {
      "column": "23",
      "line": "829",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "sc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int16_t",
    "location": {
      "column": "23",
      "line": "830",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "sc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@sc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const int8_t",
    "location": {
      "column": "22",
      "line": "831",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "sc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int32_t",
    "location": {
      "column": "23",
      "line": "833",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vs32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int16_t",
    "location": {
      "column": "23",
      "line": "834",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vs16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vs8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile int8_t",
    "location": {
      "column": "23",
      "line": "835",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vs8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int32_t",
    "location": {
      "column": "21",
      "line": "837",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vsc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int16_t",
    "location": {
      "column": "21",
      "line": "838",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vsc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vsc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile int8_t",
    "location": {
      "column": "20",
      "line": "839",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vsc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint32_t",
    "location": {
      "column": "19",
      "line": "841",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint16_t",
    "location": {
      "column": "18",
      "line": "842",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "u16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@u8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "uint8_t",
    "location": {
      "column": "18",
      "line": "843",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "u8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint32_t",
    "location": {
      "column": "24",
      "line": "845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "uc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint16_t",
    "location": {
      "column": "24",
      "line": "846",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "uc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@uc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const uint8_t",
    "location": {
      "column": "23",
      "line": "847",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "uc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint32_t",
    "location": {
      "column": "24",
      "line": "849",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vu32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint16_t",
    "location": {
      "column": "23",
      "line": "850",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vu16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vu8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "volatile uint8_t",
    "location": {
      "column": "23",
      "line": "851",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vu8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc32",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint32_t",
    "location": {
      "column": "22",
      "line": "853",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vuc32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc16",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint16_t",
    "location": {
      "column": "22",
      "line": "854",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vuc16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@T@vuc8",
    "What": "Typedef",
    "defdec": "Def",
    "display": "const volatile uint8_t",
    "location": {
      "column": "21",
      "line": "855",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "vuc8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FlagStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FlagStatus@RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "RESET",
        "location": {
          "column": "15",
          "line": "857",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FlagStatus@SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SET",
        "location": {
          "column": "26",
          "line": "857",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "857",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FunctionalState",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FunctionalState@DISABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "DISABLE",
        "location": {
          "column": "15",
          "line": "859",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DISABLE",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FunctionalState@ENABLE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ENABLE",
        "location": {
          "column": "28",
          "line": "859",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ENABLE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@79213@macro@IS_FUNCTIONAL_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FUNCTIONAL_STATE",
    "location": {
      "column": "9",
      "line": "860",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IS_FUNCTIONAL_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@ErrorStatus",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@ErrorStatus@ERROR",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "ERROR",
        "location": {
          "column": "15",
          "line": "862",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ERROR",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@ErrorStatus@SUCCESS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "SUCCESS",
        "location": {
          "column": "26",
          "line": "862",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SUCCESS",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "862",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "876",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "878",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "879",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "880",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR1",
        "location": {
          "column": "17",
          "line": "881",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SMPR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SMPR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMPR2",
        "location": {
          "column": "17",
          "line": "882",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SMPR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR1",
        "location": {
          "column": "17",
          "line": "883",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JOFR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR2",
        "location": {
          "column": "17",
          "line": "884",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JOFR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR3",
        "location": {
          "column": "17",
          "line": "885",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JOFR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JOFR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JOFR4",
        "location": {
          "column": "17",
          "line": "886",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JOFR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@HTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HTR",
        "location": {
          "column": "17",
          "line": "887",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@LTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LTR",
        "location": {
          "column": "17",
          "line": "888",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR1",
        "location": {
          "column": "17",
          "line": "889",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SQR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR2",
        "location": {
          "column": "17",
          "line": "890",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SQR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@SQR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SQR3",
        "location": {
          "column": "17",
          "line": "891",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SQR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JSQR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JSQR",
        "location": {
          "column": "17",
          "line": "892",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JSQR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR1",
        "location": {
          "column": "17",
          "line": "893",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JDR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR2",
        "location": {
          "column": "17",
          "line": "894",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JDR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR3",
        "location": {
          "column": "17",
          "line": "895",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JDR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@JDR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "JDR4",
        "location": {
          "column": "17",
          "line": "896",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "JDR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:@SA@ADC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "897",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@ADC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_TypeDef",
        "location": {
          "column": "3",
          "line": "898",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ADC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_876_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_Common_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "902",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_900_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "903",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_900_9"
      },
      {
        "ID": "c:@SA@ADC_Common_TypeDef@FI@CDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDR",
        "location": {
          "column": "17",
          "line": "904",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_900_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@ADC_Common_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_Common_TypeDef",
        "location": {
          "column": "3",
          "line": "906",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ADC_Common_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_900_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_TxMailBox_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "913",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIR",
        "location": {
          "column": "17",
          "line": "915",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_913_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDTR",
        "location": {
          "column": "17",
          "line": "916",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_913_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDLR",
        "location": {
          "column": "17",
          "line": "917",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TDLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_913_9"
      },
      {
        "ID": "c:@SA@CAN_TxMailBox_TypeDef@FI@TDHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TDHR",
        "location": {
          "column": "17",
          "line": "918",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TDHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_913_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@CAN_TxMailBox_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CAN_TxMailBox_TypeDef",
        "location": {
          "column": "3",
          "line": "919",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN_TxMailBox_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_913_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_FIFOMailBox_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RIR",
        "location": {
          "column": "17",
          "line": "927",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_925_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDTR",
        "location": {
          "column": "17",
          "line": "928",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_925_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDLR",
        "location": {
          "column": "17",
          "line": "929",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RDLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_925_9"
      },
      {
        "ID": "c:@SA@CAN_FIFOMailBox_TypeDef@FI@RDHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RDHR",
        "location": {
          "column": "17",
          "line": "930",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RDHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_925_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@CAN_FIFOMailBox_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CAN_FIFOMailBox_TypeDef",
        "location": {
          "column": "3",
          "line": "931",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN_FIFOMailBox_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_925_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_FilterRegister_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "937",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FR1",
        "location": {
          "column": "17",
          "line": "939",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_937_9"
      },
      {
        "ID": "c:@SA@CAN_FilterRegister_TypeDef@FI@FR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FR2",
        "location": {
          "column": "17",
          "line": "940",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_937_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@CAN_FilterRegister_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CAN_FilterRegister_TypeDef",
        "location": {
          "column": "3",
          "line": "941",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN_FilterRegister_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_937_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "947",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_TypeDef@FI@MCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MCR",
        "location": {
          "column": "30",
          "line": "949",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@MSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MSR",
        "location": {
          "column": "30",
          "line": "950",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@TSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSR",
        "location": {
          "column": "30",
          "line": "951",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RF0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RF0R",
        "location": {
          "column": "30",
          "line": "952",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RF0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RF1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RF1R",
        "location": {
          "column": "30",
          "line": "953",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RF1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "30",
          "line": "954",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@ESR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESR",
        "location": {
          "column": "30",
          "line": "955",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ESR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@BTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BTR",
        "location": {
          "column": "30",
          "line": "956",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "30",
          "line": "957",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sTxMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sTxMailBox",
        "location": {
          "column": "30",
          "line": "958",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "sTxMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sFIFOMailBox",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFIFOMailBox",
        "location": {
          "column": "30",
          "line": "959",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "sFIFOMailBox",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "30",
          "line": "960",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FMR",
        "location": {
          "column": "30",
          "line": "961",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FM1R",
        "location": {
          "column": "30",
          "line": "962",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "30",
          "line": "963",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FS1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FS1R",
        "location": {
          "column": "30",
          "line": "964",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FS1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "30",
          "line": "965",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FFA1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FFA1R",
        "location": {
          "column": "30",
          "line": "966",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FFA1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "30",
          "line": "967",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@FA1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FA1R",
        "location": {
          "column": "30",
          "line": "968",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FA1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "30",
          "line": "969",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:@SA@CAN_TypeDef@FI@sFilterRegister",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "sFilterRegister",
        "location": {
          "column": "30",
          "line": "970",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "sFilterRegister",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@CAN_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CAN_TypeDef",
        "location": {
          "column": "3",
          "line": "971",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CAN_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_947_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "992",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "994",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_992_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "995",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_992_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "996",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_992_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "997",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_992_9"
      },
      {
        "ID": "c:@SA@CRC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "998",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_992_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@CRC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRC_TypeDef",
        "location": {
          "column": "3",
          "line": "999",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CRC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_992_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DAC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1005",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DAC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1007",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SWTRIGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWTRIGR",
        "location": {
          "column": "17",
          "line": "1008",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SWTRIGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R1",
        "location": {
          "column": "17",
          "line": "1009",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR12R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L1",
        "location": {
          "column": "17",
          "line": "1010",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR12L1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R1",
        "location": {
          "column": "17",
          "line": "1011",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR8R1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12R2",
        "location": {
          "column": "17",
          "line": "1012",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR12R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12L2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12L2",
        "location": {
          "column": "17",
          "line": "1013",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR12L2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8R2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8R2",
        "location": {
          "column": "17",
          "line": "1014",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR8R2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12RD",
        "location": {
          "column": "17",
          "line": "1015",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR12RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR12LD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR12LD",
        "location": {
          "column": "17",
          "line": "1016",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR12LD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DHR8RD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DHR8RD",
        "location": {
          "column": "17",
          "line": "1017",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DHR8RD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR1",
        "location": {
          "column": "17",
          "line": "1018",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DOR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@DOR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOR2",
        "location": {
          "column": "17",
          "line": "1019",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DOR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:@SA@DAC_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1020",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@DAC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DAC_TypeDef",
        "location": {
          "column": "3",
          "line": "1021",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DAC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1005_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DBGMCU_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@IDCODE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDCODE",
        "location": {
          "column": "17",
          "line": "1068",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IDCODE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1066_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1069",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1066_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB1FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1FZ",
        "location": {
          "column": "17",
          "line": "1070",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB1FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1066_9"
      },
      {
        "ID": "c:@SA@DBGMCU_TypeDef@FI@APB2FZ",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2FZ",
        "location": {
          "column": "17",
          "line": "1071",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB2FZ",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1066_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@DBGMCU_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DBGMCU_TypeDef",
        "location": {
          "column": "2",
          "line": "1072",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DBGMCU_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1066_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DCMI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1078",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1080",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1081",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@RISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RISR",
        "location": {
          "column": "17",
          "line": "1082",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "17",
          "line": "1083",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@MISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MISR",
        "location": {
          "column": "17",
          "line": "1084",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1085",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ESCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESCR",
        "location": {
          "column": "17",
          "line": "1086",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ESCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@ESUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ESUR",
        "location": {
          "column": "17",
          "line": "1087",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ESUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CWSTRTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CWSTRTR",
        "location": {
          "column": "17",
          "line": "1088",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CWSTRTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@CWSIZER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CWSIZER",
        "location": {
          "column": "17",
          "line": "1089",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CWSIZER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:@SA@DCMI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1090",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@DCMI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DCMI_TypeDef",
        "location": {
          "column": "3",
          "line": "1091",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCMI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1078_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_Stream_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1099",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1097_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@NDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NDTR",
        "location": {
          "column": "17",
          "line": "1100",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "NDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1097_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@PAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PAR",
        "location": {
          "column": "17",
          "line": "1101",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1097_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M0AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M0AR",
        "location": {
          "column": "17",
          "line": "1102",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "M0AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1097_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@M1AR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "M1AR",
        "location": {
          "column": "17",
          "line": "1103",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "M1AR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1097_9"
      },
      {
        "ID": "c:@SA@DMA_Stream_TypeDef@FI@FCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FCR",
        "location": {
          "column": "17",
          "line": "1104",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1097_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@DMA_Stream_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_Stream_TypeDef",
        "location": {
          "column": "3",
          "line": "1105",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA_Stream_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1097_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LISR",
        "location": {
          "column": "17",
          "line": "1109",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1107_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HISR",
        "location": {
          "column": "17",
          "line": "1110",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1107_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@LIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIFCR",
        "location": {
          "column": "17",
          "line": "1111",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1107_9"
      },
      {
        "ID": "c:@SA@DMA_TypeDef@FI@HIFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HIFCR",
        "location": {
          "column": "17",
          "line": "1112",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HIFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1107_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@DMA_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_TypeDef",
        "location": {
          "column": "3",
          "line": "1113",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1107_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA2D_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1119",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1121",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1122",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@IFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IFCR",
        "location": {
          "column": "17",
          "line": "1123",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGMAR",
        "location": {
          "column": "17",
          "line": "1124",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FGMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGOR",
        "location": {
          "column": "17",
          "line": "1125",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FGOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGMAR",
        "location": {
          "column": "17",
          "line": "1126",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BGMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGOR",
        "location": {
          "column": "17",
          "line": "1127",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BGOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGPFCCR",
        "location": {
          "column": "17",
          "line": "1128",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FGPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCOLR",
        "location": {
          "column": "17",
          "line": "1129",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FGCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGPFCCR",
        "location": {
          "column": "17",
          "line": "1130",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BGPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCOLR",
        "location": {
          "column": "17",
          "line": "1131",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BGCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCMAR",
        "location": {
          "column": "17",
          "line": "1132",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FGCMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCMAR",
        "location": {
          "column": "17",
          "line": "1133",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BGCMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OPFCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPFCCR",
        "location": {
          "column": "17",
          "line": "1134",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OPFCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OCOLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OCOLR",
        "location": {
          "column": "17",
          "line": "1135",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OCOLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OMAR",
        "location": {
          "column": "17",
          "line": "1136",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@OOR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OOR",
        "location": {
          "column": "17",
          "line": "1137",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OOR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@NLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NLR",
        "location": {
          "column": "17",
          "line": "1138",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "NLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@LWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LWR",
        "location": {
          "column": "17",
          "line": "1139",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LWR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@AMTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AMTCR",
        "location": {
          "column": "17",
          "line": "1140",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AMTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1141",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@FGCLUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FGCLUT",
        "location": {
          "column": "17",
          "line": "1142",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FGCLUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:@SA@DMA2D_TypeDef@FI@BGCLUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BGCLUT",
        "location": {
          "column": "17",
          "line": "1143",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BGCLUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@DMA2D_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA2D_TypeDef",
        "location": {
          "column": "3",
          "line": "1144",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMA2D_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1119_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ETH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACCR",
        "location": {
          "column": "17",
          "line": "1235",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACFFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACFFR",
        "location": {
          "column": "17",
          "line": "1236",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACFFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACHTHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACHTHR",
        "location": {
          "column": "17",
          "line": "1237",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACHTHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACHTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACHTLR",
        "location": {
          "column": "17",
          "line": "1238",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACHTLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACMIIAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACMIIAR",
        "location": {
          "column": "17",
          "line": "1239",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACMIIAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACMIIDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACMIIDR",
        "location": {
          "column": "17",
          "line": "1240",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACMIIDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACFCR",
        "location": {
          "column": "17",
          "line": "1241",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACVLANTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACVLANTR",
        "location": {
          "column": "17",
          "line": "1242",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACVLANTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1243",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACRWUFFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACRWUFFR",
        "location": {
          "column": "17",
          "line": "1244",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACRWUFFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACPMTCSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACPMTCSR",
        "location": {
          "column": "17",
          "line": "1245",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACPMTCSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1246",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACSR",
        "location": {
          "column": "17",
          "line": "1247",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACIMR",
        "location": {
          "column": "17",
          "line": "1248",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA0HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA0HR",
        "location": {
          "column": "17",
          "line": "1249",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA0HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA0LR",
        "location": {
          "column": "17",
          "line": "1250",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA1HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA1HR",
        "location": {
          "column": "17",
          "line": "1251",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA1HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA1LR",
        "location": {
          "column": "17",
          "line": "1252",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA2HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA2HR",
        "location": {
          "column": "17",
          "line": "1253",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA2HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA2LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA2LR",
        "location": {
          "column": "17",
          "line": "1254",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA2LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA3HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA3HR",
        "location": {
          "column": "17",
          "line": "1255",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA3HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MACA3LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MACA3LR",
        "location": {
          "column": "17",
          "line": "1256",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MACA3LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1257",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCCR",
        "location": {
          "column": "17",
          "line": "1258",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRIR",
        "location": {
          "column": "17",
          "line": "1259",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCRIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTIR",
        "location": {
          "column": "17",
          "line": "1260",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCTIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRIMR",
        "location": {
          "column": "17",
          "line": "1261",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCRIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTIMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTIMR",
        "location": {
          "column": "17",
          "line": "1262",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCTIMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1263",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFSCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFSCCR",
        "location": {
          "column": "17",
          "line": "1264",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCTGFSCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFMSCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFMSCCR",
        "location": {
          "column": "17",
          "line": "1265",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCTGFMSCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1266",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCTGFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCTGFCR",
        "location": {
          "column": "17",
          "line": "1267",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCTGFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1268",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRFCECR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRFCECR",
        "location": {
          "column": "17",
          "line": "1269",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCRFCECR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRFAECR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRFAECR",
        "location": {
          "column": "17",
          "line": "1270",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCRFAECR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1271",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@MMCRGUFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MMCRGUFCR",
        "location": {
          "column": "17",
          "line": "1272",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MMCRGUFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1273",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSCR",
        "location": {
          "column": "17",
          "line": "1274",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPSSIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPSSIR",
        "location": {
          "column": "17",
          "line": "1275",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPSSIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSHR",
        "location": {
          "column": "17",
          "line": "1276",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTSHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSLR",
        "location": {
          "column": "17",
          "line": "1277",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTSLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSHUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSHUR",
        "location": {
          "column": "17",
          "line": "1278",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTSHUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSLUR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSLUR",
        "location": {
          "column": "17",
          "line": "1279",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTSLUR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSAR",
        "location": {
          "column": "17",
          "line": "1280",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTSAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTTHR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTTHR",
        "location": {
          "column": "17",
          "line": "1281",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTTHR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTTLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTTLR",
        "location": {
          "column": "17",
          "line": "1282",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTTLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1283",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@PTPTSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PTPTSSR",
        "location": {
          "column": "17",
          "line": "1284",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PTPTSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1285",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMABMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMABMR",
        "location": {
          "column": "17",
          "line": "1286",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMABMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMATPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMATPDR",
        "location": {
          "column": "17",
          "line": "1287",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMATPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARPDR",
        "location": {
          "column": "17",
          "line": "1288",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMARPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARDLAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARDLAR",
        "location": {
          "column": "17",
          "line": "1289",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMARDLAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMATDLAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMATDLAR",
        "location": {
          "column": "17",
          "line": "1290",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMATDLAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMASR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMASR",
        "location": {
          "column": "17",
          "line": "1291",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMASR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAOMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAOMR",
        "location": {
          "column": "17",
          "line": "1292",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMAOMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAIER",
        "location": {
          "column": "17",
          "line": "1293",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMAIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMAMFBOCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAMFBOCR",
        "location": {
          "column": "17",
          "line": "1294",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMAMFBOCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMARSWTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMARSWTR",
        "location": {
          "column": "17",
          "line": "1295",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMARSWTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "17",
          "line": "1296",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHTDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHTDR",
        "location": {
          "column": "17",
          "line": "1297",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMACHTDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHRDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHRDR",
        "location": {
          "column": "17",
          "line": "1298",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMACHRDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHTBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHTBAR",
        "location": {
          "column": "17",
          "line": "1299",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMACHTBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:@SA@ETH_TypeDef@FI@DMACHRBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACHRBAR",
        "location": {
          "column": "17",
          "line": "1300",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMACHRBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@ETH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ETH_TypeDef",
        "location": {
          "column": "3",
          "line": "1301",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ETH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1233_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1309",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1307_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@EMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EMR",
        "location": {
          "column": "17",
          "line": "1310",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1307_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@RTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTSR",
        "location": {
          "column": "17",
          "line": "1311",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1307_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@FTSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FTSR",
        "location": {
          "column": "17",
          "line": "1312",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FTSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1307_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@SWIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SWIER",
        "location": {
          "column": "17",
          "line": "1313",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SWIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1307_9"
      },
      {
        "ID": "c:@SA@EXTI_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "1314",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1307_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@EXTI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_TypeDef",
        "location": {
          "column": "3",
          "line": "1315",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1307_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FLASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1321",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@ACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ACR",
        "location": {
          "column": "17",
          "line": "1323",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@KEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KEYR",
        "location": {
          "column": "17",
          "line": "1324",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "KEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTKEYR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTKEYR",
        "location": {
          "column": "17",
          "line": "1325",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OPTKEYR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1326",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1327",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR",
        "location": {
          "column": "17",
          "line": "1328",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OPTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      },
      {
        "ID": "c:@SA@FLASH_TypeDef@FI@OPTCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OPTCR1",
        "location": {
          "column": "17",
          "line": "1329",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OPTCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@FLASH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FLASH_TypeDef",
        "location": {
          "column": "3",
          "line": "1330",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FLASH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1321_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank1_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1337",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank1_TypeDef@FI@BTCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BTCR",
        "location": {
          "column": "17",
          "line": "1339",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BTCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1337_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@FSMC_Bank1_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_Bank1_TypeDef",
        "location": {
          "column": "3",
          "line": "1340",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FSMC_Bank1_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1337_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank1E_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank1E_TypeDef@FI@BWTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BWTR",
        "location": {
          "column": "17",
          "line": "1348",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BWTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1346_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@FSMC_Bank1E_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_Bank1E_TypeDef",
        "location": {
          "column": "3",
          "line": "1349",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FSMC_Bank1E_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1346_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank2_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1355",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@PCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCR2",
        "location": {
          "column": "17",
          "line": "1357",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1355_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "1358",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1355_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@PMEM2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMEM2",
        "location": {
          "column": "17",
          "line": "1359",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PMEM2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1355_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@PATT2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PATT2",
        "location": {
          "column": "17",
          "line": "1360",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PATT2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1355_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1361",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1355_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank2_TypeDef@FI@ECCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ECCR2",
        "location": {
          "column": "17",
          "line": "1362",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ECCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1355_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@FSMC_Bank2_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_Bank2_TypeDef",
        "location": {
          "column": "3",
          "line": "1363",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FSMC_Bank2_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1355_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank3_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1369",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@PCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCR3",
        "location": {
          "column": "17",
          "line": "1371",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1369_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@SR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR3",
        "location": {
          "column": "17",
          "line": "1372",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1369_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@PMEM3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMEM3",
        "location": {
          "column": "17",
          "line": "1373",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PMEM3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1369_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@PATT3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PATT3",
        "location": {
          "column": "17",
          "line": "1374",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PATT3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1369_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1375",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1369_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank3_TypeDef@FI@ECCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ECCR3",
        "location": {
          "column": "17",
          "line": "1376",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ECCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1369_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@FSMC_Bank3_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_Bank3_TypeDef",
        "location": {
          "column": "3",
          "line": "1377",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FSMC_Bank3_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1369_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_Bank4_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1383",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCR4",
        "location": {
          "column": "17",
          "line": "1385",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1383_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@SR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR4",
        "location": {
          "column": "17",
          "line": "1386",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1383_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PMEM4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMEM4",
        "location": {
          "column": "17",
          "line": "1387",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PMEM4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1383_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PATT4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PATT4",
        "location": {
          "column": "17",
          "line": "1388",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PATT4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1383_9"
      },
      {
        "ID": "c:@SA@FSMC_Bank4_TypeDef@FI@PIO4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PIO4",
        "location": {
          "column": "17",
          "line": "1389",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PIO4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1383_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@FSMC_Bank4_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_Bank4_TypeDef",
        "location": {
          "column": "3",
          "line": "1390",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FSMC_Bank4_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1383_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1471",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@MODER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MODER",
        "location": {
          "column": "17",
          "line": "1473",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MODER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OTYPER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OTYPER",
        "location": {
          "column": "17",
          "line": "1474",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OTYPER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@OSPEEDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OSPEEDR",
        "location": {
          "column": "17",
          "line": "1475",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OSPEEDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@PUPDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PUPDR",
        "location": {
          "column": "17",
          "line": "1476",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PUPDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@IDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDR",
        "location": {
          "column": "17",
          "line": "1477",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@ODR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ODR",
        "location": {
          "column": "17",
          "line": "1478",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ODR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRRL",
        "location": {
          "column": "17",
          "line": "1479",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BSRRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@BSRRH",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BSRRH",
        "location": {
          "column": "17",
          "line": "1480",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BSRRH",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@LCKR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LCKR",
        "location": {
          "column": "17",
          "line": "1481",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LCKR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:@SA@GPIO_TypeDef@FI@AFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AFR",
        "location": {
          "column": "17",
          "line": "1482",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@GPIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_TypeDef",
        "location": {
          "column": "3",
          "line": "1483",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "GPIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1471_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SYSCFG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1489",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@MEMRMP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MEMRMP",
        "location": {
          "column": "17",
          "line": "1491",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MEMRMP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1489_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@PMC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PMC",
        "location": {
          "column": "17",
          "line": "1492",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PMC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1489_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@EXTICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTICR",
        "location": {
          "column": "17",
          "line": "1493",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EXTICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1489_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1501",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1489_9"
      },
      {
        "ID": "c:@SA@SYSCFG_TypeDef@FI@CMPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMPCR",
        "location": {
          "column": "17",
          "line": "1502",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CMPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1489_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@SYSCFG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SYSCFG_TypeDef",
        "location": {
          "column": "3",
          "line": "1507",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SYSCFG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1489_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1513",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1515",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1516",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1517",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1518",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR1",
        "location": {
          "column": "17",
          "line": "1519",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OAR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1520",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@OAR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OAR2",
        "location": {
          "column": "17",
          "line": "1521",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OAR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1522",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1523",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1524",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR1",
        "location": {
          "column": "17",
          "line": "1525",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1526",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@SR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR2",
        "location": {
          "column": "17",
          "line": "1527",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1528",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@CCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR",
        "location": {
          "column": "17",
          "line": "1529",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1530",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@TRISE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TRISE",
        "location": {
          "column": "17",
          "line": "1531",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TRISE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1532",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@FLTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FLTR",
        "location": {
          "column": "17",
          "line": "1533",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FLTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:@SA@I2C_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1534",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@I2C_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_TypeDef",
        "location": {
          "column": "3",
          "line": "1535",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2C_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1513_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@IWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1562",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@KR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "KR",
        "location": {
          "column": "17",
          "line": "1564",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "KR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1562_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@PR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PR",
        "location": {
          "column": "17",
          "line": "1565",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1562_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@RLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RLR",
        "location": {
          "column": "17",
          "line": "1566",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1562_9"
      },
      {
        "ID": "c:@SA@IWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1567",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1562_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@IWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct IWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "1568",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1562_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@LTDC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1574",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1576",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@SSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCR",
        "location": {
          "column": "17",
          "line": "1577",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@BPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BPCR",
        "location": {
          "column": "17",
          "line": "1578",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@AWCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AWCR",
        "location": {
          "column": "17",
          "line": "1579",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AWCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@TWCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TWCR",
        "location": {
          "column": "17",
          "line": "1580",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TWCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@GCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCR",
        "location": {
          "column": "17",
          "line": "1581",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "GCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1582",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@SRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SRCR",
        "location": {
          "column": "17",
          "line": "1583",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1584",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@BCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BCCR",
        "location": {
          "column": "17",
          "line": "1585",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1586",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@IER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IER",
        "location": {
          "column": "17",
          "line": "1587",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1588",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1589",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@LIPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "LIPCR",
        "location": {
          "column": "17",
          "line": "1590",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LIPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@CPSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CPSR",
        "location": {
          "column": "17",
          "line": "1591",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CPSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:@SA@LTDC_TypeDef@FI@CDSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CDSR",
        "location": {
          "column": "17",
          "line": "1592",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CDSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@LTDC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct LTDC_TypeDef",
        "location": {
          "column": "3",
          "line": "1593",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LTDC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1574_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@LTDC_Layer_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1599",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1601",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@WHPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WHPCR",
        "location": {
          "column": "17",
          "line": "1602",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "WHPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@WVPCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WVPCR",
        "location": {
          "column": "17",
          "line": "1603",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "WVPCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CKCR",
        "location": {
          "column": "17",
          "line": "1604",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@PFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PFCR",
        "location": {
          "column": "17",
          "line": "1605",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CACR",
        "location": {
          "column": "17",
          "line": "1606",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@DCCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCCR",
        "location": {
          "column": "17",
          "line": "1607",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@BFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BFCR",
        "location": {
          "column": "17",
          "line": "1608",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1609",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBAR",
        "location": {
          "column": "17",
          "line": "1610",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CFBAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBLR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBLR",
        "location": {
          "column": "17",
          "line": "1611",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CFBLR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CFBLNR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFBLNR",
        "location": {
          "column": "17",
          "line": "1612",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CFBLNR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1613",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:@SA@LTDC_Layer_TypeDef@FI@CLUTWR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLUTWR",
        "location": {
          "column": "17",
          "line": "1614",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CLUTWR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@LTDC_Layer_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct LTDC_Layer_TypeDef",
        "location": {
          "column": "3",
          "line": "1616",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "LTDC_Layer_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1599_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@PWR_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1622",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1624",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1622_9"
      },
      {
        "ID": "c:@SA@PWR_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1625",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1622_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@PWR_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct PWR_TypeDef",
        "location": {
          "column": "3",
          "line": "1626",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PWR_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1622_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1632",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1634",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLCFGR",
        "location": {
          "column": "17",
          "line": "1635",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PLLCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFGR",
        "location": {
          "column": "17",
          "line": "1636",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CIR",
        "location": {
          "column": "17",
          "line": "1637",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1RSTR",
        "location": {
          "column": "17",
          "line": "1638",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2RSTR",
        "location": {
          "column": "17",
          "line": "1639",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3RSTR",
        "location": {
          "column": "17",
          "line": "1640",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB3RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1641",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1RSTR",
        "location": {
          "column": "17",
          "line": "1642",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB1RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2RSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2RSTR",
        "location": {
          "column": "17",
          "line": "1643",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB2RSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1644",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1ENR",
        "location": {
          "column": "17",
          "line": "1645",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2ENR",
        "location": {
          "column": "17",
          "line": "1646",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3ENR",
        "location": {
          "column": "17",
          "line": "1647",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB3ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1648",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1ENR",
        "location": {
          "column": "17",
          "line": "1649",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB1ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2ENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2ENR",
        "location": {
          "column": "17",
          "line": "1650",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB2ENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1651",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB1LPENR",
        "location": {
          "column": "17",
          "line": "1652",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB2LPENR",
        "location": {
          "column": "17",
          "line": "1653",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@AHB3LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "AHB3LPENR",
        "location": {
          "column": "17",
          "line": "1654",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "AHB3LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1655",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB1LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB1LPENR",
        "location": {
          "column": "17",
          "line": "1656",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB1LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@APB2LPENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "APB2LPENR",
        "location": {
          "column": "17",
          "line": "1657",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "APB2LPENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1658",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@BDCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDCR",
        "location": {
          "column": "17",
          "line": "1659",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BDCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1660",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1661",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@SSCGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSCGR",
        "location": {
          "column": "17",
          "line": "1662",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SSCGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLI2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLI2SCFGR",
        "location": {
          "column": "17",
          "line": "1663",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PLLI2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@PLLSAICFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PLLSAICFGR",
        "location": {
          "column": "17",
          "line": "1664",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PLLSAICFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR",
        "location": {
          "column": "17",
          "line": "1665",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCKCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@CKGATENR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CKGATENR",
        "location": {
          "column": "17",
          "line": "1666",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CKGATENR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:@SA@RCC_TypeDef@FI@DCKCFGR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCKCFGR2",
        "location": {
          "column": "17",
          "line": "1667",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCKCFGR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@RCC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_TypeDef",
        "location": {
          "column": "3",
          "line": "1669",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RCC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1632_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TR",
        "location": {
          "column": "17",
          "line": "1677",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1678",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1679",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ISR",
        "location": {
          "column": "17",
          "line": "1680",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@PRER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PRER",
        "location": {
          "column": "17",
          "line": "1681",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PRER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WUTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WUTR",
        "location": {
          "column": "17",
          "line": "1682",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "WUTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALIBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALIBR",
        "location": {
          "column": "17",
          "line": "1683",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CALIBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMAR",
        "location": {
          "column": "17",
          "line": "1684",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ALRMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBR",
        "location": {
          "column": "17",
          "line": "1685",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ALRMBR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@WPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "WPR",
        "location": {
          "column": "17",
          "line": "1686",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "WPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SSR",
        "location": {
          "column": "17",
          "line": "1687",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@SHIFTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SHIFTR",
        "location": {
          "column": "17",
          "line": "1688",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SHIFTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSTR",
        "location": {
          "column": "17",
          "line": "1689",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TSTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSDR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSDR",
        "location": {
          "column": "17",
          "line": "1690",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TSDR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TSSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TSSSR",
        "location": {
          "column": "17",
          "line": "1691",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TSSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@CALR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CALR",
        "location": {
          "column": "17",
          "line": "1692",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CALR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@TAFCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TAFCR",
        "location": {
          "column": "17",
          "line": "1693",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TAFCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMASSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMASSR",
        "location": {
          "column": "17",
          "line": "1694",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ALRMASSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@ALRMBSSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ALRMBSSR",
        "location": {
          "column": "17",
          "line": "1695",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ALRMBSSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "12",
          "line": "1696",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP0R",
        "location": {
          "column": "17",
          "line": "1697",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP1R",
        "location": {
          "column": "17",
          "line": "1698",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP2R",
        "location": {
          "column": "17",
          "line": "1699",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP3R",
        "location": {
          "column": "17",
          "line": "1700",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP4R",
        "location": {
          "column": "17",
          "line": "1701",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP5R",
        "location": {
          "column": "17",
          "line": "1702",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP6R",
        "location": {
          "column": "17",
          "line": "1703",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP7R",
        "location": {
          "column": "17",
          "line": "1704",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP8R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP8R",
        "location": {
          "column": "17",
          "line": "1705",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP8R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP9R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP9R",
        "location": {
          "column": "17",
          "line": "1706",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP9R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP10R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP10R",
        "location": {
          "column": "17",
          "line": "1707",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP10R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP11R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP11R",
        "location": {
          "column": "17",
          "line": "1708",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP11R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP12R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP12R",
        "location": {
          "column": "17",
          "line": "1709",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP12R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP13R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP13R",
        "location": {
          "column": "17",
          "line": "1710",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP13R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP14R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP14R",
        "location": {
          "column": "17",
          "line": "1711",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP14R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP15R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP15R",
        "location": {
          "column": "17",
          "line": "1712",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP15R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP16R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP16R",
        "location": {
          "column": "17",
          "line": "1713",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP16R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP17R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP17R",
        "location": {
          "column": "17",
          "line": "1714",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP17R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP18R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP18R",
        "location": {
          "column": "17",
          "line": "1715",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP18R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:@SA@RTC_TypeDef@FI@BKP19R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BKP19R",
        "location": {
          "column": "17",
          "line": "1716",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BKP19R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@RTC_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_TypeDef",
        "location": {
          "column": "3",
          "line": "1717",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RTC_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1675_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SAI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1724",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SAI_TypeDef@FI@GCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GCR",
        "location": {
          "column": "17",
          "line": "1726",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "GCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1724_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@SAI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SAI_TypeDef",
        "location": {
          "column": "3",
          "line": "1727",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SAI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1724_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SAI_Block_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1729",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1731",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1732",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@FRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FRCR",
        "location": {
          "column": "17",
          "line": "1733",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@SLOTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SLOTR",
        "location": {
          "column": "17",
          "line": "1734",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SLOTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1735",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1736",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@CLRFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLRFR",
        "location": {
          "column": "17",
          "line": "1737",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CLRFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:@SA@SAI_Block_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1738",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@SAI_Block_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SAI_Block_TypeDef",
        "location": {
          "column": "3",
          "line": "1739",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SAI_Block_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1729_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1745",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@POWER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "POWER",
        "location": {
          "column": "17",
          "line": "1747",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "POWER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CLKCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CLKCR",
        "location": {
          "column": "17",
          "line": "1748",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CLKCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ARG",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARG",
        "location": {
          "column": "17",
          "line": "1749",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ARG",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@CMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CMD",
        "location": {
          "column": "17",
          "line": "1750",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESPCMD",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESPCMD",
        "location": {
          "column": "17",
          "line": "1751",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESPCMD",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP1",
        "location": {
          "column": "17",
          "line": "1752",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESP1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP2",
        "location": {
          "column": "17",
          "line": "1753",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESP2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP3",
        "location": {
          "column": "17",
          "line": "1754",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESP3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESP4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESP4",
        "location": {
          "column": "17",
          "line": "1755",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESP4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DTIMER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DTIMER",
        "location": {
          "column": "17",
          "line": "1756",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DTIMER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DLEN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DLEN",
        "location": {
          "column": "17",
          "line": "1757",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DLEN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCTRL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCTRL",
        "location": {
          "column": "17",
          "line": "1758",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCTRL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@DCOUNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCOUNT",
        "location": {
          "column": "17",
          "line": "1759",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCOUNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@STA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STA",
        "location": {
          "column": "17",
          "line": "1760",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "STA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@ICR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ICR",
        "location": {
          "column": "17",
          "line": "1761",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ICR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@MASK",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MASK",
        "location": {
          "column": "17",
          "line": "1762",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MASK",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1763",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFOCNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFOCNT",
        "location": {
          "column": "17",
          "line": "1764",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FIFOCNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1765",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:@SA@SDIO_TypeDef@FI@FIFO",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FIFO",
        "location": {
          "column": "17",
          "line": "1766",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "FIFO",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@SDIO_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SDIO_TypeDef",
        "location": {
          "column": "3",
          "line": "1767",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SDIO_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1745_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1773",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1775",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1776",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1777",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1778",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1779",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1780",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1781",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1782",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@CRCPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRCPR",
        "location": {
          "column": "17",
          "line": "1783",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CRCPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1784",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RXCRCR",
        "location": {
          "column": "17",
          "line": "1785",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1786",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@TXCRCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TXCRCR",
        "location": {
          "column": "17",
          "line": "1787",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TXCRCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1788",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SCFGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SCFGR",
        "location": {
          "column": "17",
          "line": "1789",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2SCFGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1790",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@I2SPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2SPR",
        "location": {
          "column": "17",
          "line": "1791",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "I2SPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:@SA@SPI_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1792",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@SPI_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_TypeDef",
        "location": {
          "column": "3",
          "line": "1793",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SPI_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1773_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1861",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1862",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1863",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1864",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SMCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SMCR",
        "location": {
          "column": "17",
          "line": "1865",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SMCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1866",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DIER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIER",
        "location": {
          "column": "17",
          "line": "1867",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DIER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1868",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1869",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1870",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@EGR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EGR",
        "location": {
          "column": "17",
          "line": "1871",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "EGR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1872",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR1",
        "location": {
          "column": "17",
          "line": "1873",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCMR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1874",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCMR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCMR2",
        "location": {
          "column": "17",
          "line": "1875",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCMR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED7",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED7",
        "location": {
          "column": "17",
          "line": "1876",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED7",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCER",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCER",
        "location": {
          "column": "17",
          "line": "1877",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCER",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED8",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED8",
        "location": {
          "column": "17",
          "line": "1878",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED8",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CNT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CNT",
        "location": {
          "column": "17",
          "line": "1879",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CNT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@PSC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PSC",
        "location": {
          "column": "17",
          "line": "1880",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "PSC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED9",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED9",
        "location": {
          "column": "17",
          "line": "1881",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED9",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@ARR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ARR",
        "location": {
          "column": "17",
          "line": "1882",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "ARR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RCR",
        "location": {
          "column": "17",
          "line": "1883",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED10",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED10",
        "location": {
          "column": "17",
          "line": "1884",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED10",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR1",
        "location": {
          "column": "17",
          "line": "1885",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR2",
        "location": {
          "column": "17",
          "line": "1886",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR3",
        "location": {
          "column": "17",
          "line": "1887",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@CCR4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CCR4",
        "location": {
          "column": "17",
          "line": "1888",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CCR4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@BDTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BDTR",
        "location": {
          "column": "17",
          "line": "1889",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BDTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED11",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED11",
        "location": {
          "column": "17",
          "line": "1890",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED11",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCR",
        "location": {
          "column": "17",
          "line": "1891",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED12",
        "location": {
          "column": "17",
          "line": "1892",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED12",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@DMAR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMAR",
        "location": {
          "column": "17",
          "line": "1893",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMAR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED13",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED13",
        "location": {
          "column": "17",
          "line": "1894",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED13",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@OR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "OR",
        "location": {
          "column": "17",
          "line": "1895",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "OR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:@SA@TIM_TypeDef@FI@RESERVED14",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED14",
        "location": {
          "column": "17",
          "line": "1896",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED14",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@TIM_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TypeDef",
        "location": {
          "column": "3",
          "line": "1897",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "TIM_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1859_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1905",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED0",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED0",
        "location": {
          "column": "17",
          "line": "1906",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED0",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1907",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED1",
        "location": {
          "column": "17",
          "line": "1908",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@BRR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "BRR",
        "location": {
          "column": "17",
          "line": "1909",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "BRR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED2",
        "location": {
          "column": "17",
          "line": "1910",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR1",
        "location": {
          "column": "17",
          "line": "1911",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED3",
        "location": {
          "column": "17",
          "line": "1912",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR2",
        "location": {
          "column": "17",
          "line": "1913",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED4",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED4",
        "location": {
          "column": "17",
          "line": "1914",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED4",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@CR3",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR3",
        "location": {
          "column": "17",
          "line": "1915",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR3",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED5",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED5",
        "location": {
          "column": "17",
          "line": "1916",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED5",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@GTPR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GTPR",
        "location": {
          "column": "17",
          "line": "1917",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "GTPR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:@SA@USART_TypeDef@FI@RESERVED6",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED6",
        "location": {
          "column": "17",
          "line": "1918",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED6",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@USART_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_TypeDef",
        "location": {
          "column": "3",
          "line": "1919",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "USART_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1903_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@WWDG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1927",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1925_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@CFR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CFR",
        "location": {
          "column": "17",
          "line": "1928",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CFR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1925_9"
      },
      {
        "ID": "c:@SA@WWDG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1929",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1925_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@WWDG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct WWDG_TypeDef",
        "location": {
          "column": "3",
          "line": "1930",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "WWDG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1925_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRYP_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1936",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1938",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1939",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "1940",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DOUT",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DOUT",
        "location": {
          "column": "17",
          "line": "1941",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DOUT",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@DMACR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMACR",
        "location": {
          "column": "17",
          "line": "1942",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DMACR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IMSCR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMSCR",
        "location": {
          "column": "17",
          "line": "1943",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IMSCR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@RISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RISR",
        "location": {
          "column": "17",
          "line": "1944",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@MISR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "MISR",
        "location": {
          "column": "17",
          "line": "1945",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "MISR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K0LR",
        "location": {
          "column": "17",
          "line": "1946",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K0RR",
        "location": {
          "column": "17",
          "line": "1947",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K1LR",
        "location": {
          "column": "17",
          "line": "1948",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K1RR",
        "location": {
          "column": "17",
          "line": "1949",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K2LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K2LR",
        "location": {
          "column": "17",
          "line": "1950",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K2LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K2RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K2RR",
        "location": {
          "column": "17",
          "line": "1951",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K2RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K3LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K3LR",
        "location": {
          "column": "17",
          "line": "1952",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K3LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@K3RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "K3RR",
        "location": {
          "column": "17",
          "line": "1953",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "K3RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV0LR",
        "location": {
          "column": "17",
          "line": "1954",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IV0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV0RR",
        "location": {
          "column": "17",
          "line": "1955",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IV0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV1LR",
        "location": {
          "column": "17",
          "line": "1956",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IV1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@IV1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IV1RR",
        "location": {
          "column": "17",
          "line": "1957",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IV1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM0R",
        "location": {
          "column": "17",
          "line": "1958",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM1R",
        "location": {
          "column": "17",
          "line": "1959",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM2R",
        "location": {
          "column": "17",
          "line": "1960",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM3R",
        "location": {
          "column": "17",
          "line": "1961",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM4R",
        "location": {
          "column": "17",
          "line": "1962",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM5R",
        "location": {
          "column": "17",
          "line": "1963",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM6R",
        "location": {
          "column": "17",
          "line": "1964",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCMCCM7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCMCCM7R",
        "location": {
          "column": "17",
          "line": "1965",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCMCCM7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM0R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM0R",
        "location": {
          "column": "17",
          "line": "1966",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM0R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM1R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM1R",
        "location": {
          "column": "17",
          "line": "1967",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM1R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM2R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM2R",
        "location": {
          "column": "17",
          "line": "1968",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM2R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM3R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM3R",
        "location": {
          "column": "17",
          "line": "1969",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM3R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM4R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM4R",
        "location": {
          "column": "17",
          "line": "1970",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM4R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM5R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM5R",
        "location": {
          "column": "17",
          "line": "1971",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM5R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM6R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM6R",
        "location": {
          "column": "17",
          "line": "1972",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM6R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:@SA@CRYP_TypeDef@FI@CSGCM7R",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSGCM7R",
        "location": {
          "column": "17",
          "line": "1973",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSGCM7R",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@CRYP_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRYP_TypeDef",
        "location": {
          "column": "3",
          "line": "1974",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CRYP_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1936_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1980",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "1982",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@DIN",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DIN",
        "location": {
          "column": "17",
          "line": "1983",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DIN",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@STR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "STR",
        "location": {
          "column": "17",
          "line": "1984",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "STR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HR",
        "location": {
          "column": "17",
          "line": "1985",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IMR",
        "location": {
          "column": "17",
          "line": "1986",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "1987",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@RESERVED",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RESERVED",
        "location": {
          "column": "17",
          "line": "1988",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RESERVED",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:@SA@HASH_TypeDef@FI@CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CSR",
        "location": {
          "column": "17",
          "line": "1989",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@HASH_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct HASH_TypeDef",
        "location": {
          "column": "3",
          "line": "1990",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HASH_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1980_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_DIGEST_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "1996",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_DIGEST_TypeDef@FI@HR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HR",
        "location": {
          "column": "17",
          "line": "1998",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1996_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@HASH_DIGEST_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct HASH_DIGEST_TypeDef",
        "location": {
          "column": "3",
          "line": "1999",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "HASH_DIGEST_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_1996_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RNG_TypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "2005",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "members": [
      {
        "ID": "c:@SA@RNG_TypeDef@FI@CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR",
        "location": {
          "column": "17",
          "line": "2007",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_2005_9"
      },
      {
        "ID": "c:@SA@RNG_TypeDef@FI@SR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SR",
        "location": {
          "column": "17",
          "line": "2008",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "SR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_2005_9"
      },
      {
        "ID": "c:@SA@RNG_TypeDef@FI@DR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DR",
        "location": {
          "column": "17",
          "line": "2009",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "DR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_2005_9"
      },
      {
        "ID": "c:stm32f4xx.h@T@RNG_TypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RNG_TypeDef",
        "location": {
          "column": "3",
          "line": "2010",
          "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
        },
        "name": "RNG_TypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_h_2005_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@155977@macro@FLASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_BASE",
    "location": {
      "column": "9",
      "line": "2037",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@156114@macro@CCMDATARAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCMDATARAM_BASE",
    "location": {
      "column": "9",
      "line": "2038",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CCMDATARAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@156251@macro@SRAM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BASE",
    "location": {
      "column": "9",
      "line": "2039",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@156498@macro@SRAM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM2_BASE",
    "location": {
      "column": "9",
      "line": "2041",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@156635@macro@SRAM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM3_BASE",
    "location": {
      "column": "9",
      "line": "2042",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@157385@macro@PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2050",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@157522@macro@BKPSRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BASE",
    "location": {
      "column": "9",
      "line": "2051",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "BKPSRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@157748@macro@FSMC_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_R_BASE",
    "location": {
      "column": "9",
      "line": "2054",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158606@macro@CCMDATARAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CCMDATARAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2065",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CCMDATARAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158746@macro@SRAM1_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM1_BB_BASE",
    "location": {
      "column": "9",
      "line": "2066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM1_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@158995@macro@SRAM2_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM2_BB_BASE",
    "location": {
      "column": "9",
      "line": "2068",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM2_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159135@macro@SRAM3_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM3_BB_BASE",
    "location": {
      "column": "9",
      "line": "2069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM3_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@159900@macro@PERIPH_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PERIPH_BB_BASE",
    "location": {
      "column": "9",
      "line": "2077",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PERIPH_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160040@macro@BKPSRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "BKPSRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2078",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "BKPSRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160204@macro@SRAM_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BASE",
    "location": {
      "column": "9",
      "line": "2081",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160246@macro@SRAM_BB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SRAM_BB_BASE",
    "location": {
      "column": "9",
      "line": "2082",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SRAM_BB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160326@macro@APB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2086",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "APB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160369@macro@APB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "APB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2087",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "APB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160427@macro@AHB1PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB1PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2088",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "AHB1PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160485@macro@AHB2PERIPH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "AHB2PERIPH_BASE",
    "location": {
      "column": "9",
      "line": "2089",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "AHB2PERIPH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160571@macro@TIM2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_BASE",
    "location": {
      "column": "9",
      "line": "2092",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160629@macro@TIM3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3_BASE",
    "location": {
      "column": "9",
      "line": "2093",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160687@macro@TIM4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4_BASE",
    "location": {
      "column": "9",
      "line": "2094",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160745@macro@TIM5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_BASE",
    "location": {
      "column": "9",
      "line": "2095",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160803@macro@TIM6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6_BASE",
    "location": {
      "column": "9",
      "line": "2096",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@160861@macro@TIM7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7_BASE",
    "location": {
      "column": "9",
      "line": "2097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161076@macro@TIM12_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12_BASE",
    "location": {
      "column": "9",
      "line": "2101",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM12_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161134@macro@TIM13_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13_BASE",
    "location": {
      "column": "9",
      "line": "2102",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM13_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161192@macro@TIM14_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14_BASE",
    "location": {
      "column": "9",
      "line": "2103",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM14_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161250@macro@RTC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BASE",
    "location": {
      "column": "9",
      "line": "2104",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161308@macro@WWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_BASE",
    "location": {
      "column": "9",
      "line": "2105",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161366@macro@IWDG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_BASE",
    "location": {
      "column": "9",
      "line": "2106",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161424@macro@I2S2ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext_BASE",
    "location": {
      "column": "9",
      "line": "2107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2S2ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161482@macro@SPI2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2_BASE",
    "location": {
      "column": "9",
      "line": "2108",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161540@macro@SPI3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3_BASE",
    "location": {
      "column": "9",
      "line": "2109",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161738@macro@I2S3ext_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext_BASE",
    "location": {
      "column": "9",
      "line": "2113",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2S3ext_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161796@macro@USART2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2_BASE",
    "location": {
      "column": "9",
      "line": "2114",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161854@macro@USART3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3_BASE",
    "location": {
      "column": "9",
      "line": "2115",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161912@macro@UART4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4_BASE",
    "location": {
      "column": "9",
      "line": "2116",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@161970@macro@UART5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5_BASE",
    "location": {
      "column": "9",
      "line": "2117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162028@macro@I2C1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1_BASE",
    "location": {
      "column": "9",
      "line": "2118",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162086@macro@I2C2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2_BASE",
    "location": {
      "column": "9",
      "line": "2119",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162144@macro@I2C3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3_BASE",
    "location": {
      "column": "9",
      "line": "2120",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162437@macro@CAN1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1_BASE",
    "location": {
      "column": "9",
      "line": "2124",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162495@macro@CAN2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2_BASE",
    "location": {
      "column": "9",
      "line": "2125",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162781@macro@PWR_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_BASE",
    "location": {
      "column": "9",
      "line": "2132",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162839@macro@DAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_BASE",
    "location": {
      "column": "9",
      "line": "2133",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162897@macro@UART7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART7_BASE",
    "location": {
      "column": "9",
      "line": "2134",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@162955@macro@UART8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART8_BASE",
    "location": {
      "column": "9",
      "line": "2135",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163041@macro@TIM1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1_BASE",
    "location": {
      "column": "9",
      "line": "2138",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163099@macro@TIM8_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8_BASE",
    "location": {
      "column": "9",
      "line": "2139",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM8_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163157@macro@USART1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1_BASE",
    "location": {
      "column": "9",
      "line": "2140",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163215@macro@USART6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6_BASE",
    "location": {
      "column": "9",
      "line": "2141",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163273@macro@UART9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART9_BASE",
    "location": {
      "column": "9",
      "line": "2142",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163332@macro@UART10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART10_BASE",
    "location": {
      "column": "9",
      "line": "2143",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163391@macro@ADC1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1_BASE",
    "location": {
      "column": "9",
      "line": "2144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163449@macro@ADC2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2_BASE",
    "location": {
      "column": "9",
      "line": "2145",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163507@macro@ADC3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3_BASE",
    "location": {
      "column": "9",
      "line": "2146",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163565@macro@ADC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_BASE",
    "location": {
      "column": "9",
      "line": "2147",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163623@macro@SDIO_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BASE",
    "location": {
      "column": "9",
      "line": "2148",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163681@macro@SPI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1_BASE",
    "location": {
      "column": "9",
      "line": "2149",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163739@macro@SPI4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4_BASE",
    "location": {
      "column": "9",
      "line": "2150",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163797@macro@SYSCFG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_BASE",
    "location": {
      "column": "9",
      "line": "2151",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163855@macro@EXTI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_BASE",
    "location": {
      "column": "9",
      "line": "2152",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163913@macro@TIM9_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9_BASE",
    "location": {
      "column": "9",
      "line": "2153",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM9_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@163971@macro@TIM10_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10_BASE",
    "location": {
      "column": "9",
      "line": "2154",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM10_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164029@macro@TIM11_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_BASE",
    "location": {
      "column": "9",
      "line": "2155",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM11_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164087@macro@SPI5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5_BASE",
    "location": {
      "column": "9",
      "line": "2156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164145@macro@SPI6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI6_BASE",
    "location": {
      "column": "9",
      "line": "2157",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164203@macro@SAI1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_BASE",
    "location": {
      "column": "9",
      "line": "2158",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164261@macro@SAI1_Block_A_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_A_BASE",
    "location": {
      "column": "9",
      "line": "2159",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI1_Block_A_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164312@macro@SAI1_Block_B_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_B_BASE",
    "location": {
      "column": "9",
      "line": "2160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI1_Block_B_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164575@macro@LTDC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BASE",
    "location": {
      "column": "9",
      "line": "2166",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164633@macro@LTDC_Layer1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer1_BASE",
    "location": {
      "column": "9",
      "line": "2167",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_Layer1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@164683@macro@LTDC_Layer2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer2_BASE",
    "location": {
      "column": "9",
      "line": "2168",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_Layer2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166667@macro@GPIOA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA_BASE",
    "location": {
      "column": "9",
      "line": "2207",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166725@macro@GPIOB_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB_BASE",
    "location": {
      "column": "9",
      "line": "2208",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOB_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166783@macro@GPIOC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC_BASE",
    "location": {
      "column": "9",
      "line": "2209",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166841@macro@GPIOD_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD_BASE",
    "location": {
      "column": "9",
      "line": "2210",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOD_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166899@macro@GPIOE_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE_BASE",
    "location": {
      "column": "9",
      "line": "2211",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOE_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@166957@macro@GPIOF_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF_BASE",
    "location": {
      "column": "9",
      "line": "2212",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOF_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167015@macro@GPIOG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG_BASE",
    "location": {
      "column": "9",
      "line": "2213",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167073@macro@GPIOH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH_BASE",
    "location": {
      "column": "9",
      "line": "2214",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167131@macro@GPIOI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOI_BASE",
    "location": {
      "column": "9",
      "line": "2215",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167189@macro@GPIOJ_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOJ_BASE",
    "location": {
      "column": "9",
      "line": "2216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOJ_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167247@macro@GPIOK_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOK_BASE",
    "location": {
      "column": "9",
      "line": "2217",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOK_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167305@macro@CRC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_BASE",
    "location": {
      "column": "9",
      "line": "2218",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167363@macro@RCC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BASE",
    "location": {
      "column": "9",
      "line": "2219",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167421@macro@FLASH_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_R_BASE",
    "location": {
      "column": "9",
      "line": "2220",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167479@macro@DMA1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_BASE",
    "location": {
      "column": "9",
      "line": "2221",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167537@macro@DMA1_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "2222",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167588@macro@DMA1_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "2223",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167639@macro@DMA1_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "2224",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167690@macro@DMA1_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "2225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167741@macro@DMA1_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "2226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167792@macro@DMA1_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "2227",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167843@macro@DMA1_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "2228",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167894@macro@DMA1_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "2229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@167945@macro@DMA2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_BASE",
    "location": {
      "column": "9",
      "line": "2230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168003@macro@DMA2_Stream0_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0_BASE",
    "location": {
      "column": "9",
      "line": "2231",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream0_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168054@macro@DMA2_Stream1_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1_BASE",
    "location": {
      "column": "9",
      "line": "2232",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream1_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168105@macro@DMA2_Stream2_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2_BASE",
    "location": {
      "column": "9",
      "line": "2233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream2_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168156@macro@DMA2_Stream3_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3_BASE",
    "location": {
      "column": "9",
      "line": "2234",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream3_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168207@macro@DMA2_Stream4_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4_BASE",
    "location": {
      "column": "9",
      "line": "2235",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream4_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168258@macro@DMA2_Stream5_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5_BASE",
    "location": {
      "column": "9",
      "line": "2236",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream5_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168309@macro@DMA2_Stream6_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6_BASE",
    "location": {
      "column": "9",
      "line": "2237",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream6_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168360@macro@DMA2_Stream7_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7_BASE",
    "location": {
      "column": "9",
      "line": "2238",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream7_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168411@macro@ETH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_BASE",
    "location": {
      "column": "9",
      "line": "2239",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168469@macro@ETH_MAC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MAC_BASE",
    "location": {
      "column": "9",
      "line": "2240",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MAC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168511@macro@ETH_MMC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMC_BASE",
    "location": {
      "column": "9",
      "line": "2241",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168562@macro@ETH_PTP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTP_BASE",
    "location": {
      "column": "9",
      "line": "2242",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168613@macro@ETH_DMA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMA_BASE",
    "location": {
      "column": "9",
      "line": "2243",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168664@macro@DMA2D_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BASE",
    "location": {
      "column": "9",
      "line": "2244",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168750@macro@DCMI_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_BASE",
    "location": {
      "column": "9",
      "line": "2247",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168809@macro@CRYP_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_BASE",
    "location": {
      "column": "9",
      "line": "2248",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168868@macro@HASH_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_BASE",
    "location": {
      "column": "9",
      "line": "2249",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168927@macro@HASH_DIGEST_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DIGEST_BASE",
    "location": {
      "column": "9",
      "line": "2250",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@168986@macro@RNG_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_BASE",
    "location": {
      "column": "9",
      "line": "2251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@169171@macro@FSMC_Bank1_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_R_BASE",
    "location": {
      "column": "9",
      "line": "2255",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@169225@macro@FSMC_Bank1E_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1E_R_BASE",
    "location": {
      "column": "9",
      "line": "2256",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1E_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@169279@macro@FSMC_Bank2_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2_R_BASE",
    "location": {
      "column": "9",
      "line": "2257",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank2_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@169333@macro@FSMC_Bank3_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3_R_BASE",
    "location": {
      "column": "9",
      "line": "2258",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank3_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@169387@macro@FSMC_Bank4_R_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4_R_BASE",
    "location": {
      "column": "9",
      "line": "2259",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank4_R_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170102@macro@DBGMCU_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_BASE",
    "location": {
      "column": "9",
      "line": "2273",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170484@macro@TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2",
    "location": {
      "column": "9",
      "line": "2285",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170541@macro@TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM3",
    "location": {
      "column": "9",
      "line": "2286",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170598@macro@TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM4",
    "location": {
      "column": "9",
      "line": "2287",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170655@macro@TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5",
    "location": {
      "column": "9",
      "line": "2288",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170712@macro@TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM6",
    "location": {
      "column": "9",
      "line": "2289",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170769@macro@TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM7",
    "location": {
      "column": "9",
      "line": "2290",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170826@macro@TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM12",
    "location": {
      "column": "9",
      "line": "2291",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170884@macro@TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM13",
    "location": {
      "column": "9",
      "line": "2292",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@170942@macro@TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM14",
    "location": {
      "column": "9",
      "line": "2293",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171000@macro@RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC",
    "location": {
      "column": "9",
      "line": "2294",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171056@macro@WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG",
    "location": {
      "column": "9",
      "line": "2295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171114@macro@IWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG",
    "location": {
      "column": "9",
      "line": "2296",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171172@macro@I2S2ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S2ext",
    "location": {
      "column": "9",
      "line": "2297",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2S2ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171232@macro@SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI2",
    "location": {
      "column": "9",
      "line": "2298",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171289@macro@SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI3",
    "location": {
      "column": "9",
      "line": "2299",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171462@macro@I2S3ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S3ext",
    "location": {
      "column": "9",
      "line": "2303",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2S3ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171522@macro@USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART2",
    "location": {
      "column": "9",
      "line": "2304",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171583@macro@USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART3",
    "location": {
      "column": "9",
      "line": "2305",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171644@macro@UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART4",
    "location": {
      "column": "9",
      "line": "2306",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171704@macro@UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART5",
    "location": {
      "column": "9",
      "line": "2307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171764@macro@I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C1",
    "location": {
      "column": "9",
      "line": "2308",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171821@macro@I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C2",
    "location": {
      "column": "9",
      "line": "2309",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@171878@macro@I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C3",
    "location": {
      "column": "9",
      "line": "2310",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172335@macro@CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1",
    "location": {
      "column": "9",
      "line": "2317",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172392@macro@CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN2",
    "location": {
      "column": "9",
      "line": "2318",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172674@macro@PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR",
    "location": {
      "column": "9",
      "line": "2325",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172730@macro@DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC",
    "location": {
      "column": "9",
      "line": "2326",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172786@macro@UART7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART7",
    "location": {
      "column": "9",
      "line": "2327",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172846@macro@UART8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART8",
    "location": {
      "column": "9",
      "line": "2328",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172906@macro@UART9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART9",
    "location": {
      "column": "9",
      "line": "2329",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@172966@macro@UART10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UART10",
    "location": {
      "column": "9",
      "line": "2330",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "UART10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173027@macro@TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM1",
    "location": {
      "column": "9",
      "line": "2331",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173084@macro@TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM8",
    "location": {
      "column": "9",
      "line": "2332",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173141@macro@USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART1",
    "location": {
      "column": "9",
      "line": "2333",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173202@macro@USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART6",
    "location": {
      "column": "9",
      "line": "2334",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173263@macro@ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC",
    "location": {
      "column": "9",
      "line": "2335",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173326@macro@ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC1",
    "location": {
      "column": "9",
      "line": "2336",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173383@macro@ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC2",
    "location": {
      "column": "9",
      "line": "2337",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173440@macro@ADC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC3",
    "location": {
      "column": "9",
      "line": "2338",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173497@macro@SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO",
    "location": {
      "column": "9",
      "line": "2339",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173555@macro@SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI1",
    "location": {
      "column": "9",
      "line": "2340",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173613@macro@SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI4",
    "location": {
      "column": "9",
      "line": "2341",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173670@macro@SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG",
    "location": {
      "column": "9",
      "line": "2342",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173732@macro@EXTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI",
    "location": {
      "column": "9",
      "line": "2343",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173790@macro@TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM9",
    "location": {
      "column": "9",
      "line": "2344",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173847@macro@TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM10",
    "location": {
      "column": "9",
      "line": "2345",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173905@macro@TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11",
    "location": {
      "column": "9",
      "line": "2346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@173963@macro@SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI5",
    "location": {
      "column": "9",
      "line": "2347",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174020@macro@SPI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI6",
    "location": {
      "column": "9",
      "line": "2348",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174077@macro@SAI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1",
    "location": {
      "column": "9",
      "line": "2349",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174134@macro@SAI1_Block_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_A",
    "location": {
      "column": "9",
      "line": "2350",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI1_Block_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174204@macro@SAI1_Block_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI1_Block_B",
    "location": {
      "column": "9",
      "line": "2351",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI1_Block_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174523@macro@LTDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC",
    "location": {
      "column": "9",
      "line": "2357",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174580@macro@LTDC_Layer1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer1",
    "location": {
      "column": "9",
      "line": "2358",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_Layer1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@174650@macro@LTDC_Layer2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_Layer2",
    "location": {
      "column": "9",
      "line": "2359",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_Layer2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176370@macro@GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOA",
    "location": {
      "column": "9",
      "line": "2385",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176429@macro@GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOB",
    "location": {
      "column": "9",
      "line": "2386",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176488@macro@GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOC",
    "location": {
      "column": "9",
      "line": "2387",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176547@macro@GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOD",
    "location": {
      "column": "9",
      "line": "2388",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176606@macro@GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOE",
    "location": {
      "column": "9",
      "line": "2389",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176665@macro@GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOF",
    "location": {
      "column": "9",
      "line": "2390",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176724@macro@GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOG",
    "location": {
      "column": "9",
      "line": "2391",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176783@macro@GPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOH",
    "location": {
      "column": "9",
      "line": "2392",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176842@macro@GPIOI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOI",
    "location": {
      "column": "9",
      "line": "2393",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176901@macro@GPIOJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOJ",
    "location": {
      "column": "9",
      "line": "2394",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@176960@macro@GPIOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIOK",
    "location": {
      "column": "9",
      "line": "2395",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177019@macro@CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC",
    "location": {
      "column": "9",
      "line": "2396",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177075@macro@RCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC",
    "location": {
      "column": "9",
      "line": "2397",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177131@macro@FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH",
    "location": {
      "column": "9",
      "line": "2398",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177193@macro@DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1",
    "location": {
      "column": "9",
      "line": "2399",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177250@macro@DMA1_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream0",
    "location": {
      "column": "9",
      "line": "2400",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177322@macro@DMA1_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream1",
    "location": {
      "column": "9",
      "line": "2401",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177394@macro@DMA1_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream2",
    "location": {
      "column": "9",
      "line": "2402",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177466@macro@DMA1_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream3",
    "location": {
      "column": "9",
      "line": "2403",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177538@macro@DMA1_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream4",
    "location": {
      "column": "9",
      "line": "2404",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177610@macro@DMA1_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream5",
    "location": {
      "column": "9",
      "line": "2405",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177682@macro@DMA1_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream6",
    "location": {
      "column": "9",
      "line": "2406",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177754@macro@DMA1_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA1_Stream7",
    "location": {
      "column": "9",
      "line": "2407",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA1_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177826@macro@DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2",
    "location": {
      "column": "9",
      "line": "2408",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177883@macro@DMA2_Stream0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream0",
    "location": {
      "column": "9",
      "line": "2409",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@177955@macro@DMA2_Stream1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream1",
    "location": {
      "column": "9",
      "line": "2410",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178027@macro@DMA2_Stream2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream2",
    "location": {
      "column": "9",
      "line": "2411",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178099@macro@DMA2_Stream3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream3",
    "location": {
      "column": "9",
      "line": "2412",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178171@macro@DMA2_Stream4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream4",
    "location": {
      "column": "9",
      "line": "2413",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178243@macro@DMA2_Stream5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream5",
    "location": {
      "column": "9",
      "line": "2414",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178315@macro@DMA2_Stream6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream6",
    "location": {
      "column": "9",
      "line": "2415",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178387@macro@DMA2_Stream7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2_Stream7",
    "location": {
      "column": "9",
      "line": "2416",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2_Stream7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178459@macro@ETH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH",
    "location": {
      "column": "9",
      "line": "2417",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178517@macro@DMA2D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D",
    "location": {
      "column": "9",
      "line": "2418",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178576@macro@DCMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI",
    "location": {
      "column": "9",
      "line": "2419",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178634@macro@CRYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP",
    "location": {
      "column": "9",
      "line": "2420",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178692@macro@HASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH",
    "location": {
      "column": "9",
      "line": "2421",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178750@macro@HASH_DIGEST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DIGEST",
    "location": {
      "column": "9",
      "line": "2422",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_DIGEST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178822@macro@RNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG",
    "location": {
      "column": "9",
      "line": "2423",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@178961@macro@FSMC_Bank1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1",
    "location": {
      "column": "9",
      "line": "2426",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@179033@macro@FSMC_Bank1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1E",
    "location": {
      "column": "9",
      "line": "2427",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@179107@macro@FSMC_Bank2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2",
    "location": {
      "column": "9",
      "line": "2428",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@179179@macro@FSMC_Bank3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3",
    "location": {
      "column": "9",
      "line": "2429",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@179251@macro@FSMC_Bank4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4",
    "location": {
      "column": "9",
      "line": "2430",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_Bank4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180010@macro@DBGMCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU",
    "location": {
      "column": "9",
      "line": "2442",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@180966@macro@ADC_SR_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_AWD",
    "location": {
      "column": "10",
      "line": "2466",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SR_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181084@macro@ADC_SR_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_EOC",
    "location": {
      "column": "10",
      "line": "2467",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SR_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181202@macro@ADC_SR_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JEOC",
    "location": {
      "column": "10",
      "line": "2468",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SR_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181320@macro@ADC_SR_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_JSTRT",
    "location": {
      "column": "10",
      "line": "2469",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SR_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181438@macro@ADC_SR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_STRT",
    "location": {
      "column": "10",
      "line": "2470",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181556@macro@ADC_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SR_OVR",
    "location": {
      "column": "10",
      "line": "2471",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181758@macro@ADC_CR1_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH",
    "location": {
      "column": "10",
      "line": "2474",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181895@macro@ADC_CR1_AWDCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_0",
    "location": {
      "column": "10",
      "line": "2475",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@181984@macro@ADC_CR1_AWDCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_1",
    "location": {
      "column": "10",
      "line": "2476",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182073@macro@ADC_CR1_AWDCH_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_2",
    "location": {
      "column": "10",
      "line": "2477",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182162@macro@ADC_CR1_AWDCH_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_3",
    "location": {
      "column": "10",
      "line": "2478",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182251@macro@ADC_CR1_AWDCH_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDCH_4",
    "location": {
      "column": "10",
      "line": "2479",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDCH_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182340@macro@ADC_CR1_EOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_EOCIE",
    "location": {
      "column": "10",
      "line": "2480",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_EOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182477@macro@ADC_CR1_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDIE",
    "location": {
      "column": "10",
      "line": "2481",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182614@macro@ADC_CR1_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JEOCIE",
    "location": {
      "column": "10",
      "line": "2482",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182751@macro@ADC_CR1_SCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_SCAN",
    "location": {
      "column": "10",
      "line": "2483",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_SCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@182888@macro@ADC_CR1_AWDSGL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDSGL",
    "location": {
      "column": "10",
      "line": "2484",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDSGL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183025@macro@ADC_CR1_JAUTO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAUTO",
    "location": {
      "column": "10",
      "line": "2485",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JAUTO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183162@macro@ADC_CR1_DISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCEN",
    "location": {
      "column": "10",
      "line": "2486",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183299@macro@ADC_CR1_JDISCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JDISCEN",
    "location": {
      "column": "10",
      "line": "2487",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JDISCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183436@macro@ADC_CR1_DISCNUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM",
    "location": {
      "column": "10",
      "line": "2488",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183573@macro@ADC_CR1_DISCNUM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_0",
    "location": {
      "column": "10",
      "line": "2489",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183662@macro@ADC_CR1_DISCNUM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_1",
    "location": {
      "column": "10",
      "line": "2490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183751@macro@ADC_CR1_DISCNUM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_DISCNUM_2",
    "location": {
      "column": "10",
      "line": "2491",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_DISCNUM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183840@macro@ADC_CR1_JAWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_JAWDEN",
    "location": {
      "column": "10",
      "line": "2492",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_JAWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@183977@macro@ADC_CR1_AWDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_AWDEN",
    "location": {
      "column": "10",
      "line": "2493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_AWDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184114@macro@ADC_CR1_RES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES",
    "location": {
      "column": "10",
      "line": "2494",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184251@macro@ADC_CR1_RES_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_0",
    "location": {
      "column": "10",
      "line": "2495",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184340@macro@ADC_CR1_RES_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_RES_1",
    "location": {
      "column": "10",
      "line": "2496",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_RES_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184429@macro@ADC_CR1_OVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR1_OVRIE",
    "location": {
      "column": "10",
      "line": "2497",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR1_OVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184653@macro@ADC_CR2_ADON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ADON",
    "location": {
      "column": "10",
      "line": "2500",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_ADON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184771@macro@ADC_CR2_CONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_CONT",
    "location": {
      "column": "10",
      "line": "2501",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_CONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@184889@macro@ADC_CR2_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DMA",
    "location": {
      "column": "10",
      "line": "2502",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185007@macro@ADC_CR2_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_DDS",
    "location": {
      "column": "10",
      "line": "2503",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185125@macro@ADC_CR2_EOCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EOCS",
    "location": {
      "column": "10",
      "line": "2504",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EOCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185243@macro@ADC_CR2_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_ALIGN",
    "location": {
      "column": "10",
      "line": "2505",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185361@macro@ADC_CR2_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL",
    "location": {
      "column": "10",
      "line": "2506",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185505@macro@ADC_CR2_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_0",
    "location": {
      "column": "10",
      "line": "2507",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185594@macro@ADC_CR2_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_1",
    "location": {
      "column": "10",
      "line": "2508",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185683@macro@ADC_CR2_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_2",
    "location": {
      "column": "10",
      "line": "2509",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185772@macro@ADC_CR2_JEXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTSEL_3",
    "location": {
      "column": "10",
      "line": "2510",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@185861@macro@ADC_CR2_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN",
    "location": {
      "column": "10",
      "line": "2511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186019@macro@ADC_CR2_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_0",
    "location": {
      "column": "10",
      "line": "2512",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186108@macro@ADC_CR2_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JEXTEN_1",
    "location": {
      "column": "10",
      "line": "2513",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186197@macro@ADC_CR2_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_JSWSTART",
    "location": {
      "column": "10",
      "line": "2514",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186318@macro@ADC_CR2_EXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL",
    "location": {
      "column": "10",
      "line": "2515",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186460@macro@ADC_CR2_EXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_0",
    "location": {
      "column": "10",
      "line": "2516",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186549@macro@ADC_CR2_EXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_1",
    "location": {
      "column": "10",
      "line": "2517",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186638@macro@ADC_CR2_EXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_2",
    "location": {
      "column": "10",
      "line": "2518",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186727@macro@ADC_CR2_EXTSEL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTSEL_3",
    "location": {
      "column": "10",
      "line": "2519",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTSEL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186816@macro@ADC_CR2_EXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN",
    "location": {
      "column": "10",
      "line": "2520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@186972@macro@ADC_CR2_EXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_0",
    "location": {
      "column": "10",
      "line": "2521",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187061@macro@ADC_CR2_EXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_EXTEN_1",
    "location": {
      "column": "10",
      "line": "2522",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_EXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187150@macro@ADC_CR2_SWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CR2_SWSTART",
    "location": {
      "column": "10",
      "line": "2523",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CR2_SWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187354@macro@ADC_SMPR1_SMP10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10",
    "location": {
      "column": "10",
      "line": "2526",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187488@macro@ADC_SMPR1_SMP10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_0",
    "location": {
      "column": "10",
      "line": "2527",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187577@macro@ADC_SMPR1_SMP10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_1",
    "location": {
      "column": "10",
      "line": "2528",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187666@macro@ADC_SMPR1_SMP10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP10_2",
    "location": {
      "column": "10",
      "line": "2529",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187755@macro@ADC_SMPR1_SMP11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11",
    "location": {
      "column": "10",
      "line": "2530",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187889@macro@ADC_SMPR1_SMP11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_0",
    "location": {
      "column": "10",
      "line": "2531",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@187978@macro@ADC_SMPR1_SMP11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_1",
    "location": {
      "column": "10",
      "line": "2532",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188067@macro@ADC_SMPR1_SMP11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP11_2",
    "location": {
      "column": "10",
      "line": "2533",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188156@macro@ADC_SMPR1_SMP12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12",
    "location": {
      "column": "10",
      "line": "2534",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188290@macro@ADC_SMPR1_SMP12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_0",
    "location": {
      "column": "10",
      "line": "2535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188379@macro@ADC_SMPR1_SMP12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_1",
    "location": {
      "column": "10",
      "line": "2536",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188468@macro@ADC_SMPR1_SMP12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP12_2",
    "location": {
      "column": "10",
      "line": "2537",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188557@macro@ADC_SMPR1_SMP13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13",
    "location": {
      "column": "10",
      "line": "2538",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188691@macro@ADC_SMPR1_SMP13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_0",
    "location": {
      "column": "10",
      "line": "2539",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188780@macro@ADC_SMPR1_SMP13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_1",
    "location": {
      "column": "10",
      "line": "2540",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188869@macro@ADC_SMPR1_SMP13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP13_2",
    "location": {
      "column": "10",
      "line": "2541",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@188958@macro@ADC_SMPR1_SMP14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14",
    "location": {
      "column": "10",
      "line": "2542",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189092@macro@ADC_SMPR1_SMP14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_0",
    "location": {
      "column": "10",
      "line": "2543",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189181@macro@ADC_SMPR1_SMP14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_1",
    "location": {
      "column": "10",
      "line": "2544",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189270@macro@ADC_SMPR1_SMP14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP14_2",
    "location": {
      "column": "10",
      "line": "2545",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189359@macro@ADC_SMPR1_SMP15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15",
    "location": {
      "column": "10",
      "line": "2546",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189493@macro@ADC_SMPR1_SMP15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_0",
    "location": {
      "column": "10",
      "line": "2547",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189582@macro@ADC_SMPR1_SMP15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_1",
    "location": {
      "column": "10",
      "line": "2548",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189671@macro@ADC_SMPR1_SMP15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP15_2",
    "location": {
      "column": "10",
      "line": "2549",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189760@macro@ADC_SMPR1_SMP16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16",
    "location": {
      "column": "10",
      "line": "2550",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189894@macro@ADC_SMPR1_SMP16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_0",
    "location": {
      "column": "10",
      "line": "2551",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@189983@macro@ADC_SMPR1_SMP16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_1",
    "location": {
      "column": "10",
      "line": "2552",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190072@macro@ADC_SMPR1_SMP16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP16_2",
    "location": {
      "column": "10",
      "line": "2553",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190161@macro@ADC_SMPR1_SMP17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17",
    "location": {
      "column": "10",
      "line": "2554",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190295@macro@ADC_SMPR1_SMP17_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_0",
    "location": {
      "column": "10",
      "line": "2555",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190384@macro@ADC_SMPR1_SMP17_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_1",
    "location": {
      "column": "10",
      "line": "2556",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190473@macro@ADC_SMPR1_SMP17_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP17_2",
    "location": {
      "column": "10",
      "line": "2557",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP17_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190562@macro@ADC_SMPR1_SMP18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18",
    "location": {
      "column": "10",
      "line": "2558",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190696@macro@ADC_SMPR1_SMP18_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_0",
    "location": {
      "column": "10",
      "line": "2559",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190785@macro@ADC_SMPR1_SMP18_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_1",
    "location": {
      "column": "10",
      "line": "2560",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@190874@macro@ADC_SMPR1_SMP18_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR1_SMP18_2",
    "location": {
      "column": "10",
      "line": "2561",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR1_SMP18_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191047@macro@ADC_SMPR2_SMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0",
    "location": {
      "column": "10",
      "line": "2564",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191179@macro@ADC_SMPR2_SMP0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_0",
    "location": {
      "column": "10",
      "line": "2565",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191268@macro@ADC_SMPR2_SMP0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_1",
    "location": {
      "column": "10",
      "line": "2566",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191357@macro@ADC_SMPR2_SMP0_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP0_2",
    "location": {
      "column": "10",
      "line": "2567",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP0_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191446@macro@ADC_SMPR2_SMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1",
    "location": {
      "column": "10",
      "line": "2568",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191578@macro@ADC_SMPR2_SMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_0",
    "location": {
      "column": "10",
      "line": "2569",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191667@macro@ADC_SMPR2_SMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_1",
    "location": {
      "column": "10",
      "line": "2570",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191756@macro@ADC_SMPR2_SMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP1_2",
    "location": {
      "column": "10",
      "line": "2571",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191845@macro@ADC_SMPR2_SMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2",
    "location": {
      "column": "10",
      "line": "2572",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@191977@macro@ADC_SMPR2_SMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_0",
    "location": {
      "column": "10",
      "line": "2573",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192066@macro@ADC_SMPR2_SMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_1",
    "location": {
      "column": "10",
      "line": "2574",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192155@macro@ADC_SMPR2_SMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP2_2",
    "location": {
      "column": "10",
      "line": "2575",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192244@macro@ADC_SMPR2_SMP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3",
    "location": {
      "column": "10",
      "line": "2576",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192376@macro@ADC_SMPR2_SMP3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_0",
    "location": {
      "column": "10",
      "line": "2577",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192465@macro@ADC_SMPR2_SMP3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_1",
    "location": {
      "column": "10",
      "line": "2578",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192554@macro@ADC_SMPR2_SMP3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP3_2",
    "location": {
      "column": "10",
      "line": "2579",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192643@macro@ADC_SMPR2_SMP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4",
    "location": {
      "column": "10",
      "line": "2580",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192775@macro@ADC_SMPR2_SMP4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_0",
    "location": {
      "column": "10",
      "line": "2581",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192864@macro@ADC_SMPR2_SMP4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_1",
    "location": {
      "column": "10",
      "line": "2582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@192953@macro@ADC_SMPR2_SMP4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP4_2",
    "location": {
      "column": "10",
      "line": "2583",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193042@macro@ADC_SMPR2_SMP5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5",
    "location": {
      "column": "10",
      "line": "2584",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193174@macro@ADC_SMPR2_SMP5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_0",
    "location": {
      "column": "10",
      "line": "2585",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193263@macro@ADC_SMPR2_SMP5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_1",
    "location": {
      "column": "10",
      "line": "2586",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193352@macro@ADC_SMPR2_SMP5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP5_2",
    "location": {
      "column": "10",
      "line": "2587",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193441@macro@ADC_SMPR2_SMP6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6",
    "location": {
      "column": "10",
      "line": "2588",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193573@macro@ADC_SMPR2_SMP6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_0",
    "location": {
      "column": "10",
      "line": "2589",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193662@macro@ADC_SMPR2_SMP6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_1",
    "location": {
      "column": "10",
      "line": "2590",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193751@macro@ADC_SMPR2_SMP6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP6_2",
    "location": {
      "column": "10",
      "line": "2591",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193840@macro@ADC_SMPR2_SMP7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7",
    "location": {
      "column": "10",
      "line": "2592",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@193972@macro@ADC_SMPR2_SMP7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_0",
    "location": {
      "column": "10",
      "line": "2593",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194061@macro@ADC_SMPR2_SMP7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_1",
    "location": {
      "column": "10",
      "line": "2594",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194150@macro@ADC_SMPR2_SMP7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP7_2",
    "location": {
      "column": "10",
      "line": "2595",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194239@macro@ADC_SMPR2_SMP8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8",
    "location": {
      "column": "10",
      "line": "2596",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194371@macro@ADC_SMPR2_SMP8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_0",
    "location": {
      "column": "10",
      "line": "2597",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194460@macro@ADC_SMPR2_SMP8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_1",
    "location": {
      "column": "10",
      "line": "2598",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194549@macro@ADC_SMPR2_SMP8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP8_2",
    "location": {
      "column": "10",
      "line": "2599",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194638@macro@ADC_SMPR2_SMP9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9",
    "location": {
      "column": "10",
      "line": "2600",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194770@macro@ADC_SMPR2_SMP9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_0",
    "location": {
      "column": "10",
      "line": "2601",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194859@macro@ADC_SMPR2_SMP9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_1",
    "location": {
      "column": "10",
      "line": "2602",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@194948@macro@ADC_SMPR2_SMP9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SMPR2_SMP9_2",
    "location": {
      "column": "10",
      "line": "2603",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SMPR2_SMP9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195121@macro@ADC_JOFR1_JOFFSET1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR1_JOFFSET1",
    "location": {
      "column": "10",
      "line": "2606",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JOFR1_JOFFSET1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195323@macro@ADC_JOFR2_JOFFSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR2_JOFFSET2",
    "location": {
      "column": "10",
      "line": "2609",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JOFR2_JOFFSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195525@macro@ADC_JOFR3_JOFFSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR3_JOFFSET3",
    "location": {
      "column": "10",
      "line": "2612",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JOFR3_JOFFSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195727@macro@ADC_JOFR4_JOFFSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JOFR4_JOFFSET4",
    "location": {
      "column": "10",
      "line": "2615",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JOFR4_JOFFSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@195929@macro@ADC_HTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_HTR_HT",
    "location": {
      "column": "10",
      "line": "2618",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_HTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196127@macro@ADC_LTR_LT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_LTR_LT",
    "location": {
      "column": "10",
      "line": "2621",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_LTR_LT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196324@macro@ADC_SQR1_SQ13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13",
    "location": {
      "column": "10",
      "line": "2624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196460@macro@ADC_SQR1_SQ13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_0",
    "location": {
      "column": "10",
      "line": "2625",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196549@macro@ADC_SQR1_SQ13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_1",
    "location": {
      "column": "10",
      "line": "2626",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196638@macro@ADC_SQR1_SQ13_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_2",
    "location": {
      "column": "10",
      "line": "2627",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196727@macro@ADC_SQR1_SQ13_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_3",
    "location": {
      "column": "10",
      "line": "2628",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196816@macro@ADC_SQR1_SQ13_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ13_4",
    "location": {
      "column": "10",
      "line": "2629",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ13_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@196905@macro@ADC_SQR1_SQ14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14",
    "location": {
      "column": "10",
      "line": "2630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197041@macro@ADC_SQR1_SQ14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_0",
    "location": {
      "column": "10",
      "line": "2631",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197130@macro@ADC_SQR1_SQ14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_1",
    "location": {
      "column": "10",
      "line": "2632",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197219@macro@ADC_SQR1_SQ14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_2",
    "location": {
      "column": "10",
      "line": "2633",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197308@macro@ADC_SQR1_SQ14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_3",
    "location": {
      "column": "10",
      "line": "2634",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197397@macro@ADC_SQR1_SQ14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ14_4",
    "location": {
      "column": "10",
      "line": "2635",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197486@macro@ADC_SQR1_SQ15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15",
    "location": {
      "column": "10",
      "line": "2636",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197622@macro@ADC_SQR1_SQ15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_0",
    "location": {
      "column": "10",
      "line": "2637",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197711@macro@ADC_SQR1_SQ15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_1",
    "location": {
      "column": "10",
      "line": "2638",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197800@macro@ADC_SQR1_SQ15_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_2",
    "location": {
      "column": "10",
      "line": "2639",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197889@macro@ADC_SQR1_SQ15_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_3",
    "location": {
      "column": "10",
      "line": "2640",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@197978@macro@ADC_SQR1_SQ15_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ15_4",
    "location": {
      "column": "10",
      "line": "2641",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ15_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198067@macro@ADC_SQR1_SQ16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16",
    "location": {
      "column": "10",
      "line": "2642",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198203@macro@ADC_SQR1_SQ16_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_0",
    "location": {
      "column": "10",
      "line": "2643",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198292@macro@ADC_SQR1_SQ16_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_1",
    "location": {
      "column": "10",
      "line": "2644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198381@macro@ADC_SQR1_SQ16_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_2",
    "location": {
      "column": "10",
      "line": "2645",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198470@macro@ADC_SQR1_SQ16_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_3",
    "location": {
      "column": "10",
      "line": "2646",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198559@macro@ADC_SQR1_SQ16_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_SQ16_4",
    "location": {
      "column": "10",
      "line": "2647",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_SQ16_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198648@macro@ADC_SQR1_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L",
    "location": {
      "column": "10",
      "line": "2648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198777@macro@ADC_SQR1_L_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_0",
    "location": {
      "column": "10",
      "line": "2649",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198866@macro@ADC_SQR1_L_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_1",
    "location": {
      "column": "10",
      "line": "2650",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@198955@macro@ADC_SQR1_L_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_2",
    "location": {
      "column": "10",
      "line": "2651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199044@macro@ADC_SQR1_L_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR1_L_3",
    "location": {
      "column": "10",
      "line": "2652",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR1_L_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199217@macro@ADC_SQR2_SQ7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7",
    "location": {
      "column": "10",
      "line": "2655",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199351@macro@ADC_SQR2_SQ7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_0",
    "location": {
      "column": "10",
      "line": "2656",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199440@macro@ADC_SQR2_SQ7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_1",
    "location": {
      "column": "10",
      "line": "2657",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199529@macro@ADC_SQR2_SQ7_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_2",
    "location": {
      "column": "10",
      "line": "2658",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199618@macro@ADC_SQR2_SQ7_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_3",
    "location": {
      "column": "10",
      "line": "2659",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199707@macro@ADC_SQR2_SQ7_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ7_4",
    "location": {
      "column": "10",
      "line": "2660",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ7_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199796@macro@ADC_SQR2_SQ8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8",
    "location": {
      "column": "10",
      "line": "2661",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@199930@macro@ADC_SQR2_SQ8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_0",
    "location": {
      "column": "10",
      "line": "2662",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200019@macro@ADC_SQR2_SQ8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_1",
    "location": {
      "column": "10",
      "line": "2663",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200108@macro@ADC_SQR2_SQ8_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_2",
    "location": {
      "column": "10",
      "line": "2664",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200197@macro@ADC_SQR2_SQ8_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_3",
    "location": {
      "column": "10",
      "line": "2665",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200286@macro@ADC_SQR2_SQ8_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ8_4",
    "location": {
      "column": "10",
      "line": "2666",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ8_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200375@macro@ADC_SQR2_SQ9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9",
    "location": {
      "column": "10",
      "line": "2667",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200509@macro@ADC_SQR2_SQ9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_0",
    "location": {
      "column": "10",
      "line": "2668",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200598@macro@ADC_SQR2_SQ9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_1",
    "location": {
      "column": "10",
      "line": "2669",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200687@macro@ADC_SQR2_SQ9_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_2",
    "location": {
      "column": "10",
      "line": "2670",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200776@macro@ADC_SQR2_SQ9_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_3",
    "location": {
      "column": "10",
      "line": "2671",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200865@macro@ADC_SQR2_SQ9_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ9_4",
    "location": {
      "column": "10",
      "line": "2672",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ9_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@200954@macro@ADC_SQR2_SQ10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10",
    "location": {
      "column": "10",
      "line": "2673",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201090@macro@ADC_SQR2_SQ10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_0",
    "location": {
      "column": "10",
      "line": "2674",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201179@macro@ADC_SQR2_SQ10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_1",
    "location": {
      "column": "10",
      "line": "2675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201268@macro@ADC_SQR2_SQ10_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_2",
    "location": {
      "column": "10",
      "line": "2676",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201357@macro@ADC_SQR2_SQ10_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_3",
    "location": {
      "column": "10",
      "line": "2677",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201446@macro@ADC_SQR2_SQ10_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ10_4",
    "location": {
      "column": "10",
      "line": "2678",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ10_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201535@macro@ADC_SQR2_SQ11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11",
    "location": {
      "column": "10",
      "line": "2679",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201671@macro@ADC_SQR2_SQ11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_0",
    "location": {
      "column": "10",
      "line": "2680",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201760@macro@ADC_SQR2_SQ11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_1",
    "location": {
      "column": "10",
      "line": "2681",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201849@macro@ADC_SQR2_SQ11_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_2",
    "location": {
      "column": "10",
      "line": "2682",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@201938@macro@ADC_SQR2_SQ11_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_3",
    "location": {
      "column": "10",
      "line": "2683",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202027@macro@ADC_SQR2_SQ11_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ11_4",
    "location": {
      "column": "10",
      "line": "2684",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ11_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202116@macro@ADC_SQR2_SQ12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12",
    "location": {
      "column": "10",
      "line": "2685",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202252@macro@ADC_SQR2_SQ12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_0",
    "location": {
      "column": "10",
      "line": "2686",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202341@macro@ADC_SQR2_SQ12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_1",
    "location": {
      "column": "10",
      "line": "2687",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202430@macro@ADC_SQR2_SQ12_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_2",
    "location": {
      "column": "10",
      "line": "2688",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202519@macro@ADC_SQR2_SQ12_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_3",
    "location": {
      "column": "10",
      "line": "2689",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202608@macro@ADC_SQR2_SQ12_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR2_SQ12_4",
    "location": {
      "column": "10",
      "line": "2690",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR2_SQ12_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202781@macro@ADC_SQR3_SQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1",
    "location": {
      "column": "10",
      "line": "2693",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@202915@macro@ADC_SQR3_SQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_0",
    "location": {
      "column": "10",
      "line": "2694",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203004@macro@ADC_SQR3_SQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_1",
    "location": {
      "column": "10",
      "line": "2695",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203093@macro@ADC_SQR3_SQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_2",
    "location": {
      "column": "10",
      "line": "2696",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203182@macro@ADC_SQR3_SQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_3",
    "location": {
      "column": "10",
      "line": "2697",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203271@macro@ADC_SQR3_SQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ1_4",
    "location": {
      "column": "10",
      "line": "2698",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203360@macro@ADC_SQR3_SQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2",
    "location": {
      "column": "10",
      "line": "2699",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203494@macro@ADC_SQR3_SQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_0",
    "location": {
      "column": "10",
      "line": "2700",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203583@macro@ADC_SQR3_SQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_1",
    "location": {
      "column": "10",
      "line": "2701",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203672@macro@ADC_SQR3_SQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_2",
    "location": {
      "column": "10",
      "line": "2702",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203761@macro@ADC_SQR3_SQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_3",
    "location": {
      "column": "10",
      "line": "2703",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203850@macro@ADC_SQR3_SQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ2_4",
    "location": {
      "column": "10",
      "line": "2704",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@203939@macro@ADC_SQR3_SQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3",
    "location": {
      "column": "10",
      "line": "2705",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204073@macro@ADC_SQR3_SQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_0",
    "location": {
      "column": "10",
      "line": "2706",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204162@macro@ADC_SQR3_SQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_1",
    "location": {
      "column": "10",
      "line": "2707",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204251@macro@ADC_SQR3_SQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_2",
    "location": {
      "column": "10",
      "line": "2708",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204340@macro@ADC_SQR3_SQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_3",
    "location": {
      "column": "10",
      "line": "2709",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204429@macro@ADC_SQR3_SQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ3_4",
    "location": {
      "column": "10",
      "line": "2710",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204518@macro@ADC_SQR3_SQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4",
    "location": {
      "column": "10",
      "line": "2711",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204652@macro@ADC_SQR3_SQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_0",
    "location": {
      "column": "10",
      "line": "2712",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204741@macro@ADC_SQR3_SQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_1",
    "location": {
      "column": "10",
      "line": "2713",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204830@macro@ADC_SQR3_SQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_2",
    "location": {
      "column": "10",
      "line": "2714",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@204919@macro@ADC_SQR3_SQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_3",
    "location": {
      "column": "10",
      "line": "2715",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205008@macro@ADC_SQR3_SQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ4_4",
    "location": {
      "column": "10",
      "line": "2716",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205097@macro@ADC_SQR3_SQ5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5",
    "location": {
      "column": "10",
      "line": "2717",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205231@macro@ADC_SQR3_SQ5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_0",
    "location": {
      "column": "10",
      "line": "2718",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205320@macro@ADC_SQR3_SQ5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_1",
    "location": {
      "column": "10",
      "line": "2719",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205409@macro@ADC_SQR3_SQ5_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_2",
    "location": {
      "column": "10",
      "line": "2720",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205498@macro@ADC_SQR3_SQ5_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_3",
    "location": {
      "column": "10",
      "line": "2721",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205587@macro@ADC_SQR3_SQ5_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ5_4",
    "location": {
      "column": "10",
      "line": "2722",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ5_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205676@macro@ADC_SQR3_SQ6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6",
    "location": {
      "column": "10",
      "line": "2723",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205810@macro@ADC_SQR3_SQ6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_0",
    "location": {
      "column": "10",
      "line": "2724",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205899@macro@ADC_SQR3_SQ6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_1",
    "location": {
      "column": "10",
      "line": "2725",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@205988@macro@ADC_SQR3_SQ6_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_2",
    "location": {
      "column": "10",
      "line": "2726",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206077@macro@ADC_SQR3_SQ6_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_3",
    "location": {
      "column": "10",
      "line": "2727",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206166@macro@ADC_SQR3_SQ6_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SQR3_SQ6_4",
    "location": {
      "column": "10",
      "line": "2728",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_SQR3_SQ6_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206339@macro@ADC_JSQR_JSQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1",
    "location": {
      "column": "10",
      "line": "2731",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206477@macro@ADC_JSQR_JSQ1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_0",
    "location": {
      "column": "10",
      "line": "2732",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206566@macro@ADC_JSQR_JSQ1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_1",
    "location": {
      "column": "10",
      "line": "2733",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206655@macro@ADC_JSQR_JSQ1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_2",
    "location": {
      "column": "10",
      "line": "2734",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206744@macro@ADC_JSQR_JSQ1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_3",
    "location": {
      "column": "10",
      "line": "2735",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206833@macro@ADC_JSQR_JSQ1_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ1_4",
    "location": {
      "column": "10",
      "line": "2736",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ1_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@206922@macro@ADC_JSQR_JSQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2",
    "location": {
      "column": "10",
      "line": "2737",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207058@macro@ADC_JSQR_JSQ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_0",
    "location": {
      "column": "10",
      "line": "2738",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207147@macro@ADC_JSQR_JSQ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_1",
    "location": {
      "column": "10",
      "line": "2739",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207236@macro@ADC_JSQR_JSQ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_2",
    "location": {
      "column": "10",
      "line": "2740",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207325@macro@ADC_JSQR_JSQ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_3",
    "location": {
      "column": "10",
      "line": "2741",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207414@macro@ADC_JSQR_JSQ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ2_4",
    "location": {
      "column": "10",
      "line": "2742",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207503@macro@ADC_JSQR_JSQ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3",
    "location": {
      "column": "10",
      "line": "2743",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207639@macro@ADC_JSQR_JSQ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_0",
    "location": {
      "column": "10",
      "line": "2744",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207728@macro@ADC_JSQR_JSQ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_1",
    "location": {
      "column": "10",
      "line": "2745",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207817@macro@ADC_JSQR_JSQ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_2",
    "location": {
      "column": "10",
      "line": "2746",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207906@macro@ADC_JSQR_JSQ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_3",
    "location": {
      "column": "10",
      "line": "2747",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@207995@macro@ADC_JSQR_JSQ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ3_4",
    "location": {
      "column": "10",
      "line": "2748",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208084@macro@ADC_JSQR_JSQ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4",
    "location": {
      "column": "10",
      "line": "2749",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208220@macro@ADC_JSQR_JSQ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_0",
    "location": {
      "column": "10",
      "line": "2750",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208309@macro@ADC_JSQR_JSQ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_1",
    "location": {
      "column": "10",
      "line": "2751",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208398@macro@ADC_JSQR_JSQ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_2",
    "location": {
      "column": "10",
      "line": "2752",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208487@macro@ADC_JSQR_JSQ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_3",
    "location": {
      "column": "10",
      "line": "2753",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208576@macro@ADC_JSQR_JSQ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JSQ4_4",
    "location": {
      "column": "10",
      "line": "2754",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JSQ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208665@macro@ADC_JSQR_JL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL",
    "location": {
      "column": "10",
      "line": "2755",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208788@macro@ADC_JSQR_JL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_0",
    "location": {
      "column": "10",
      "line": "2756",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@208877@macro@ADC_JSQR_JL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JSQR_JL_1",
    "location": {
      "column": "10",
      "line": "2757",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JSQR_JL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209050@macro@ADC_JDR1_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR1_JDATA",
    "location": {
      "column": "10",
      "line": "2760",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JDR1_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209231@macro@ADC_JDR2_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR2_JDATA",
    "location": {
      "column": "10",
      "line": "2763",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JDR2_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209412@macro@ADC_JDR3_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR3_JDATA",
    "location": {
      "column": "10",
      "line": "2766",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JDR3_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209593@macro@ADC_JDR4_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_JDR4_JDATA",
    "location": {
      "column": "10",
      "line": "2769",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_JDR4_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209774@macro@ADC_DR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_DATA",
    "location": {
      "column": "10",
      "line": "2772",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_DR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@209870@macro@ADC_DR_ADC2DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DR_ADC2DATA",
    "location": {
      "column": "10",
      "line": "2773",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_DR_ADC2DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210047@macro@ADC_CSR_AWD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD1",
    "location": {
      "column": "10",
      "line": "2776",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210156@macro@ADC_CSR_EOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC1",
    "location": {
      "column": "10",
      "line": "2777",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210262@macro@ADC_CSR_JEOC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC1",
    "location": {
      "column": "10",
      "line": "2778",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210385@macro@ADC_CSR_JSTRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT1",
    "location": {
      "column": "10",
      "line": "2779",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210501@macro@ADC_CSR_STRT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT1",
    "location": {
      "column": "10",
      "line": "2780",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210616@macro@ADC_CSR_OVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR1",
    "location": {
      "column": "10",
      "line": "2781",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210722@macro@ADC_CSR_AWD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD2",
    "location": {
      "column": "10",
      "line": "2782",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210831@macro@ADC_CSR_EOC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC2",
    "location": {
      "column": "10",
      "line": "2783",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@210937@macro@ADC_CSR_JEOC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC2",
    "location": {
      "column": "10",
      "line": "2784",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211060@macro@ADC_CSR_JSTRT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT2",
    "location": {
      "column": "10",
      "line": "2785",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211176@macro@ADC_CSR_STRT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT2",
    "location": {
      "column": "10",
      "line": "2786",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211291@macro@ADC_CSR_OVR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR2",
    "location": {
      "column": "10",
      "line": "2787",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211397@macro@ADC_CSR_AWD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_AWD3",
    "location": {
      "column": "10",
      "line": "2788",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_AWD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211506@macro@ADC_CSR_EOC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_EOC3",
    "location": {
      "column": "10",
      "line": "2789",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_EOC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211612@macro@ADC_CSR_JEOC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JEOC3",
    "location": {
      "column": "10",
      "line": "2790",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JEOC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211735@macro@ADC_CSR_JSTRT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_JSTRT3",
    "location": {
      "column": "10",
      "line": "2791",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_JSTRT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211851@macro@ADC_CSR_STRT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_STRT3",
    "location": {
      "column": "10",
      "line": "2792",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_STRT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@211966@macro@ADC_CSR_OVR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_OVR3",
    "location": {
      "column": "10",
      "line": "2793",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_OVR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212096@macro@ADC_CSR_DOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR1",
    "location": {
      "column": "10",
      "line": "2796",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212156@macro@ADC_CSR_DOVR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR2",
    "location": {
      "column": "10",
      "line": "2797",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212216@macro@ADC_CSR_DOVR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CSR_DOVR3",
    "location": {
      "column": "10",
      "line": "2798",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CSR_DOVR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212360@macro@ADC_CCR_MULTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI",
    "location": {
      "column": "10",
      "line": "2801",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212488@macro@ADC_CCR_MULTI_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_0",
    "location": {
      "column": "10",
      "line": "2802",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212577@macro@ADC_CCR_MULTI_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_1",
    "location": {
      "column": "10",
      "line": "2803",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212666@macro@ADC_CCR_MULTI_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_2",
    "location": {
      "column": "10",
      "line": "2804",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212755@macro@ADC_CCR_MULTI_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_3",
    "location": {
      "column": "10",
      "line": "2805",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212844@macro@ADC_CCR_MULTI_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_MULTI_4",
    "location": {
      "column": "10",
      "line": "2806",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_MULTI_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@212933@macro@ADC_CCR_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY",
    "location": {
      "column": "10",
      "line": "2807",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213068@macro@ADC_CCR_DELAY_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_0",
    "location": {
      "column": "10",
      "line": "2808",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213157@macro@ADC_CCR_DELAY_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_1",
    "location": {
      "column": "10",
      "line": "2809",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213246@macro@ADC_CCR_DELAY_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_2",
    "location": {
      "column": "10",
      "line": "2810",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213335@macro@ADC_CCR_DELAY_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DELAY_3",
    "location": {
      "column": "10",
      "line": "2811",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DELAY_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213424@macro@ADC_CCR_DDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DDS",
    "location": {
      "column": "10",
      "line": "2812",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213546@macro@ADC_CCR_DMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA",
    "location": {
      "column": "10",
      "line": "2813",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213687@macro@ADC_CCR_DMA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_0",
    "location": {
      "column": "10",
      "line": "2814",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213776@macro@ADC_CCR_DMA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_DMA_1",
    "location": {
      "column": "10",
      "line": "2815",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_DMA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213865@macro@ADC_CCR_ADCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE",
    "location": {
      "column": "10",
      "line": "2816",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@213983@macro@ADC_CCR_ADCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_0",
    "location": {
      "column": "10",
      "line": "2817",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214072@macro@ADC_CCR_ADCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_ADCPRE_1",
    "location": {
      "column": "10",
      "line": "2818",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_ADCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214161@macro@ADC_CCR_VBATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_VBATE",
    "location": {
      "column": "10",
      "line": "2819",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_VBATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214256@macro@ADC_CCR_TSVREFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CCR_TSVREFE",
    "location": {
      "column": "10",
      "line": "2820",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CCR_TSVREFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214461@macro@ADC_CDR_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA1",
    "location": {
      "column": "10",
      "line": "2823",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CDR_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@214586@macro@ADC_CDR_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_CDR_DATA2",
    "location": {
      "column": "10",
      "line": "2824",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ADC_CDR_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215246@macro@CAN_MCR_INRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_INRQ",
    "location": {
      "column": "10",
      "line": "2833",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_INRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215352@macro@CAN_MCR_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_SLEEP",
    "location": {
      "column": "10",
      "line": "2834",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215454@macro@CAN_MCR_TXFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TXFP",
    "location": {
      "column": "10",
      "line": "2835",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_TXFP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215560@macro@CAN_MCR_RFLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RFLM",
    "location": {
      "column": "10",
      "line": "2836",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_RFLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215668@macro@CAN_MCR_NART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_NART",
    "location": {
      "column": "10",
      "line": "2837",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_NART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215779@macro@CAN_MCR_AWUM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_AWUM",
    "location": {
      "column": "10",
      "line": "2838",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_AWUM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215884@macro@CAN_MCR_ABOM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_ABOM",
    "location": {
      "column": "10",
      "line": "2839",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_ABOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@215996@macro@CAN_MCR_TTCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_TTCM",
    "location": {
      "column": "10",
      "line": "2840",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_TTCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216113@macro@CAN_MCR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MCR_RESET",
    "location": {
      "column": "10",
      "line": "2841",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MCR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216308@macro@CAN_MSR_INAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_INAK",
    "location": {
      "column": "10",
      "line": "2844",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_INAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216418@macro@CAN_MSR_SLAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAK",
    "location": {
      "column": "10",
      "line": "2845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SLAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216519@macro@CAN_MSR_ERRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_ERRI",
    "location": {
      "column": "10",
      "line": "2846",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_ERRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216618@macro@CAN_MSR_WKUI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_WKUI",
    "location": {
      "column": "10",
      "line": "2847",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_WKUI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216718@macro@CAN_MSR_SLAKI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SLAKI",
    "location": {
      "column": "10",
      "line": "2848",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SLAKI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216829@macro@CAN_MSR_TXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_TXM",
    "location": {
      "column": "10",
      "line": "2849",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_TXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@216926@macro@CAN_MSR_RXM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RXM",
    "location": {
      "column": "10",
      "line": "2850",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_RXM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217022@macro@CAN_MSR_SAMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_SAMP",
    "location": {
      "column": "10",
      "line": "2851",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_SAMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217123@macro@CAN_MSR_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_MSR_RX",
    "location": {
      "column": "10",
      "line": "2852",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_MSR_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217304@macro@CAN_TSR_RQCP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP0",
    "location": {
      "column": "10",
      "line": "2855",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217414@macro@CAN_TSR_TXOK0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK0",
    "location": {
      "column": "10",
      "line": "2856",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217525@macro@CAN_TSR_ALST0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST0",
    "location": {
      "column": "10",
      "line": "2857",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217638@macro@CAN_TSR_TERR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR0",
    "location": {
      "column": "10",
      "line": "2858",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217752@macro@CAN_TSR_ABRQ0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ0",
    "location": {
      "column": "10",
      "line": "2859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217862@macro@CAN_TSR_RQCP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP1",
    "location": {
      "column": "10",
      "line": "2860",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@217972@macro@CAN_TSR_TXOK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK1",
    "location": {
      "column": "10",
      "line": "2861",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218083@macro@CAN_TSR_ALST1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST1",
    "location": {
      "column": "10",
      "line": "2862",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218196@macro@CAN_TSR_TERR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR1",
    "location": {
      "column": "10",
      "line": "2863",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218310@macro@CAN_TSR_ABRQ1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ1",
    "location": {
      "column": "10",
      "line": "2864",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218421@macro@CAN_TSR_RQCP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_RQCP2",
    "location": {
      "column": "10",
      "line": "2865",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_RQCP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218531@macro@CAN_TSR_TXOK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TXOK2",
    "location": {
      "column": "10",
      "line": "2866",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TXOK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218643@macro@CAN_TSR_ALST2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ALST2",
    "location": {
      "column": "10",
      "line": "2867",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ALST2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218757@macro@CAN_TSR_TERR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TERR2",
    "location": {
      "column": "10",
      "line": "2868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TERR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218872@macro@CAN_TSR_ABRQ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_ABRQ2",
    "location": {
      "column": "10",
      "line": "2869",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_ABRQ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@218983@macro@CAN_TSR_CODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_CODE",
    "location": {
      "column": "10",
      "line": "2870",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_CODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219081@macro@CAN_TSR_TME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME",
    "location": {
      "column": "10",
      "line": "2872",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219178@macro@CAN_TSR_TME0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME0",
    "location": {
      "column": "10",
      "line": "2873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219286@macro@CAN_TSR_TME1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME1",
    "location": {
      "column": "10",
      "line": "2874",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219394@macro@CAN_TSR_TME2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_TME2",
    "location": {
      "column": "10",
      "line": "2875",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_TME2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219504@macro@CAN_TSR_LOW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW",
    "location": {
      "column": "10",
      "line": "2877",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219601@macro@CAN_TSR_LOW0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW0",
    "location": {
      "column": "10",
      "line": "2878",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219719@macro@CAN_TSR_LOW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW1",
    "location": {
      "column": "10",
      "line": "2879",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@219837@macro@CAN_TSR_LOW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TSR_LOW2",
    "location": {
      "column": "10",
      "line": "2880",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TSR_LOW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220039@macro@CAN_RF0R_FMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FMP0",
    "location": {
      "column": "10",
      "line": "2883",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220145@macro@CAN_RF0R_FULL0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FULL0",
    "location": {
      "column": "10",
      "line": "2884",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FULL0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220240@macro@CAN_RF0R_FOVR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_FOVR0",
    "location": {
      "column": "10",
      "line": "2885",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_FOVR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220338@macro@CAN_RF0R_RFOM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF0R_RFOM0",
    "location": {
      "column": "10",
      "line": "2886",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF0R_RFOM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220535@macro@CAN_RF1R_FMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FMP1",
    "location": {
      "column": "10",
      "line": "2889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220641@macro@CAN_RF1R_FULL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FULL1",
    "location": {
      "column": "10",
      "line": "2890",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FULL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220736@macro@CAN_RF1R_FOVR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_FOVR1",
    "location": {
      "column": "10",
      "line": "2891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_FOVR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@220834@macro@CAN_RF1R_RFOM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RF1R_RFOM1",
    "location": {
      "column": "10",
      "line": "2892",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RF1R_RFOM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221031@macro@CAN_IER_TMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_TMEIE",
    "location": {
      "column": "10",
      "line": "2895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_TMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221154@macro@CAN_IER_FMPIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE0",
    "location": {
      "column": "10",
      "line": "2896",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_FMPIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221275@macro@CAN_IER_FFIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE0",
    "location": {
      "column": "10",
      "line": "2897",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_FFIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221385@macro@CAN_IER_FOVIE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE0",
    "location": {
      "column": "10",
      "line": "2898",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_FOVIE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221498@macro@CAN_IER_FMPIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FMPIE1",
    "location": {
      "column": "10",
      "line": "2899",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_FMPIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221619@macro@CAN_IER_FFIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FFIE1",
    "location": {
      "column": "10",
      "line": "2900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_FFIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221729@macro@CAN_IER_FOVIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_FOVIE1",
    "location": {
      "column": "10",
      "line": "2901",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_FOVIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221842@macro@CAN_IER_EWGIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EWGIE",
    "location": {
      "column": "10",
      "line": "2902",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_EWGIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@221956@macro@CAN_IER_EPVIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_EPVIE",
    "location": {
      "column": "10",
      "line": "2903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_EPVIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222070@macro@CAN_IER_BOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_BOFIE",
    "location": {
      "column": "10",
      "line": "2904",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_BOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222178@macro@CAN_IER_LECIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_LECIE",
    "location": {
      "column": "10",
      "line": "2905",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_LECIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222294@macro@CAN_IER_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_ERRIE",
    "location": {
      "column": "10",
      "line": "2906",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222400@macro@CAN_IER_WKUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_WKUIE",
    "location": {
      "column": "10",
      "line": "2907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_WKUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222507@macro@CAN_IER_SLKIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IER_SLKIE",
    "location": {
      "column": "10",
      "line": "2908",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_IER_SLKIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222697@macro@CAN_ESR_EWGF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EWGF",
    "location": {
      "column": "10",
      "line": "2911",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_EWGF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222799@macro@CAN_ESR_EPVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_EPVF",
    "location": {
      "column": "10",
      "line": "2912",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_EPVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222901@macro@CAN_ESR_BOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_BOFF",
    "location": {
      "column": "10",
      "line": "2913",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_BOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@222999@macro@CAN_ESR_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC",
    "location": {
      "column": "10",
      "line": "2915",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223114@macro@CAN_ESR_LEC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_0",
    "location": {
      "column": "10",
      "line": "2916",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223203@macro@CAN_ESR_LEC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_1",
    "location": {
      "column": "10",
      "line": "2917",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223292@macro@CAN_ESR_LEC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_LEC_2",
    "location": {
      "column": "10",
      "line": "2918",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_LEC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223383@macro@CAN_ESR_TEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_TEC",
    "location": {
      "column": "10",
      "line": "2920",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_TEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223525@macro@CAN_ESR_REC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ESR_REC",
    "location": {
      "column": "10",
      "line": "2921",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_ESR_REC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223714@macro@CAN_BTR_BRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_BRP",
    "location": {
      "column": "10",
      "line": "2924",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_BTR_BRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223817@macro@CAN_BTR_TS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS1",
    "location": {
      "column": "10",
      "line": "2925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_BTR_TS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@223915@macro@CAN_BTR_TS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_TS2",
    "location": {
      "column": "10",
      "line": "2926",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_BTR_TS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224013@macro@CAN_BTR_SJW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SJW",
    "location": {
      "column": "10",
      "line": "2927",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_BTR_SJW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224125@macro@CAN_BTR_LBKM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_LBKM",
    "location": {
      "column": "10",
      "line": "2928",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_BTR_LBKM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224231@macro@CAN_BTR_SILM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BTR_SILM",
    "location": {
      "column": "10",
      "line": "2929",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_BTR_SILM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224436@macro@CAN_TI0R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_TXRQ",
    "location": {
      "column": "10",
      "line": "2933",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224544@macro@CAN_TI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_RTR",
    "location": {
      "column": "10",
      "line": "2934",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224655@macro@CAN_TI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_IDE",
    "location": {
      "column": "10",
      "line": "2935",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224759@macro@CAN_TI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_EXID",
    "location": {
      "column": "10",
      "line": "2936",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@224862@macro@CAN_TI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI0R_STID",
    "location": {
      "column": "10",
      "line": "2937",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225072@macro@CAN_TDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_DLC",
    "location": {
      "column": "10",
      "line": "2940",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225172@macro@CAN_TDT0R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TGT",
    "location": {
      "column": "10",
      "line": "2941",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225276@macro@CAN_TDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT0R_TIME",
    "location": {
      "column": "10",
      "line": "2942",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225462@macro@CAN_TDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "2945",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225557@macro@CAN_TDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "2946",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225652@macro@CAN_TDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "2947",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225747@macro@CAN_TDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "2948",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@225926@macro@CAN_TDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "2951",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226021@macro@CAN_TDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "2952",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226116@macro@CAN_TDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "2953",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226211@macro@CAN_TDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "2954",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226390@macro@CAN_TI1R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_TXRQ",
    "location": {
      "column": "10",
      "line": "2957",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226498@macro@CAN_TI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_RTR",
    "location": {
      "column": "10",
      "line": "2958",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226609@macro@CAN_TI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_IDE",
    "location": {
      "column": "10",
      "line": "2959",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226713@macro@CAN_TI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_EXID",
    "location": {
      "column": "10",
      "line": "2960",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@226816@macro@CAN_TI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI1R_STID",
    "location": {
      "column": "10",
      "line": "2961",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227026@macro@CAN_TDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_DLC",
    "location": {
      "column": "10",
      "line": "2964",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227126@macro@CAN_TDT1R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TGT",
    "location": {
      "column": "10",
      "line": "2965",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227230@macro@CAN_TDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT1R_TIME",
    "location": {
      "column": "10",
      "line": "2966",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227416@macro@CAN_TDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "2969",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227511@macro@CAN_TDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "2970",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227606@macro@CAN_TDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "2971",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227701@macro@CAN_TDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "2972",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227880@macro@CAN_TDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "2975",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@227975@macro@CAN_TDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "2976",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228070@macro@CAN_TDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "2977",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228165@macro@CAN_TDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "2978",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228344@macro@CAN_TI2R_TXRQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_TXRQ",
    "location": {
      "column": "10",
      "line": "2981",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_TXRQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228452@macro@CAN_TI2R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_RTR",
    "location": {
      "column": "10",
      "line": "2982",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228563@macro@CAN_TI2R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_IDE",
    "location": {
      "column": "10",
      "line": "2983",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228667@macro@CAN_TI2R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_EXID",
    "location": {
      "column": "10",
      "line": "2984",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228770@macro@CAN_TI2R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TI2R_STID",
    "location": {
      "column": "10",
      "line": "2985",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TI2R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@228982@macro@CAN_TDT2R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_DLC",
    "location": {
      "column": "10",
      "line": "2988",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229082@macro@CAN_TDT2R_TGT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TGT",
    "location": {
      "column": "10",
      "line": "2989",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_TGT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229186@macro@CAN_TDT2R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDT2R_TIME",
    "location": {
      "column": "10",
      "line": "2990",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDT2R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229372@macro@CAN_TDL2R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA0",
    "location": {
      "column": "10",
      "line": "2993",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229467@macro@CAN_TDL2R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA1",
    "location": {
      "column": "10",
      "line": "2994",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229562@macro@CAN_TDL2R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA2",
    "location": {
      "column": "10",
      "line": "2995",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229657@macro@CAN_TDL2R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDL2R_DATA3",
    "location": {
      "column": "10",
      "line": "2996",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDL2R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229836@macro@CAN_TDH2R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA4",
    "location": {
      "column": "10",
      "line": "2999",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@229931@macro@CAN_TDH2R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA5",
    "location": {
      "column": "10",
      "line": "3000",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230026@macro@CAN_TDH2R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA6",
    "location": {
      "column": "10",
      "line": "3001",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230121@macro@CAN_TDH2R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TDH2R_DATA7",
    "location": {
      "column": "10",
      "line": "3002",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_TDH2R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230300@macro@CAN_RI0R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_RTR",
    "location": {
      "column": "10",
      "line": "3005",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230411@macro@CAN_RI0R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_IDE",
    "location": {
      "column": "10",
      "line": "3006",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230515@macro@CAN_RI0R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_EXID",
    "location": {
      "column": "10",
      "line": "3007",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230618@macro@CAN_RI0R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI0R_STID",
    "location": {
      "column": "10",
      "line": "3008",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI0R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230828@macro@CAN_RDT0R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_DLC",
    "location": {
      "column": "10",
      "line": "3011",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@230928@macro@CAN_RDT0R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_FMI",
    "location": {
      "column": "10",
      "line": "3012",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231030@macro@CAN_RDT0R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT0R_TIME",
    "location": {
      "column": "10",
      "line": "3013",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDT0R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231216@macro@CAN_RDL0R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA0",
    "location": {
      "column": "10",
      "line": "3016",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231311@macro@CAN_RDL0R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA1",
    "location": {
      "column": "10",
      "line": "3017",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231406@macro@CAN_RDL0R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA2",
    "location": {
      "column": "10",
      "line": "3018",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231501@macro@CAN_RDL0R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL0R_DATA3",
    "location": {
      "column": "10",
      "line": "3019",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL0R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231680@macro@CAN_RDH0R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA4",
    "location": {
      "column": "10",
      "line": "3022",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231775@macro@CAN_RDH0R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA5",
    "location": {
      "column": "10",
      "line": "3023",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231870@macro@CAN_RDH0R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA6",
    "location": {
      "column": "10",
      "line": "3024",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@231965@macro@CAN_RDH0R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH0R_DATA7",
    "location": {
      "column": "10",
      "line": "3025",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH0R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232144@macro@CAN_RI1R_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_RTR",
    "location": {
      "column": "10",
      "line": "3028",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232255@macro@CAN_RI1R_IDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_IDE",
    "location": {
      "column": "10",
      "line": "3029",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_IDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232359@macro@CAN_RI1R_EXID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_EXID",
    "location": {
      "column": "10",
      "line": "3030",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_EXID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232462@macro@CAN_RI1R_STID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RI1R_STID",
    "location": {
      "column": "10",
      "line": "3031",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RI1R_STID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232672@macro@CAN_RDT1R_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_DLC",
    "location": {
      "column": "10",
      "line": "3034",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232772@macro@CAN_RDT1R_FMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_FMI",
    "location": {
      "column": "10",
      "line": "3035",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_FMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@232874@macro@CAN_RDT1R_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDT1R_TIME",
    "location": {
      "column": "10",
      "line": "3036",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDT1R_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233060@macro@CAN_RDL1R_DATA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA0",
    "location": {
      "column": "10",
      "line": "3039",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233155@macro@CAN_RDL1R_DATA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA1",
    "location": {
      "column": "10",
      "line": "3040",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233250@macro@CAN_RDL1R_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA2",
    "location": {
      "column": "10",
      "line": "3041",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233345@macro@CAN_RDL1R_DATA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDL1R_DATA3",
    "location": {
      "column": "10",
      "line": "3042",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDL1R_DATA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233524@macro@CAN_RDH1R_DATA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA4",
    "location": {
      "column": "10",
      "line": "3045",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233619@macro@CAN_RDH1R_DATA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA5",
    "location": {
      "column": "10",
      "line": "3046",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233714@macro@CAN_RDH1R_DATA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA6",
    "location": {
      "column": "10",
      "line": "3047",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@233809@macro@CAN_RDH1R_DATA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RDH1R_DATA7",
    "location": {
      "column": "10",
      "line": "3048",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_RDH1R_DATA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234017@macro@CAN_FMR_FINIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FMR_FINIT",
    "location": {
      "column": "10",
      "line": "3052",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FMR_FINIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234201@macro@CAN_FM1R_FBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM",
    "location": {
      "column": "10",
      "line": "3055",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234296@macro@CAN_FM1R_FBM0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM0",
    "location": {
      "column": "10",
      "line": "3056",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234402@macro@CAN_FM1R_FBM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM1",
    "location": {
      "column": "10",
      "line": "3057",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234508@macro@CAN_FM1R_FBM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM2",
    "location": {
      "column": "10",
      "line": "3058",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234614@macro@CAN_FM1R_FBM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM3",
    "location": {
      "column": "10",
      "line": "3059",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234720@macro@CAN_FM1R_FBM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM4",
    "location": {
      "column": "10",
      "line": "3060",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234826@macro@CAN_FM1R_FBM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM5",
    "location": {
      "column": "10",
      "line": "3061",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@234932@macro@CAN_FM1R_FBM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM6",
    "location": {
      "column": "10",
      "line": "3062",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235038@macro@CAN_FM1R_FBM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM7",
    "location": {
      "column": "10",
      "line": "3063",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235144@macro@CAN_FM1R_FBM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM8",
    "location": {
      "column": "10",
      "line": "3064",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235250@macro@CAN_FM1R_FBM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM9",
    "location": {
      "column": "10",
      "line": "3065",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235356@macro@CAN_FM1R_FBM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM10",
    "location": {
      "column": "10",
      "line": "3066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235463@macro@CAN_FM1R_FBM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM11",
    "location": {
      "column": "10",
      "line": "3067",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235570@macro@CAN_FM1R_FBM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM12",
    "location": {
      "column": "10",
      "line": "3068",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235677@macro@CAN_FM1R_FBM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FM1R_FBM13",
    "location": {
      "column": "10",
      "line": "3069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FM1R_FBM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235868@macro@CAN_FS1R_FSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC",
    "location": {
      "column": "10",
      "line": "3072",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@235978@macro@CAN_FS1R_FSC0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC0",
    "location": {
      "column": "10",
      "line": "3073",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236094@macro@CAN_FS1R_FSC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC1",
    "location": {
      "column": "10",
      "line": "3074",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236210@macro@CAN_FS1R_FSC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC2",
    "location": {
      "column": "10",
      "line": "3075",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236326@macro@CAN_FS1R_FSC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC3",
    "location": {
      "column": "10",
      "line": "3076",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236442@macro@CAN_FS1R_FSC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC4",
    "location": {
      "column": "10",
      "line": "3077",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236558@macro@CAN_FS1R_FSC5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC5",
    "location": {
      "column": "10",
      "line": "3078",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236674@macro@CAN_FS1R_FSC6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC6",
    "location": {
      "column": "10",
      "line": "3079",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236790@macro@CAN_FS1R_FSC7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC7",
    "location": {
      "column": "10",
      "line": "3080",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@236906@macro@CAN_FS1R_FSC8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC8",
    "location": {
      "column": "10",
      "line": "3081",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237022@macro@CAN_FS1R_FSC9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC9",
    "location": {
      "column": "10",
      "line": "3082",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237138@macro@CAN_FS1R_FSC10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC10",
    "location": {
      "column": "10",
      "line": "3083",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237255@macro@CAN_FS1R_FSC11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC11",
    "location": {
      "column": "10",
      "line": "3084",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237372@macro@CAN_FS1R_FSC12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC12",
    "location": {
      "column": "10",
      "line": "3085",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237489@macro@CAN_FS1R_FSC13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FS1R_FSC13",
    "location": {
      "column": "10",
      "line": "3086",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FS1R_FSC13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237690@macro@CAN_FFA1R_FFA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA",
    "location": {
      "column": "10",
      "line": "3089",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237796@macro@CAN_FFA1R_FFA0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA0",
    "location": {
      "column": "10",
      "line": "3090",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@237915@macro@CAN_FFA1R_FFA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA1",
    "location": {
      "column": "10",
      "line": "3091",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238034@macro@CAN_FFA1R_FFA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA2",
    "location": {
      "column": "10",
      "line": "3092",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238153@macro@CAN_FFA1R_FFA3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA3",
    "location": {
      "column": "10",
      "line": "3093",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238272@macro@CAN_FFA1R_FFA4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA4",
    "location": {
      "column": "10",
      "line": "3094",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238391@macro@CAN_FFA1R_FFA5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA5",
    "location": {
      "column": "10",
      "line": "3095",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238510@macro@CAN_FFA1R_FFA6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA6",
    "location": {
      "column": "10",
      "line": "3096",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238629@macro@CAN_FFA1R_FFA7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA7",
    "location": {
      "column": "10",
      "line": "3097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238748@macro@CAN_FFA1R_FFA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA8",
    "location": {
      "column": "10",
      "line": "3098",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238867@macro@CAN_FFA1R_FFA9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA9",
    "location": {
      "column": "10",
      "line": "3099",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@238986@macro@CAN_FFA1R_FFA10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA10",
    "location": {
      "column": "10",
      "line": "3100",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239106@macro@CAN_FFA1R_FFA11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA11",
    "location": {
      "column": "10",
      "line": "3101",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239226@macro@CAN_FFA1R_FFA12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA12",
    "location": {
      "column": "10",
      "line": "3102",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239346@macro@CAN_FFA1R_FFA13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FFA1R_FFA13",
    "location": {
      "column": "10",
      "line": "3103",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FFA1R_FFA13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239550@macro@CAN_FA1R_FACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT",
    "location": {
      "column": "10",
      "line": "3106",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239647@macro@CAN_FA1R_FACT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT0",
    "location": {
      "column": "10",
      "line": "3107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239746@macro@CAN_FA1R_FACT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT1",
    "location": {
      "column": "10",
      "line": "3108",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239845@macro@CAN_FA1R_FACT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT2",
    "location": {
      "column": "10",
      "line": "3109",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@239944@macro@CAN_FA1R_FACT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT3",
    "location": {
      "column": "10",
      "line": "3110",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240043@macro@CAN_FA1R_FACT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT4",
    "location": {
      "column": "10",
      "line": "3111",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240142@macro@CAN_FA1R_FACT5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT5",
    "location": {
      "column": "10",
      "line": "3112",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240241@macro@CAN_FA1R_FACT6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT6",
    "location": {
      "column": "10",
      "line": "3113",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240340@macro@CAN_FA1R_FACT7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT7",
    "location": {
      "column": "10",
      "line": "3114",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240439@macro@CAN_FA1R_FACT8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT8",
    "location": {
      "column": "10",
      "line": "3115",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240538@macro@CAN_FA1R_FACT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT9",
    "location": {
      "column": "10",
      "line": "3116",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240637@macro@CAN_FA1R_FACT10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT10",
    "location": {
      "column": "10",
      "line": "3117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240737@macro@CAN_FA1R_FACT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT11",
    "location": {
      "column": "10",
      "line": "3118",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240837@macro@CAN_FA1R_FACT12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT12",
    "location": {
      "column": "10",
      "line": "3119",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@240937@macro@CAN_FA1R_FACT13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FA1R_FACT13",
    "location": {
      "column": "10",
      "line": "3120",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_FA1R_FACT13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241121@macro@CAN_F0R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB0",
    "location": {
      "column": "10",
      "line": "3123",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241217@macro@CAN_F0R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB1",
    "location": {
      "column": "10",
      "line": "3124",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241313@macro@CAN_F0R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB2",
    "location": {
      "column": "10",
      "line": "3125",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241409@macro@CAN_F0R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB3",
    "location": {
      "column": "10",
      "line": "3126",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241505@macro@CAN_F0R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB4",
    "location": {
      "column": "10",
      "line": "3127",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241601@macro@CAN_F0R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB5",
    "location": {
      "column": "10",
      "line": "3128",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241697@macro@CAN_F0R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB6",
    "location": {
      "column": "10",
      "line": "3129",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241793@macro@CAN_F0R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB7",
    "location": {
      "column": "10",
      "line": "3130",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241889@macro@CAN_F0R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB8",
    "location": {
      "column": "10",
      "line": "3131",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@241985@macro@CAN_F0R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB9",
    "location": {
      "column": "10",
      "line": "3132",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242081@macro@CAN_F0R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB10",
    "location": {
      "column": "10",
      "line": "3133",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242178@macro@CAN_F0R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB11",
    "location": {
      "column": "10",
      "line": "3134",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242275@macro@CAN_F0R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB12",
    "location": {
      "column": "10",
      "line": "3135",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242372@macro@CAN_F0R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB13",
    "location": {
      "column": "10",
      "line": "3136",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242469@macro@CAN_F0R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB14",
    "location": {
      "column": "10",
      "line": "3137",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242566@macro@CAN_F0R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB15",
    "location": {
      "column": "10",
      "line": "3138",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242663@macro@CAN_F0R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB16",
    "location": {
      "column": "10",
      "line": "3139",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242760@macro@CAN_F0R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB17",
    "location": {
      "column": "10",
      "line": "3140",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242857@macro@CAN_F0R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB18",
    "location": {
      "column": "10",
      "line": "3141",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@242954@macro@CAN_F0R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB19",
    "location": {
      "column": "10",
      "line": "3142",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243051@macro@CAN_F0R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB20",
    "location": {
      "column": "10",
      "line": "3143",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243148@macro@CAN_F0R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB21",
    "location": {
      "column": "10",
      "line": "3144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243245@macro@CAN_F0R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB22",
    "location": {
      "column": "10",
      "line": "3145",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243342@macro@CAN_F0R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB23",
    "location": {
      "column": "10",
      "line": "3146",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243439@macro@CAN_F0R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB24",
    "location": {
      "column": "10",
      "line": "3147",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243536@macro@CAN_F0R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB25",
    "location": {
      "column": "10",
      "line": "3148",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243633@macro@CAN_F0R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB26",
    "location": {
      "column": "10",
      "line": "3149",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243730@macro@CAN_F0R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB27",
    "location": {
      "column": "10",
      "line": "3150",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243827@macro@CAN_F0R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB28",
    "location": {
      "column": "10",
      "line": "3151",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@243924@macro@CAN_F0R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB29",
    "location": {
      "column": "10",
      "line": "3152",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244021@macro@CAN_F0R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB30",
    "location": {
      "column": "10",
      "line": "3153",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244118@macro@CAN_F0R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R1_FB31",
    "location": {
      "column": "10",
      "line": "3154",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244299@macro@CAN_F1R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB0",
    "location": {
      "column": "10",
      "line": "3157",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244395@macro@CAN_F1R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB1",
    "location": {
      "column": "10",
      "line": "3158",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244491@macro@CAN_F1R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB2",
    "location": {
      "column": "10",
      "line": "3159",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244587@macro@CAN_F1R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB3",
    "location": {
      "column": "10",
      "line": "3160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244683@macro@CAN_F1R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB4",
    "location": {
      "column": "10",
      "line": "3161",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244779@macro@CAN_F1R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB5",
    "location": {
      "column": "10",
      "line": "3162",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244875@macro@CAN_F1R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB6",
    "location": {
      "column": "10",
      "line": "3163",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@244971@macro@CAN_F1R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB7",
    "location": {
      "column": "10",
      "line": "3164",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245067@macro@CAN_F1R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB8",
    "location": {
      "column": "10",
      "line": "3165",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245163@macro@CAN_F1R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB9",
    "location": {
      "column": "10",
      "line": "3166",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245259@macro@CAN_F1R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB10",
    "location": {
      "column": "10",
      "line": "3167",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245356@macro@CAN_F1R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB11",
    "location": {
      "column": "10",
      "line": "3168",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245453@macro@CAN_F1R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB12",
    "location": {
      "column": "10",
      "line": "3169",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245550@macro@CAN_F1R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB13",
    "location": {
      "column": "10",
      "line": "3170",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245647@macro@CAN_F1R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB14",
    "location": {
      "column": "10",
      "line": "3171",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245744@macro@CAN_F1R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB15",
    "location": {
      "column": "10",
      "line": "3172",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245841@macro@CAN_F1R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB16",
    "location": {
      "column": "10",
      "line": "3173",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@245938@macro@CAN_F1R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB17",
    "location": {
      "column": "10",
      "line": "3174",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246035@macro@CAN_F1R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB18",
    "location": {
      "column": "10",
      "line": "3175",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246132@macro@CAN_F1R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB19",
    "location": {
      "column": "10",
      "line": "3176",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246229@macro@CAN_F1R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB20",
    "location": {
      "column": "10",
      "line": "3177",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246326@macro@CAN_F1R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB21",
    "location": {
      "column": "10",
      "line": "3178",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246423@macro@CAN_F1R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB22",
    "location": {
      "column": "10",
      "line": "3179",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246520@macro@CAN_F1R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB23",
    "location": {
      "column": "10",
      "line": "3180",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246617@macro@CAN_F1R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB24",
    "location": {
      "column": "10",
      "line": "3181",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246714@macro@CAN_F1R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB25",
    "location": {
      "column": "10",
      "line": "3182",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246811@macro@CAN_F1R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB26",
    "location": {
      "column": "10",
      "line": "3183",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@246908@macro@CAN_F1R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB27",
    "location": {
      "column": "10",
      "line": "3184",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247005@macro@CAN_F1R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB28",
    "location": {
      "column": "10",
      "line": "3185",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247102@macro@CAN_F1R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB29",
    "location": {
      "column": "10",
      "line": "3186",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247199@macro@CAN_F1R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB30",
    "location": {
      "column": "10",
      "line": "3187",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247296@macro@CAN_F1R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R1_FB31",
    "location": {
      "column": "10",
      "line": "3188",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247477@macro@CAN_F2R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB0",
    "location": {
      "column": "10",
      "line": "3191",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247573@macro@CAN_F2R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB1",
    "location": {
      "column": "10",
      "line": "3192",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247669@macro@CAN_F2R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB2",
    "location": {
      "column": "10",
      "line": "3193",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247765@macro@CAN_F2R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB3",
    "location": {
      "column": "10",
      "line": "3194",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247861@macro@CAN_F2R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB4",
    "location": {
      "column": "10",
      "line": "3195",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@247957@macro@CAN_F2R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB5",
    "location": {
      "column": "10",
      "line": "3196",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248053@macro@CAN_F2R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB6",
    "location": {
      "column": "10",
      "line": "3197",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248149@macro@CAN_F2R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB7",
    "location": {
      "column": "10",
      "line": "3198",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248245@macro@CAN_F2R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB8",
    "location": {
      "column": "10",
      "line": "3199",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248341@macro@CAN_F2R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB9",
    "location": {
      "column": "10",
      "line": "3200",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248437@macro@CAN_F2R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB10",
    "location": {
      "column": "10",
      "line": "3201",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248534@macro@CAN_F2R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB11",
    "location": {
      "column": "10",
      "line": "3202",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248631@macro@CAN_F2R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB12",
    "location": {
      "column": "10",
      "line": "3203",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248728@macro@CAN_F2R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB13",
    "location": {
      "column": "10",
      "line": "3204",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248825@macro@CAN_F2R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB14",
    "location": {
      "column": "10",
      "line": "3205",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@248922@macro@CAN_F2R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB15",
    "location": {
      "column": "10",
      "line": "3206",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249019@macro@CAN_F2R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB16",
    "location": {
      "column": "10",
      "line": "3207",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249116@macro@CAN_F2R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB17",
    "location": {
      "column": "10",
      "line": "3208",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249213@macro@CAN_F2R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB18",
    "location": {
      "column": "10",
      "line": "3209",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249310@macro@CAN_F2R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB19",
    "location": {
      "column": "10",
      "line": "3210",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249407@macro@CAN_F2R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB20",
    "location": {
      "column": "10",
      "line": "3211",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249504@macro@CAN_F2R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB21",
    "location": {
      "column": "10",
      "line": "3212",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249601@macro@CAN_F2R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB22",
    "location": {
      "column": "10",
      "line": "3213",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249698@macro@CAN_F2R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB23",
    "location": {
      "column": "10",
      "line": "3214",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249795@macro@CAN_F2R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB24",
    "location": {
      "column": "10",
      "line": "3215",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249892@macro@CAN_F2R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB25",
    "location": {
      "column": "10",
      "line": "3216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@249989@macro@CAN_F2R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB26",
    "location": {
      "column": "10",
      "line": "3217",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250086@macro@CAN_F2R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB27",
    "location": {
      "column": "10",
      "line": "3218",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250183@macro@CAN_F2R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB28",
    "location": {
      "column": "10",
      "line": "3219",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250280@macro@CAN_F2R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB29",
    "location": {
      "column": "10",
      "line": "3220",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250377@macro@CAN_F2R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB30",
    "location": {
      "column": "10",
      "line": "3221",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250474@macro@CAN_F2R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R1_FB31",
    "location": {
      "column": "10",
      "line": "3222",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250655@macro@CAN_F3R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB0",
    "location": {
      "column": "10",
      "line": "3225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250751@macro@CAN_F3R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB1",
    "location": {
      "column": "10",
      "line": "3226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250847@macro@CAN_F3R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB2",
    "location": {
      "column": "10",
      "line": "3227",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@250943@macro@CAN_F3R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB3",
    "location": {
      "column": "10",
      "line": "3228",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251039@macro@CAN_F3R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB4",
    "location": {
      "column": "10",
      "line": "3229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251135@macro@CAN_F3R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB5",
    "location": {
      "column": "10",
      "line": "3230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251231@macro@CAN_F3R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB6",
    "location": {
      "column": "10",
      "line": "3231",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251327@macro@CAN_F3R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB7",
    "location": {
      "column": "10",
      "line": "3232",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251423@macro@CAN_F3R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB8",
    "location": {
      "column": "10",
      "line": "3233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251519@macro@CAN_F3R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB9",
    "location": {
      "column": "10",
      "line": "3234",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251615@macro@CAN_F3R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB10",
    "location": {
      "column": "10",
      "line": "3235",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251712@macro@CAN_F3R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB11",
    "location": {
      "column": "10",
      "line": "3236",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251809@macro@CAN_F3R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB12",
    "location": {
      "column": "10",
      "line": "3237",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@251906@macro@CAN_F3R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB13",
    "location": {
      "column": "10",
      "line": "3238",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252003@macro@CAN_F3R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB14",
    "location": {
      "column": "10",
      "line": "3239",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252100@macro@CAN_F3R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB15",
    "location": {
      "column": "10",
      "line": "3240",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252197@macro@CAN_F3R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB16",
    "location": {
      "column": "10",
      "line": "3241",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252294@macro@CAN_F3R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB17",
    "location": {
      "column": "10",
      "line": "3242",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252391@macro@CAN_F3R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB18",
    "location": {
      "column": "10",
      "line": "3243",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252488@macro@CAN_F3R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB19",
    "location": {
      "column": "10",
      "line": "3244",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252585@macro@CAN_F3R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB20",
    "location": {
      "column": "10",
      "line": "3245",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252682@macro@CAN_F3R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB21",
    "location": {
      "column": "10",
      "line": "3246",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252779@macro@CAN_F3R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB22",
    "location": {
      "column": "10",
      "line": "3247",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252876@macro@CAN_F3R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB23",
    "location": {
      "column": "10",
      "line": "3248",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@252973@macro@CAN_F3R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB24",
    "location": {
      "column": "10",
      "line": "3249",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253070@macro@CAN_F3R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB25",
    "location": {
      "column": "10",
      "line": "3250",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253167@macro@CAN_F3R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB26",
    "location": {
      "column": "10",
      "line": "3251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253264@macro@CAN_F3R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB27",
    "location": {
      "column": "10",
      "line": "3252",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253361@macro@CAN_F3R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB28",
    "location": {
      "column": "10",
      "line": "3253",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253458@macro@CAN_F3R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB29",
    "location": {
      "column": "10",
      "line": "3254",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253555@macro@CAN_F3R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB30",
    "location": {
      "column": "10",
      "line": "3255",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253652@macro@CAN_F3R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R1_FB31",
    "location": {
      "column": "10",
      "line": "3256",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253833@macro@CAN_F4R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB0",
    "location": {
      "column": "10",
      "line": "3259",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@253929@macro@CAN_F4R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB1",
    "location": {
      "column": "10",
      "line": "3260",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254025@macro@CAN_F4R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB2",
    "location": {
      "column": "10",
      "line": "3261",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254121@macro@CAN_F4R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB3",
    "location": {
      "column": "10",
      "line": "3262",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254217@macro@CAN_F4R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB4",
    "location": {
      "column": "10",
      "line": "3263",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254313@macro@CAN_F4R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB5",
    "location": {
      "column": "10",
      "line": "3264",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254409@macro@CAN_F4R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB6",
    "location": {
      "column": "10",
      "line": "3265",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254505@macro@CAN_F4R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB7",
    "location": {
      "column": "10",
      "line": "3266",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254601@macro@CAN_F4R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB8",
    "location": {
      "column": "10",
      "line": "3267",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254697@macro@CAN_F4R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB9",
    "location": {
      "column": "10",
      "line": "3268",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254793@macro@CAN_F4R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB10",
    "location": {
      "column": "10",
      "line": "3269",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254890@macro@CAN_F4R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB11",
    "location": {
      "column": "10",
      "line": "3270",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@254987@macro@CAN_F4R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB12",
    "location": {
      "column": "10",
      "line": "3271",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255084@macro@CAN_F4R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB13",
    "location": {
      "column": "10",
      "line": "3272",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255181@macro@CAN_F4R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB14",
    "location": {
      "column": "10",
      "line": "3273",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255278@macro@CAN_F4R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB15",
    "location": {
      "column": "10",
      "line": "3274",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255375@macro@CAN_F4R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB16",
    "location": {
      "column": "10",
      "line": "3275",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255472@macro@CAN_F4R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB17",
    "location": {
      "column": "10",
      "line": "3276",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255569@macro@CAN_F4R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB18",
    "location": {
      "column": "10",
      "line": "3277",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255666@macro@CAN_F4R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB19",
    "location": {
      "column": "10",
      "line": "3278",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255763@macro@CAN_F4R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB20",
    "location": {
      "column": "10",
      "line": "3279",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255860@macro@CAN_F4R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB21",
    "location": {
      "column": "10",
      "line": "3280",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@255957@macro@CAN_F4R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB22",
    "location": {
      "column": "10",
      "line": "3281",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256054@macro@CAN_F4R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB23",
    "location": {
      "column": "10",
      "line": "3282",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256151@macro@CAN_F4R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB24",
    "location": {
      "column": "10",
      "line": "3283",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256248@macro@CAN_F4R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB25",
    "location": {
      "column": "10",
      "line": "3284",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256345@macro@CAN_F4R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB26",
    "location": {
      "column": "10",
      "line": "3285",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256442@macro@CAN_F4R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB27",
    "location": {
      "column": "10",
      "line": "3286",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256539@macro@CAN_F4R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB28",
    "location": {
      "column": "10",
      "line": "3287",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256636@macro@CAN_F4R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB29",
    "location": {
      "column": "10",
      "line": "3288",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256733@macro@CAN_F4R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB30",
    "location": {
      "column": "10",
      "line": "3289",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@256830@macro@CAN_F4R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R1_FB31",
    "location": {
      "column": "10",
      "line": "3290",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257011@macro@CAN_F5R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB0",
    "location": {
      "column": "10",
      "line": "3293",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257107@macro@CAN_F5R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB1",
    "location": {
      "column": "10",
      "line": "3294",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257203@macro@CAN_F5R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB2",
    "location": {
      "column": "10",
      "line": "3295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257299@macro@CAN_F5R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB3",
    "location": {
      "column": "10",
      "line": "3296",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257395@macro@CAN_F5R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB4",
    "location": {
      "column": "10",
      "line": "3297",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257491@macro@CAN_F5R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB5",
    "location": {
      "column": "10",
      "line": "3298",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257587@macro@CAN_F5R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB6",
    "location": {
      "column": "10",
      "line": "3299",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257683@macro@CAN_F5R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB7",
    "location": {
      "column": "10",
      "line": "3300",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257779@macro@CAN_F5R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB8",
    "location": {
      "column": "10",
      "line": "3301",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257875@macro@CAN_F5R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB9",
    "location": {
      "column": "10",
      "line": "3302",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@257971@macro@CAN_F5R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB10",
    "location": {
      "column": "10",
      "line": "3303",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258068@macro@CAN_F5R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB11",
    "location": {
      "column": "10",
      "line": "3304",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258165@macro@CAN_F5R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB12",
    "location": {
      "column": "10",
      "line": "3305",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258262@macro@CAN_F5R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB13",
    "location": {
      "column": "10",
      "line": "3306",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258359@macro@CAN_F5R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB14",
    "location": {
      "column": "10",
      "line": "3307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258456@macro@CAN_F5R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB15",
    "location": {
      "column": "10",
      "line": "3308",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258553@macro@CAN_F5R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB16",
    "location": {
      "column": "10",
      "line": "3309",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258650@macro@CAN_F5R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB17",
    "location": {
      "column": "10",
      "line": "3310",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258747@macro@CAN_F5R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB18",
    "location": {
      "column": "10",
      "line": "3311",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258844@macro@CAN_F5R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB19",
    "location": {
      "column": "10",
      "line": "3312",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@258941@macro@CAN_F5R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB20",
    "location": {
      "column": "10",
      "line": "3313",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259038@macro@CAN_F5R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB21",
    "location": {
      "column": "10",
      "line": "3314",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259135@macro@CAN_F5R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB22",
    "location": {
      "column": "10",
      "line": "3315",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259232@macro@CAN_F5R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB23",
    "location": {
      "column": "10",
      "line": "3316",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259329@macro@CAN_F5R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB24",
    "location": {
      "column": "10",
      "line": "3317",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259426@macro@CAN_F5R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB25",
    "location": {
      "column": "10",
      "line": "3318",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259523@macro@CAN_F5R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB26",
    "location": {
      "column": "10",
      "line": "3319",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259620@macro@CAN_F5R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB27",
    "location": {
      "column": "10",
      "line": "3320",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259717@macro@CAN_F5R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB28",
    "location": {
      "column": "10",
      "line": "3321",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259814@macro@CAN_F5R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB29",
    "location": {
      "column": "10",
      "line": "3322",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@259911@macro@CAN_F5R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB30",
    "location": {
      "column": "10",
      "line": "3323",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260008@macro@CAN_F5R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R1_FB31",
    "location": {
      "column": "10",
      "line": "3324",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260189@macro@CAN_F6R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB0",
    "location": {
      "column": "10",
      "line": "3327",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260285@macro@CAN_F6R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB1",
    "location": {
      "column": "10",
      "line": "3328",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260381@macro@CAN_F6R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB2",
    "location": {
      "column": "10",
      "line": "3329",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260477@macro@CAN_F6R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB3",
    "location": {
      "column": "10",
      "line": "3330",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260573@macro@CAN_F6R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB4",
    "location": {
      "column": "10",
      "line": "3331",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260669@macro@CAN_F6R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB5",
    "location": {
      "column": "10",
      "line": "3332",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260765@macro@CAN_F6R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB6",
    "location": {
      "column": "10",
      "line": "3333",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260861@macro@CAN_F6R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB7",
    "location": {
      "column": "10",
      "line": "3334",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@260957@macro@CAN_F6R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB8",
    "location": {
      "column": "10",
      "line": "3335",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261053@macro@CAN_F6R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB9",
    "location": {
      "column": "10",
      "line": "3336",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261149@macro@CAN_F6R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB10",
    "location": {
      "column": "10",
      "line": "3337",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261246@macro@CAN_F6R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB11",
    "location": {
      "column": "10",
      "line": "3338",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261343@macro@CAN_F6R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB12",
    "location": {
      "column": "10",
      "line": "3339",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261440@macro@CAN_F6R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB13",
    "location": {
      "column": "10",
      "line": "3340",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261537@macro@CAN_F6R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB14",
    "location": {
      "column": "10",
      "line": "3341",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261634@macro@CAN_F6R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB15",
    "location": {
      "column": "10",
      "line": "3342",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261731@macro@CAN_F6R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB16",
    "location": {
      "column": "10",
      "line": "3343",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261828@macro@CAN_F6R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB17",
    "location": {
      "column": "10",
      "line": "3344",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@261925@macro@CAN_F6R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB18",
    "location": {
      "column": "10",
      "line": "3345",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262022@macro@CAN_F6R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB19",
    "location": {
      "column": "10",
      "line": "3346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262119@macro@CAN_F6R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB20",
    "location": {
      "column": "10",
      "line": "3347",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262216@macro@CAN_F6R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB21",
    "location": {
      "column": "10",
      "line": "3348",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262313@macro@CAN_F6R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB22",
    "location": {
      "column": "10",
      "line": "3349",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262410@macro@CAN_F6R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB23",
    "location": {
      "column": "10",
      "line": "3350",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262507@macro@CAN_F6R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB24",
    "location": {
      "column": "10",
      "line": "3351",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262604@macro@CAN_F6R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB25",
    "location": {
      "column": "10",
      "line": "3352",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262701@macro@CAN_F6R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB26",
    "location": {
      "column": "10",
      "line": "3353",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262798@macro@CAN_F6R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB27",
    "location": {
      "column": "10",
      "line": "3354",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262895@macro@CAN_F6R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB28",
    "location": {
      "column": "10",
      "line": "3355",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@262992@macro@CAN_F6R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB29",
    "location": {
      "column": "10",
      "line": "3356",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263089@macro@CAN_F6R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB30",
    "location": {
      "column": "10",
      "line": "3357",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263186@macro@CAN_F6R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R1_FB31",
    "location": {
      "column": "10",
      "line": "3358",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263367@macro@CAN_F7R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB0",
    "location": {
      "column": "10",
      "line": "3361",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263463@macro@CAN_F7R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB1",
    "location": {
      "column": "10",
      "line": "3362",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263559@macro@CAN_F7R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB2",
    "location": {
      "column": "10",
      "line": "3363",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263655@macro@CAN_F7R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB3",
    "location": {
      "column": "10",
      "line": "3364",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263751@macro@CAN_F7R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB4",
    "location": {
      "column": "10",
      "line": "3365",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263847@macro@CAN_F7R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB5",
    "location": {
      "column": "10",
      "line": "3366",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@263943@macro@CAN_F7R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB6",
    "location": {
      "column": "10",
      "line": "3367",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264039@macro@CAN_F7R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB7",
    "location": {
      "column": "10",
      "line": "3368",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264135@macro@CAN_F7R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB8",
    "location": {
      "column": "10",
      "line": "3369",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264231@macro@CAN_F7R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB9",
    "location": {
      "column": "10",
      "line": "3370",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264327@macro@CAN_F7R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB10",
    "location": {
      "column": "10",
      "line": "3371",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264424@macro@CAN_F7R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB11",
    "location": {
      "column": "10",
      "line": "3372",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264521@macro@CAN_F7R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB12",
    "location": {
      "column": "10",
      "line": "3373",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264618@macro@CAN_F7R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB13",
    "location": {
      "column": "10",
      "line": "3374",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264715@macro@CAN_F7R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB14",
    "location": {
      "column": "10",
      "line": "3375",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264812@macro@CAN_F7R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB15",
    "location": {
      "column": "10",
      "line": "3376",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@264909@macro@CAN_F7R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB16",
    "location": {
      "column": "10",
      "line": "3377",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265006@macro@CAN_F7R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB17",
    "location": {
      "column": "10",
      "line": "3378",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265103@macro@CAN_F7R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB18",
    "location": {
      "column": "10",
      "line": "3379",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265200@macro@CAN_F7R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB19",
    "location": {
      "column": "10",
      "line": "3380",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265297@macro@CAN_F7R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB20",
    "location": {
      "column": "10",
      "line": "3381",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265394@macro@CAN_F7R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB21",
    "location": {
      "column": "10",
      "line": "3382",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265491@macro@CAN_F7R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB22",
    "location": {
      "column": "10",
      "line": "3383",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265588@macro@CAN_F7R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB23",
    "location": {
      "column": "10",
      "line": "3384",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265685@macro@CAN_F7R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB24",
    "location": {
      "column": "10",
      "line": "3385",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265782@macro@CAN_F7R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB25",
    "location": {
      "column": "10",
      "line": "3386",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265879@macro@CAN_F7R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB26",
    "location": {
      "column": "10",
      "line": "3387",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@265976@macro@CAN_F7R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB27",
    "location": {
      "column": "10",
      "line": "3388",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266073@macro@CAN_F7R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB28",
    "location": {
      "column": "10",
      "line": "3389",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266170@macro@CAN_F7R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB29",
    "location": {
      "column": "10",
      "line": "3390",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266267@macro@CAN_F7R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB30",
    "location": {
      "column": "10",
      "line": "3391",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266364@macro@CAN_F7R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R1_FB31",
    "location": {
      "column": "10",
      "line": "3392",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266545@macro@CAN_F8R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB0",
    "location": {
      "column": "10",
      "line": "3395",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266641@macro@CAN_F8R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB1",
    "location": {
      "column": "10",
      "line": "3396",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266737@macro@CAN_F8R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB2",
    "location": {
      "column": "10",
      "line": "3397",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266833@macro@CAN_F8R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB3",
    "location": {
      "column": "10",
      "line": "3398",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@266929@macro@CAN_F8R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB4",
    "location": {
      "column": "10",
      "line": "3399",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267025@macro@CAN_F8R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB5",
    "location": {
      "column": "10",
      "line": "3400",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267121@macro@CAN_F8R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB6",
    "location": {
      "column": "10",
      "line": "3401",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267217@macro@CAN_F8R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB7",
    "location": {
      "column": "10",
      "line": "3402",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267313@macro@CAN_F8R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB8",
    "location": {
      "column": "10",
      "line": "3403",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267409@macro@CAN_F8R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB9",
    "location": {
      "column": "10",
      "line": "3404",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267505@macro@CAN_F8R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB10",
    "location": {
      "column": "10",
      "line": "3405",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267602@macro@CAN_F8R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB11",
    "location": {
      "column": "10",
      "line": "3406",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267699@macro@CAN_F8R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB12",
    "location": {
      "column": "10",
      "line": "3407",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267796@macro@CAN_F8R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB13",
    "location": {
      "column": "10",
      "line": "3408",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267893@macro@CAN_F8R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB14",
    "location": {
      "column": "10",
      "line": "3409",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@267990@macro@CAN_F8R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB15",
    "location": {
      "column": "10",
      "line": "3410",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268087@macro@CAN_F8R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB16",
    "location": {
      "column": "10",
      "line": "3411",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268184@macro@CAN_F8R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB17",
    "location": {
      "column": "10",
      "line": "3412",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268281@macro@CAN_F8R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB18",
    "location": {
      "column": "10",
      "line": "3413",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268378@macro@CAN_F8R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB19",
    "location": {
      "column": "10",
      "line": "3414",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268475@macro@CAN_F8R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB20",
    "location": {
      "column": "10",
      "line": "3415",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268572@macro@CAN_F8R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB21",
    "location": {
      "column": "10",
      "line": "3416",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268669@macro@CAN_F8R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB22",
    "location": {
      "column": "10",
      "line": "3417",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268766@macro@CAN_F8R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB23",
    "location": {
      "column": "10",
      "line": "3418",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268863@macro@CAN_F8R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB24",
    "location": {
      "column": "10",
      "line": "3419",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@268960@macro@CAN_F8R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB25",
    "location": {
      "column": "10",
      "line": "3420",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269057@macro@CAN_F8R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB26",
    "location": {
      "column": "10",
      "line": "3421",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269154@macro@CAN_F8R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB27",
    "location": {
      "column": "10",
      "line": "3422",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269251@macro@CAN_F8R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB28",
    "location": {
      "column": "10",
      "line": "3423",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269348@macro@CAN_F8R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB29",
    "location": {
      "column": "10",
      "line": "3424",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269445@macro@CAN_F8R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB30",
    "location": {
      "column": "10",
      "line": "3425",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269542@macro@CAN_F8R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R1_FB31",
    "location": {
      "column": "10",
      "line": "3426",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269723@macro@CAN_F9R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB0",
    "location": {
      "column": "10",
      "line": "3429",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269819@macro@CAN_F9R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB1",
    "location": {
      "column": "10",
      "line": "3430",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@269915@macro@CAN_F9R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB2",
    "location": {
      "column": "10",
      "line": "3431",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270011@macro@CAN_F9R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB3",
    "location": {
      "column": "10",
      "line": "3432",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270107@macro@CAN_F9R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB4",
    "location": {
      "column": "10",
      "line": "3433",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270203@macro@CAN_F9R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB5",
    "location": {
      "column": "10",
      "line": "3434",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270299@macro@CAN_F9R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB6",
    "location": {
      "column": "10",
      "line": "3435",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270395@macro@CAN_F9R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB7",
    "location": {
      "column": "10",
      "line": "3436",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270491@macro@CAN_F9R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB8",
    "location": {
      "column": "10",
      "line": "3437",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270587@macro@CAN_F9R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB9",
    "location": {
      "column": "10",
      "line": "3438",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270683@macro@CAN_F9R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB10",
    "location": {
      "column": "10",
      "line": "3439",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270780@macro@CAN_F9R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB11",
    "location": {
      "column": "10",
      "line": "3440",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270877@macro@CAN_F9R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB12",
    "location": {
      "column": "10",
      "line": "3441",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@270974@macro@CAN_F9R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB13",
    "location": {
      "column": "10",
      "line": "3442",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271071@macro@CAN_F9R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB14",
    "location": {
      "column": "10",
      "line": "3443",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271168@macro@CAN_F9R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB15",
    "location": {
      "column": "10",
      "line": "3444",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271265@macro@CAN_F9R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB16",
    "location": {
      "column": "10",
      "line": "3445",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271362@macro@CAN_F9R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB17",
    "location": {
      "column": "10",
      "line": "3446",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271459@macro@CAN_F9R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB18",
    "location": {
      "column": "10",
      "line": "3447",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271556@macro@CAN_F9R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB19",
    "location": {
      "column": "10",
      "line": "3448",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271653@macro@CAN_F9R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB20",
    "location": {
      "column": "10",
      "line": "3449",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271750@macro@CAN_F9R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB21",
    "location": {
      "column": "10",
      "line": "3450",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271847@macro@CAN_F9R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB22",
    "location": {
      "column": "10",
      "line": "3451",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@271944@macro@CAN_F9R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB23",
    "location": {
      "column": "10",
      "line": "3452",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272041@macro@CAN_F9R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB24",
    "location": {
      "column": "10",
      "line": "3453",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272138@macro@CAN_F9R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB25",
    "location": {
      "column": "10",
      "line": "3454",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272235@macro@CAN_F9R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB26",
    "location": {
      "column": "10",
      "line": "3455",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272332@macro@CAN_F9R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB27",
    "location": {
      "column": "10",
      "line": "3456",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272429@macro@CAN_F9R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB28",
    "location": {
      "column": "10",
      "line": "3457",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272526@macro@CAN_F9R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB29",
    "location": {
      "column": "10",
      "line": "3458",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272623@macro@CAN_F9R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB30",
    "location": {
      "column": "10",
      "line": "3459",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272720@macro@CAN_F9R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R1_FB31",
    "location": {
      "column": "10",
      "line": "3460",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272901@macro@CAN_F10R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB0",
    "location": {
      "column": "10",
      "line": "3463",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@272997@macro@CAN_F10R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB1",
    "location": {
      "column": "10",
      "line": "3464",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273093@macro@CAN_F10R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB2",
    "location": {
      "column": "10",
      "line": "3465",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273189@macro@CAN_F10R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB3",
    "location": {
      "column": "10",
      "line": "3466",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273285@macro@CAN_F10R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB4",
    "location": {
      "column": "10",
      "line": "3467",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273381@macro@CAN_F10R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB5",
    "location": {
      "column": "10",
      "line": "3468",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273477@macro@CAN_F10R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB6",
    "location": {
      "column": "10",
      "line": "3469",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273573@macro@CAN_F10R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB7",
    "location": {
      "column": "10",
      "line": "3470",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273669@macro@CAN_F10R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB8",
    "location": {
      "column": "10",
      "line": "3471",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273765@macro@CAN_F10R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB9",
    "location": {
      "column": "10",
      "line": "3472",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273861@macro@CAN_F10R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB10",
    "location": {
      "column": "10",
      "line": "3473",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@273958@macro@CAN_F10R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB11",
    "location": {
      "column": "10",
      "line": "3474",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274055@macro@CAN_F10R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB12",
    "location": {
      "column": "10",
      "line": "3475",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274152@macro@CAN_F10R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB13",
    "location": {
      "column": "10",
      "line": "3476",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274249@macro@CAN_F10R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB14",
    "location": {
      "column": "10",
      "line": "3477",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274346@macro@CAN_F10R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB15",
    "location": {
      "column": "10",
      "line": "3478",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274443@macro@CAN_F10R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB16",
    "location": {
      "column": "10",
      "line": "3479",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274540@macro@CAN_F10R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB17",
    "location": {
      "column": "10",
      "line": "3480",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274637@macro@CAN_F10R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB18",
    "location": {
      "column": "10",
      "line": "3481",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274734@macro@CAN_F10R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB19",
    "location": {
      "column": "10",
      "line": "3482",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274831@macro@CAN_F10R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB20",
    "location": {
      "column": "10",
      "line": "3483",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@274928@macro@CAN_F10R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB21",
    "location": {
      "column": "10",
      "line": "3484",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275025@macro@CAN_F10R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB22",
    "location": {
      "column": "10",
      "line": "3485",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275122@macro@CAN_F10R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB23",
    "location": {
      "column": "10",
      "line": "3486",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275219@macro@CAN_F10R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB24",
    "location": {
      "column": "10",
      "line": "3487",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275316@macro@CAN_F10R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB25",
    "location": {
      "column": "10",
      "line": "3488",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275413@macro@CAN_F10R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB26",
    "location": {
      "column": "10",
      "line": "3489",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275510@macro@CAN_F10R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB27",
    "location": {
      "column": "10",
      "line": "3490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275607@macro@CAN_F10R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB28",
    "location": {
      "column": "10",
      "line": "3491",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275704@macro@CAN_F10R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB29",
    "location": {
      "column": "10",
      "line": "3492",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275801@macro@CAN_F10R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB30",
    "location": {
      "column": "10",
      "line": "3493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@275898@macro@CAN_F10R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R1_FB31",
    "location": {
      "column": "10",
      "line": "3494",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276079@macro@CAN_F11R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB0",
    "location": {
      "column": "10",
      "line": "3497",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276175@macro@CAN_F11R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB1",
    "location": {
      "column": "10",
      "line": "3498",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276271@macro@CAN_F11R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB2",
    "location": {
      "column": "10",
      "line": "3499",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276367@macro@CAN_F11R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB3",
    "location": {
      "column": "10",
      "line": "3500",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276463@macro@CAN_F11R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB4",
    "location": {
      "column": "10",
      "line": "3501",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276559@macro@CAN_F11R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB5",
    "location": {
      "column": "10",
      "line": "3502",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276655@macro@CAN_F11R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB6",
    "location": {
      "column": "10",
      "line": "3503",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276751@macro@CAN_F11R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB7",
    "location": {
      "column": "10",
      "line": "3504",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276847@macro@CAN_F11R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB8",
    "location": {
      "column": "10",
      "line": "3505",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@276943@macro@CAN_F11R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB9",
    "location": {
      "column": "10",
      "line": "3506",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277039@macro@CAN_F11R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB10",
    "location": {
      "column": "10",
      "line": "3507",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277136@macro@CAN_F11R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB11",
    "location": {
      "column": "10",
      "line": "3508",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277233@macro@CAN_F11R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB12",
    "location": {
      "column": "10",
      "line": "3509",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277330@macro@CAN_F11R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB13",
    "location": {
      "column": "10",
      "line": "3510",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277427@macro@CAN_F11R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB14",
    "location": {
      "column": "10",
      "line": "3511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277524@macro@CAN_F11R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB15",
    "location": {
      "column": "10",
      "line": "3512",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277621@macro@CAN_F11R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB16",
    "location": {
      "column": "10",
      "line": "3513",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277718@macro@CAN_F11R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB17",
    "location": {
      "column": "10",
      "line": "3514",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277815@macro@CAN_F11R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB18",
    "location": {
      "column": "10",
      "line": "3515",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@277912@macro@CAN_F11R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB19",
    "location": {
      "column": "10",
      "line": "3516",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278009@macro@CAN_F11R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB20",
    "location": {
      "column": "10",
      "line": "3517",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278106@macro@CAN_F11R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB21",
    "location": {
      "column": "10",
      "line": "3518",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278203@macro@CAN_F11R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB22",
    "location": {
      "column": "10",
      "line": "3519",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278300@macro@CAN_F11R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB23",
    "location": {
      "column": "10",
      "line": "3520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278397@macro@CAN_F11R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB24",
    "location": {
      "column": "10",
      "line": "3521",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278494@macro@CAN_F11R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB25",
    "location": {
      "column": "10",
      "line": "3522",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278591@macro@CAN_F11R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB26",
    "location": {
      "column": "10",
      "line": "3523",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278688@macro@CAN_F11R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB27",
    "location": {
      "column": "10",
      "line": "3524",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278785@macro@CAN_F11R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB28",
    "location": {
      "column": "10",
      "line": "3525",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278882@macro@CAN_F11R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB29",
    "location": {
      "column": "10",
      "line": "3526",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@278979@macro@CAN_F11R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB30",
    "location": {
      "column": "10",
      "line": "3527",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279076@macro@CAN_F11R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R1_FB31",
    "location": {
      "column": "10",
      "line": "3528",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279257@macro@CAN_F12R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB0",
    "location": {
      "column": "10",
      "line": "3531",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279353@macro@CAN_F12R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB1",
    "location": {
      "column": "10",
      "line": "3532",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279449@macro@CAN_F12R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB2",
    "location": {
      "column": "10",
      "line": "3533",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279545@macro@CAN_F12R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB3",
    "location": {
      "column": "10",
      "line": "3534",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279641@macro@CAN_F12R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB4",
    "location": {
      "column": "10",
      "line": "3535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279737@macro@CAN_F12R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB5",
    "location": {
      "column": "10",
      "line": "3536",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279833@macro@CAN_F12R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB6",
    "location": {
      "column": "10",
      "line": "3537",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@279929@macro@CAN_F12R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB7",
    "location": {
      "column": "10",
      "line": "3538",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280025@macro@CAN_F12R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB8",
    "location": {
      "column": "10",
      "line": "3539",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280121@macro@CAN_F12R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB9",
    "location": {
      "column": "10",
      "line": "3540",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280217@macro@CAN_F12R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB10",
    "location": {
      "column": "10",
      "line": "3541",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280314@macro@CAN_F12R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB11",
    "location": {
      "column": "10",
      "line": "3542",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280411@macro@CAN_F12R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB12",
    "location": {
      "column": "10",
      "line": "3543",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280508@macro@CAN_F12R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB13",
    "location": {
      "column": "10",
      "line": "3544",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280605@macro@CAN_F12R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB14",
    "location": {
      "column": "10",
      "line": "3545",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280702@macro@CAN_F12R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB15",
    "location": {
      "column": "10",
      "line": "3546",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280799@macro@CAN_F12R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB16",
    "location": {
      "column": "10",
      "line": "3547",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280896@macro@CAN_F12R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB17",
    "location": {
      "column": "10",
      "line": "3548",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@280993@macro@CAN_F12R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB18",
    "location": {
      "column": "10",
      "line": "3549",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281090@macro@CAN_F12R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB19",
    "location": {
      "column": "10",
      "line": "3550",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281187@macro@CAN_F12R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB20",
    "location": {
      "column": "10",
      "line": "3551",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281284@macro@CAN_F12R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB21",
    "location": {
      "column": "10",
      "line": "3552",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281381@macro@CAN_F12R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB22",
    "location": {
      "column": "10",
      "line": "3553",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281478@macro@CAN_F12R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB23",
    "location": {
      "column": "10",
      "line": "3554",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281575@macro@CAN_F12R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB24",
    "location": {
      "column": "10",
      "line": "3555",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281672@macro@CAN_F12R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB25",
    "location": {
      "column": "10",
      "line": "3556",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281769@macro@CAN_F12R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB26",
    "location": {
      "column": "10",
      "line": "3557",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281866@macro@CAN_F12R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB27",
    "location": {
      "column": "10",
      "line": "3558",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@281963@macro@CAN_F12R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB28",
    "location": {
      "column": "10",
      "line": "3559",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282060@macro@CAN_F12R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB29",
    "location": {
      "column": "10",
      "line": "3560",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282157@macro@CAN_F12R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB30",
    "location": {
      "column": "10",
      "line": "3561",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282254@macro@CAN_F12R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R1_FB31",
    "location": {
      "column": "10",
      "line": "3562",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282435@macro@CAN_F13R1_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB0",
    "location": {
      "column": "10",
      "line": "3565",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282531@macro@CAN_F13R1_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB1",
    "location": {
      "column": "10",
      "line": "3566",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282627@macro@CAN_F13R1_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB2",
    "location": {
      "column": "10",
      "line": "3567",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282723@macro@CAN_F13R1_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB3",
    "location": {
      "column": "10",
      "line": "3568",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282819@macro@CAN_F13R1_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB4",
    "location": {
      "column": "10",
      "line": "3569",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@282915@macro@CAN_F13R1_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB5",
    "location": {
      "column": "10",
      "line": "3570",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283011@macro@CAN_F13R1_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB6",
    "location": {
      "column": "10",
      "line": "3571",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283107@macro@CAN_F13R1_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB7",
    "location": {
      "column": "10",
      "line": "3572",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283203@macro@CAN_F13R1_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB8",
    "location": {
      "column": "10",
      "line": "3573",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283299@macro@CAN_F13R1_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB9",
    "location": {
      "column": "10",
      "line": "3574",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283395@macro@CAN_F13R1_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB10",
    "location": {
      "column": "10",
      "line": "3575",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283492@macro@CAN_F13R1_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB11",
    "location": {
      "column": "10",
      "line": "3576",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283589@macro@CAN_F13R1_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB12",
    "location": {
      "column": "10",
      "line": "3577",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283686@macro@CAN_F13R1_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB13",
    "location": {
      "column": "10",
      "line": "3578",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283783@macro@CAN_F13R1_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB14",
    "location": {
      "column": "10",
      "line": "3579",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283880@macro@CAN_F13R1_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB15",
    "location": {
      "column": "10",
      "line": "3580",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@283977@macro@CAN_F13R1_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB16",
    "location": {
      "column": "10",
      "line": "3581",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284074@macro@CAN_F13R1_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB17",
    "location": {
      "column": "10",
      "line": "3582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284171@macro@CAN_F13R1_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB18",
    "location": {
      "column": "10",
      "line": "3583",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284268@macro@CAN_F13R1_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB19",
    "location": {
      "column": "10",
      "line": "3584",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284365@macro@CAN_F13R1_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB20",
    "location": {
      "column": "10",
      "line": "3585",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284462@macro@CAN_F13R1_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB21",
    "location": {
      "column": "10",
      "line": "3586",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284559@macro@CAN_F13R1_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB22",
    "location": {
      "column": "10",
      "line": "3587",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284656@macro@CAN_F13R1_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB23",
    "location": {
      "column": "10",
      "line": "3588",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284753@macro@CAN_F13R1_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB24",
    "location": {
      "column": "10",
      "line": "3589",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284850@macro@CAN_F13R1_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB25",
    "location": {
      "column": "10",
      "line": "3590",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@284947@macro@CAN_F13R1_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB26",
    "location": {
      "column": "10",
      "line": "3591",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285044@macro@CAN_F13R1_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB27",
    "location": {
      "column": "10",
      "line": "3592",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285141@macro@CAN_F13R1_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB28",
    "location": {
      "column": "10",
      "line": "3593",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285238@macro@CAN_F13R1_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB29",
    "location": {
      "column": "10",
      "line": "3594",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285335@macro@CAN_F13R1_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB30",
    "location": {
      "column": "10",
      "line": "3595",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285432@macro@CAN_F13R1_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R1_FB31",
    "location": {
      "column": "10",
      "line": "3596",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R1_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285613@macro@CAN_F0R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB0",
    "location": {
      "column": "10",
      "line": "3599",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285709@macro@CAN_F0R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB1",
    "location": {
      "column": "10",
      "line": "3600",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285805@macro@CAN_F0R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB2",
    "location": {
      "column": "10",
      "line": "3601",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285901@macro@CAN_F0R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB3",
    "location": {
      "column": "10",
      "line": "3602",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@285997@macro@CAN_F0R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB4",
    "location": {
      "column": "10",
      "line": "3603",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286093@macro@CAN_F0R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB5",
    "location": {
      "column": "10",
      "line": "3604",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286189@macro@CAN_F0R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB6",
    "location": {
      "column": "10",
      "line": "3605",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286285@macro@CAN_F0R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB7",
    "location": {
      "column": "10",
      "line": "3606",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286381@macro@CAN_F0R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB8",
    "location": {
      "column": "10",
      "line": "3607",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286477@macro@CAN_F0R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB9",
    "location": {
      "column": "10",
      "line": "3608",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286573@macro@CAN_F0R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB10",
    "location": {
      "column": "10",
      "line": "3609",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286670@macro@CAN_F0R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB11",
    "location": {
      "column": "10",
      "line": "3610",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286767@macro@CAN_F0R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB12",
    "location": {
      "column": "10",
      "line": "3611",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286864@macro@CAN_F0R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB13",
    "location": {
      "column": "10",
      "line": "3612",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@286961@macro@CAN_F0R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB14",
    "location": {
      "column": "10",
      "line": "3613",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287058@macro@CAN_F0R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB15",
    "location": {
      "column": "10",
      "line": "3614",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287155@macro@CAN_F0R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB16",
    "location": {
      "column": "10",
      "line": "3615",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287252@macro@CAN_F0R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB17",
    "location": {
      "column": "10",
      "line": "3616",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287349@macro@CAN_F0R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB18",
    "location": {
      "column": "10",
      "line": "3617",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287446@macro@CAN_F0R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB19",
    "location": {
      "column": "10",
      "line": "3618",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287543@macro@CAN_F0R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB20",
    "location": {
      "column": "10",
      "line": "3619",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287640@macro@CAN_F0R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB21",
    "location": {
      "column": "10",
      "line": "3620",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287737@macro@CAN_F0R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB22",
    "location": {
      "column": "10",
      "line": "3621",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287834@macro@CAN_F0R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB23",
    "location": {
      "column": "10",
      "line": "3622",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@287931@macro@CAN_F0R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB24",
    "location": {
      "column": "10",
      "line": "3623",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288028@macro@CAN_F0R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB25",
    "location": {
      "column": "10",
      "line": "3624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288125@macro@CAN_F0R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB26",
    "location": {
      "column": "10",
      "line": "3625",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288222@macro@CAN_F0R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB27",
    "location": {
      "column": "10",
      "line": "3626",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288319@macro@CAN_F0R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB28",
    "location": {
      "column": "10",
      "line": "3627",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288416@macro@CAN_F0R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB29",
    "location": {
      "column": "10",
      "line": "3628",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288513@macro@CAN_F0R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB30",
    "location": {
      "column": "10",
      "line": "3629",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288610@macro@CAN_F0R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F0R2_FB31",
    "location": {
      "column": "10",
      "line": "3630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F0R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288791@macro@CAN_F1R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB0",
    "location": {
      "column": "10",
      "line": "3633",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288887@macro@CAN_F1R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB1",
    "location": {
      "column": "10",
      "line": "3634",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@288983@macro@CAN_F1R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB2",
    "location": {
      "column": "10",
      "line": "3635",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289079@macro@CAN_F1R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB3",
    "location": {
      "column": "10",
      "line": "3636",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289175@macro@CAN_F1R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB4",
    "location": {
      "column": "10",
      "line": "3637",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289271@macro@CAN_F1R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB5",
    "location": {
      "column": "10",
      "line": "3638",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289367@macro@CAN_F1R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB6",
    "location": {
      "column": "10",
      "line": "3639",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289463@macro@CAN_F1R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB7",
    "location": {
      "column": "10",
      "line": "3640",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289559@macro@CAN_F1R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB8",
    "location": {
      "column": "10",
      "line": "3641",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289655@macro@CAN_F1R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB9",
    "location": {
      "column": "10",
      "line": "3642",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289751@macro@CAN_F1R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB10",
    "location": {
      "column": "10",
      "line": "3643",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289848@macro@CAN_F1R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB11",
    "location": {
      "column": "10",
      "line": "3644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@289945@macro@CAN_F1R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB12",
    "location": {
      "column": "10",
      "line": "3645",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290042@macro@CAN_F1R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB13",
    "location": {
      "column": "10",
      "line": "3646",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290139@macro@CAN_F1R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB14",
    "location": {
      "column": "10",
      "line": "3647",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290236@macro@CAN_F1R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB15",
    "location": {
      "column": "10",
      "line": "3648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290333@macro@CAN_F1R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB16",
    "location": {
      "column": "10",
      "line": "3649",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290430@macro@CAN_F1R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB17",
    "location": {
      "column": "10",
      "line": "3650",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290527@macro@CAN_F1R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB18",
    "location": {
      "column": "10",
      "line": "3651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290624@macro@CAN_F1R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB19",
    "location": {
      "column": "10",
      "line": "3652",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290721@macro@CAN_F1R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB20",
    "location": {
      "column": "10",
      "line": "3653",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290818@macro@CAN_F1R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB21",
    "location": {
      "column": "10",
      "line": "3654",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@290915@macro@CAN_F1R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB22",
    "location": {
      "column": "10",
      "line": "3655",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291012@macro@CAN_F1R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB23",
    "location": {
      "column": "10",
      "line": "3656",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291109@macro@CAN_F1R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB24",
    "location": {
      "column": "10",
      "line": "3657",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291206@macro@CAN_F1R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB25",
    "location": {
      "column": "10",
      "line": "3658",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291303@macro@CAN_F1R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB26",
    "location": {
      "column": "10",
      "line": "3659",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291400@macro@CAN_F1R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB27",
    "location": {
      "column": "10",
      "line": "3660",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291497@macro@CAN_F1R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB28",
    "location": {
      "column": "10",
      "line": "3661",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291594@macro@CAN_F1R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB29",
    "location": {
      "column": "10",
      "line": "3662",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291691@macro@CAN_F1R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB30",
    "location": {
      "column": "10",
      "line": "3663",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291788@macro@CAN_F1R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F1R2_FB31",
    "location": {
      "column": "10",
      "line": "3664",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F1R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@291969@macro@CAN_F2R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB0",
    "location": {
      "column": "10",
      "line": "3667",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292065@macro@CAN_F2R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB1",
    "location": {
      "column": "10",
      "line": "3668",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292161@macro@CAN_F2R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB2",
    "location": {
      "column": "10",
      "line": "3669",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292257@macro@CAN_F2R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB3",
    "location": {
      "column": "10",
      "line": "3670",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292353@macro@CAN_F2R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB4",
    "location": {
      "column": "10",
      "line": "3671",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292449@macro@CAN_F2R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB5",
    "location": {
      "column": "10",
      "line": "3672",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292545@macro@CAN_F2R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB6",
    "location": {
      "column": "10",
      "line": "3673",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292641@macro@CAN_F2R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB7",
    "location": {
      "column": "10",
      "line": "3674",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292737@macro@CAN_F2R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB8",
    "location": {
      "column": "10",
      "line": "3675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292833@macro@CAN_F2R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB9",
    "location": {
      "column": "10",
      "line": "3676",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@292929@macro@CAN_F2R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB10",
    "location": {
      "column": "10",
      "line": "3677",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293026@macro@CAN_F2R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB11",
    "location": {
      "column": "10",
      "line": "3678",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293123@macro@CAN_F2R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB12",
    "location": {
      "column": "10",
      "line": "3679",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293220@macro@CAN_F2R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB13",
    "location": {
      "column": "10",
      "line": "3680",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293317@macro@CAN_F2R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB14",
    "location": {
      "column": "10",
      "line": "3681",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293414@macro@CAN_F2R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB15",
    "location": {
      "column": "10",
      "line": "3682",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293511@macro@CAN_F2R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB16",
    "location": {
      "column": "10",
      "line": "3683",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293608@macro@CAN_F2R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB17",
    "location": {
      "column": "10",
      "line": "3684",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293705@macro@CAN_F2R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB18",
    "location": {
      "column": "10",
      "line": "3685",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293802@macro@CAN_F2R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB19",
    "location": {
      "column": "10",
      "line": "3686",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293899@macro@CAN_F2R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB20",
    "location": {
      "column": "10",
      "line": "3687",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@293996@macro@CAN_F2R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB21",
    "location": {
      "column": "10",
      "line": "3688",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294093@macro@CAN_F2R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB22",
    "location": {
      "column": "10",
      "line": "3689",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294190@macro@CAN_F2R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB23",
    "location": {
      "column": "10",
      "line": "3690",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294287@macro@CAN_F2R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB24",
    "location": {
      "column": "10",
      "line": "3691",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294384@macro@CAN_F2R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB25",
    "location": {
      "column": "10",
      "line": "3692",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294481@macro@CAN_F2R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB26",
    "location": {
      "column": "10",
      "line": "3693",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294578@macro@CAN_F2R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB27",
    "location": {
      "column": "10",
      "line": "3694",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294675@macro@CAN_F2R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB28",
    "location": {
      "column": "10",
      "line": "3695",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294772@macro@CAN_F2R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB29",
    "location": {
      "column": "10",
      "line": "3696",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294869@macro@CAN_F2R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB30",
    "location": {
      "column": "10",
      "line": "3697",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@294966@macro@CAN_F2R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F2R2_FB31",
    "location": {
      "column": "10",
      "line": "3698",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F2R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295147@macro@CAN_F3R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB0",
    "location": {
      "column": "10",
      "line": "3701",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295243@macro@CAN_F3R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB1",
    "location": {
      "column": "10",
      "line": "3702",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295339@macro@CAN_F3R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB2",
    "location": {
      "column": "10",
      "line": "3703",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295435@macro@CAN_F3R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB3",
    "location": {
      "column": "10",
      "line": "3704",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295531@macro@CAN_F3R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB4",
    "location": {
      "column": "10",
      "line": "3705",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295627@macro@CAN_F3R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB5",
    "location": {
      "column": "10",
      "line": "3706",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295723@macro@CAN_F3R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB6",
    "location": {
      "column": "10",
      "line": "3707",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295819@macro@CAN_F3R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB7",
    "location": {
      "column": "10",
      "line": "3708",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@295915@macro@CAN_F3R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB8",
    "location": {
      "column": "10",
      "line": "3709",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296011@macro@CAN_F3R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB9",
    "location": {
      "column": "10",
      "line": "3710",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296107@macro@CAN_F3R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB10",
    "location": {
      "column": "10",
      "line": "3711",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296204@macro@CAN_F3R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB11",
    "location": {
      "column": "10",
      "line": "3712",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296301@macro@CAN_F3R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB12",
    "location": {
      "column": "10",
      "line": "3713",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296398@macro@CAN_F3R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB13",
    "location": {
      "column": "10",
      "line": "3714",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296495@macro@CAN_F3R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB14",
    "location": {
      "column": "10",
      "line": "3715",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296592@macro@CAN_F3R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB15",
    "location": {
      "column": "10",
      "line": "3716",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296689@macro@CAN_F3R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB16",
    "location": {
      "column": "10",
      "line": "3717",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296786@macro@CAN_F3R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB17",
    "location": {
      "column": "10",
      "line": "3718",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296883@macro@CAN_F3R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB18",
    "location": {
      "column": "10",
      "line": "3719",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@296980@macro@CAN_F3R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB19",
    "location": {
      "column": "10",
      "line": "3720",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297077@macro@CAN_F3R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB20",
    "location": {
      "column": "10",
      "line": "3721",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297174@macro@CAN_F3R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB21",
    "location": {
      "column": "10",
      "line": "3722",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297271@macro@CAN_F3R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB22",
    "location": {
      "column": "10",
      "line": "3723",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297368@macro@CAN_F3R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB23",
    "location": {
      "column": "10",
      "line": "3724",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297465@macro@CAN_F3R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB24",
    "location": {
      "column": "10",
      "line": "3725",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297562@macro@CAN_F3R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB25",
    "location": {
      "column": "10",
      "line": "3726",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297659@macro@CAN_F3R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB26",
    "location": {
      "column": "10",
      "line": "3727",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297756@macro@CAN_F3R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB27",
    "location": {
      "column": "10",
      "line": "3728",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297853@macro@CAN_F3R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB28",
    "location": {
      "column": "10",
      "line": "3729",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@297950@macro@CAN_F3R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB29",
    "location": {
      "column": "10",
      "line": "3730",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298047@macro@CAN_F3R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB30",
    "location": {
      "column": "10",
      "line": "3731",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298144@macro@CAN_F3R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F3R2_FB31",
    "location": {
      "column": "10",
      "line": "3732",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F3R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298325@macro@CAN_F4R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB0",
    "location": {
      "column": "10",
      "line": "3735",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298421@macro@CAN_F4R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB1",
    "location": {
      "column": "10",
      "line": "3736",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298517@macro@CAN_F4R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB2",
    "location": {
      "column": "10",
      "line": "3737",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298613@macro@CAN_F4R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB3",
    "location": {
      "column": "10",
      "line": "3738",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298709@macro@CAN_F4R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB4",
    "location": {
      "column": "10",
      "line": "3739",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298805@macro@CAN_F4R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB5",
    "location": {
      "column": "10",
      "line": "3740",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298901@macro@CAN_F4R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB6",
    "location": {
      "column": "10",
      "line": "3741",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@298997@macro@CAN_F4R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB7",
    "location": {
      "column": "10",
      "line": "3742",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299093@macro@CAN_F4R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB8",
    "location": {
      "column": "10",
      "line": "3743",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299189@macro@CAN_F4R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB9",
    "location": {
      "column": "10",
      "line": "3744",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299285@macro@CAN_F4R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB10",
    "location": {
      "column": "10",
      "line": "3745",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299382@macro@CAN_F4R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB11",
    "location": {
      "column": "10",
      "line": "3746",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299479@macro@CAN_F4R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB12",
    "location": {
      "column": "10",
      "line": "3747",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299576@macro@CAN_F4R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB13",
    "location": {
      "column": "10",
      "line": "3748",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299673@macro@CAN_F4R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB14",
    "location": {
      "column": "10",
      "line": "3749",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299770@macro@CAN_F4R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB15",
    "location": {
      "column": "10",
      "line": "3750",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299867@macro@CAN_F4R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB16",
    "location": {
      "column": "10",
      "line": "3751",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@299964@macro@CAN_F4R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB17",
    "location": {
      "column": "10",
      "line": "3752",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300061@macro@CAN_F4R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB18",
    "location": {
      "column": "10",
      "line": "3753",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300158@macro@CAN_F4R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB19",
    "location": {
      "column": "10",
      "line": "3754",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300255@macro@CAN_F4R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB20",
    "location": {
      "column": "10",
      "line": "3755",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300352@macro@CAN_F4R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB21",
    "location": {
      "column": "10",
      "line": "3756",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300449@macro@CAN_F4R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB22",
    "location": {
      "column": "10",
      "line": "3757",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300546@macro@CAN_F4R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB23",
    "location": {
      "column": "10",
      "line": "3758",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300643@macro@CAN_F4R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB24",
    "location": {
      "column": "10",
      "line": "3759",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300740@macro@CAN_F4R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB25",
    "location": {
      "column": "10",
      "line": "3760",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300837@macro@CAN_F4R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB26",
    "location": {
      "column": "10",
      "line": "3761",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@300934@macro@CAN_F4R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB27",
    "location": {
      "column": "10",
      "line": "3762",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301031@macro@CAN_F4R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB28",
    "location": {
      "column": "10",
      "line": "3763",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301128@macro@CAN_F4R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB29",
    "location": {
      "column": "10",
      "line": "3764",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301225@macro@CAN_F4R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB30",
    "location": {
      "column": "10",
      "line": "3765",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301322@macro@CAN_F4R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F4R2_FB31",
    "location": {
      "column": "10",
      "line": "3766",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F4R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301503@macro@CAN_F5R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB0",
    "location": {
      "column": "10",
      "line": "3769",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301599@macro@CAN_F5R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB1",
    "location": {
      "column": "10",
      "line": "3770",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301695@macro@CAN_F5R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB2",
    "location": {
      "column": "10",
      "line": "3771",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301791@macro@CAN_F5R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB3",
    "location": {
      "column": "10",
      "line": "3772",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301887@macro@CAN_F5R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB4",
    "location": {
      "column": "10",
      "line": "3773",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@301983@macro@CAN_F5R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB5",
    "location": {
      "column": "10",
      "line": "3774",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302079@macro@CAN_F5R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB6",
    "location": {
      "column": "10",
      "line": "3775",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302175@macro@CAN_F5R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB7",
    "location": {
      "column": "10",
      "line": "3776",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302271@macro@CAN_F5R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB8",
    "location": {
      "column": "10",
      "line": "3777",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302367@macro@CAN_F5R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB9",
    "location": {
      "column": "10",
      "line": "3778",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302463@macro@CAN_F5R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB10",
    "location": {
      "column": "10",
      "line": "3779",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302560@macro@CAN_F5R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB11",
    "location": {
      "column": "10",
      "line": "3780",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302657@macro@CAN_F5R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB12",
    "location": {
      "column": "10",
      "line": "3781",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302754@macro@CAN_F5R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB13",
    "location": {
      "column": "10",
      "line": "3782",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302851@macro@CAN_F5R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB14",
    "location": {
      "column": "10",
      "line": "3783",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@302948@macro@CAN_F5R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB15",
    "location": {
      "column": "10",
      "line": "3784",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303045@macro@CAN_F5R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB16",
    "location": {
      "column": "10",
      "line": "3785",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303142@macro@CAN_F5R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB17",
    "location": {
      "column": "10",
      "line": "3786",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303239@macro@CAN_F5R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB18",
    "location": {
      "column": "10",
      "line": "3787",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303336@macro@CAN_F5R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB19",
    "location": {
      "column": "10",
      "line": "3788",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303433@macro@CAN_F5R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB20",
    "location": {
      "column": "10",
      "line": "3789",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303530@macro@CAN_F5R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB21",
    "location": {
      "column": "10",
      "line": "3790",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303627@macro@CAN_F5R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB22",
    "location": {
      "column": "10",
      "line": "3791",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303724@macro@CAN_F5R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB23",
    "location": {
      "column": "10",
      "line": "3792",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303821@macro@CAN_F5R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB24",
    "location": {
      "column": "10",
      "line": "3793",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@303918@macro@CAN_F5R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB25",
    "location": {
      "column": "10",
      "line": "3794",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304015@macro@CAN_F5R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB26",
    "location": {
      "column": "10",
      "line": "3795",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304112@macro@CAN_F5R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB27",
    "location": {
      "column": "10",
      "line": "3796",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304209@macro@CAN_F5R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB28",
    "location": {
      "column": "10",
      "line": "3797",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304306@macro@CAN_F5R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB29",
    "location": {
      "column": "10",
      "line": "3798",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304403@macro@CAN_F5R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB30",
    "location": {
      "column": "10",
      "line": "3799",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304500@macro@CAN_F5R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F5R2_FB31",
    "location": {
      "column": "10",
      "line": "3800",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F5R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304681@macro@CAN_F6R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB0",
    "location": {
      "column": "10",
      "line": "3803",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304777@macro@CAN_F6R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB1",
    "location": {
      "column": "10",
      "line": "3804",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304873@macro@CAN_F6R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB2",
    "location": {
      "column": "10",
      "line": "3805",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@304969@macro@CAN_F6R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB3",
    "location": {
      "column": "10",
      "line": "3806",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305065@macro@CAN_F6R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB4",
    "location": {
      "column": "10",
      "line": "3807",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305161@macro@CAN_F6R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB5",
    "location": {
      "column": "10",
      "line": "3808",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305257@macro@CAN_F6R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB6",
    "location": {
      "column": "10",
      "line": "3809",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305353@macro@CAN_F6R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB7",
    "location": {
      "column": "10",
      "line": "3810",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305449@macro@CAN_F6R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB8",
    "location": {
      "column": "10",
      "line": "3811",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305545@macro@CAN_F6R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB9",
    "location": {
      "column": "10",
      "line": "3812",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305641@macro@CAN_F6R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB10",
    "location": {
      "column": "10",
      "line": "3813",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305738@macro@CAN_F6R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB11",
    "location": {
      "column": "10",
      "line": "3814",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305835@macro@CAN_F6R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB12",
    "location": {
      "column": "10",
      "line": "3815",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@305932@macro@CAN_F6R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB13",
    "location": {
      "column": "10",
      "line": "3816",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306029@macro@CAN_F6R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB14",
    "location": {
      "column": "10",
      "line": "3817",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306126@macro@CAN_F6R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB15",
    "location": {
      "column": "10",
      "line": "3818",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306223@macro@CAN_F6R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB16",
    "location": {
      "column": "10",
      "line": "3819",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306320@macro@CAN_F6R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB17",
    "location": {
      "column": "10",
      "line": "3820",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306417@macro@CAN_F6R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB18",
    "location": {
      "column": "10",
      "line": "3821",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306514@macro@CAN_F6R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB19",
    "location": {
      "column": "10",
      "line": "3822",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306611@macro@CAN_F6R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB20",
    "location": {
      "column": "10",
      "line": "3823",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306708@macro@CAN_F6R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB21",
    "location": {
      "column": "10",
      "line": "3824",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306805@macro@CAN_F6R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB22",
    "location": {
      "column": "10",
      "line": "3825",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306902@macro@CAN_F6R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB23",
    "location": {
      "column": "10",
      "line": "3826",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@306999@macro@CAN_F6R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB24",
    "location": {
      "column": "10",
      "line": "3827",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307096@macro@CAN_F6R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB25",
    "location": {
      "column": "10",
      "line": "3828",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307193@macro@CAN_F6R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB26",
    "location": {
      "column": "10",
      "line": "3829",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307290@macro@CAN_F6R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB27",
    "location": {
      "column": "10",
      "line": "3830",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307387@macro@CAN_F6R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB28",
    "location": {
      "column": "10",
      "line": "3831",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307484@macro@CAN_F6R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB29",
    "location": {
      "column": "10",
      "line": "3832",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307581@macro@CAN_F6R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB30",
    "location": {
      "column": "10",
      "line": "3833",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307678@macro@CAN_F6R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F6R2_FB31",
    "location": {
      "column": "10",
      "line": "3834",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F6R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307859@macro@CAN_F7R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB0",
    "location": {
      "column": "10",
      "line": "3837",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@307955@macro@CAN_F7R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB1",
    "location": {
      "column": "10",
      "line": "3838",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308051@macro@CAN_F7R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB2",
    "location": {
      "column": "10",
      "line": "3839",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308147@macro@CAN_F7R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB3",
    "location": {
      "column": "10",
      "line": "3840",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308243@macro@CAN_F7R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB4",
    "location": {
      "column": "10",
      "line": "3841",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308339@macro@CAN_F7R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB5",
    "location": {
      "column": "10",
      "line": "3842",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308435@macro@CAN_F7R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB6",
    "location": {
      "column": "10",
      "line": "3843",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308531@macro@CAN_F7R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB7",
    "location": {
      "column": "10",
      "line": "3844",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308627@macro@CAN_F7R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB8",
    "location": {
      "column": "10",
      "line": "3845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308723@macro@CAN_F7R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB9",
    "location": {
      "column": "10",
      "line": "3846",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308819@macro@CAN_F7R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB10",
    "location": {
      "column": "10",
      "line": "3847",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@308916@macro@CAN_F7R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB11",
    "location": {
      "column": "10",
      "line": "3848",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309013@macro@CAN_F7R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB12",
    "location": {
      "column": "10",
      "line": "3849",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309110@macro@CAN_F7R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB13",
    "location": {
      "column": "10",
      "line": "3850",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309207@macro@CAN_F7R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB14",
    "location": {
      "column": "10",
      "line": "3851",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309304@macro@CAN_F7R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB15",
    "location": {
      "column": "10",
      "line": "3852",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309401@macro@CAN_F7R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB16",
    "location": {
      "column": "10",
      "line": "3853",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309498@macro@CAN_F7R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB17",
    "location": {
      "column": "10",
      "line": "3854",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309595@macro@CAN_F7R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB18",
    "location": {
      "column": "10",
      "line": "3855",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309692@macro@CAN_F7R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB19",
    "location": {
      "column": "10",
      "line": "3856",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309789@macro@CAN_F7R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB20",
    "location": {
      "column": "10",
      "line": "3857",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309886@macro@CAN_F7R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB21",
    "location": {
      "column": "10",
      "line": "3858",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@309983@macro@CAN_F7R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB22",
    "location": {
      "column": "10",
      "line": "3859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310080@macro@CAN_F7R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB23",
    "location": {
      "column": "10",
      "line": "3860",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310177@macro@CAN_F7R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB24",
    "location": {
      "column": "10",
      "line": "3861",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310274@macro@CAN_F7R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB25",
    "location": {
      "column": "10",
      "line": "3862",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310371@macro@CAN_F7R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB26",
    "location": {
      "column": "10",
      "line": "3863",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310468@macro@CAN_F7R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB27",
    "location": {
      "column": "10",
      "line": "3864",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310565@macro@CAN_F7R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB28",
    "location": {
      "column": "10",
      "line": "3865",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310662@macro@CAN_F7R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB29",
    "location": {
      "column": "10",
      "line": "3866",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310759@macro@CAN_F7R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB30",
    "location": {
      "column": "10",
      "line": "3867",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@310856@macro@CAN_F7R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F7R2_FB31",
    "location": {
      "column": "10",
      "line": "3868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F7R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311037@macro@CAN_F8R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB0",
    "location": {
      "column": "10",
      "line": "3871",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311133@macro@CAN_F8R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB1",
    "location": {
      "column": "10",
      "line": "3872",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311229@macro@CAN_F8R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB2",
    "location": {
      "column": "10",
      "line": "3873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311325@macro@CAN_F8R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB3",
    "location": {
      "column": "10",
      "line": "3874",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311421@macro@CAN_F8R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB4",
    "location": {
      "column": "10",
      "line": "3875",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311517@macro@CAN_F8R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB5",
    "location": {
      "column": "10",
      "line": "3876",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311613@macro@CAN_F8R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB6",
    "location": {
      "column": "10",
      "line": "3877",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311709@macro@CAN_F8R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB7",
    "location": {
      "column": "10",
      "line": "3878",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311805@macro@CAN_F8R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB8",
    "location": {
      "column": "10",
      "line": "3879",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311901@macro@CAN_F8R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB9",
    "location": {
      "column": "10",
      "line": "3880",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@311997@macro@CAN_F8R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB10",
    "location": {
      "column": "10",
      "line": "3881",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312094@macro@CAN_F8R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB11",
    "location": {
      "column": "10",
      "line": "3882",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312191@macro@CAN_F8R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB12",
    "location": {
      "column": "10",
      "line": "3883",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312288@macro@CAN_F8R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB13",
    "location": {
      "column": "10",
      "line": "3884",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312385@macro@CAN_F8R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB14",
    "location": {
      "column": "10",
      "line": "3885",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312482@macro@CAN_F8R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB15",
    "location": {
      "column": "10",
      "line": "3886",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312579@macro@CAN_F8R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB16",
    "location": {
      "column": "10",
      "line": "3887",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312676@macro@CAN_F8R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB17",
    "location": {
      "column": "10",
      "line": "3888",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312773@macro@CAN_F8R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB18",
    "location": {
      "column": "10",
      "line": "3889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312870@macro@CAN_F8R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB19",
    "location": {
      "column": "10",
      "line": "3890",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@312967@macro@CAN_F8R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB20",
    "location": {
      "column": "10",
      "line": "3891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313064@macro@CAN_F8R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB21",
    "location": {
      "column": "10",
      "line": "3892",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313161@macro@CAN_F8R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB22",
    "location": {
      "column": "10",
      "line": "3893",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313258@macro@CAN_F8R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB23",
    "location": {
      "column": "10",
      "line": "3894",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313355@macro@CAN_F8R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB24",
    "location": {
      "column": "10",
      "line": "3895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313452@macro@CAN_F8R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB25",
    "location": {
      "column": "10",
      "line": "3896",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313549@macro@CAN_F8R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB26",
    "location": {
      "column": "10",
      "line": "3897",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313646@macro@CAN_F8R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB27",
    "location": {
      "column": "10",
      "line": "3898",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313743@macro@CAN_F8R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB28",
    "location": {
      "column": "10",
      "line": "3899",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313840@macro@CAN_F8R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB29",
    "location": {
      "column": "10",
      "line": "3900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@313937@macro@CAN_F8R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB30",
    "location": {
      "column": "10",
      "line": "3901",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314034@macro@CAN_F8R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F8R2_FB31",
    "location": {
      "column": "10",
      "line": "3902",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F8R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314215@macro@CAN_F9R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB0",
    "location": {
      "column": "10",
      "line": "3905",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314311@macro@CAN_F9R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB1",
    "location": {
      "column": "10",
      "line": "3906",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314407@macro@CAN_F9R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB2",
    "location": {
      "column": "10",
      "line": "3907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314503@macro@CAN_F9R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB3",
    "location": {
      "column": "10",
      "line": "3908",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314599@macro@CAN_F9R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB4",
    "location": {
      "column": "10",
      "line": "3909",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314695@macro@CAN_F9R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB5",
    "location": {
      "column": "10",
      "line": "3910",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314791@macro@CAN_F9R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB6",
    "location": {
      "column": "10",
      "line": "3911",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314887@macro@CAN_F9R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB7",
    "location": {
      "column": "10",
      "line": "3912",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@314983@macro@CAN_F9R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB8",
    "location": {
      "column": "10",
      "line": "3913",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315079@macro@CAN_F9R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB9",
    "location": {
      "column": "10",
      "line": "3914",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315175@macro@CAN_F9R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB10",
    "location": {
      "column": "10",
      "line": "3915",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315272@macro@CAN_F9R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB11",
    "location": {
      "column": "10",
      "line": "3916",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315369@macro@CAN_F9R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB12",
    "location": {
      "column": "10",
      "line": "3917",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315466@macro@CAN_F9R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB13",
    "location": {
      "column": "10",
      "line": "3918",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315563@macro@CAN_F9R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB14",
    "location": {
      "column": "10",
      "line": "3919",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315660@macro@CAN_F9R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB15",
    "location": {
      "column": "10",
      "line": "3920",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315757@macro@CAN_F9R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB16",
    "location": {
      "column": "10",
      "line": "3921",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315854@macro@CAN_F9R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB17",
    "location": {
      "column": "10",
      "line": "3922",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@315951@macro@CAN_F9R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB18",
    "location": {
      "column": "10",
      "line": "3923",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316048@macro@CAN_F9R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB19",
    "location": {
      "column": "10",
      "line": "3924",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316145@macro@CAN_F9R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB20",
    "location": {
      "column": "10",
      "line": "3925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316242@macro@CAN_F9R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB21",
    "location": {
      "column": "10",
      "line": "3926",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316339@macro@CAN_F9R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB22",
    "location": {
      "column": "10",
      "line": "3927",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316436@macro@CAN_F9R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB23",
    "location": {
      "column": "10",
      "line": "3928",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316533@macro@CAN_F9R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB24",
    "location": {
      "column": "10",
      "line": "3929",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316630@macro@CAN_F9R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB25",
    "location": {
      "column": "10",
      "line": "3930",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316727@macro@CAN_F9R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB26",
    "location": {
      "column": "10",
      "line": "3931",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316824@macro@CAN_F9R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB27",
    "location": {
      "column": "10",
      "line": "3932",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@316921@macro@CAN_F9R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB28",
    "location": {
      "column": "10",
      "line": "3933",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317018@macro@CAN_F9R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB29",
    "location": {
      "column": "10",
      "line": "3934",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317115@macro@CAN_F9R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB30",
    "location": {
      "column": "10",
      "line": "3935",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317212@macro@CAN_F9R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F9R2_FB31",
    "location": {
      "column": "10",
      "line": "3936",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F9R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317393@macro@CAN_F10R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB0",
    "location": {
      "column": "10",
      "line": "3939",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317489@macro@CAN_F10R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB1",
    "location": {
      "column": "10",
      "line": "3940",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317585@macro@CAN_F10R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB2",
    "location": {
      "column": "10",
      "line": "3941",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317681@macro@CAN_F10R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB3",
    "location": {
      "column": "10",
      "line": "3942",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317777@macro@CAN_F10R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB4",
    "location": {
      "column": "10",
      "line": "3943",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317873@macro@CAN_F10R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB5",
    "location": {
      "column": "10",
      "line": "3944",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@317969@macro@CAN_F10R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB6",
    "location": {
      "column": "10",
      "line": "3945",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318065@macro@CAN_F10R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB7",
    "location": {
      "column": "10",
      "line": "3946",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318161@macro@CAN_F10R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB8",
    "location": {
      "column": "10",
      "line": "3947",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318257@macro@CAN_F10R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB9",
    "location": {
      "column": "10",
      "line": "3948",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318353@macro@CAN_F10R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB10",
    "location": {
      "column": "10",
      "line": "3949",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318450@macro@CAN_F10R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB11",
    "location": {
      "column": "10",
      "line": "3950",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318547@macro@CAN_F10R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB12",
    "location": {
      "column": "10",
      "line": "3951",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318644@macro@CAN_F10R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB13",
    "location": {
      "column": "10",
      "line": "3952",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318741@macro@CAN_F10R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB14",
    "location": {
      "column": "10",
      "line": "3953",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318838@macro@CAN_F10R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB15",
    "location": {
      "column": "10",
      "line": "3954",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@318935@macro@CAN_F10R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB16",
    "location": {
      "column": "10",
      "line": "3955",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319032@macro@CAN_F10R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB17",
    "location": {
      "column": "10",
      "line": "3956",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319129@macro@CAN_F10R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB18",
    "location": {
      "column": "10",
      "line": "3957",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319226@macro@CAN_F10R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB19",
    "location": {
      "column": "10",
      "line": "3958",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319323@macro@CAN_F10R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB20",
    "location": {
      "column": "10",
      "line": "3959",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319420@macro@CAN_F10R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB21",
    "location": {
      "column": "10",
      "line": "3960",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319517@macro@CAN_F10R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB22",
    "location": {
      "column": "10",
      "line": "3961",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319614@macro@CAN_F10R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB23",
    "location": {
      "column": "10",
      "line": "3962",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319711@macro@CAN_F10R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB24",
    "location": {
      "column": "10",
      "line": "3963",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319808@macro@CAN_F10R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB25",
    "location": {
      "column": "10",
      "line": "3964",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@319905@macro@CAN_F10R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB26",
    "location": {
      "column": "10",
      "line": "3965",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320002@macro@CAN_F10R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB27",
    "location": {
      "column": "10",
      "line": "3966",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320099@macro@CAN_F10R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB28",
    "location": {
      "column": "10",
      "line": "3967",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320196@macro@CAN_F10R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB29",
    "location": {
      "column": "10",
      "line": "3968",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320293@macro@CAN_F10R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB30",
    "location": {
      "column": "10",
      "line": "3969",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320390@macro@CAN_F10R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F10R2_FB31",
    "location": {
      "column": "10",
      "line": "3970",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F10R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320571@macro@CAN_F11R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB0",
    "location": {
      "column": "10",
      "line": "3973",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320667@macro@CAN_F11R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB1",
    "location": {
      "column": "10",
      "line": "3974",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320763@macro@CAN_F11R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB2",
    "location": {
      "column": "10",
      "line": "3975",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320859@macro@CAN_F11R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB3",
    "location": {
      "column": "10",
      "line": "3976",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@320955@macro@CAN_F11R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB4",
    "location": {
      "column": "10",
      "line": "3977",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321051@macro@CAN_F11R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB5",
    "location": {
      "column": "10",
      "line": "3978",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321147@macro@CAN_F11R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB6",
    "location": {
      "column": "10",
      "line": "3979",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321243@macro@CAN_F11R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB7",
    "location": {
      "column": "10",
      "line": "3980",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321339@macro@CAN_F11R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB8",
    "location": {
      "column": "10",
      "line": "3981",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321435@macro@CAN_F11R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB9",
    "location": {
      "column": "10",
      "line": "3982",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321531@macro@CAN_F11R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB10",
    "location": {
      "column": "10",
      "line": "3983",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321628@macro@CAN_F11R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB11",
    "location": {
      "column": "10",
      "line": "3984",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321725@macro@CAN_F11R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB12",
    "location": {
      "column": "10",
      "line": "3985",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321822@macro@CAN_F11R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB13",
    "location": {
      "column": "10",
      "line": "3986",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@321919@macro@CAN_F11R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB14",
    "location": {
      "column": "10",
      "line": "3987",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322016@macro@CAN_F11R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB15",
    "location": {
      "column": "10",
      "line": "3988",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322113@macro@CAN_F11R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB16",
    "location": {
      "column": "10",
      "line": "3989",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322210@macro@CAN_F11R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB17",
    "location": {
      "column": "10",
      "line": "3990",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322307@macro@CAN_F11R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB18",
    "location": {
      "column": "10",
      "line": "3991",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322404@macro@CAN_F11R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB19",
    "location": {
      "column": "10",
      "line": "3992",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322501@macro@CAN_F11R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB20",
    "location": {
      "column": "10",
      "line": "3993",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322598@macro@CAN_F11R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB21",
    "location": {
      "column": "10",
      "line": "3994",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322695@macro@CAN_F11R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB22",
    "location": {
      "column": "10",
      "line": "3995",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322792@macro@CAN_F11R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB23",
    "location": {
      "column": "10",
      "line": "3996",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322889@macro@CAN_F11R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB24",
    "location": {
      "column": "10",
      "line": "3997",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@322986@macro@CAN_F11R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB25",
    "location": {
      "column": "10",
      "line": "3998",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323083@macro@CAN_F11R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB26",
    "location": {
      "column": "10",
      "line": "3999",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323180@macro@CAN_F11R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB27",
    "location": {
      "column": "10",
      "line": "4000",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323277@macro@CAN_F11R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB28",
    "location": {
      "column": "10",
      "line": "4001",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323374@macro@CAN_F11R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB29",
    "location": {
      "column": "10",
      "line": "4002",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323471@macro@CAN_F11R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB30",
    "location": {
      "column": "10",
      "line": "4003",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323568@macro@CAN_F11R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F11R2_FB31",
    "location": {
      "column": "10",
      "line": "4004",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F11R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323749@macro@CAN_F12R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB0",
    "location": {
      "column": "10",
      "line": "4007",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323845@macro@CAN_F12R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB1",
    "location": {
      "column": "10",
      "line": "4008",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@323941@macro@CAN_F12R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB2",
    "location": {
      "column": "10",
      "line": "4009",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324037@macro@CAN_F12R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB3",
    "location": {
      "column": "10",
      "line": "4010",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324133@macro@CAN_F12R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB4",
    "location": {
      "column": "10",
      "line": "4011",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324229@macro@CAN_F12R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB5",
    "location": {
      "column": "10",
      "line": "4012",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324325@macro@CAN_F12R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB6",
    "location": {
      "column": "10",
      "line": "4013",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324421@macro@CAN_F12R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB7",
    "location": {
      "column": "10",
      "line": "4014",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324517@macro@CAN_F12R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB8",
    "location": {
      "column": "10",
      "line": "4015",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324613@macro@CAN_F12R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB9",
    "location": {
      "column": "10",
      "line": "4016",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324709@macro@CAN_F12R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB10",
    "location": {
      "column": "10",
      "line": "4017",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324806@macro@CAN_F12R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB11",
    "location": {
      "column": "10",
      "line": "4018",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@324903@macro@CAN_F12R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB12",
    "location": {
      "column": "10",
      "line": "4019",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325000@macro@CAN_F12R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB13",
    "location": {
      "column": "10",
      "line": "4020",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325097@macro@CAN_F12R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB14",
    "location": {
      "column": "10",
      "line": "4021",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325194@macro@CAN_F12R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB15",
    "location": {
      "column": "10",
      "line": "4022",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325291@macro@CAN_F12R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB16",
    "location": {
      "column": "10",
      "line": "4023",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325388@macro@CAN_F12R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB17",
    "location": {
      "column": "10",
      "line": "4024",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325485@macro@CAN_F12R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB18",
    "location": {
      "column": "10",
      "line": "4025",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325582@macro@CAN_F12R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB19",
    "location": {
      "column": "10",
      "line": "4026",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325679@macro@CAN_F12R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB20",
    "location": {
      "column": "10",
      "line": "4027",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325776@macro@CAN_F12R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB21",
    "location": {
      "column": "10",
      "line": "4028",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325873@macro@CAN_F12R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB22",
    "location": {
      "column": "10",
      "line": "4029",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@325970@macro@CAN_F12R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB23",
    "location": {
      "column": "10",
      "line": "4030",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326067@macro@CAN_F12R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB24",
    "location": {
      "column": "10",
      "line": "4031",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326164@macro@CAN_F12R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB25",
    "location": {
      "column": "10",
      "line": "4032",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326261@macro@CAN_F12R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB26",
    "location": {
      "column": "10",
      "line": "4033",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326358@macro@CAN_F12R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB27",
    "location": {
      "column": "10",
      "line": "4034",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326455@macro@CAN_F12R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB28",
    "location": {
      "column": "10",
      "line": "4035",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326552@macro@CAN_F12R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB29",
    "location": {
      "column": "10",
      "line": "4036",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326649@macro@CAN_F12R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB30",
    "location": {
      "column": "10",
      "line": "4037",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326746@macro@CAN_F12R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F12R2_FB31",
    "location": {
      "column": "10",
      "line": "4038",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F12R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@326927@macro@CAN_F13R2_FB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB0",
    "location": {
      "column": "10",
      "line": "4041",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327023@macro@CAN_F13R2_FB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB1",
    "location": {
      "column": "10",
      "line": "4042",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327119@macro@CAN_F13R2_FB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB2",
    "location": {
      "column": "10",
      "line": "4043",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327215@macro@CAN_F13R2_FB3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB3",
    "location": {
      "column": "10",
      "line": "4044",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327311@macro@CAN_F13R2_FB4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB4",
    "location": {
      "column": "10",
      "line": "4045",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327407@macro@CAN_F13R2_FB5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB5",
    "location": {
      "column": "10",
      "line": "4046",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327503@macro@CAN_F13R2_FB6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB6",
    "location": {
      "column": "10",
      "line": "4047",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327599@macro@CAN_F13R2_FB7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB7",
    "location": {
      "column": "10",
      "line": "4048",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327695@macro@CAN_F13R2_FB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB8",
    "location": {
      "column": "10",
      "line": "4049",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327791@macro@CAN_F13R2_FB9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB9",
    "location": {
      "column": "10",
      "line": "4050",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327887@macro@CAN_F13R2_FB10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB10",
    "location": {
      "column": "10",
      "line": "4051",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@327984@macro@CAN_F13R2_FB11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB11",
    "location": {
      "column": "10",
      "line": "4052",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328081@macro@CAN_F13R2_FB12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB12",
    "location": {
      "column": "10",
      "line": "4053",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328178@macro@CAN_F13R2_FB13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB13",
    "location": {
      "column": "10",
      "line": "4054",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328275@macro@CAN_F13R2_FB14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB14",
    "location": {
      "column": "10",
      "line": "4055",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328372@macro@CAN_F13R2_FB15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB15",
    "location": {
      "column": "10",
      "line": "4056",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328469@macro@CAN_F13R2_FB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB16",
    "location": {
      "column": "10",
      "line": "4057",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328566@macro@CAN_F13R2_FB17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB17",
    "location": {
      "column": "10",
      "line": "4058",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328663@macro@CAN_F13R2_FB18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB18",
    "location": {
      "column": "10",
      "line": "4059",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328760@macro@CAN_F13R2_FB19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB19",
    "location": {
      "column": "10",
      "line": "4060",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328857@macro@CAN_F13R2_FB20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB20",
    "location": {
      "column": "10",
      "line": "4061",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@328954@macro@CAN_F13R2_FB21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB21",
    "location": {
      "column": "10",
      "line": "4062",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329051@macro@CAN_F13R2_FB22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB22",
    "location": {
      "column": "10",
      "line": "4063",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329148@macro@CAN_F13R2_FB23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB23",
    "location": {
      "column": "10",
      "line": "4064",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329245@macro@CAN_F13R2_FB24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB24",
    "location": {
      "column": "10",
      "line": "4065",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329342@macro@CAN_F13R2_FB25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB25",
    "location": {
      "column": "10",
      "line": "4066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329439@macro@CAN_F13R2_FB26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB26",
    "location": {
      "column": "10",
      "line": "4067",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329536@macro@CAN_F13R2_FB27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB27",
    "location": {
      "column": "10",
      "line": "4068",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329633@macro@CAN_F13R2_FB28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB28",
    "location": {
      "column": "10",
      "line": "4069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329730@macro@CAN_F13R2_FB29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB29",
    "location": {
      "column": "10",
      "line": "4070",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329827@macro@CAN_F13R2_FB30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB30",
    "location": {
      "column": "10",
      "line": "4071",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@329924@macro@CAN_F13R2_FB31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_F13R2_FB31",
    "location": {
      "column": "10",
      "line": "4072",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CAN_F13R2_FB31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336457@macro@CRC_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_DR_DR",
    "location": {
      "column": "10",
      "line": "4140",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRC_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336639@macro@CRC_IDR_IDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_IDR_IDR",
    "location": {
      "column": "10",
      "line": "4144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRC_IDR_IDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@336843@macro@CRC_CR_RESET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRC_CR_RESET",
    "location": {
      "column": "10",
      "line": "4148",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRC_CR_RESET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337423@macro@CRYP_CR_ALGODIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGODIR",
    "location": {
      "column": "9",
      "line": "4156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGODIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337494@macro@CRYP_CR_ALGOMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE",
    "location": {
      "column": "9",
      "line": "4158",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337563@macro@CRYP_CR_ALGOMODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_0",
    "location": {
      "column": "9",
      "line": "4159",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337632@macro@CRYP_CR_ALGOMODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_1",
    "location": {
      "column": "9",
      "line": "4160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337701@macro@CRYP_CR_ALGOMODE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_2",
    "location": {
      "column": "9",
      "line": "4161",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337770@macro@CRYP_CR_ALGOMODE_TDES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_TDES_ECB",
    "location": {
      "column": "9",
      "line": "4162",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_TDES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337839@macro@CRYP_CR_ALGOMODE_TDES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_TDES_CBC",
    "location": {
      "column": "9",
      "line": "4163",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_TDES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337908@macro@CRYP_CR_ALGOMODE_DES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_DES_ECB",
    "location": {
      "column": "9",
      "line": "4164",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_DES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@337977@macro@CRYP_CR_ALGOMODE_DES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_DES_CBC",
    "location": {
      "column": "9",
      "line": "4165",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_DES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338046@macro@CRYP_CR_ALGOMODE_AES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_ECB",
    "location": {
      "column": "9",
      "line": "4166",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338115@macro@CRYP_CR_ALGOMODE_AES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_CBC",
    "location": {
      "column": "9",
      "line": "4167",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338184@macro@CRYP_CR_ALGOMODE_AES_CTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_CTR",
    "location": {
      "column": "9",
      "line": "4168",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_CTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338253@macro@CRYP_CR_ALGOMODE_AES_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_AES_KEY",
    "location": {
      "column": "9",
      "line": "4169",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_AES_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338324@macro@CRYP_CR_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE",
    "location": {
      "column": "9",
      "line": "4171",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338393@macro@CRYP_CR_DATATYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE_0",
    "location": {
      "column": "9",
      "line": "4172",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338462@macro@CRYP_CR_DATATYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_DATATYPE_1",
    "location": {
      "column": "9",
      "line": "4173",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_DATATYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338531@macro@CRYP_CR_KEYSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE",
    "location": {
      "column": "9",
      "line": "4174",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338600@macro@CRYP_CR_KEYSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE_0",
    "location": {
      "column": "9",
      "line": "4175",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338669@macro@CRYP_CR_KEYSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_KEYSIZE_1",
    "location": {
      "column": "9",
      "line": "4176",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_KEYSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338738@macro@CRYP_CR_FFLUSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_FFLUSH",
    "location": {
      "column": "9",
      "line": "4177",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_FFLUSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338807@macro@CRYP_CR_CRYPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_CRYPEN",
    "location": {
      "column": "9",
      "line": "4178",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_CRYPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338878@macro@CRYP_CR_GCM_CCMPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH",
    "location": {
      "column": "9",
      "line": "4180",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@338947@macro@CRYP_CR_GCM_CCMPH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH_0",
    "location": {
      "column": "9",
      "line": "4181",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339016@macro@CRYP_CR_GCM_CCMPH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_GCM_CCMPH_1",
    "location": {
      "column": "9",
      "line": "4182",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_GCM_CCMPH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339085@macro@CRYP_CR_ALGOMODE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_CR_ALGOMODE_3",
    "location": {
      "column": "9",
      "line": "4183",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_CR_ALGOMODE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339239@macro@CRYP_SR_IFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_IFEM",
    "location": {
      "column": "9",
      "line": "4186",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_SR_IFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339308@macro@CRYP_SR_IFNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_IFNF",
    "location": {
      "column": "9",
      "line": "4187",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_SR_IFNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339377@macro@CRYP_SR_OFNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_OFNE",
    "location": {
      "column": "9",
      "line": "4188",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_SR_OFNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339446@macro@CRYP_SR_OFFU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_OFFU",
    "location": {
      "column": "9",
      "line": "4189",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_SR_OFFU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339515@macro@CRYP_SR_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_SR_BUSY",
    "location": {
      "column": "9",
      "line": "4190",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_SR_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339666@macro@CRYP_DMACR_DIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMACR_DIEN",
    "location": {
      "column": "9",
      "line": "4192",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_DMACR_DIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339735@macro@CRYP_DMACR_DOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMACR_DOEN",
    "location": {
      "column": "9",
      "line": "4193",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_DMACR_DOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339886@macro@CRYP_IMSCR_INIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IMSCR_INIM",
    "location": {
      "column": "9",
      "line": "4195",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_IMSCR_INIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@339955@macro@CRYP_IMSCR_OUTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IMSCR_OUTIM",
    "location": {
      "column": "9",
      "line": "4196",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_IMSCR_OUTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340106@macro@CRYP_RISR_OUTRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_RISR_OUTRIS",
    "location": {
      "column": "9",
      "line": "4198",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_RISR_OUTRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340175@macro@CRYP_RISR_INRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_RISR_INRIS",
    "location": {
      "column": "9",
      "line": "4199",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_RISR_INRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340326@macro@CRYP_MISR_INMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_MISR_INMIS",
    "location": {
      "column": "9",
      "line": "4201",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_MISR_INMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340395@macro@CRYP_MISR_OUTMIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_MISR_OUTMIS",
    "location": {
      "column": "9",
      "line": "4202",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CRYP_MISR_OUTMIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@340959@macro@DAC_CR_EN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN1",
    "location": {
      "column": "10",
      "line": "4210",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_EN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341062@macro@DAC_CR_BOFF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF1",
    "location": {
      "column": "10",
      "line": "4211",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_BOFF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341180@macro@DAC_CR_TEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN1",
    "location": {
      "column": "10",
      "line": "4212",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341293@macro@DAC_CR_TSEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1",
    "location": {
      "column": "10",
      "line": "4214",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341420@macro@DAC_CR_TSEL1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_0",
    "location": {
      "column": "10",
      "line": "4215",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341509@macro@DAC_CR_TSEL1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_1",
    "location": {
      "column": "10",
      "line": "4216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341598@macro@DAC_CR_TSEL1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL1_2",
    "location": {
      "column": "10",
      "line": "4217",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341689@macro@DAC_CR_WAVE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1",
    "location": {
      "column": "10",
      "line": "4219",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341836@macro@DAC_CR_WAVE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_0",
    "location": {
      "column": "10",
      "line": "4220",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@341925@macro@DAC_CR_WAVE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE1_1",
    "location": {
      "column": "10",
      "line": "4221",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342016@macro@DAC_CR_MAMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1",
    "location": {
      "column": "10",
      "line": "4223",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342149@macro@DAC_CR_MAMP1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_0",
    "location": {
      "column": "10",
      "line": "4224",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342238@macro@DAC_CR_MAMP1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_1",
    "location": {
      "column": "10",
      "line": "4225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342327@macro@DAC_CR_MAMP1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_2",
    "location": {
      "column": "10",
      "line": "4226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342416@macro@DAC_CR_MAMP1_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP1_3",
    "location": {
      "column": "10",
      "line": "4227",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP1_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342507@macro@DAC_CR_DMAEN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN1",
    "location": {
      "column": "10",
      "line": "4229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAEN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342614@macro@DAC_CR_DMAUDRIE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE1",
    "location": {
      "column": "10",
      "line": "4230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAUDRIE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342739@macro@DAC_CR_EN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_EN2",
    "location": {
      "column": "10",
      "line": "4231",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_EN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342842@macro@DAC_CR_BOFF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_BOFF2",
    "location": {
      "column": "10",
      "line": "4232",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_BOFF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@342960@macro@DAC_CR_TEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TEN2",
    "location": {
      "column": "10",
      "line": "4233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343073@macro@DAC_CR_TSEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2",
    "location": {
      "column": "10",
      "line": "4235",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343200@macro@DAC_CR_TSEL2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_0",
    "location": {
      "column": "10",
      "line": "4236",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343289@macro@DAC_CR_TSEL2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_1",
    "location": {
      "column": "10",
      "line": "4237",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343378@macro@DAC_CR_TSEL2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_TSEL2_2",
    "location": {
      "column": "10",
      "line": "4238",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_TSEL2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343469@macro@DAC_CR_WAVE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2",
    "location": {
      "column": "10",
      "line": "4240",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343616@macro@DAC_CR_WAVE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_0",
    "location": {
      "column": "10",
      "line": "4241",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343705@macro@DAC_CR_WAVE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_WAVE2_1",
    "location": {
      "column": "10",
      "line": "4242",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_WAVE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343796@macro@DAC_CR_MAMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2",
    "location": {
      "column": "10",
      "line": "4244",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@343929@macro@DAC_CR_MAMP2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_0",
    "location": {
      "column": "10",
      "line": "4245",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344018@macro@DAC_CR_MAMP2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_1",
    "location": {
      "column": "10",
      "line": "4246",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344107@macro@DAC_CR_MAMP2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_2",
    "location": {
      "column": "10",
      "line": "4247",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344196@macro@DAC_CR_MAMP2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_MAMP2_3",
    "location": {
      "column": "10",
      "line": "4248",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_MAMP2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344287@macro@DAC_CR_DMAEN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAEN2",
    "location": {
      "column": "10",
      "line": "4250",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAEN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344395@macro@DAC_CR_DMAUDRIE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_CR_DMAUDRIE2",
    "location": {
      "column": "10",
      "line": "4251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_CR_DMAUDRIE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344605@macro@DAC_SWTRIGR_SWTRIG1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG1",
    "location": {
      "column": "10",
      "line": "4254",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344718@macro@DAC_SWTRIGR_SWTRIG2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SWTRIGR_SWTRIG2",
    "location": {
      "column": "10",
      "line": "4255",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_SWTRIGR_SWTRIG2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@344915@macro@DAC_DHR12R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4258",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345121@macro@DAC_DHR12L1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4261",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12L1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345326@macro@DAC_DHR8R1_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R1_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4264",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR8R1_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345531@macro@DAC_DHR12R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4267",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345737@macro@DAC_DHR12L2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12L2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4270",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12L2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@345942@macro@DAC_DHR8R2_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8R2_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4273",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR8R2_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346147@macro@DAC_DHR12RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4276",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346269@macro@DAC_DHR12RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4277",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346475@macro@DAC_DHR12LD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4280",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12LD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346596@macro@DAC_DHR12LD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR12LD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4281",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR12LD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346801@macro@DAC_DHR8RD_DACC1DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC1DHR",
    "location": {
      "column": "10",
      "line": "4284",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR8RD_DACC1DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@346922@macro@DAC_DHR8RD_DACC2DHR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DHR8RD_DACC2DHR",
    "location": {
      "column": "10",
      "line": "4285",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DHR8RD_DACC2DHR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347127@macro@DAC_DOR1_DACC1DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR1_DACC1DOR",
    "location": {
      "column": "10",
      "line": "4288",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DOR1_DACC1DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347319@macro@DAC_DOR2_DACC2DOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_DOR2_DACC2DOR",
    "location": {
      "column": "10",
      "line": "4291",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_DOR2_DACC2DOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347511@macro@DAC_SR_DMAUDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR1",
    "location": {
      "column": "10",
      "line": "4294",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_SR_DMAUDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@347625@macro@DAC_SR_DMAUDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_SR_DMAUDR2",
    "location": {
      "column": "10",
      "line": "4295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DAC_SR_DMAUDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348644@macro@DCMI_CR_CAPTURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CAPTURE",
    "location": {
      "column": "9",
      "line": "4309",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CAPTURE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348713@macro@DCMI_CR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CM",
    "location": {
      "column": "9",
      "line": "4310",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348782@macro@DCMI_CR_CROP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CROP",
    "location": {
      "column": "9",
      "line": "4311",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CROP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348851@macro@DCMI_CR_JPEG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_JPEG",
    "location": {
      "column": "9",
      "line": "4312",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_JPEG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348920@macro@DCMI_CR_ESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_ESS",
    "location": {
      "column": "9",
      "line": "4313",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_ESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@348989@macro@DCMI_CR_PCKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_PCKPOL",
    "location": {
      "column": "9",
      "line": "4314",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_PCKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349058@macro@DCMI_CR_HSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_HSPOL",
    "location": {
      "column": "9",
      "line": "4315",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_HSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349127@macro@DCMI_CR_VSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_VSPOL",
    "location": {
      "column": "9",
      "line": "4316",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_VSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349196@macro@DCMI_CR_FCRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_FCRC_0",
    "location": {
      "column": "9",
      "line": "4317",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_FCRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349265@macro@DCMI_CR_FCRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_FCRC_1",
    "location": {
      "column": "9",
      "line": "4318",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_FCRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349334@macro@DCMI_CR_EDM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_EDM_0",
    "location": {
      "column": "9",
      "line": "4319",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_EDM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349403@macro@DCMI_CR_EDM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_EDM_1",
    "location": {
      "column": "9",
      "line": "4320",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_EDM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349472@macro@DCMI_CR_CRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_CRE",
    "location": {
      "column": "9",
      "line": "4321",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_CRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349541@macro@DCMI_CR_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CR_ENABLE",
    "location": {
      "column": "9",
      "line": "4322",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CR_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349694@macro@DCMI_SR_HSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_HSYNC",
    "location": {
      "column": "9",
      "line": "4325",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_SR_HSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349763@macro@DCMI_SR_VSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_VSYNC",
    "location": {
      "column": "9",
      "line": "4326",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_SR_VSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349832@macro@DCMI_SR_FNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SR_FNE",
    "location": {
      "column": "9",
      "line": "4327",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_SR_FNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@349985@macro@DCMI_RIS_FRAME_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_FRAME_RIS",
    "location": {
      "column": "9",
      "line": "4330",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_FRAME_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350054@macro@DCMI_RIS_OVR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_OVR_RIS",
    "location": {
      "column": "9",
      "line": "4331",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_OVR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350123@macro@DCMI_RIS_ERR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_ERR_RIS",
    "location": {
      "column": "9",
      "line": "4332",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_ERR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350192@macro@DCMI_RIS_VSYNC_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_VSYNC_RIS",
    "location": {
      "column": "9",
      "line": "4333",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_VSYNC_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350261@macro@DCMI_RIS_LINE_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RIS_LINE_RIS",
    "location": {
      "column": "9",
      "line": "4334",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RIS_LINE_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350353@macro@DCMI_RISR_FRAME_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_FRAME_RIS",
    "location": {
      "column": "9",
      "line": "4336",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_FRAME_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350418@macro@DCMI_RISR_OVR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_OVR_RIS",
    "location": {
      "column": "9",
      "line": "4337",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_OVR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350481@macro@DCMI_RISR_ERR_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_ERR_RIS",
    "location": {
      "column": "9",
      "line": "4338",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_ERR_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350544@macro@DCMI_RISR_VSYNC_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_VSYNC_RIS",
    "location": {
      "column": "9",
      "line": "4339",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_VSYNC_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350609@macro@DCMI_RISR_LINE_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_LINE_RIS",
    "location": {
      "column": "9",
      "line": "4340",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_LINE_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350673@macro@DCMI_RISR_OVF_RIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_RISR_OVF_RIS",
    "location": {
      "column": "9",
      "line": "4341",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_RISR_OVF_RIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350820@macro@DCMI_IER_FRAME_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_FRAME_IE",
    "location": {
      "column": "9",
      "line": "4344",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_IER_FRAME_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350889@macro@DCMI_IER_OVR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_OVR_IE",
    "location": {
      "column": "9",
      "line": "4345",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_IER_OVR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@350958@macro@DCMI_IER_ERR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_ERR_IE",
    "location": {
      "column": "9",
      "line": "4346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_IER_ERR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351027@macro@DCMI_IER_VSYNC_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_VSYNC_IE",
    "location": {
      "column": "9",
      "line": "4347",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_IER_VSYNC_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351096@macro@DCMI_IER_LINE_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_LINE_IE",
    "location": {
      "column": "9",
      "line": "4348",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_IER_LINE_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351189@macro@DCMI_IER_OVF_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IER_OVF_IE",
    "location": {
      "column": "9",
      "line": "4351",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_IER_OVF_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351334@macro@DCMI_MIS_FRAME_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_FRAME_MIS",
    "location": {
      "column": "9",
      "line": "4354",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_FRAME_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351403@macro@DCMI_MIS_OVR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_OVR_MIS",
    "location": {
      "column": "9",
      "line": "4355",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_OVR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351472@macro@DCMI_MIS_ERR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_ERR_MIS",
    "location": {
      "column": "9",
      "line": "4356",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_ERR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351541@macro@DCMI_MIS_VSYNC_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_VSYNC_MIS",
    "location": {
      "column": "9",
      "line": "4357",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_VSYNC_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351610@macro@DCMI_MIS_LINE_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MIS_LINE_MIS",
    "location": {
      "column": "9",
      "line": "4358",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MIS_LINE_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351703@macro@DCMI_MISR_FRAME_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_FRAME_MIS",
    "location": {
      "column": "9",
      "line": "4361",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_FRAME_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351768@macro@DCMI_MISR_OVF_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_OVF_MIS",
    "location": {
      "column": "9",
      "line": "4362",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_OVF_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351831@macro@DCMI_MISR_ERR_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_ERR_MIS",
    "location": {
      "column": "9",
      "line": "4363",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_ERR_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351894@macro@DCMI_MISR_VSYNC_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_VSYNC_MIS",
    "location": {
      "column": "9",
      "line": "4364",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_VSYNC_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@351959@macro@DCMI_MISR_LINE_MIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_MISR_LINE_MIS",
    "location": {
      "column": "9",
      "line": "4365",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_MISR_LINE_MIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352107@macro@DCMI_ICR_FRAME_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_FRAME_ISC",
    "location": {
      "column": "9",
      "line": "4368",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_FRAME_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352176@macro@DCMI_ICR_OVR_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_OVR_ISC",
    "location": {
      "column": "9",
      "line": "4369",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_OVR_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352245@macro@DCMI_ICR_ERR_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_ERR_ISC",
    "location": {
      "column": "9",
      "line": "4370",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_ERR_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352314@macro@DCMI_ICR_VSYNC_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_VSYNC_ISC",
    "location": {
      "column": "9",
      "line": "4371",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_VSYNC_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352383@macro@DCMI_ICR_LINE_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_LINE_ISC",
    "location": {
      "column": "9",
      "line": "4372",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_LINE_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352476@macro@DCMI_ICR_OVF_ISC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ICR_OVF_ISC",
    "location": {
      "column": "9",
      "line": "4375",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ICR_OVF_ISC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352625@macro@DCMI_ESCR_FSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_FSC",
    "location": {
      "column": "9",
      "line": "4378",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_FSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352694@macro@DCMI_ESCR_LSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_LSC",
    "location": {
      "column": "9",
      "line": "4379",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_LSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352763@macro@DCMI_ESCR_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_LEC",
    "location": {
      "column": "9",
      "line": "4380",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352832@macro@DCMI_ESCR_FEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESCR_FEC",
    "location": {
      "column": "9",
      "line": "4381",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESCR_FEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@352987@macro@DCMI_ESUR_FSU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_FSU",
    "location": {
      "column": "9",
      "line": "4384",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_FSU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353056@macro@DCMI_ESUR_LSU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_LSU",
    "location": {
      "column": "9",
      "line": "4385",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_LSU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353125@macro@DCMI_ESUR_LEU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_LEU",
    "location": {
      "column": "9",
      "line": "4386",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_LEU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353194@macro@DCMI_ESUR_FEU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ESUR_FEU",
    "location": {
      "column": "9",
      "line": "4387",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_ESUR_FEU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353351@macro@DCMI_CWSTRT_HOFFCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSTRT_HOFFCNT",
    "location": {
      "column": "9",
      "line": "4390",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CWSTRT_HOFFCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353420@macro@DCMI_CWSTRT_VST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSTRT_VST",
    "location": {
      "column": "9",
      "line": "4391",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CWSTRT_VST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353577@macro@DCMI_CWSIZE_CAPCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSIZE_CAPCNT",
    "location": {
      "column": "9",
      "line": "4394",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CWSIZE_CAPCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353646@macro@DCMI_CWSIZE_VLINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CWSIZE_VLINE",
    "location": {
      "column": "9",
      "line": "4395",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_CWSIZE_VLINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353799@macro@DCMI_DR_BYTE0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE0",
    "location": {
      "column": "9",
      "line": "4398",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353868@macro@DCMI_DR_BYTE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE1",
    "location": {
      "column": "9",
      "line": "4399",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@353937@macro@DCMI_DR_BYTE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE2",
    "location": {
      "column": "9",
      "line": "4400",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354006@macro@DCMI_DR_BYTE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_DR_BYTE3",
    "location": {
      "column": "9",
      "line": "4401",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DCMI_DR_BYTE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354656@macro@DFSDM_CHCFGR1_DFSDMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DFSDMEN",
    "location": {
      "column": "10",
      "line": "4412",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DFSDMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354779@macro@DFSDM_CHCFGR1_CKOUTSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKOUTSRC",
    "location": {
      "column": "10",
      "line": "4413",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKOUTSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@354905@macro@DFSDM_CHCFGR1_CKOUTDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKOUTDIV",
    "location": {
      "column": "10",
      "line": "4414",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKOUTDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355036@macro@DFSDM_CHCFGR1_DATPACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK",
    "location": {
      "column": "10",
      "line": "4415",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355156@macro@DFSDM_CHCFGR1_DATPACK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK_1",
    "location": {
      "column": "10",
      "line": "4416",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355270@macro@DFSDM_CHCFGR1_DATPACK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATPACK_0",
    "location": {
      "column": "10",
      "line": "4417",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATPACK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355384@macro@DFSDM_CHCFGR1_DATMPX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX",
    "location": {
      "column": "10",
      "line": "4418",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355522@macro@DFSDM_CHCFGR1_DATMPX_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX_1",
    "location": {
      "column": "10",
      "line": "4419",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355655@macro@DFSDM_CHCFGR1_DATMPX_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_DATMPX_0",
    "location": {
      "column": "10",
      "line": "4420",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_DATMPX_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355788@macro@DFSDM_CHCFGR1_CHINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CHINSEL",
    "location": {
      "column": "10",
      "line": "4421",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CHINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@355915@macro@DFSDM_CHCFGR1_CHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CHEN",
    "location": {
      "column": "10",
      "line": "4422",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356021@macro@DFSDM_CHCFGR1_CKABEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_CKABEN",
    "location": {
      "column": "10",
      "line": "4423",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_CKABEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356153@macro@DFSDM_CHCFGR1_SCDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SCDEN",
    "location": {
      "column": "10",
      "line": "4424",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SCDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356285@macro@DFSDM_CHCFGR1_SPICKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL",
    "location": {
      "column": "10",
      "line": "4425",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356419@macro@DFSDM_CHCFGR1_SPICKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL_1",
    "location": {
      "column": "10",
      "line": "4426",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356546@macro@DFSDM_CHCFGR1_SPICKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SPICKSEL_0",
    "location": {
      "column": "10",
      "line": "4427",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SPICKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356673@macro@DFSDM_CHCFGR1_SITP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP",
    "location": {
      "column": "10",
      "line": "4428",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356808@macro@DFSDM_CHCFGR1_SITP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP_1",
    "location": {
      "column": "10",
      "line": "4429",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@356940@macro@DFSDM_CHCFGR1_SITP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR1_SITP_0",
    "location": {
      "column": "10",
      "line": "4430",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR1_SITP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357156@macro@DFSDM_CHCFGR2_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR2_OFFSET",
    "location": {
      "column": "10",
      "line": "4433",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR2_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357298@macro@DFSDM_CHCFGR2_DTRBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHCFGR2_DTRBS",
    "location": {
      "column": "10",
      "line": "4434",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHCFGR2_DTRBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357517@macro@DFSDM_CHAWSCDR_AWFORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD",
    "location": {
      "column": "10",
      "line": "4437",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357665@macro@DFSDM_CHAWSCDR_AWFORD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD_1",
    "location": {
      "column": "10",
      "line": "4438",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357808@macro@DFSDM_CHAWSCDR_AWFORD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFORD_0",
    "location": {
      "column": "10",
      "line": "4439",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFORD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@357951@macro@DFSDM_CHAWSCDR_AWFOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_AWFOSR",
    "location": {
      "column": "10",
      "line": "4440",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_AWFOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358107@macro@DFSDM_CHAWSCDR_BKSCD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_BKSCD",
    "location": {
      "column": "10",
      "line": "4441",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_BKSCD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358271@macro@DFSDM_CHAWSCDR_SCDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHAWSCDR_SCDT",
    "location": {
      "column": "10",
      "line": "4442",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHAWSCDR_SCDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358502@macro@DFSDM_CHWDATR_WDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHWDATR_WDATA",
    "location": {
      "column": "10",
      "line": "4445",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHWDATR_WDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358717@macro@DFSDM_CHDATINR_INDAT0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHDATINR_INDAT0",
    "location": {
      "column": "10",
      "line": "4448",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHDATINR_INDAT0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@358862@macro@DFSDM_CHDATINR_INDAT1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_CHDATINR_INDAT1",
    "location": {
      "column": "10",
      "line": "4449",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_CHDATINR_INDAT1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359159@macro@DFSDM_FLTCR1_AWFSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_AWFSEL",
    "location": {
      "column": "10",
      "line": "4454",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_AWFSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359281@macro@DFSDM_FLTCR1_FAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_FAST",
    "location": {
      "column": "10",
      "line": "4455",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_FAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359401@macro@DFSDM_FLTCR1_RCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RCH",
    "location": {
      "column": "10",
      "line": "4456",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359525@macro@DFSDM_FLTCR1_RDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RDMAEN",
    "location": {
      "column": "10",
      "line": "4457",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359674@macro@DFSDM_FLTCR1_RSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RSYNC",
    "location": {
      "column": "10",
      "line": "4458",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359815@macro@DFSDM_FLTCR1_RCONT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RCONT",
    "location": {
      "column": "10",
      "line": "4459",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RCONT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@359954@macro@DFSDM_FLTCR1_RSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_RSWSTART",
    "location": {
      "column": "10",
      "line": "4460",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_RSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360097@macro@DFSDM_FLTCR1_JEXTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN",
    "location": {
      "column": "10",
      "line": "4461",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360265@macro@DFSDM_FLTCR1_JEXTEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN_1",
    "location": {
      "column": "10",
      "line": "4462",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360428@macro@DFSDM_FLTCR1_JEXTEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTEN_0",
    "location": {
      "column": "10",
      "line": "4463",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360591@macro@DFSDM_FLTCR1_JEXTSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL",
    "location": {
      "column": "10",
      "line": "4464",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360752@macro@DFSDM_FLTCR1_JEXTSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_2",
    "location": {
      "column": "10",
      "line": "4465",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@360908@macro@DFSDM_FLTCR1_JEXTSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_1",
    "location": {
      "column": "10",
      "line": "4466",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361064@macro@DFSDM_FLTCR1_JEXTSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JEXTSEL_0",
    "location": {
      "column": "10",
      "line": "4467",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JEXTSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361220@macro@DFSDM_FLTCR1_JDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JDMAEN",
    "location": {
      "column": "10",
      "line": "4468",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361373@macro@DFSDM_FLTCR1_JSCAN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSCAN",
    "location": {
      "column": "10",
      "line": "4469",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSCAN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361536@macro@DFSDM_FLTCR1_JSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSYNC",
    "location": {
      "column": "10",
      "line": "4470",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361699@macro@DFSDM_FLTCR1_JSWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_JSWSTART",
    "location": {
      "column": "10",
      "line": "4471",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_JSWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@361843@macro@DFSDM_FLTCR1_DFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR1_DFEN",
    "location": {
      "column": "10",
      "line": "4472",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR1_DFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362029@macro@DFSDM_FLTCR2_AWDCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_AWDCH",
    "location": {
      "column": "10",
      "line": "4475",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_AWDCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362163@macro@DFSDM_FLTCR2_EXCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_EXCH",
    "location": {
      "column": "10",
      "line": "4476",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_EXCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362297@macro@DFSDM_FLTCR2_CKABIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_CKABIE",
    "location": {
      "column": "10",
      "line": "4477",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_CKABIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362417@macro@DFSDM_FLTCR2_SCDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_SCDIE",
    "location": {
      "column": "10",
      "line": "4478",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_SCDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362546@macro@DFSDM_FLTCR2_AWDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_AWDIE",
    "location": {
      "column": "10",
      "line": "4479",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_AWDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362668@macro@DFSDM_FLTCR2_ROVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_ROVRIE",
    "location": {
      "column": "10",
      "line": "4480",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_ROVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362795@macro@DFSDM_FLTCR2_JOVRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_JOVRIE",
    "location": {
      "column": "10",
      "line": "4481",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_JOVRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@362923@macro@DFSDM_FLTCR2_REOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_REOCIE",
    "location": {
      "column": "10",
      "line": "4482",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_REOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363055@macro@DFSDM_FLTCR2_JEOCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCR2_JEOCIE",
    "location": {
      "column": "10",
      "line": "4483",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCR2_JEOCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363273@macro@DFSDM_FLTISR_SCDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_SCDF",
    "location": {
      "column": "10",
      "line": "4486",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_SCDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363400@macro@DFSDM_FLTISR_CKABF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_CKABF",
    "location": {
      "column": "10",
      "line": "4487",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_CKABF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363519@macro@DFSDM_FLTISR_RCIP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_RCIP",
    "location": {
      "column": "10",
      "line": "4488",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_RCIP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363646@macro@DFSDM_FLTISR_JCIP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JCIP",
    "location": {
      "column": "10",
      "line": "4489",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JCIP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363774@macro@DFSDM_FLTISR_AWDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_AWDF",
    "location": {
      "column": "10",
      "line": "4490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_AWDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@363879@macro@DFSDM_FLTISR_ROVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_ROVRF",
    "location": {
      "column": "10",
      "line": "4491",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_ROVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364000@macro@DFSDM_FLTISR_JOVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JOVRF",
    "location": {
      "column": "10",
      "line": "4492",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JOVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364122@macro@DFSDM_FLTISR_REOCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_REOCF",
    "location": {
      "column": "10",
      "line": "4493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_REOCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364242@macro@DFSDM_FLTISR_JEOCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTISR_JEOCF",
    "location": {
      "column": "10",
      "line": "4494",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTISR_JEOCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364448@macro@DFSDM_FLTICR_CLRSCSDF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRSCSDF",
    "location": {
      "column": "10",
      "line": "4497",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRSCSDF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364589@macro@DFSDM_FLTICR_CLRCKABF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRCKABF",
    "location": {
      "column": "10",
      "line": "4498",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRCKABF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364721@macro@DFSDM_FLTICR_CLRROVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRROVRF",
    "location": {
      "column": "10",
      "line": "4499",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRROVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@364852@macro@DFSDM_FLTICR_CLRJOVRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTICR_CLRJOVRF",
    "location": {
      "column": "10",
      "line": "4500",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTICR_CLRJOVRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365069@macro@DFSDM_FLTJCHGR_JCHG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJCHGR_JCHG",
    "location": {
      "column": "10",
      "line": "4503",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJCHGR_JCHG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365286@macro@DFSDM_FLTFCR_FORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD",
    "location": {
      "column": "10",
      "line": "4506",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365403@macro@DFSDM_FLTFCR_FORD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_2",
    "location": {
      "column": "10",
      "line": "4507",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365517@macro@DFSDM_FLTFCR_FORD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_1",
    "location": {
      "column": "10",
      "line": "4508",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365631@macro@DFSDM_FLTFCR_FORD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FORD_0",
    "location": {
      "column": "10",
      "line": "4509",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FORD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365745@macro@DFSDM_FLTFCR_FOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_FOSR",
    "location": {
      "column": "10",
      "line": "4510",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_FOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@365893@macro@DFSDM_FLTFCR_IOSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTFCR_IOSR",
    "location": {
      "column": "10",
      "line": "4511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTFCR_IOSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366125@macro@DFSDM_FLTJDATAR_JDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJDATAR_JDATA",
    "location": {
      "column": "10",
      "line": "4514",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJDATAR_JDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366257@macro@DFSDM_FLTJDATAR_JDATACH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTJDATAR_JDATACH",
    "location": {
      "column": "10",
      "line": "4515",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTJDATAR_JDATACH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366484@macro@DFSDM_FLTRDATAR_RDATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RDATA",
    "location": {
      "column": "10",
      "line": "4518",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RDATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366617@macro@DFSDM_FLTRDATAR_RPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RPEND",
    "location": {
      "column": "10",
      "line": "4519",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366741@macro@DFSDM_FLTRDATAR_RDATACH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTRDATAR_RDATACH",
    "location": {
      "column": "10",
      "line": "4520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTRDATAR_RDATACH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@366967@macro@DFSDM_FLTAWHTR_AWHT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWHTR_AWHT",
    "location": {
      "column": "10",
      "line": "4523",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWHTR_AWHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367098@macro@DFSDM_FLTAWHTR_BKAWH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWHTR_BKAWH",
    "location": {
      "column": "10",
      "line": "4524",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWHTR_BKAWH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367346@macro@DFSDM_FLTAWLTR_AWLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWLTR_AWLT",
    "location": {
      "column": "10",
      "line": "4527",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWLTR_AWLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367476@macro@DFSDM_FLTAWLTR_BKAWL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWLTR_BKAWL",
    "location": {
      "column": "10",
      "line": "4528",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWLTR_BKAWL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367723@macro@DFSDM_FLTAWSR_AWHTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWSR_AWHTF",
    "location": {
      "column": "10",
      "line": "4531",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWSR_AWHTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@367879@macro@DFSDM_FLTAWSR_AWLTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWSR_AWLTF",
    "location": {
      "column": "10",
      "line": "4532",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWSR_AWLTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368117@macro@DFSDM_FLTAWCFR_CLRAWHTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWCFR_CLRAWHTF",
    "location": {
      "column": "10",
      "line": "4535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWCFR_CLRAWHTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368267@macro@DFSDM_FLTAWCFR_CLRAWLTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTAWCFR_CLRAWLTF",
    "location": {
      "column": "10",
      "line": "4536",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTAWCFR_CLRAWLTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368499@macro@DFSDM_FLTEXMAX_EXMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMAX_EXMAX",
    "location": {
      "column": "10",
      "line": "4539",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMAX_EXMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368631@macro@DFSDM_FLTEXMAX_EXMAXCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMAX_EXMAXCH",
    "location": {
      "column": "10",
      "line": "4540",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMAX_EXMAXCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368855@macro@DFSDM_FLTEXMIN_EXMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMIN_EXMIN",
    "location": {
      "column": "10",
      "line": "4543",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMIN_EXMIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@368987@macro@DFSDM_FLTEXMIN_EXMINCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTEXMIN_EXMINCH",
    "location": {
      "column": "10",
      "line": "4544",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTEXMIN_EXMINCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369211@macro@DFSDM_FLTCNVTIMR_CNVCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DFSDM_FLTCNVTIMR_CNVCNT",
    "location": {
      "column": "10",
      "line": "4547",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DFSDM_FLTCNVTIMR_CNVCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369846@macro@DMA_SxCR_CHSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL",
    "location": {
      "column": "9",
      "line": "4555",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369915@macro@DMA_SxCR_CHSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_0",
    "location": {
      "column": "9",
      "line": "4556",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@369984@macro@DMA_SxCR_CHSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_1",
    "location": {
      "column": "9",
      "line": "4557",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370053@macro@DMA_SxCR_CHSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CHSEL_2",
    "location": {
      "column": "9",
      "line": "4558",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CHSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370123@macro@DMA_SxCR_MBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST",
    "location": {
      "column": "9",
      "line": "4559",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370192@macro@DMA_SxCR_MBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_0",
    "location": {
      "column": "9",
      "line": "4560",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370261@macro@DMA_SxCR_MBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MBURST_1",
    "location": {
      "column": "9",
      "line": "4561",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370330@macro@DMA_SxCR_PBURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST",
    "location": {
      "column": "9",
      "line": "4562",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370399@macro@DMA_SxCR_PBURST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_0",
    "location": {
      "column": "9",
      "line": "4563",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370468@macro@DMA_SxCR_PBURST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PBURST_1",
    "location": {
      "column": "9",
      "line": "4564",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PBURST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370537@macro@DMA_SxCR_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_ACK",
    "location": {
      "column": "9",
      "line": "4565",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370606@macro@DMA_SxCR_CT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CT",
    "location": {
      "column": "9",
      "line": "4566",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370677@macro@DMA_SxCR_DBM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DBM",
    "location": {
      "column": "9",
      "line": "4567",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DBM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370746@macro@DMA_SxCR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL",
    "location": {
      "column": "9",
      "line": "4568",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370815@macro@DMA_SxCR_PL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_0",
    "location": {
      "column": "9",
      "line": "4569",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370884@macro@DMA_SxCR_PL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PL_1",
    "location": {
      "column": "9",
      "line": "4570",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@370953@macro@DMA_SxCR_PINCOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINCOS",
    "location": {
      "column": "9",
      "line": "4571",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PINCOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371022@macro@DMA_SxCR_MSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE",
    "location": {
      "column": "9",
      "line": "4572",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371091@macro@DMA_SxCR_MSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_0",
    "location": {
      "column": "9",
      "line": "4573",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371160@macro@DMA_SxCR_MSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MSIZE_1",
    "location": {
      "column": "9",
      "line": "4574",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371229@macro@DMA_SxCR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE",
    "location": {
      "column": "9",
      "line": "4575",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371298@macro@DMA_SxCR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "4576",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371367@macro@DMA_SxCR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "4577",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371436@macro@DMA_SxCR_MINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_MINC",
    "location": {
      "column": "9",
      "line": "4578",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_MINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371505@macro@DMA_SxCR_PINC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PINC",
    "location": {
      "column": "9",
      "line": "4579",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PINC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371574@macro@DMA_SxCR_CIRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_CIRC",
    "location": {
      "column": "9",
      "line": "4580",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_CIRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371643@macro@DMA_SxCR_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR",
    "location": {
      "column": "9",
      "line": "4581",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371712@macro@DMA_SxCR_DIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_0",
    "location": {
      "column": "9",
      "line": "4582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371781@macro@DMA_SxCR_DIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DIR_1",
    "location": {
      "column": "9",
      "line": "4583",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371850@macro@DMA_SxCR_PFCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_PFCTRL",
    "location": {
      "column": "9",
      "line": "4584",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_PFCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371919@macro@DMA_SxCR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TCIE",
    "location": {
      "column": "9",
      "line": "4585",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@371988@macro@DMA_SxCR_HTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_HTIE",
    "location": {
      "column": "9",
      "line": "4586",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_HTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372057@macro@DMA_SxCR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_TEIE",
    "location": {
      "column": "9",
      "line": "4587",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372126@macro@DMA_SxCR_DMEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_DMEIE",
    "location": {
      "column": "9",
      "line": "4588",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_DMEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372195@macro@DMA_SxCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxCR_EN",
    "location": {
      "column": "9",
      "line": "4589",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372348@macro@DMA_SxNDT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT",
    "location": {
      "column": "9",
      "line": "4592",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372417@macro@DMA_SxNDT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_0",
    "location": {
      "column": "9",
      "line": "4593",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372486@macro@DMA_SxNDT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_1",
    "location": {
      "column": "9",
      "line": "4594",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372555@macro@DMA_SxNDT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_2",
    "location": {
      "column": "9",
      "line": "4595",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372624@macro@DMA_SxNDT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_3",
    "location": {
      "column": "9",
      "line": "4596",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372693@macro@DMA_SxNDT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_4",
    "location": {
      "column": "9",
      "line": "4597",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372762@macro@DMA_SxNDT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_5",
    "location": {
      "column": "9",
      "line": "4598",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372831@macro@DMA_SxNDT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_6",
    "location": {
      "column": "9",
      "line": "4599",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372900@macro@DMA_SxNDT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_7",
    "location": {
      "column": "9",
      "line": "4600",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@372969@macro@DMA_SxNDT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_8",
    "location": {
      "column": "9",
      "line": "4601",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373038@macro@DMA_SxNDT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_9",
    "location": {
      "column": "9",
      "line": "4602",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373107@macro@DMA_SxNDT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_10",
    "location": {
      "column": "9",
      "line": "4603",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373176@macro@DMA_SxNDT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_11",
    "location": {
      "column": "9",
      "line": "4604",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373245@macro@DMA_SxNDT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_12",
    "location": {
      "column": "9",
      "line": "4605",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373314@macro@DMA_SxNDT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_13",
    "location": {
      "column": "9",
      "line": "4606",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373383@macro@DMA_SxNDT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_14",
    "location": {
      "column": "9",
      "line": "4607",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373452@macro@DMA_SxNDT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxNDT_15",
    "location": {
      "column": "9",
      "line": "4608",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxNDT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373606@macro@DMA_SxFCR_FEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FEIE",
    "location": {
      "column": "9",
      "line": "4611",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373675@macro@DMA_SxFCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS",
    "location": {
      "column": "9",
      "line": "4612",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373744@macro@DMA_SxFCR_FS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_0",
    "location": {
      "column": "9",
      "line": "4613",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373813@macro@DMA_SxFCR_FS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_1",
    "location": {
      "column": "9",
      "line": "4614",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373882@macro@DMA_SxFCR_FS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FS_2",
    "location": {
      "column": "9",
      "line": "4615",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@373951@macro@DMA_SxFCR_DMDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_DMDIS",
    "location": {
      "column": "9",
      "line": "4616",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_DMDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374020@macro@DMA_SxFCR_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH",
    "location": {
      "column": "9",
      "line": "4617",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374089@macro@DMA_SxFCR_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_0",
    "location": {
      "column": "9",
      "line": "4618",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374158@macro@DMA_SxFCR_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_SxFCR_FTH_1",
    "location": {
      "column": "9",
      "line": "4619",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_SxFCR_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374312@macro@DMA_LISR_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF3",
    "location": {
      "column": "9",
      "line": "4622",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374381@macro@DMA_LISR_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF3",
    "location": {
      "column": "9",
      "line": "4623",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374450@macro@DMA_LISR_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF3",
    "location": {
      "column": "9",
      "line": "4624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374519@macro@DMA_LISR_DMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF3",
    "location": {
      "column": "9",
      "line": "4625",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374588@macro@DMA_LISR_FEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF3",
    "location": {
      "column": "9",
      "line": "4626",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374657@macro@DMA_LISR_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF2",
    "location": {
      "column": "9",
      "line": "4627",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374726@macro@DMA_LISR_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF2",
    "location": {
      "column": "9",
      "line": "4628",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374795@macro@DMA_LISR_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF2",
    "location": {
      "column": "9",
      "line": "4629",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374864@macro@DMA_LISR_DMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF2",
    "location": {
      "column": "9",
      "line": "4630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@374933@macro@DMA_LISR_FEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF2",
    "location": {
      "column": "9",
      "line": "4631",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375002@macro@DMA_LISR_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF1",
    "location": {
      "column": "9",
      "line": "4632",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375071@macro@DMA_LISR_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF1",
    "location": {
      "column": "9",
      "line": "4633",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375140@macro@DMA_LISR_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF1",
    "location": {
      "column": "9",
      "line": "4634",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375209@macro@DMA_LISR_DMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF1",
    "location": {
      "column": "9",
      "line": "4635",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375278@macro@DMA_LISR_FEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF1",
    "location": {
      "column": "9",
      "line": "4636",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375347@macro@DMA_LISR_TCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TCIF0",
    "location": {
      "column": "9",
      "line": "4637",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375416@macro@DMA_LISR_HTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_HTIF0",
    "location": {
      "column": "9",
      "line": "4638",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_HTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375485@macro@DMA_LISR_TEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_TEIF0",
    "location": {
      "column": "9",
      "line": "4639",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_TEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375554@macro@DMA_LISR_DMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_DMEIF0",
    "location": {
      "column": "9",
      "line": "4640",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_DMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375623@macro@DMA_LISR_FEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LISR_FEIF0",
    "location": {
      "column": "9",
      "line": "4641",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LISR_FEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375777@macro@DMA_HISR_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF7",
    "location": {
      "column": "9",
      "line": "4644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375846@macro@DMA_HISR_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF7",
    "location": {
      "column": "9",
      "line": "4645",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375915@macro@DMA_HISR_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF7",
    "location": {
      "column": "9",
      "line": "4646",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@375984@macro@DMA_HISR_DMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF7",
    "location": {
      "column": "9",
      "line": "4647",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376053@macro@DMA_HISR_FEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF7",
    "location": {
      "column": "9",
      "line": "4648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376122@macro@DMA_HISR_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF6",
    "location": {
      "column": "9",
      "line": "4649",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376191@macro@DMA_HISR_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF6",
    "location": {
      "column": "9",
      "line": "4650",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376260@macro@DMA_HISR_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF6",
    "location": {
      "column": "9",
      "line": "4651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376329@macro@DMA_HISR_DMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF6",
    "location": {
      "column": "9",
      "line": "4652",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376398@macro@DMA_HISR_FEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF6",
    "location": {
      "column": "9",
      "line": "4653",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376467@macro@DMA_HISR_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF5",
    "location": {
      "column": "9",
      "line": "4654",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376536@macro@DMA_HISR_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF5",
    "location": {
      "column": "9",
      "line": "4655",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376605@macro@DMA_HISR_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF5",
    "location": {
      "column": "9",
      "line": "4656",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376674@macro@DMA_HISR_DMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF5",
    "location": {
      "column": "9",
      "line": "4657",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376743@macro@DMA_HISR_FEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF5",
    "location": {
      "column": "9",
      "line": "4658",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376812@macro@DMA_HISR_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TCIF4",
    "location": {
      "column": "9",
      "line": "4659",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376881@macro@DMA_HISR_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_HTIF4",
    "location": {
      "column": "9",
      "line": "4660",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@376950@macro@DMA_HISR_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_TEIF4",
    "location": {
      "column": "9",
      "line": "4661",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377019@macro@DMA_HISR_DMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_DMEIF4",
    "location": {
      "column": "9",
      "line": "4662",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_DMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377088@macro@DMA_HISR_FEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HISR_FEIF4",
    "location": {
      "column": "9",
      "line": "4663",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HISR_FEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377242@macro@DMA_LIFCR_CTCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF3",
    "location": {
      "column": "9",
      "line": "4666",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377311@macro@DMA_LIFCR_CHTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF3",
    "location": {
      "column": "9",
      "line": "4667",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377380@macro@DMA_LIFCR_CTEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF3",
    "location": {
      "column": "9",
      "line": "4668",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377449@macro@DMA_LIFCR_CDMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF3",
    "location": {
      "column": "9",
      "line": "4669",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377518@macro@DMA_LIFCR_CFEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF3",
    "location": {
      "column": "9",
      "line": "4670",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377587@macro@DMA_LIFCR_CTCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF2",
    "location": {
      "column": "9",
      "line": "4671",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377656@macro@DMA_LIFCR_CHTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF2",
    "location": {
      "column": "9",
      "line": "4672",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377725@macro@DMA_LIFCR_CTEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF2",
    "location": {
      "column": "9",
      "line": "4673",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377794@macro@DMA_LIFCR_CDMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF2",
    "location": {
      "column": "9",
      "line": "4674",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377863@macro@DMA_LIFCR_CFEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF2",
    "location": {
      "column": "9",
      "line": "4675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@377932@macro@DMA_LIFCR_CTCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF1",
    "location": {
      "column": "9",
      "line": "4676",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378001@macro@DMA_LIFCR_CHTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF1",
    "location": {
      "column": "9",
      "line": "4677",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378070@macro@DMA_LIFCR_CTEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF1",
    "location": {
      "column": "9",
      "line": "4678",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378139@macro@DMA_LIFCR_CDMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF1",
    "location": {
      "column": "9",
      "line": "4679",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378208@macro@DMA_LIFCR_CFEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF1",
    "location": {
      "column": "9",
      "line": "4680",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378277@macro@DMA_LIFCR_CTCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTCIF0",
    "location": {
      "column": "9",
      "line": "4681",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378346@macro@DMA_LIFCR_CHTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CHTIF0",
    "location": {
      "column": "9",
      "line": "4682",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CHTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378415@macro@DMA_LIFCR_CTEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CTEIF0",
    "location": {
      "column": "9",
      "line": "4683",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CTEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378484@macro@DMA_LIFCR_CDMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CDMEIF0",
    "location": {
      "column": "9",
      "line": "4684",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CDMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378553@macro@DMA_LIFCR_CFEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_LIFCR_CFEIF0",
    "location": {
      "column": "9",
      "line": "4685",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_LIFCR_CFEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378708@macro@DMA_HIFCR_CTCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF7",
    "location": {
      "column": "9",
      "line": "4688",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378777@macro@DMA_HIFCR_CHTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF7",
    "location": {
      "column": "9",
      "line": "4689",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378846@macro@DMA_HIFCR_CTEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF7",
    "location": {
      "column": "9",
      "line": "4690",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378915@macro@DMA_HIFCR_CDMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF7",
    "location": {
      "column": "9",
      "line": "4691",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@378984@macro@DMA_HIFCR_CFEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF7",
    "location": {
      "column": "9",
      "line": "4692",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379053@macro@DMA_HIFCR_CTCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF6",
    "location": {
      "column": "9",
      "line": "4693",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379122@macro@DMA_HIFCR_CHTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF6",
    "location": {
      "column": "9",
      "line": "4694",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379191@macro@DMA_HIFCR_CTEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF6",
    "location": {
      "column": "9",
      "line": "4695",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379260@macro@DMA_HIFCR_CDMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF6",
    "location": {
      "column": "9",
      "line": "4696",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379329@macro@DMA_HIFCR_CFEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF6",
    "location": {
      "column": "9",
      "line": "4697",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379398@macro@DMA_HIFCR_CTCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF5",
    "location": {
      "column": "9",
      "line": "4698",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379467@macro@DMA_HIFCR_CHTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF5",
    "location": {
      "column": "9",
      "line": "4699",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379536@macro@DMA_HIFCR_CTEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF5",
    "location": {
      "column": "9",
      "line": "4700",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379605@macro@DMA_HIFCR_CDMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF5",
    "location": {
      "column": "9",
      "line": "4701",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379674@macro@DMA_HIFCR_CFEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF5",
    "location": {
      "column": "9",
      "line": "4702",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379743@macro@DMA_HIFCR_CTCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTCIF4",
    "location": {
      "column": "9",
      "line": "4703",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379812@macro@DMA_HIFCR_CHTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CHTIF4",
    "location": {
      "column": "9",
      "line": "4704",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CHTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379881@macro@DMA_HIFCR_CTEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CTEIF4",
    "location": {
      "column": "9",
      "line": "4705",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CTEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@379950@macro@DMA_HIFCR_CDMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CDMEIF4",
    "location": {
      "column": "9",
      "line": "4706",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CDMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380019@macro@DMA_HIFCR_CFEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_HIFCR_CFEIF4",
    "location": {
      "column": "9",
      "line": "4707",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA_HIFCR_CFEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380586@macro@DMA2D_CR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_START",
    "location": {
      "column": "9",
      "line": "4717",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380690@macro@DMA2D_CR_SUSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_SUSP",
    "location": {
      "column": "9",
      "line": "4718",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_SUSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380796@macro@DMA2D_CR_ABORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_ABORT",
    "location": {
      "column": "9",
      "line": "4719",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_ABORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@380900@macro@DMA2D_CR_TEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TEIE",
    "location": {
      "column": "9",
      "line": "4720",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381021@macro@DMA2D_CR_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TCIE",
    "location": {
      "column": "9",
      "line": "4721",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381145@macro@DMA2D_CR_TWIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_TWIE",
    "location": {
      "column": "9",
      "line": "4722",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_TWIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381270@macro@DMA2D_CR_CAEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CAEIE",
    "location": {
      "column": "9",
      "line": "4723",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CAEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381394@macro@DMA2D_CR_CTCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CTCIE",
    "location": {
      "column": "9",
      "line": "4724",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CTCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381523@macro@DMA2D_CR_CEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_CEIE",
    "location": {
      "column": "9",
      "line": "4725",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_CEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381649@macro@DMA2D_CR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_CR_MODE",
    "location": {
      "column": "9",
      "line": "4726",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_CR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381835@macro@DMA2D_ISR_TEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TEIF",
    "location": {
      "column": "9",
      "line": "4730",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@381954@macro@DMA2D_ISR_TCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TCIF",
    "location": {
      "column": "9",
      "line": "4731",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382076@macro@DMA2D_ISR_TWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_TWIF",
    "location": {
      "column": "9",
      "line": "4732",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_TWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382199@macro@DMA2D_ISR_CAEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CAEIF",
    "location": {
      "column": "9",
      "line": "4733",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CAEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382321@macro@DMA2D_ISR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CTCIF",
    "location": {
      "column": "9",
      "line": "4734",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382448@macro@DMA2D_ISR_CEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_ISR_CEIF",
    "location": {
      "column": "9",
      "line": "4735",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_ISR_CEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382658@macro@DMA2D_IFCR_CTEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTEIF",
    "location": {
      "column": "9",
      "line": "4739",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382792@macro@DMA2D_IFCR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTCIF",
    "location": {
      "column": "9",
      "line": "4740",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@382926@macro@DMA2D_IFCR_CTWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CTWIF",
    "location": {
      "column": "9",
      "line": "4741",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CTWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383060@macro@DMA2D_IFCR_CAECIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CAECIF",
    "location": {
      "column": "9",
      "line": "4742",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CAECIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383194@macro@DMA2D_IFCR_CCTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CCTCIF",
    "location": {
      "column": "9",
      "line": "4743",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CCTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383328@macro@DMA2D_IFCR_CCEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFCR_CCEIF",
    "location": {
      "column": "9",
      "line": "4744",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFCR_CCEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383486@macro@DMA2D_IFSR_CTEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTEIF",
    "location": {
      "column": "9",
      "line": "4747",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383620@macro@DMA2D_IFSR_CTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTCIF",
    "location": {
      "column": "9",
      "line": "4748",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383754@macro@DMA2D_IFSR_CTWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CTWIF",
    "location": {
      "column": "9",
      "line": "4749",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CTWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@383888@macro@DMA2D_IFSR_CCAEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCAEIF",
    "location": {
      "column": "9",
      "line": "4750",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCAEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384022@macro@DMA2D_IFSR_CCTCIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCTCIF",
    "location": {
      "column": "9",
      "line": "4751",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCTCIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384156@macro@DMA2D_IFSR_CCEIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_IFSR_CCEIF",
    "location": {
      "column": "9",
      "line": "4752",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_IFSR_CCEIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384376@macro@DMA2D_FGMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGMAR_MA",
    "location": {
      "column": "9",
      "line": "4756",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384566@macro@DMA2D_FGOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGOR_LO",
    "location": {
      "column": "9",
      "line": "4760",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384753@macro@DMA2D_BGMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGMAR_MA",
    "location": {
      "column": "9",
      "line": "4764",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@384943@macro@DMA2D_BGOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGOR_LO",
    "location": {
      "column": "9",
      "line": "4768",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385130@macro@DMA2D_FGPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4772",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385244@macro@DMA2D_FGPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4773",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385359@macro@DMA2D_FGPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4774",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385474@macro@DMA2D_FGPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4775",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385589@macro@DMA2D_FGPFCCR_CM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_3",
    "location": {
      "column": "9",
      "line": "4776",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385704@macro@DMA2D_FGPFCCR_CCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CCM",
    "location": {
      "column": "9",
      "line": "4777",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385809@macro@DMA2D_FGPFCCR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_START",
    "location": {
      "column": "9",
      "line": "4778",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@385904@macro@DMA2D_FGPFCCR_CS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CS",
    "location": {
      "column": "9",
      "line": "4779",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386003@macro@DMA2D_FGPFCCR_AM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM",
    "location": {
      "column": "9",
      "line": "4780",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386111@macro@DMA2D_FGPFCCR_AM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM_0",
    "location": {
      "column": "9",
      "line": "4781",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386220@macro@DMA2D_FGPFCCR_AM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_AM_1",
    "location": {
      "column": "9",
      "line": "4782",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_AM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386329@macro@DMA2D_FGPFCCR_ALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_ALPHA",
    "location": {
      "column": "9",
      "line": "4783",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_ALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386516@macro@DMA2D_FGCOLR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_BLUE",
    "location": {
      "column": "9",
      "line": "4787",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386616@macro@DMA2D_FGCOLR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_GREEN",
    "location": {
      "column": "9",
      "line": "4788",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386717@macro@DMA2D_FGCOLR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCOLR_RED",
    "location": {
      "column": "9",
      "line": "4789",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCOLR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@386905@macro@DMA2D_BGPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4793",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387019@macro@DMA2D_BGPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4794",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387134@macro@DMA2D_BGPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4795",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387249@macro@DMA2D_BGPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4796",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387364@macro@DMA2D_FGPFCCR_CM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGPFCCR_CM_3",
    "location": {
      "column": "9",
      "line": "4797",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGPFCCR_CM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387479@macro@DMA2D_BGPFCCR_CCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CCM",
    "location": {
      "column": "9",
      "line": "4798",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387584@macro@DMA2D_BGPFCCR_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_START",
    "location": {
      "column": "9",
      "line": "4799",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387679@macro@DMA2D_BGPFCCR_CS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_CS",
    "location": {
      "column": "9",
      "line": "4800",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_CS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387778@macro@DMA2D_BGPFCCR_AM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM",
    "location": {
      "column": "9",
      "line": "4801",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387886@macro@DMA2D_BGPFCCR_AM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM_0",
    "location": {
      "column": "9",
      "line": "4802",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@387995@macro@DMA2D_BGPFCCR_AM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_AM_1",
    "location": {
      "column": "9",
      "line": "4803",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_AM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388104@macro@DMA2D_BGPFCCR_ALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGPFCCR_ALPHA",
    "location": {
      "column": "9",
      "line": "4804",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGPFCCR_ALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388291@macro@DMA2D_BGCOLR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_BLUE",
    "location": {
      "column": "9",
      "line": "4808",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388391@macro@DMA2D_BGCOLR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_GREEN",
    "location": {
      "column": "9",
      "line": "4809",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388492@macro@DMA2D_BGCOLR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCOLR_RED",
    "location": {
      "column": "9",
      "line": "4810",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCOLR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388677@macro@DMA2D_FGCMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_FGCMAR_MA",
    "location": {
      "column": "9",
      "line": "4814",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_FGCMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@388867@macro@DMA2D_BGCMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_BGCMAR_MA",
    "location": {
      "column": "9",
      "line": "4818",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_BGCMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389057@macro@DMA2D_OPFCCR_CM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM",
    "location": {
      "column": "9",
      "line": "4822",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389165@macro@DMA2D_OPFCCR_CM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_0",
    "location": {
      "column": "9",
      "line": "4823",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389274@macro@DMA2D_OPFCCR_CM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_1",
    "location": {
      "column": "9",
      "line": "4824",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389383@macro@DMA2D_OPFCCR_CM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OPFCCR_CM_2",
    "location": {
      "column": "9",
      "line": "4825",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OPFCCR_CM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389609@macro@DMA2D_OCOLR_BLUE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_1",
    "location": {
      "column": "9",
      "line": "4831",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389709@macro@DMA2D_OCOLR_GREEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_1",
    "location": {
      "column": "9",
      "line": "4832",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389811@macro@DMA2D_OCOLR_RED_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_1",
    "location": {
      "column": "9",
      "line": "4833",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@389910@macro@DMA2D_OCOLR_ALPHA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_1",
    "location": {
      "column": "9",
      "line": "4834",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390041@macro@DMA2D_OCOLR_BLUE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_2",
    "location": {
      "column": "9",
      "line": "4837",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390141@macro@DMA2D_OCOLR_GREEN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_2",
    "location": {
      "column": "9",
      "line": "4838",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390243@macro@DMA2D_OCOLR_RED_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_2",
    "location": {
      "column": "9",
      "line": "4839",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390366@macro@DMA2D_OCOLR_BLUE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_3",
    "location": {
      "column": "9",
      "line": "4842",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390466@macro@DMA2D_OCOLR_GREEN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_3",
    "location": {
      "column": "9",
      "line": "4843",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390568@macro@DMA2D_OCOLR_RED_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_3",
    "location": {
      "column": "9",
      "line": "4844",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390667@macro@DMA2D_OCOLR_ALPHA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_3",
    "location": {
      "column": "9",
      "line": "4845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390800@macro@DMA2D_OCOLR_BLUE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_BLUE_4",
    "location": {
      "column": "9",
      "line": "4848",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_BLUE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@390900@macro@DMA2D_OCOLR_GREEN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_GREEN_4",
    "location": {
      "column": "9",
      "line": "4849",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_GREEN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391002@macro@DMA2D_OCOLR_RED_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_RED_4",
    "location": {
      "column": "9",
      "line": "4850",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_RED_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391101@macro@DMA2D_OCOLR_ALPHA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OCOLR_ALPHA_4",
    "location": {
      "column": "9",
      "line": "4851",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OCOLR_ALPHA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391296@macro@DMA2D_OMAR_MA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OMAR_MA",
    "location": {
      "column": "9",
      "line": "4855",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OMAR_MA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391486@macro@DMA2D_OOR_LO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_OOR_LO",
    "location": {
      "column": "9",
      "line": "4859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_OOR_LO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391673@macro@DMA2D_NLR_NL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_NLR_NL",
    "location": {
      "column": "9",
      "line": "4863",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_NLR_NL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391778@macro@DMA2D_NLR_PL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_NLR_PL",
    "location": {
      "column": "9",
      "line": "4864",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_NLR_PL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@391969@macro@DMA2D_LWR_LW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_LWR_LW",
    "location": {
      "column": "9",
      "line": "4868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_LWR_LW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392159@macro@DMA2D_AMTCR_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_AMTCR_EN",
    "location": {
      "column": "9",
      "line": "4872",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_AMTCR_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@392255@macro@DMA2D_AMTCR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA2D_AMTCR_DT",
    "location": {
      "column": "9",
      "line": "4873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DMA2D_AMTCR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393092@macro@EXTI_IMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR0",
    "location": {
      "column": "10",
      "line": "4888",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393201@macro@EXTI_IMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR1",
    "location": {
      "column": "10",
      "line": "4889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393310@macro@EXTI_IMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR2",
    "location": {
      "column": "10",
      "line": "4890",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393419@macro@EXTI_IMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR3",
    "location": {
      "column": "10",
      "line": "4891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393528@macro@EXTI_IMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR4",
    "location": {
      "column": "10",
      "line": "4892",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393637@macro@EXTI_IMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR5",
    "location": {
      "column": "10",
      "line": "4893",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393746@macro@EXTI_IMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR6",
    "location": {
      "column": "10",
      "line": "4894",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393855@macro@EXTI_IMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR7",
    "location": {
      "column": "10",
      "line": "4895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@393964@macro@EXTI_IMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR8",
    "location": {
      "column": "10",
      "line": "4896",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394073@macro@EXTI_IMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR9",
    "location": {
      "column": "10",
      "line": "4897",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394182@macro@EXTI_IMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR10",
    "location": {
      "column": "10",
      "line": "4898",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394292@macro@EXTI_IMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR11",
    "location": {
      "column": "10",
      "line": "4899",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394402@macro@EXTI_IMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR12",
    "location": {
      "column": "10",
      "line": "4900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394512@macro@EXTI_IMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR13",
    "location": {
      "column": "10",
      "line": "4901",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394622@macro@EXTI_IMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR14",
    "location": {
      "column": "10",
      "line": "4902",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394732@macro@EXTI_IMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR15",
    "location": {
      "column": "10",
      "line": "4903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394842@macro@EXTI_IMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR16",
    "location": {
      "column": "10",
      "line": "4904",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@394952@macro@EXTI_IMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR17",
    "location": {
      "column": "10",
      "line": "4905",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395062@macro@EXTI_IMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR18",
    "location": {
      "column": "10",
      "line": "4906",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395172@macro@EXTI_IMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR19",
    "location": {
      "column": "10",
      "line": "4907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395282@macro@EXTI_IMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_IMR_MR23",
    "location": {
      "column": "10",
      "line": "4908",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_IMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395476@macro@EXTI_EMR_MR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR0",
    "location": {
      "column": "10",
      "line": "4911",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395581@macro@EXTI_EMR_MR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR1",
    "location": {
      "column": "10",
      "line": "4912",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395686@macro@EXTI_EMR_MR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR2",
    "location": {
      "column": "10",
      "line": "4913",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395791@macro@EXTI_EMR_MR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR3",
    "location": {
      "column": "10",
      "line": "4914",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@395896@macro@EXTI_EMR_MR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR4",
    "location": {
      "column": "10",
      "line": "4915",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396001@macro@EXTI_EMR_MR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR5",
    "location": {
      "column": "10",
      "line": "4916",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396106@macro@EXTI_EMR_MR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR6",
    "location": {
      "column": "10",
      "line": "4917",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396211@macro@EXTI_EMR_MR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR7",
    "location": {
      "column": "10",
      "line": "4918",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396316@macro@EXTI_EMR_MR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR8",
    "location": {
      "column": "10",
      "line": "4919",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396421@macro@EXTI_EMR_MR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR9",
    "location": {
      "column": "10",
      "line": "4920",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396526@macro@EXTI_EMR_MR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR10",
    "location": {
      "column": "10",
      "line": "4921",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396632@macro@EXTI_EMR_MR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR11",
    "location": {
      "column": "10",
      "line": "4922",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396738@macro@EXTI_EMR_MR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR12",
    "location": {
      "column": "10",
      "line": "4923",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396844@macro@EXTI_EMR_MR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR13",
    "location": {
      "column": "10",
      "line": "4924",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@396950@macro@EXTI_EMR_MR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR14",
    "location": {
      "column": "10",
      "line": "4925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397056@macro@EXTI_EMR_MR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR15",
    "location": {
      "column": "10",
      "line": "4926",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397162@macro@EXTI_EMR_MR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR16",
    "location": {
      "column": "10",
      "line": "4927",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397268@macro@EXTI_EMR_MR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR17",
    "location": {
      "column": "10",
      "line": "4928",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397374@macro@EXTI_EMR_MR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR18",
    "location": {
      "column": "10",
      "line": "4929",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397480@macro@EXTI_EMR_MR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR19",
    "location": {
      "column": "10",
      "line": "4930",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397586@macro@EXTI_EMR_MR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_EMR_MR23",
    "location": {
      "column": "10",
      "line": "4931",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_EMR_MR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397776@macro@EXTI_RTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR0",
    "location": {
      "column": "10",
      "line": "4934",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@397909@macro@EXTI_RTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR1",
    "location": {
      "column": "10",
      "line": "4935",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398042@macro@EXTI_RTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR2",
    "location": {
      "column": "10",
      "line": "4936",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398175@macro@EXTI_RTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR3",
    "location": {
      "column": "10",
      "line": "4937",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398308@macro@EXTI_RTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR4",
    "location": {
      "column": "10",
      "line": "4938",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398441@macro@EXTI_RTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR5",
    "location": {
      "column": "10",
      "line": "4939",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398574@macro@EXTI_RTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR6",
    "location": {
      "column": "10",
      "line": "4940",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398707@macro@EXTI_RTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR7",
    "location": {
      "column": "10",
      "line": "4941",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398840@macro@EXTI_RTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR8",
    "location": {
      "column": "10",
      "line": "4942",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@398973@macro@EXTI_RTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR9",
    "location": {
      "column": "10",
      "line": "4943",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399106@macro@EXTI_RTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR10",
    "location": {
      "column": "10",
      "line": "4944",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399240@macro@EXTI_RTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR11",
    "location": {
      "column": "10",
      "line": "4945",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399374@macro@EXTI_RTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR12",
    "location": {
      "column": "10",
      "line": "4946",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399508@macro@EXTI_RTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR13",
    "location": {
      "column": "10",
      "line": "4947",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399642@macro@EXTI_RTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR14",
    "location": {
      "column": "10",
      "line": "4948",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399776@macro@EXTI_RTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR15",
    "location": {
      "column": "10",
      "line": "4949",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@399910@macro@EXTI_RTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR16",
    "location": {
      "column": "10",
      "line": "4950",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400044@macro@EXTI_RTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR17",
    "location": {
      "column": "10",
      "line": "4951",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400178@macro@EXTI_RTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR18",
    "location": {
      "column": "10",
      "line": "4952",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400312@macro@EXTI_RTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR19",
    "location": {
      "column": "10",
      "line": "4953",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400446@macro@EXTI_RTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_RTSR_TR23",
    "location": {
      "column": "10",
      "line": "4954",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_RTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400664@macro@EXTI_FTSR_TR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR0",
    "location": {
      "column": "10",
      "line": "4957",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400798@macro@EXTI_FTSR_TR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR1",
    "location": {
      "column": "10",
      "line": "4958",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@400932@macro@EXTI_FTSR_TR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR2",
    "location": {
      "column": "10",
      "line": "4959",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401066@macro@EXTI_FTSR_TR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR3",
    "location": {
      "column": "10",
      "line": "4960",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401200@macro@EXTI_FTSR_TR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR4",
    "location": {
      "column": "10",
      "line": "4961",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401334@macro@EXTI_FTSR_TR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR5",
    "location": {
      "column": "10",
      "line": "4962",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401468@macro@EXTI_FTSR_TR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR6",
    "location": {
      "column": "10",
      "line": "4963",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401602@macro@EXTI_FTSR_TR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR7",
    "location": {
      "column": "10",
      "line": "4964",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401736@macro@EXTI_FTSR_TR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR8",
    "location": {
      "column": "10",
      "line": "4965",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@401870@macro@EXTI_FTSR_TR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR9",
    "location": {
      "column": "10",
      "line": "4966",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402004@macro@EXTI_FTSR_TR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR10",
    "location": {
      "column": "10",
      "line": "4967",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402139@macro@EXTI_FTSR_TR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR11",
    "location": {
      "column": "10",
      "line": "4968",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402274@macro@EXTI_FTSR_TR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR12",
    "location": {
      "column": "10",
      "line": "4969",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402409@macro@EXTI_FTSR_TR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR13",
    "location": {
      "column": "10",
      "line": "4970",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402544@macro@EXTI_FTSR_TR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR14",
    "location": {
      "column": "10",
      "line": "4971",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402679@macro@EXTI_FTSR_TR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR15",
    "location": {
      "column": "10",
      "line": "4972",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402814@macro@EXTI_FTSR_TR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR16",
    "location": {
      "column": "10",
      "line": "4973",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@402949@macro@EXTI_FTSR_TR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR17",
    "location": {
      "column": "10",
      "line": "4974",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403084@macro@EXTI_FTSR_TR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR18",
    "location": {
      "column": "10",
      "line": "4975",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403219@macro@EXTI_FTSR_TR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR19",
    "location": {
      "column": "10",
      "line": "4976",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403354@macro@EXTI_FTSR_TR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_FTSR_TR23",
    "location": {
      "column": "10",
      "line": "4977",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_FTSR_TR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403573@macro@EXTI_SWIER_SWIER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER0",
    "location": {
      "column": "10",
      "line": "4980",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403686@macro@EXTI_SWIER_SWIER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER1",
    "location": {
      "column": "10",
      "line": "4981",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403799@macro@EXTI_SWIER_SWIER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER2",
    "location": {
      "column": "10",
      "line": "4982",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@403912@macro@EXTI_SWIER_SWIER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER3",
    "location": {
      "column": "10",
      "line": "4983",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404025@macro@EXTI_SWIER_SWIER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER4",
    "location": {
      "column": "10",
      "line": "4984",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404138@macro@EXTI_SWIER_SWIER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER5",
    "location": {
      "column": "10",
      "line": "4985",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404251@macro@EXTI_SWIER_SWIER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER6",
    "location": {
      "column": "10",
      "line": "4986",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404364@macro@EXTI_SWIER_SWIER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER7",
    "location": {
      "column": "10",
      "line": "4987",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404477@macro@EXTI_SWIER_SWIER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER8",
    "location": {
      "column": "10",
      "line": "4988",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404590@macro@EXTI_SWIER_SWIER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER9",
    "location": {
      "column": "10",
      "line": "4989",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404703@macro@EXTI_SWIER_SWIER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER10",
    "location": {
      "column": "10",
      "line": "4990",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404817@macro@EXTI_SWIER_SWIER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER11",
    "location": {
      "column": "10",
      "line": "4991",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@404931@macro@EXTI_SWIER_SWIER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER12",
    "location": {
      "column": "10",
      "line": "4992",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405045@macro@EXTI_SWIER_SWIER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER13",
    "location": {
      "column": "10",
      "line": "4993",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405159@macro@EXTI_SWIER_SWIER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER14",
    "location": {
      "column": "10",
      "line": "4994",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405273@macro@EXTI_SWIER_SWIER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER15",
    "location": {
      "column": "10",
      "line": "4995",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405387@macro@EXTI_SWIER_SWIER16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER16",
    "location": {
      "column": "10",
      "line": "4996",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405501@macro@EXTI_SWIER_SWIER17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER17",
    "location": {
      "column": "10",
      "line": "4997",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405615@macro@EXTI_SWIER_SWIER18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER18",
    "location": {
      "column": "10",
      "line": "4998",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405729@macro@EXTI_SWIER_SWIER19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER19",
    "location": {
      "column": "10",
      "line": "4999",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@405843@macro@EXTI_SWIER_SWIER23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_SWIER_SWIER23",
    "location": {
      "column": "10",
      "line": "5000",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_SWIER_SWIER23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406041@macro@EXTI_PR_PR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR0",
    "location": {
      "column": "10",
      "line": "5003",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406148@macro@EXTI_PR_PR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR1",
    "location": {
      "column": "10",
      "line": "5004",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406255@macro@EXTI_PR_PR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR2",
    "location": {
      "column": "10",
      "line": "5005",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406362@macro@EXTI_PR_PR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR3",
    "location": {
      "column": "10",
      "line": "5006",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406469@macro@EXTI_PR_PR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR4",
    "location": {
      "column": "10",
      "line": "5007",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406576@macro@EXTI_PR_PR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR5",
    "location": {
      "column": "10",
      "line": "5008",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406683@macro@EXTI_PR_PR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR6",
    "location": {
      "column": "10",
      "line": "5009",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406790@macro@EXTI_PR_PR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR7",
    "location": {
      "column": "10",
      "line": "5010",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@406897@macro@EXTI_PR_PR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR8",
    "location": {
      "column": "10",
      "line": "5011",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407004@macro@EXTI_PR_PR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR9",
    "location": {
      "column": "10",
      "line": "5012",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407111@macro@EXTI_PR_PR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR10",
    "location": {
      "column": "10",
      "line": "5013",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407219@macro@EXTI_PR_PR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR11",
    "location": {
      "column": "10",
      "line": "5014",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407327@macro@EXTI_PR_PR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR12",
    "location": {
      "column": "10",
      "line": "5015",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407435@macro@EXTI_PR_PR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR13",
    "location": {
      "column": "10",
      "line": "5016",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407543@macro@EXTI_PR_PR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR14",
    "location": {
      "column": "10",
      "line": "5017",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407651@macro@EXTI_PR_PR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR15",
    "location": {
      "column": "10",
      "line": "5018",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407759@macro@EXTI_PR_PR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR16",
    "location": {
      "column": "10",
      "line": "5019",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407867@macro@EXTI_PR_PR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR17",
    "location": {
      "column": "10",
      "line": "5020",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@407975@macro@EXTI_PR_PR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR18",
    "location": {
      "column": "10",
      "line": "5021",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408083@macro@EXTI_PR_PR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR19",
    "location": {
      "column": "10",
      "line": "5022",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408191@macro@EXTI_PR_PR23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PR_PR23",
    "location": {
      "column": "10",
      "line": "5023",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "EXTI_PR_PR23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408792@macro@FLASH_ACR_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY",
    "location": {
      "column": "9",
      "line": "5031",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408861@macro@FLASH_ACR_LATENCY_0WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_0WS",
    "location": {
      "column": "9",
      "line": "5032",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_0WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408930@macro@FLASH_ACR_LATENCY_1WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_1WS",
    "location": {
      "column": "9",
      "line": "5033",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_1WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@408999@macro@FLASH_ACR_LATENCY_2WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_2WS",
    "location": {
      "column": "9",
      "line": "5034",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_2WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409068@macro@FLASH_ACR_LATENCY_3WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_3WS",
    "location": {
      "column": "9",
      "line": "5035",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_3WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409137@macro@FLASH_ACR_LATENCY_4WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_4WS",
    "location": {
      "column": "9",
      "line": "5036",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_4WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409206@macro@FLASH_ACR_LATENCY_5WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_5WS",
    "location": {
      "column": "9",
      "line": "5037",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_5WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409275@macro@FLASH_ACR_LATENCY_6WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_6WS",
    "location": {
      "column": "9",
      "line": "5038",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_6WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409344@macro@FLASH_ACR_LATENCY_7WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_7WS",
    "location": {
      "column": "9",
      "line": "5039",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_7WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409413@macro@FLASH_ACR_LATENCY_8WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_8WS",
    "location": {
      "column": "9",
      "line": "5040",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_8WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409482@macro@FLASH_ACR_LATENCY_9WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_9WS",
    "location": {
      "column": "9",
      "line": "5041",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_9WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409551@macro@FLASH_ACR_LATENCY_10WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_10WS",
    "location": {
      "column": "9",
      "line": "5042",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_10WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409620@macro@FLASH_ACR_LATENCY_11WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_11WS",
    "location": {
      "column": "9",
      "line": "5043",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_11WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409689@macro@FLASH_ACR_LATENCY_12WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_12WS",
    "location": {
      "column": "9",
      "line": "5044",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_12WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409758@macro@FLASH_ACR_LATENCY_13WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_13WS",
    "location": {
      "column": "9",
      "line": "5045",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_13WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409827@macro@FLASH_ACR_LATENCY_14WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_14WS",
    "location": {
      "column": "9",
      "line": "5046",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_14WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409896@macro@FLASH_ACR_LATENCY_15WS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_LATENCY_15WS",
    "location": {
      "column": "9",
      "line": "5047",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_LATENCY_15WS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@409967@macro@FLASH_ACR_PRFTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_PRFTEN",
    "location": {
      "column": "9",
      "line": "5049",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_PRFTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410036@macro@FLASH_ACR_ICEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICEN",
    "location": {
      "column": "9",
      "line": "5050",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_ICEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410105@macro@FLASH_ACR_DCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCEN",
    "location": {
      "column": "9",
      "line": "5051",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_DCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410174@macro@FLASH_ACR_ICRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_ICRST",
    "location": {
      "column": "9",
      "line": "5052",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_ICRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410243@macro@FLASH_ACR_DCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_DCRST",
    "location": {
      "column": "9",
      "line": "5053",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_DCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410312@macro@FLASH_ACR_BYTE0_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE0_ADDRESS",
    "location": {
      "column": "9",
      "line": "5054",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_BYTE0_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410381@macro@FLASH_ACR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_ACR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "5055",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_ACR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410534@macro@FLASH_SR_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_EOP",
    "location": {
      "column": "9",
      "line": "5058",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_SR_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410603@macro@FLASH_SR_SOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_SOP",
    "location": {
      "column": "9",
      "line": "5059",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_SR_SOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410672@macro@FLASH_SR_WRPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_WRPERR",
    "location": {
      "column": "9",
      "line": "5060",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_SR_WRPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410741@macro@FLASH_SR_PGAERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGAERR",
    "location": {
      "column": "9",
      "line": "5061",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGAERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410810@macro@FLASH_SR_PGPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGPERR",
    "location": {
      "column": "9",
      "line": "5062",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410879@macro@FLASH_SR_PGSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_PGSERR",
    "location": {
      "column": "9",
      "line": "5063",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_SR_PGSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@410948@macro@FLASH_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_SR_BSY",
    "location": {
      "column": "9",
      "line": "5064",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411101@macro@FLASH_CR_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PG",
    "location": {
      "column": "9",
      "line": "5067",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411170@macro@FLASH_CR_SER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SER",
    "location": {
      "column": "9",
      "line": "5068",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411239@macro@FLASH_CR_MER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER",
    "location": {
      "column": "9",
      "line": "5069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411308@macro@FLASH_CR_MER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER1",
    "location": {
      "column": "9",
      "line": "5070",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411367@macro@FLASH_CR_SNB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB",
    "location": {
      "column": "9",
      "line": "5071",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411436@macro@FLASH_CR_SNB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_0",
    "location": {
      "column": "9",
      "line": "5072",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411505@macro@FLASH_CR_SNB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_1",
    "location": {
      "column": "9",
      "line": "5073",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411574@macro@FLASH_CR_SNB_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_2",
    "location": {
      "column": "9",
      "line": "5074",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411643@macro@FLASH_CR_SNB_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_3",
    "location": {
      "column": "9",
      "line": "5075",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411712@macro@FLASH_CR_SNB_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_SNB_4",
    "location": {
      "column": "9",
      "line": "5076",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_SNB_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411781@macro@FLASH_CR_PSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE",
    "location": {
      "column": "9",
      "line": "5077",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411850@macro@FLASH_CR_PSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_0",
    "location": {
      "column": "9",
      "line": "5078",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411919@macro@FLASH_CR_PSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_PSIZE_1",
    "location": {
      "column": "9",
      "line": "5079",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_PSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@411988@macro@FLASH_CR_MER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_MER2",
    "location": {
      "column": "9",
      "line": "5080",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_MER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412057@macro@FLASH_CR_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_STRT",
    "location": {
      "column": "9",
      "line": "5081",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412126@macro@FLASH_CR_EOPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_EOPIE",
    "location": {
      "column": "9",
      "line": "5082",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_EOPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412195@macro@FLASH_CR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_CR_LOCK",
    "location": {
      "column": "9",
      "line": "5083",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_CR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412348@macro@FLASH_OPTCR_OPTLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTLOCK",
    "location": {
      "column": "9",
      "line": "5086",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_OPTLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412416@macro@FLASH_OPTCR_OPTSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_OPTSTRT",
    "location": {
      "column": "9",
      "line": "5087",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_OPTSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412484@macro@FLASH_OPTCR_BOR_LEV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_0",
    "location": {
      "column": "9",
      "line": "5088",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412552@macro@FLASH_OPTCR_BOR_LEV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV_1",
    "location": {
      "column": "9",
      "line": "5089",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412620@macro@FLASH_OPTCR_BOR_LEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BOR_LEV",
    "location": {
      "column": "9",
      "line": "5090",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BOR_LEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412688@macro@FLASH_OPTCR_BFB2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_BFB2",
    "location": {
      "column": "9",
      "line": "5091",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_BFB2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412758@macro@FLASH_OPTCR_WDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_WDG_SW",
    "location": {
      "column": "9",
      "line": "5093",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_WDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412826@macro@FLASH_OPTCR_nRST_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STOP",
    "location": {
      "column": "9",
      "line": "5094",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nRST_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412894@macro@FLASH_OPTCR_nRST_STDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nRST_STDBY",
    "location": {
      "column": "9",
      "line": "5095",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nRST_STDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@412962@macro@FLASH_OPTCR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP",
    "location": {
      "column": "9",
      "line": "5096",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413030@macro@FLASH_OPTCR_RDP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_0",
    "location": {
      "column": "9",
      "line": "5097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413098@macro@FLASH_OPTCR_RDP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_1",
    "location": {
      "column": "9",
      "line": "5098",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413166@macro@FLASH_OPTCR_RDP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_2",
    "location": {
      "column": "9",
      "line": "5099",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413234@macro@FLASH_OPTCR_RDP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_3",
    "location": {
      "column": "9",
      "line": "5100",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413302@macro@FLASH_OPTCR_RDP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_4",
    "location": {
      "column": "9",
      "line": "5101",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413370@macro@FLASH_OPTCR_RDP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_5",
    "location": {
      "column": "9",
      "line": "5102",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413438@macro@FLASH_OPTCR_RDP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_6",
    "location": {
      "column": "9",
      "line": "5103",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413506@macro@FLASH_OPTCR_RDP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_RDP_7",
    "location": {
      "column": "9",
      "line": "5104",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_RDP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413574@macro@FLASH_OPTCR_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP",
    "location": {
      "column": "9",
      "line": "5105",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413642@macro@FLASH_OPTCR_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_0",
    "location": {
      "column": "9",
      "line": "5106",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413710@macro@FLASH_OPTCR_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_1",
    "location": {
      "column": "9",
      "line": "5107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413778@macro@FLASH_OPTCR_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_2",
    "location": {
      "column": "9",
      "line": "5108",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413846@macro@FLASH_OPTCR_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_3",
    "location": {
      "column": "9",
      "line": "5109",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413914@macro@FLASH_OPTCR_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_4",
    "location": {
      "column": "9",
      "line": "5110",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@413982@macro@FLASH_OPTCR_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_5",
    "location": {
      "column": "9",
      "line": "5111",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414050@macro@FLASH_OPTCR_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_6",
    "location": {
      "column": "9",
      "line": "5112",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414118@macro@FLASH_OPTCR_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_7",
    "location": {
      "column": "9",
      "line": "5113",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414186@macro@FLASH_OPTCR_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_8",
    "location": {
      "column": "9",
      "line": "5114",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414254@macro@FLASH_OPTCR_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_9",
    "location": {
      "column": "9",
      "line": "5115",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414322@macro@FLASH_OPTCR_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_10",
    "location": {
      "column": "9",
      "line": "5116",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414390@macro@FLASH_OPTCR_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_nWRP_11",
    "location": {
      "column": "9",
      "line": "5117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414460@macro@FLASH_OPTCR_DB1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_DB1M",
    "location": {
      "column": "9",
      "line": "5119",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_DB1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414529@macro@FLASH_OPTCR_SPRMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR_SPRMOD",
    "location": {
      "column": "9",
      "line": "5120",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR_SPRMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414727@macro@FLASH_OPTCR1_nWRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP",
    "location": {
      "column": "9",
      "line": "5123",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414796@macro@FLASH_OPTCR1_nWRP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_0",
    "location": {
      "column": "9",
      "line": "5124",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414865@macro@FLASH_OPTCR1_nWRP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_1",
    "location": {
      "column": "9",
      "line": "5125",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@414934@macro@FLASH_OPTCR1_nWRP_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_2",
    "location": {
      "column": "9",
      "line": "5126",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415003@macro@FLASH_OPTCR1_nWRP_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_3",
    "location": {
      "column": "9",
      "line": "5127",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415072@macro@FLASH_OPTCR1_nWRP_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_4",
    "location": {
      "column": "9",
      "line": "5128",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415141@macro@FLASH_OPTCR1_nWRP_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_5",
    "location": {
      "column": "9",
      "line": "5129",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415210@macro@FLASH_OPTCR1_nWRP_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_6",
    "location": {
      "column": "9",
      "line": "5130",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415279@macro@FLASH_OPTCR1_nWRP_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_7",
    "location": {
      "column": "9",
      "line": "5131",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415348@macro@FLASH_OPTCR1_nWRP_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_8",
    "location": {
      "column": "9",
      "line": "5132",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415417@macro@FLASH_OPTCR1_nWRP_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_9",
    "location": {
      "column": "9",
      "line": "5133",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415486@macro@FLASH_OPTCR1_nWRP_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_10",
    "location": {
      "column": "9",
      "line": "5134",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@415555@macro@FLASH_OPTCR1_nWRP_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPTCR1_nWRP_11",
    "location": {
      "column": "9",
      "line": "5135",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FLASH_OPTCR1_nWRP_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416200@macro@FSMC_BCR1_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MBKEN",
    "location": {
      "column": "10",
      "line": "5144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416322@macro@FSMC_BCR1_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MUXEN",
    "location": {
      "column": "10",
      "line": "5145",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416446@macro@FSMC_BCR1_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP",
    "location": {
      "column": "10",
      "line": "5147",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416568@macro@FSMC_BCR1_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP_0",
    "location": {
      "column": "10",
      "line": "5148",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416657@macro@FSMC_BCR1_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MTYP_1",
    "location": {
      "column": "10",
      "line": "5149",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416748@macro@FSMC_BCR1_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID",
    "location": {
      "column": "10",
      "line": "5151",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416870@macro@FSMC_BCR1_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID_0",
    "location": {
      "column": "10",
      "line": "5152",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@416959@macro@FSMC_BCR1_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_MWID_1",
    "location": {
      "column": "10",
      "line": "5153",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417050@macro@FSMC_BCR1_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_FACCEN",
    "location": {
      "column": "10",
      "line": "5155",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417172@macro@FSMC_BCR1_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_BURSTEN",
    "location": {
      "column": "10",
      "line": "5156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417294@macro@FSMC_BCR1_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITPOL",
    "location": {
      "column": "10",
      "line": "5157",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417416@macro@FSMC_BCR1_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5158",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417538@macro@FSMC_BCR1_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITCFG",
    "location": {
      "column": "10",
      "line": "5159",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417660@macro@FSMC_BCR1_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WREN",
    "location": {
      "column": "10",
      "line": "5160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417782@macro@FSMC_BCR1_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_WAITEN",
    "location": {
      "column": "10",
      "line": "5161",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@417904@macro@FSMC_BCR1_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_EXTMOD",
    "location": {
      "column": "10",
      "line": "5162",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418026@macro@FSMC_BCR1_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5163",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418148@macro@FSMC_BCR1_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR1_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5164",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR1_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418354@macro@FSMC_BCR2_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MBKEN",
    "location": {
      "column": "10",
      "line": "5167",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418475@macro@FSMC_BCR2_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MUXEN",
    "location": {
      "column": "10",
      "line": "5168",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418599@macro@FSMC_BCR2_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP",
    "location": {
      "column": "10",
      "line": "5170",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418721@macro@FSMC_BCR2_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP_0",
    "location": {
      "column": "10",
      "line": "5171",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418810@macro@FSMC_BCR2_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MTYP_1",
    "location": {
      "column": "10",
      "line": "5172",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@418901@macro@FSMC_BCR2_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID",
    "location": {
      "column": "10",
      "line": "5174",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419023@macro@FSMC_BCR2_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID_0",
    "location": {
      "column": "10",
      "line": "5175",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419112@macro@FSMC_BCR2_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_MWID_1",
    "location": {
      "column": "10",
      "line": "5176",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419203@macro@FSMC_BCR2_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_FACCEN",
    "location": {
      "column": "10",
      "line": "5178",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419325@macro@FSMC_BCR2_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_BURSTEN",
    "location": {
      "column": "10",
      "line": "5179",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419447@macro@FSMC_BCR2_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITPOL",
    "location": {
      "column": "10",
      "line": "5180",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419569@macro@FSMC_BCR2_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5181",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419691@macro@FSMC_BCR2_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITCFG",
    "location": {
      "column": "10",
      "line": "5182",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419813@macro@FSMC_BCR2_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WREN",
    "location": {
      "column": "10",
      "line": "5183",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@419935@macro@FSMC_BCR2_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_WAITEN",
    "location": {
      "column": "10",
      "line": "5184",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420057@macro@FSMC_BCR2_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_EXTMOD",
    "location": {
      "column": "10",
      "line": "5185",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420179@macro@FSMC_BCR2_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5186",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420301@macro@FSMC_BCR2_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR2_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5187",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR2_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420507@macro@FSMC_BCR3_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MBKEN",
    "location": {
      "column": "10",
      "line": "5190",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420629@macro@FSMC_BCR3_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MUXEN",
    "location": {
      "column": "10",
      "line": "5191",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420753@macro@FSMC_BCR3_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP",
    "location": {
      "column": "10",
      "line": "5193",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420875@macro@FSMC_BCR3_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP_0",
    "location": {
      "column": "10",
      "line": "5194",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@420964@macro@FSMC_BCR3_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MTYP_1",
    "location": {
      "column": "10",
      "line": "5195",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421055@macro@FSMC_BCR3_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID",
    "location": {
      "column": "10",
      "line": "5197",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421177@macro@FSMC_BCR3_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID_0",
    "location": {
      "column": "10",
      "line": "5198",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421266@macro@FSMC_BCR3_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_MWID_1",
    "location": {
      "column": "10",
      "line": "5199",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421357@macro@FSMC_BCR3_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_FACCEN",
    "location": {
      "column": "10",
      "line": "5201",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421479@macro@FSMC_BCR3_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_BURSTEN",
    "location": {
      "column": "10",
      "line": "5202",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421601@macro@FSMC_BCR3_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITPOL",
    "location": {
      "column": "10",
      "line": "5203",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421723@macro@FSMC_BCR3_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5204",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421845@macro@FSMC_BCR3_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITCFG",
    "location": {
      "column": "10",
      "line": "5205",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@421967@macro@FSMC_BCR3_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WREN",
    "location": {
      "column": "10",
      "line": "5206",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422089@macro@FSMC_BCR3_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_WAITEN",
    "location": {
      "column": "10",
      "line": "5207",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422211@macro@FSMC_BCR3_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_EXTMOD",
    "location": {
      "column": "10",
      "line": "5208",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422333@macro@FSMC_BCR3_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5209",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422455@macro@FSMC_BCR3_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR3_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5210",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR3_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422661@macro@FSMC_BCR4_MBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MBKEN",
    "location": {
      "column": "10",
      "line": "5213",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422767@macro@FSMC_BCR4_MUXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MUXEN",
    "location": {
      "column": "10",
      "line": "5214",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MUXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@422891@macro@FSMC_BCR4_MTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP",
    "location": {
      "column": "10",
      "line": "5216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423013@macro@FSMC_BCR4_MTYP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP_0",
    "location": {
      "column": "10",
      "line": "5217",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MTYP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423102@macro@FSMC_BCR4_MTYP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MTYP_1",
    "location": {
      "column": "10",
      "line": "5218",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MTYP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423193@macro@FSMC_BCR4_MWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID",
    "location": {
      "column": "10",
      "line": "5220",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423315@macro@FSMC_BCR4_MWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID_0",
    "location": {
      "column": "10",
      "line": "5221",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423404@macro@FSMC_BCR4_MWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_MWID_1",
    "location": {
      "column": "10",
      "line": "5222",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_MWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423495@macro@FSMC_BCR4_FACCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_FACCEN",
    "location": {
      "column": "10",
      "line": "5224",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_FACCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423617@macro@FSMC_BCR4_BURSTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_BURSTEN",
    "location": {
      "column": "10",
      "line": "5225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_BURSTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423739@macro@FSMC_BCR4_WAITPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITPOL",
    "location": {
      "column": "10",
      "line": "5226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WAITPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423861@macro@FSMC_BCR4_WRAPMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WRAPMOD",
    "location": {
      "column": "10",
      "line": "5227",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WRAPMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@423983@macro@FSMC_BCR4_WAITCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITCFG",
    "location": {
      "column": "10",
      "line": "5228",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WAITCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424105@macro@FSMC_BCR4_WREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WREN",
    "location": {
      "column": "10",
      "line": "5229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424227@macro@FSMC_BCR4_WAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_WAITEN",
    "location": {
      "column": "10",
      "line": "5230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_WAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424349@macro@FSMC_BCR4_EXTMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_EXTMOD",
    "location": {
      "column": "10",
      "line": "5231",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_EXTMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424471@macro@FSMC_BCR4_ASYNCWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_ASYNCWAIT",
    "location": {
      "column": "10",
      "line": "5232",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_ASYNCWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424593@macro@FSMC_BCR4_CBURSTRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BCR4_CBURSTRW",
    "location": {
      "column": "10",
      "line": "5233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BCR4_CBURSTRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424798@macro@FSMC_BTR1_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET",
    "location": {
      "column": "10",
      "line": "5236",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@424929@macro@FSMC_BTR1_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5237",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425018@macro@FSMC_BTR1_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5238",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425107@macro@FSMC_BTR1_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5239",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425196@macro@FSMC_BTR1_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5240",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425287@macro@FSMC_BTR1_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD",
    "location": {
      "column": "10",
      "line": "5242",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425417@macro@FSMC_BTR1_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5243",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425506@macro@FSMC_BTR1_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5244",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425595@macro@FSMC_BTR1_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5245",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425684@macro@FSMC_BTR1_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5246",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425775@macro@FSMC_BTR1_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST",
    "location": {
      "column": "10",
      "line": "5248",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425898@macro@FSMC_BTR1_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_0",
    "location": {
      "column": "10",
      "line": "5249",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@425987@macro@FSMC_BTR1_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_1",
    "location": {
      "column": "10",
      "line": "5250",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426076@macro@FSMC_BTR1_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_2",
    "location": {
      "column": "10",
      "line": "5251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426165@macro@FSMC_BTR1_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATAST_3",
    "location": {
      "column": "10",
      "line": "5252",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426256@macro@FSMC_BTR1_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN",
    "location": {
      "column": "10",
      "line": "5254",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426389@macro@FSMC_BTR1_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5255",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426478@macro@FSMC_BTR1_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5256",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426567@macro@FSMC_BTR1_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5257",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426656@macro@FSMC_BTR1_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5258",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426747@macro@FSMC_BTR1_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV",
    "location": {
      "column": "10",
      "line": "5260",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426868@macro@FSMC_BTR1_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5261",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@426957@macro@FSMC_BTR1_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5262",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427046@macro@FSMC_BTR1_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5263",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427135@macro@FSMC_BTR1_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5264",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427226@macro@FSMC_BTR1_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT",
    "location": {
      "column": "10",
      "line": "5266",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427340@macro@FSMC_BTR1_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5267",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427429@macro@FSMC_BTR1_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5268",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427518@macro@FSMC_BTR1_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5269",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427607@macro@FSMC_BTR1_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5270",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427698@macro@FSMC_BTR1_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD",
    "location": {
      "column": "10",
      "line": "5272",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427812@macro@FSMC_BTR1_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5273",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@427901@macro@FSMC_BTR1_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR1_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5274",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR1_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428074@macro@FSMC_BTR2_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET",
    "location": {
      "column": "10",
      "line": "5277",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428205@macro@FSMC_BTR2_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5278",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428294@macro@FSMC_BTR2_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5279",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428383@macro@FSMC_BTR2_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5280",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428472@macro@FSMC_BTR2_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5281",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428563@macro@FSMC_BTR2_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD",
    "location": {
      "column": "10",
      "line": "5283",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428693@macro@FSMC_BTR2_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5284",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428782@macro@FSMC_BTR2_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5285",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428871@macro@FSMC_BTR2_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5286",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@428960@macro@FSMC_BTR2_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5287",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429051@macro@FSMC_BTR2_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST",
    "location": {
      "column": "10",
      "line": "5289",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429174@macro@FSMC_BTR2_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_0",
    "location": {
      "column": "10",
      "line": "5290",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429263@macro@FSMC_BTR2_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_1",
    "location": {
      "column": "10",
      "line": "5291",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429352@macro@FSMC_BTR2_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_2",
    "location": {
      "column": "10",
      "line": "5292",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429441@macro@FSMC_BTR2_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATAST_3",
    "location": {
      "column": "10",
      "line": "5293",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429532@macro@FSMC_BTR2_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN",
    "location": {
      "column": "10",
      "line": "5295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429665@macro@FSMC_BTR2_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5296",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429754@macro@FSMC_BTR2_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5297",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429843@macro@FSMC_BTR2_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5298",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@429932@macro@FSMC_BTR2_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5299",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430023@macro@FSMC_BTR2_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV",
    "location": {
      "column": "10",
      "line": "5301",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430144@macro@FSMC_BTR2_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5302",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430233@macro@FSMC_BTR2_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5303",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430322@macro@FSMC_BTR2_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5304",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430411@macro@FSMC_BTR2_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5305",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430502@macro@FSMC_BTR2_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT",
    "location": {
      "column": "10",
      "line": "5307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430616@macro@FSMC_BTR2_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5308",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430705@macro@FSMC_BTR2_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5309",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430794@macro@FSMC_BTR2_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5310",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430883@macro@FSMC_BTR2_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5311",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@430974@macro@FSMC_BTR2_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD",
    "location": {
      "column": "10",
      "line": "5313",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431088@macro@FSMC_BTR2_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5314",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431177@macro@FSMC_BTR2_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR2_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5315",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR2_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431351@macro@FSMC_BTR3_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET",
    "location": {
      "column": "10",
      "line": "5318",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431482@macro@FSMC_BTR3_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5319",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431571@macro@FSMC_BTR3_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5320",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431660@macro@FSMC_BTR3_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5321",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431749@macro@FSMC_BTR3_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5322",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431840@macro@FSMC_BTR3_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD",
    "location": {
      "column": "10",
      "line": "5324",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@431970@macro@FSMC_BTR3_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5325",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432059@macro@FSMC_BTR3_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5326",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432148@macro@FSMC_BTR3_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5327",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432237@macro@FSMC_BTR3_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5328",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432328@macro@FSMC_BTR3_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST",
    "location": {
      "column": "10",
      "line": "5330",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432451@macro@FSMC_BTR3_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_0",
    "location": {
      "column": "10",
      "line": "5331",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432540@macro@FSMC_BTR3_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_1",
    "location": {
      "column": "10",
      "line": "5332",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432629@macro@FSMC_BTR3_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_2",
    "location": {
      "column": "10",
      "line": "5333",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432718@macro@FSMC_BTR3_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATAST_3",
    "location": {
      "column": "10",
      "line": "5334",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432809@macro@FSMC_BTR3_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN",
    "location": {
      "column": "10",
      "line": "5336",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@432942@macro@FSMC_BTR3_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5337",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433031@macro@FSMC_BTR3_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5338",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433120@macro@FSMC_BTR3_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5339",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433209@macro@FSMC_BTR3_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5340",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433300@macro@FSMC_BTR3_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV",
    "location": {
      "column": "10",
      "line": "5342",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433421@macro@FSMC_BTR3_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5343",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433510@macro@FSMC_BTR3_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5344",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433599@macro@FSMC_BTR3_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5345",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433688@macro@FSMC_BTR3_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433779@macro@FSMC_BTR3_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT",
    "location": {
      "column": "10",
      "line": "5348",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433893@macro@FSMC_BTR3_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5349",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@433982@macro@FSMC_BTR3_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5350",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434071@macro@FSMC_BTR3_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5351",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434160@macro@FSMC_BTR3_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5352",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434251@macro@FSMC_BTR3_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD",
    "location": {
      "column": "10",
      "line": "5354",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434365@macro@FSMC_BTR3_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5355",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434454@macro@FSMC_BTR3_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR3_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5356",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR3_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434627@macro@FSMC_BTR4_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET",
    "location": {
      "column": "10",
      "line": "5359",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434758@macro@FSMC_BTR4_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5360",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434847@macro@FSMC_BTR4_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5361",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@434936@macro@FSMC_BTR4_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5362",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435025@macro@FSMC_BTR4_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5363",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435116@macro@FSMC_BTR4_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD",
    "location": {
      "column": "10",
      "line": "5365",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435246@macro@FSMC_BTR4_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5366",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435335@macro@FSMC_BTR4_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5367",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435424@macro@FSMC_BTR4_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5368",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435513@macro@FSMC_BTR4_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5369",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435604@macro@FSMC_BTR4_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST",
    "location": {
      "column": "10",
      "line": "5371",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435727@macro@FSMC_BTR4_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_0",
    "location": {
      "column": "10",
      "line": "5372",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435816@macro@FSMC_BTR4_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_1",
    "location": {
      "column": "10",
      "line": "5373",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435905@macro@FSMC_BTR4_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_2",
    "location": {
      "column": "10",
      "line": "5374",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@435994@macro@FSMC_BTR4_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATAST_3",
    "location": {
      "column": "10",
      "line": "5375",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436085@macro@FSMC_BTR4_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN",
    "location": {
      "column": "10",
      "line": "5377",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436218@macro@FSMC_BTR4_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5378",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436307@macro@FSMC_BTR4_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5379",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436396@macro@FSMC_BTR4_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5380",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436485@macro@FSMC_BTR4_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5381",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436576@macro@FSMC_BTR4_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV",
    "location": {
      "column": "10",
      "line": "5383",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436697@macro@FSMC_BTR4_CLKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_0",
    "location": {
      "column": "10",
      "line": "5384",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436786@macro@FSMC_BTR4_CLKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_1",
    "location": {
      "column": "10",
      "line": "5385",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436875@macro@FSMC_BTR4_CLKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_2",
    "location": {
      "column": "10",
      "line": "5386",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@436964@macro@FSMC_BTR4_CLKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_CLKDIV_3",
    "location": {
      "column": "10",
      "line": "5387",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_CLKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437055@macro@FSMC_BTR4_DATLAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT",
    "location": {
      "column": "10",
      "line": "5389",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437169@macro@FSMC_BTR4_DATLAT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_0",
    "location": {
      "column": "10",
      "line": "5390",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437258@macro@FSMC_BTR4_DATLAT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_1",
    "location": {
      "column": "10",
      "line": "5391",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437347@macro@FSMC_BTR4_DATLAT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_2",
    "location": {
      "column": "10",
      "line": "5392",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437436@macro@FSMC_BTR4_DATLAT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_DATLAT_3",
    "location": {
      "column": "10",
      "line": "5393",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_DATLAT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437527@macro@FSMC_BTR4_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD",
    "location": {
      "column": "10",
      "line": "5395",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437641@macro@FSMC_BTR4_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5396",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437730@macro@FSMC_BTR4_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BTR4_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5397",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BTR4_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@437903@macro@FSMC_BWTR1_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET",
    "location": {
      "column": "10",
      "line": "5400",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438034@macro@FSMC_BWTR1_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5401",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438123@macro@FSMC_BWTR1_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5402",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438212@macro@FSMC_BWTR1_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5403",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438301@macro@FSMC_BWTR1_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5404",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438392@macro@FSMC_BWTR1_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD",
    "location": {
      "column": "10",
      "line": "5406",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438522@macro@FSMC_BWTR1_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5407",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438611@macro@FSMC_BWTR1_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5408",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438700@macro@FSMC_BWTR1_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5409",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438789@macro@FSMC_BWTR1_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5410",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@438880@macro@FSMC_BWTR1_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST",
    "location": {
      "column": "10",
      "line": "5412",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439003@macro@FSMC_BWTR1_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_0",
    "location": {
      "column": "10",
      "line": "5413",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439092@macro@FSMC_BWTR1_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_1",
    "location": {
      "column": "10",
      "line": "5414",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439181@macro@FSMC_BWTR1_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_2",
    "location": {
      "column": "10",
      "line": "5415",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439270@macro@FSMC_BWTR1_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_DATAST_3",
    "location": {
      "column": "10",
      "line": "5416",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439361@macro@FSMC_BWTR1_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN",
    "location": {
      "column": "10",
      "line": "5418",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439488@macro@FSMC_BWTR1_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5419",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439577@macro@FSMC_BWTR1_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5420",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439666@macro@FSMC_BWTR1_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5421",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439755@macro@FSMC_BWTR1_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5422",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439846@macro@FSMC_BWTR1_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD",
    "location": {
      "column": "10",
      "line": "5424",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@439960@macro@FSMC_BWTR1_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5425",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440049@macro@FSMC_BWTR1_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR1_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5426",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR1_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440222@macro@FSMC_BWTR2_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET",
    "location": {
      "column": "10",
      "line": "5429",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440353@macro@FSMC_BWTR2_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5430",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440442@macro@FSMC_BWTR2_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5431",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440531@macro@FSMC_BWTR2_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5432",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440620@macro@FSMC_BWTR2_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5433",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440711@macro@FSMC_BWTR2_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD",
    "location": {
      "column": "10",
      "line": "5435",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440841@macro@FSMC_BWTR2_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5436",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@440930@macro@FSMC_BWTR2_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5437",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441019@macro@FSMC_BWTR2_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5438",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441108@macro@FSMC_BWTR2_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5439",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441199@macro@FSMC_BWTR2_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST",
    "location": {
      "column": "10",
      "line": "5441",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441322@macro@FSMC_BWTR2_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_0",
    "location": {
      "column": "10",
      "line": "5442",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441411@macro@FSMC_BWTR2_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_1",
    "location": {
      "column": "10",
      "line": "5443",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441500@macro@FSMC_BWTR2_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_2",
    "location": {
      "column": "10",
      "line": "5444",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441589@macro@FSMC_BWTR2_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_DATAST_3",
    "location": {
      "column": "10",
      "line": "5445",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441680@macro@FSMC_BWTR2_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN",
    "location": {
      "column": "10",
      "line": "5447",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441807@macro@FSMC_BWTR2_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5448",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441896@macro@FSMC_BWTR2_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5449",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@441985@macro@FSMC_BWTR2_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5450",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442074@macro@FSMC_BWTR2_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5451",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442165@macro@FSMC_BWTR2_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD",
    "location": {
      "column": "10",
      "line": "5453",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442279@macro@FSMC_BWTR2_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5454",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442368@macro@FSMC_BWTR2_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR2_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5455",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR2_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442541@macro@FSMC_BWTR3_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET",
    "location": {
      "column": "10",
      "line": "5458",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442672@macro@FSMC_BWTR3_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5459",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442761@macro@FSMC_BWTR3_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5460",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442850@macro@FSMC_BWTR3_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5461",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@442939@macro@FSMC_BWTR3_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5462",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443030@macro@FSMC_BWTR3_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD",
    "location": {
      "column": "10",
      "line": "5464",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443160@macro@FSMC_BWTR3_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5465",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443249@macro@FSMC_BWTR3_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5466",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443338@macro@FSMC_BWTR3_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5467",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443427@macro@FSMC_BWTR3_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5468",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443518@macro@FSMC_BWTR3_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST",
    "location": {
      "column": "10",
      "line": "5470",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443641@macro@FSMC_BWTR3_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_0",
    "location": {
      "column": "10",
      "line": "5471",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443730@macro@FSMC_BWTR3_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_1",
    "location": {
      "column": "10",
      "line": "5472",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443819@macro@FSMC_BWTR3_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_2",
    "location": {
      "column": "10",
      "line": "5473",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443908@macro@FSMC_BWTR3_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_DATAST_3",
    "location": {
      "column": "10",
      "line": "5474",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@443999@macro@FSMC_BWTR3_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN",
    "location": {
      "column": "10",
      "line": "5476",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444126@macro@FSMC_BWTR3_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5477",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444215@macro@FSMC_BWTR3_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5478",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444304@macro@FSMC_BWTR3_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5479",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444393@macro@FSMC_BWTR3_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5480",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444538@macro@FSMC_BWTR3_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD",
    "location": {
      "column": "10",
      "line": "5482",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444652@macro@FSMC_BWTR3_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5483",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444741@macro@FSMC_BWTR3_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR3_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5484",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR3_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@444914@macro@FSMC_BWTR4_ADDSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET",
    "location": {
      "column": "10",
      "line": "5487",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445045@macro@FSMC_BWTR4_ADDSET_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_0",
    "location": {
      "column": "10",
      "line": "5488",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445134@macro@FSMC_BWTR4_ADDSET_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_1",
    "location": {
      "column": "10",
      "line": "5489",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445223@macro@FSMC_BWTR4_ADDSET_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_2",
    "location": {
      "column": "10",
      "line": "5490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445312@macro@FSMC_BWTR4_ADDSET_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDSET_3",
    "location": {
      "column": "10",
      "line": "5491",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDSET_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445403@macro@FSMC_BWTR4_ADDHLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD",
    "location": {
      "column": "10",
      "line": "5493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445533@macro@FSMC_BWTR4_ADDHLD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_0",
    "location": {
      "column": "10",
      "line": "5494",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445622@macro@FSMC_BWTR4_ADDHLD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_1",
    "location": {
      "column": "10",
      "line": "5495",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445711@macro@FSMC_BWTR4_ADDHLD_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_2",
    "location": {
      "column": "10",
      "line": "5496",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445800@macro@FSMC_BWTR4_ADDHLD_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ADDHLD_3",
    "location": {
      "column": "10",
      "line": "5497",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ADDHLD_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@445891@macro@FSMC_BWTR4_DATAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST",
    "location": {
      "column": "10",
      "line": "5499",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446014@macro@FSMC_BWTR4_DATAST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_0",
    "location": {
      "column": "10",
      "line": "5500",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446103@macro@FSMC_BWTR4_DATAST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_1",
    "location": {
      "column": "10",
      "line": "5501",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446192@macro@FSMC_BWTR4_DATAST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_2",
    "location": {
      "column": "10",
      "line": "5502",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446281@macro@FSMC_BWTR4_DATAST_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_DATAST_3",
    "location": {
      "column": "10",
      "line": "5503",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_DATAST_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446372@macro@FSMC_BWTR4_BUSTURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN",
    "location": {
      "column": "10",
      "line": "5505",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446499@macro@FSMC_BWTR4_BUSTURN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_0",
    "location": {
      "column": "10",
      "line": "5506",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446588@macro@FSMC_BWTR4_BUSTURN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_1",
    "location": {
      "column": "10",
      "line": "5507",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446677@macro@FSMC_BWTR4_BUSTURN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_2",
    "location": {
      "column": "10",
      "line": "5508",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446766@macro@FSMC_BWTR4_BUSTURN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_BUSTURN_3",
    "location": {
      "column": "10",
      "line": "5509",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_BUSTURN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446857@macro@FSMC_BWTR4_ACCMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD",
    "location": {
      "column": "10",
      "line": "5511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ACCMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@446971@macro@FSMC_BWTR4_ACCMOD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD_0",
    "location": {
      "column": "10",
      "line": "5512",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ACCMOD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447060@macro@FSMC_BWTR4_ACCMOD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BWTR4_ACCMOD_1",
    "location": {
      "column": "10",
      "line": "5513",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_BWTR4_ACCMOD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447233@macro@FSMC_PCR2_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWAITEN",
    "location": {
      "column": "10",
      "line": "5516",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447340@macro@FSMC_PCR2_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PBKEN",
    "location": {
      "column": "10",
      "line": "5517",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447465@macro@FSMC_PCR2_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PTYP",
    "location": {
      "column": "10",
      "line": "5518",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447562@macro@FSMC_PCR2_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID",
    "location": {
      "column": "10",
      "line": "5520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447687@macro@FSMC_PCR2_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID_0",
    "location": {
      "column": "10",
      "line": "5521",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447776@macro@FSMC_PCR2_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_PWID_1",
    "location": {
      "column": "10",
      "line": "5522",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447867@macro@FSMC_PCR2_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCEN",
    "location": {
      "column": "10",
      "line": "5524",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@447985@macro@FSMC_PCR2_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR",
    "location": {
      "column": "10",
      "line": "5526",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448101@macro@FSMC_PCR2_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_0",
    "location": {
      "column": "10",
      "line": "5527",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448190@macro@FSMC_PCR2_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_1",
    "location": {
      "column": "10",
      "line": "5528",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448279@macro@FSMC_PCR2_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_2",
    "location": {
      "column": "10",
      "line": "5529",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448368@macro@FSMC_PCR2_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TCLR_3",
    "location": {
      "column": "10",
      "line": "5530",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448459@macro@FSMC_PCR2_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR",
    "location": {
      "column": "10",
      "line": "5532",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448574@macro@FSMC_PCR2_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_0",
    "location": {
      "column": "10",
      "line": "5533",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448663@macro@FSMC_PCR2_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_1",
    "location": {
      "column": "10",
      "line": "5534",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448752@macro@FSMC_PCR2_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_2",
    "location": {
      "column": "10",
      "line": "5535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448841@macro@FSMC_PCR2_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_TAR_3",
    "location": {
      "column": "10",
      "line": "5536",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@448932@macro@FSMC_PCR2_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS",
    "location": {
      "column": "10",
      "line": "5538",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449047@macro@FSMC_PCR2_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5539",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449136@macro@FSMC_PCR2_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5540",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449225@macro@FSMC_PCR2_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR2_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5541",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR2_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449398@macro@FSMC_PCR3_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWAITEN",
    "location": {
      "column": "10",
      "line": "5544",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449505@macro@FSMC_PCR3_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PBKEN",
    "location": {
      "column": "10",
      "line": "5545",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449630@macro@FSMC_PCR3_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PTYP",
    "location": {
      "column": "10",
      "line": "5546",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449727@macro@FSMC_PCR3_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID",
    "location": {
      "column": "10",
      "line": "5548",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449852@macro@FSMC_PCR3_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID_0",
    "location": {
      "column": "10",
      "line": "5549",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@449941@macro@FSMC_PCR3_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_PWID_1",
    "location": {
      "column": "10",
      "line": "5550",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450032@macro@FSMC_PCR3_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCEN",
    "location": {
      "column": "10",
      "line": "5552",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450150@macro@FSMC_PCR3_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR",
    "location": {
      "column": "10",
      "line": "5554",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450266@macro@FSMC_PCR3_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_0",
    "location": {
      "column": "10",
      "line": "5555",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450355@macro@FSMC_PCR3_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_1",
    "location": {
      "column": "10",
      "line": "5556",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450444@macro@FSMC_PCR3_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_2",
    "location": {
      "column": "10",
      "line": "5557",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450533@macro@FSMC_PCR3_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TCLR_3",
    "location": {
      "column": "10",
      "line": "5558",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450624@macro@FSMC_PCR3_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR",
    "location": {
      "column": "10",
      "line": "5560",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450739@macro@FSMC_PCR3_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_0",
    "location": {
      "column": "10",
      "line": "5561",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450828@macro@FSMC_PCR3_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_1",
    "location": {
      "column": "10",
      "line": "5562",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@450917@macro@FSMC_PCR3_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_2",
    "location": {
      "column": "10",
      "line": "5563",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451006@macro@FSMC_PCR3_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_TAR_3",
    "location": {
      "column": "10",
      "line": "5564",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451097@macro@FSMC_PCR3_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS",
    "location": {
      "column": "10",
      "line": "5566",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451212@macro@FSMC_PCR3_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5567",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451301@macro@FSMC_PCR3_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5568",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451390@macro@FSMC_PCR3_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR3_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5569",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR3_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451563@macro@FSMC_PCR4_PWAITEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWAITEN",
    "location": {
      "column": "10",
      "line": "5572",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWAITEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451670@macro@FSMC_PCR4_PBKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PBKEN",
    "location": {
      "column": "10",
      "line": "5573",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PBKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451795@macro@FSMC_PCR4_PTYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PTYP",
    "location": {
      "column": "10",
      "line": "5574",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PTYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@451892@macro@FSMC_PCR4_PWID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID",
    "location": {
      "column": "10",
      "line": "5576",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452017@macro@FSMC_PCR4_PWID_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID_0",
    "location": {
      "column": "10",
      "line": "5577",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWID_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452106@macro@FSMC_PCR4_PWID_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_PWID_1",
    "location": {
      "column": "10",
      "line": "5578",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_PWID_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452197@macro@FSMC_PCR4_ECCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCEN",
    "location": {
      "column": "10",
      "line": "5580",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452315@macro@FSMC_PCR4_TCLR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR",
    "location": {
      "column": "10",
      "line": "5582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452431@macro@FSMC_PCR4_TCLR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_0",
    "location": {
      "column": "10",
      "line": "5583",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452520@macro@FSMC_PCR4_TCLR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_1",
    "location": {
      "column": "10",
      "line": "5584",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452609@macro@FSMC_PCR4_TCLR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_2",
    "location": {
      "column": "10",
      "line": "5585",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452698@macro@FSMC_PCR4_TCLR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TCLR_3",
    "location": {
      "column": "10",
      "line": "5586",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TCLR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452789@macro@FSMC_PCR4_TAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR",
    "location": {
      "column": "10",
      "line": "5588",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452904@macro@FSMC_PCR4_TAR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_0",
    "location": {
      "column": "10",
      "line": "5589",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@452993@macro@FSMC_PCR4_TAR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_1",
    "location": {
      "column": "10",
      "line": "5590",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453082@macro@FSMC_PCR4_TAR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_2",
    "location": {
      "column": "10",
      "line": "5591",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453171@macro@FSMC_PCR4_TAR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_TAR_3",
    "location": {
      "column": "10",
      "line": "5592",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_TAR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453262@macro@FSMC_PCR4_ECCPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS",
    "location": {
      "column": "10",
      "line": "5594",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453377@macro@FSMC_PCR4_ECCPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_0",
    "location": {
      "column": "10",
      "line": "5595",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453466@macro@FSMC_PCR4_ECCPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_1",
    "location": {
      "column": "10",
      "line": "5596",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453555@macro@FSMC_PCR4_ECCPS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PCR4_ECCPS_2",
    "location": {
      "column": "10",
      "line": "5597",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PCR4_ECCPS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453728@macro@FSMC_SR2_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IRS",
    "location": {
      "column": "10",
      "line": "5600",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453855@macro@FSMC_SR2_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_ILS",
    "location": {
      "column": "10",
      "line": "5601",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@453982@macro@FSMC_SR2_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IFS",
    "location": {
      "column": "10",
      "line": "5602",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454109@macro@FSMC_SR2_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IREN",
    "location": {
      "column": "10",
      "line": "5603",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454236@macro@FSMC_SR2_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_ILEN",
    "location": {
      "column": "10",
      "line": "5604",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454363@macro@FSMC_SR2_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_IFEN",
    "location": {
      "column": "10",
      "line": "5605",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454490@macro@FSMC_SR2_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR2_FEMPT",
    "location": {
      "column": "10",
      "line": "5606",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR2_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454668@macro@FSMC_SR3_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IRS",
    "location": {
      "column": "10",
      "line": "5609",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454795@macro@FSMC_SR3_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_ILS",
    "location": {
      "column": "10",
      "line": "5610",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@454922@macro@FSMC_SR3_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IFS",
    "location": {
      "column": "10",
      "line": "5611",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455049@macro@FSMC_SR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IREN",
    "location": {
      "column": "10",
      "line": "5612",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455176@macro@FSMC_SR3_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_ILEN",
    "location": {
      "column": "10",
      "line": "5613",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455303@macro@FSMC_SR3_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_IFEN",
    "location": {
      "column": "10",
      "line": "5614",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455430@macro@FSMC_SR3_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR3_FEMPT",
    "location": {
      "column": "10",
      "line": "5615",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR3_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455608@macro@FSMC_SR4_IRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IRS",
    "location": {
      "column": "10",
      "line": "5618",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455736@macro@FSMC_SR4_ILS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_ILS",
    "location": {
      "column": "10",
      "line": "5619",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_ILS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455864@macro@FSMC_SR4_IFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IFS",
    "location": {
      "column": "10",
      "line": "5620",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@455992@macro@FSMC_SR4_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IREN",
    "location": {
      "column": "10",
      "line": "5621",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456120@macro@FSMC_SR4_ILEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_ILEN",
    "location": {
      "column": "10",
      "line": "5622",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_ILEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456248@macro@FSMC_SR4_IFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_IFEN",
    "location": {
      "column": "10",
      "line": "5623",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_IFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456376@macro@FSMC_SR4_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_SR4_FEMPT",
    "location": {
      "column": "10",
      "line": "5624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_SR4_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456554@macro@FSMC_PMEM2_MEMSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2",
    "location": {
      "column": "10",
      "line": "5627",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456684@macro@FSMC_PMEM2_MEMSET2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_0",
    "location": {
      "column": "10",
      "line": "5628",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456773@macro@FSMC_PMEM2_MEMSET2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_1",
    "location": {
      "column": "10",
      "line": "5629",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456862@macro@FSMC_PMEM2_MEMSET2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_2",
    "location": {
      "column": "10",
      "line": "5630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@456951@macro@FSMC_PMEM2_MEMSET2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_3",
    "location": {
      "column": "10",
      "line": "5631",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457040@macro@FSMC_PMEM2_MEMSET2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_4",
    "location": {
      "column": "10",
      "line": "5632",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457129@macro@FSMC_PMEM2_MEMSET2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_5",
    "location": {
      "column": "10",
      "line": "5633",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457218@macro@FSMC_PMEM2_MEMSET2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_6",
    "location": {
      "column": "10",
      "line": "5634",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457307@macro@FSMC_PMEM2_MEMSET2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMSET2_7",
    "location": {
      "column": "10",
      "line": "5635",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMSET2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457398@macro@FSMC_PMEM2_MEMWAIT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2",
    "location": {
      "column": "10",
      "line": "5637",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457528@macro@FSMC_PMEM2_MEMWAIT2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_0",
    "location": {
      "column": "10",
      "line": "5638",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457617@macro@FSMC_PMEM2_MEMWAIT2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_1",
    "location": {
      "column": "10",
      "line": "5639",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457706@macro@FSMC_PMEM2_MEMWAIT2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_2",
    "location": {
      "column": "10",
      "line": "5640",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457795@macro@FSMC_PMEM2_MEMWAIT2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_3",
    "location": {
      "column": "10",
      "line": "5641",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457884@macro@FSMC_PMEM2_MEMWAIT2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_4",
    "location": {
      "column": "10",
      "line": "5642",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@457973@macro@FSMC_PMEM2_MEMWAIT2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_5",
    "location": {
      "column": "10",
      "line": "5643",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458062@macro@FSMC_PMEM2_MEMWAIT2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_6",
    "location": {
      "column": "10",
      "line": "5644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458151@macro@FSMC_PMEM2_MEMWAIT2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMWAIT2_7",
    "location": {
      "column": "10",
      "line": "5645",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMWAIT2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458242@macro@FSMC_PMEM2_MEMHOLD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2",
    "location": {
      "column": "10",
      "line": "5647",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458372@macro@FSMC_PMEM2_MEMHOLD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_0",
    "location": {
      "column": "10",
      "line": "5648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458461@macro@FSMC_PMEM2_MEMHOLD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_1",
    "location": {
      "column": "10",
      "line": "5649",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458550@macro@FSMC_PMEM2_MEMHOLD2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_2",
    "location": {
      "column": "10",
      "line": "5650",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458639@macro@FSMC_PMEM2_MEMHOLD2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_3",
    "location": {
      "column": "10",
      "line": "5651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458728@macro@FSMC_PMEM2_MEMHOLD2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_4",
    "location": {
      "column": "10",
      "line": "5652",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458817@macro@FSMC_PMEM2_MEMHOLD2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_5",
    "location": {
      "column": "10",
      "line": "5653",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458906@macro@FSMC_PMEM2_MEMHOLD2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_6",
    "location": {
      "column": "10",
      "line": "5654",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@458995@macro@FSMC_PMEM2_MEMHOLD2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHOLD2_7",
    "location": {
      "column": "10",
      "line": "5655",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHOLD2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459086@macro@FSMC_PMEM2_MEMHIZ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2",
    "location": {
      "column": "10",
      "line": "5657",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459222@macro@FSMC_PMEM2_MEMHIZ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_0",
    "location": {
      "column": "10",
      "line": "5658",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459311@macro@FSMC_PMEM2_MEMHIZ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_1",
    "location": {
      "column": "10",
      "line": "5659",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459400@macro@FSMC_PMEM2_MEMHIZ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_2",
    "location": {
      "column": "10",
      "line": "5660",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459489@macro@FSMC_PMEM2_MEMHIZ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_3",
    "location": {
      "column": "10",
      "line": "5661",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459578@macro@FSMC_PMEM2_MEMHIZ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_4",
    "location": {
      "column": "10",
      "line": "5662",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459667@macro@FSMC_PMEM2_MEMHIZ2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_5",
    "location": {
      "column": "10",
      "line": "5663",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459756@macro@FSMC_PMEM2_MEMHIZ2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_6",
    "location": {
      "column": "10",
      "line": "5664",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@459845@macro@FSMC_PMEM2_MEMHIZ2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM2_MEMHIZ2_7",
    "location": {
      "column": "10",
      "line": "5665",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM2_MEMHIZ2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460018@macro@FSMC_PMEM3_MEMSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3",
    "location": {
      "column": "10",
      "line": "5668",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460148@macro@FSMC_PMEM3_MEMSET3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_0",
    "location": {
      "column": "10",
      "line": "5669",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460237@macro@FSMC_PMEM3_MEMSET3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_1",
    "location": {
      "column": "10",
      "line": "5670",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460326@macro@FSMC_PMEM3_MEMSET3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_2",
    "location": {
      "column": "10",
      "line": "5671",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460415@macro@FSMC_PMEM3_MEMSET3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_3",
    "location": {
      "column": "10",
      "line": "5672",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460504@macro@FSMC_PMEM3_MEMSET3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_4",
    "location": {
      "column": "10",
      "line": "5673",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460593@macro@FSMC_PMEM3_MEMSET3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_5",
    "location": {
      "column": "10",
      "line": "5674",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460682@macro@FSMC_PMEM3_MEMSET3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_6",
    "location": {
      "column": "10",
      "line": "5675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460771@macro@FSMC_PMEM3_MEMSET3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMSET3_7",
    "location": {
      "column": "10",
      "line": "5676",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMSET3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460862@macro@FSMC_PMEM3_MEMWAIT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3",
    "location": {
      "column": "10",
      "line": "5678",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@460992@macro@FSMC_PMEM3_MEMWAIT3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_0",
    "location": {
      "column": "10",
      "line": "5679",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461081@macro@FSMC_PMEM3_MEMWAIT3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_1",
    "location": {
      "column": "10",
      "line": "5680",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461170@macro@FSMC_PMEM3_MEMWAIT3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_2",
    "location": {
      "column": "10",
      "line": "5681",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461259@macro@FSMC_PMEM3_MEMWAIT3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_3",
    "location": {
      "column": "10",
      "line": "5682",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461348@macro@FSMC_PMEM3_MEMWAIT3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_4",
    "location": {
      "column": "10",
      "line": "5683",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461437@macro@FSMC_PMEM3_MEMWAIT3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_5",
    "location": {
      "column": "10",
      "line": "5684",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461526@macro@FSMC_PMEM3_MEMWAIT3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_6",
    "location": {
      "column": "10",
      "line": "5685",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461615@macro@FSMC_PMEM3_MEMWAIT3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMWAIT3_7",
    "location": {
      "column": "10",
      "line": "5686",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMWAIT3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461706@macro@FSMC_PMEM3_MEMHOLD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3",
    "location": {
      "column": "10",
      "line": "5688",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461836@macro@FSMC_PMEM3_MEMHOLD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_0",
    "location": {
      "column": "10",
      "line": "5689",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@461925@macro@FSMC_PMEM3_MEMHOLD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_1",
    "location": {
      "column": "10",
      "line": "5690",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462014@macro@FSMC_PMEM3_MEMHOLD3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_2",
    "location": {
      "column": "10",
      "line": "5691",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462103@macro@FSMC_PMEM3_MEMHOLD3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_3",
    "location": {
      "column": "10",
      "line": "5692",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462192@macro@FSMC_PMEM3_MEMHOLD3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_4",
    "location": {
      "column": "10",
      "line": "5693",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462281@macro@FSMC_PMEM3_MEMHOLD3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_5",
    "location": {
      "column": "10",
      "line": "5694",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462370@macro@FSMC_PMEM3_MEMHOLD3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_6",
    "location": {
      "column": "10",
      "line": "5695",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462459@macro@FSMC_PMEM3_MEMHOLD3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHOLD3_7",
    "location": {
      "column": "10",
      "line": "5696",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHOLD3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462550@macro@FSMC_PMEM3_MEMHIZ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3",
    "location": {
      "column": "10",
      "line": "5698",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462686@macro@FSMC_PMEM3_MEMHIZ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_0",
    "location": {
      "column": "10",
      "line": "5699",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462775@macro@FSMC_PMEM3_MEMHIZ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_1",
    "location": {
      "column": "10",
      "line": "5700",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462864@macro@FSMC_PMEM3_MEMHIZ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_2",
    "location": {
      "column": "10",
      "line": "5701",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@462953@macro@FSMC_PMEM3_MEMHIZ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_3",
    "location": {
      "column": "10",
      "line": "5702",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463042@macro@FSMC_PMEM3_MEMHIZ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_4",
    "location": {
      "column": "10",
      "line": "5703",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463131@macro@FSMC_PMEM3_MEMHIZ3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_5",
    "location": {
      "column": "10",
      "line": "5704",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463220@macro@FSMC_PMEM3_MEMHIZ3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_6",
    "location": {
      "column": "10",
      "line": "5705",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463309@macro@FSMC_PMEM3_MEMHIZ3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM3_MEMHIZ3_7",
    "location": {
      "column": "10",
      "line": "5706",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM3_MEMHIZ3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463482@macro@FSMC_PMEM4_MEMSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4",
    "location": {
      "column": "10",
      "line": "5709",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463612@macro@FSMC_PMEM4_MEMSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_0",
    "location": {
      "column": "10",
      "line": "5710",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463701@macro@FSMC_PMEM4_MEMSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_1",
    "location": {
      "column": "10",
      "line": "5711",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463790@macro@FSMC_PMEM4_MEMSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_2",
    "location": {
      "column": "10",
      "line": "5712",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463879@macro@FSMC_PMEM4_MEMSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_3",
    "location": {
      "column": "10",
      "line": "5713",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@463968@macro@FSMC_PMEM4_MEMSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_4",
    "location": {
      "column": "10",
      "line": "5714",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464057@macro@FSMC_PMEM4_MEMSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_5",
    "location": {
      "column": "10",
      "line": "5715",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464146@macro@FSMC_PMEM4_MEMSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_6",
    "location": {
      "column": "10",
      "line": "5716",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464235@macro@FSMC_PMEM4_MEMSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMSET4_7",
    "location": {
      "column": "10",
      "line": "5717",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464326@macro@FSMC_PMEM4_MEMWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4",
    "location": {
      "column": "10",
      "line": "5719",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464456@macro@FSMC_PMEM4_MEMWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_0",
    "location": {
      "column": "10",
      "line": "5720",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464545@macro@FSMC_PMEM4_MEMWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_1",
    "location": {
      "column": "10",
      "line": "5721",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464634@macro@FSMC_PMEM4_MEMWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_2",
    "location": {
      "column": "10",
      "line": "5722",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464723@macro@FSMC_PMEM4_MEMWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_3",
    "location": {
      "column": "10",
      "line": "5723",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464812@macro@FSMC_PMEM4_MEMWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_4",
    "location": {
      "column": "10",
      "line": "5724",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464901@macro@FSMC_PMEM4_MEMWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_5",
    "location": {
      "column": "10",
      "line": "5725",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@464990@macro@FSMC_PMEM4_MEMWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_6",
    "location": {
      "column": "10",
      "line": "5726",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465079@macro@FSMC_PMEM4_MEMWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMWAIT4_7",
    "location": {
      "column": "10",
      "line": "5727",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465170@macro@FSMC_PMEM4_MEMHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4",
    "location": {
      "column": "10",
      "line": "5729",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465300@macro@FSMC_PMEM4_MEMHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_0",
    "location": {
      "column": "10",
      "line": "5730",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465389@macro@FSMC_PMEM4_MEMHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_1",
    "location": {
      "column": "10",
      "line": "5731",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465478@macro@FSMC_PMEM4_MEMHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_2",
    "location": {
      "column": "10",
      "line": "5732",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465567@macro@FSMC_PMEM4_MEMHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_3",
    "location": {
      "column": "10",
      "line": "5733",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465656@macro@FSMC_PMEM4_MEMHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_4",
    "location": {
      "column": "10",
      "line": "5734",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465745@macro@FSMC_PMEM4_MEMHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_5",
    "location": {
      "column": "10",
      "line": "5735",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465834@macro@FSMC_PMEM4_MEMHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_6",
    "location": {
      "column": "10",
      "line": "5736",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@465923@macro@FSMC_PMEM4_MEMHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHOLD4_7",
    "location": {
      "column": "10",
      "line": "5737",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466014@macro@FSMC_PMEM4_MEMHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4",
    "location": {
      "column": "10",
      "line": "5739",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466150@macro@FSMC_PMEM4_MEMHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_0",
    "location": {
      "column": "10",
      "line": "5740",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466239@macro@FSMC_PMEM4_MEMHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_1",
    "location": {
      "column": "10",
      "line": "5741",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466328@macro@FSMC_PMEM4_MEMHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_2",
    "location": {
      "column": "10",
      "line": "5742",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466417@macro@FSMC_PMEM4_MEMHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_3",
    "location": {
      "column": "10",
      "line": "5743",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466506@macro@FSMC_PMEM4_MEMHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_4",
    "location": {
      "column": "10",
      "line": "5744",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466595@macro@FSMC_PMEM4_MEMHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_5",
    "location": {
      "column": "10",
      "line": "5745",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466684@macro@FSMC_PMEM4_MEMHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_6",
    "location": {
      "column": "10",
      "line": "5746",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466773@macro@FSMC_PMEM4_MEMHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PMEM4_MEMHIZ4_7",
    "location": {
      "column": "10",
      "line": "5747",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PMEM4_MEMHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@466946@macro@FSMC_PATT2_ATTSET2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2",
    "location": {
      "column": "10",
      "line": "5750",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467079@macro@FSMC_PATT2_ATTSET2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_0",
    "location": {
      "column": "10",
      "line": "5751",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467168@macro@FSMC_PATT2_ATTSET2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_1",
    "location": {
      "column": "10",
      "line": "5752",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467257@macro@FSMC_PATT2_ATTSET2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_2",
    "location": {
      "column": "10",
      "line": "5753",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467346@macro@FSMC_PATT2_ATTSET2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_3",
    "location": {
      "column": "10",
      "line": "5754",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467435@macro@FSMC_PATT2_ATTSET2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_4",
    "location": {
      "column": "10",
      "line": "5755",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467524@macro@FSMC_PATT2_ATTSET2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_5",
    "location": {
      "column": "10",
      "line": "5756",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467613@macro@FSMC_PATT2_ATTSET2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_6",
    "location": {
      "column": "10",
      "line": "5757",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467702@macro@FSMC_PATT2_ATTSET2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTSET2_7",
    "location": {
      "column": "10",
      "line": "5758",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTSET2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467793@macro@FSMC_PATT2_ATTWAIT2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2",
    "location": {
      "column": "10",
      "line": "5760",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@467926@macro@FSMC_PATT2_ATTWAIT2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_0",
    "location": {
      "column": "10",
      "line": "5761",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468015@macro@FSMC_PATT2_ATTWAIT2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_1",
    "location": {
      "column": "10",
      "line": "5762",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468104@macro@FSMC_PATT2_ATTWAIT2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_2",
    "location": {
      "column": "10",
      "line": "5763",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468193@macro@FSMC_PATT2_ATTWAIT2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_3",
    "location": {
      "column": "10",
      "line": "5764",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468282@macro@FSMC_PATT2_ATTWAIT2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_4",
    "location": {
      "column": "10",
      "line": "5765",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468371@macro@FSMC_PATT2_ATTWAIT2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_5",
    "location": {
      "column": "10",
      "line": "5766",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468460@macro@FSMC_PATT2_ATTWAIT2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_6",
    "location": {
      "column": "10",
      "line": "5767",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468549@macro@FSMC_PATT2_ATTWAIT2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTWAIT2_7",
    "location": {
      "column": "10",
      "line": "5768",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTWAIT2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468640@macro@FSMC_PATT2_ATTHOLD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2",
    "location": {
      "column": "10",
      "line": "5770",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468773@macro@FSMC_PATT2_ATTHOLD2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_0",
    "location": {
      "column": "10",
      "line": "5771",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468862@macro@FSMC_PATT2_ATTHOLD2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_1",
    "location": {
      "column": "10",
      "line": "5772",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@468951@macro@FSMC_PATT2_ATTHOLD2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_2",
    "location": {
      "column": "10",
      "line": "5773",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469040@macro@FSMC_PATT2_ATTHOLD2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_3",
    "location": {
      "column": "10",
      "line": "5774",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469129@macro@FSMC_PATT2_ATTHOLD2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_4",
    "location": {
      "column": "10",
      "line": "5775",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469218@macro@FSMC_PATT2_ATTHOLD2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_5",
    "location": {
      "column": "10",
      "line": "5776",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469307@macro@FSMC_PATT2_ATTHOLD2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_6",
    "location": {
      "column": "10",
      "line": "5777",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469396@macro@FSMC_PATT2_ATTHOLD2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHOLD2_7",
    "location": {
      "column": "10",
      "line": "5778",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHOLD2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469487@macro@FSMC_PATT2_ATTHIZ2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2",
    "location": {
      "column": "10",
      "line": "5780",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469626@macro@FSMC_PATT2_ATTHIZ2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_0",
    "location": {
      "column": "10",
      "line": "5781",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469715@macro@FSMC_PATT2_ATTHIZ2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_1",
    "location": {
      "column": "10",
      "line": "5782",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469804@macro@FSMC_PATT2_ATTHIZ2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_2",
    "location": {
      "column": "10",
      "line": "5783",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469893@macro@FSMC_PATT2_ATTHIZ2_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_3",
    "location": {
      "column": "10",
      "line": "5784",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@469982@macro@FSMC_PATT2_ATTHIZ2_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_4",
    "location": {
      "column": "10",
      "line": "5785",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470071@macro@FSMC_PATT2_ATTHIZ2_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_5",
    "location": {
      "column": "10",
      "line": "5786",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470160@macro@FSMC_PATT2_ATTHIZ2_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_6",
    "location": {
      "column": "10",
      "line": "5787",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470249@macro@FSMC_PATT2_ATTHIZ2_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT2_ATTHIZ2_7",
    "location": {
      "column": "10",
      "line": "5788",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT2_ATTHIZ2_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470422@macro@FSMC_PATT3_ATTSET3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3",
    "location": {
      "column": "10",
      "line": "5791",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470555@macro@FSMC_PATT3_ATTSET3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_0",
    "location": {
      "column": "10",
      "line": "5792",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470644@macro@FSMC_PATT3_ATTSET3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_1",
    "location": {
      "column": "10",
      "line": "5793",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470733@macro@FSMC_PATT3_ATTSET3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_2",
    "location": {
      "column": "10",
      "line": "5794",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470822@macro@FSMC_PATT3_ATTSET3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_3",
    "location": {
      "column": "10",
      "line": "5795",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@470911@macro@FSMC_PATT3_ATTSET3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_4",
    "location": {
      "column": "10",
      "line": "5796",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471000@macro@FSMC_PATT3_ATTSET3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_5",
    "location": {
      "column": "10",
      "line": "5797",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471089@macro@FSMC_PATT3_ATTSET3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_6",
    "location": {
      "column": "10",
      "line": "5798",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471178@macro@FSMC_PATT3_ATTSET3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTSET3_7",
    "location": {
      "column": "10",
      "line": "5799",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTSET3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471269@macro@FSMC_PATT3_ATTWAIT3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3",
    "location": {
      "column": "10",
      "line": "5801",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471402@macro@FSMC_PATT3_ATTWAIT3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_0",
    "location": {
      "column": "10",
      "line": "5802",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471491@macro@FSMC_PATT3_ATTWAIT3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_1",
    "location": {
      "column": "10",
      "line": "5803",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471580@macro@FSMC_PATT3_ATTWAIT3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_2",
    "location": {
      "column": "10",
      "line": "5804",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471669@macro@FSMC_PATT3_ATTWAIT3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_3",
    "location": {
      "column": "10",
      "line": "5805",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471758@macro@FSMC_PATT3_ATTWAIT3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_4",
    "location": {
      "column": "10",
      "line": "5806",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471847@macro@FSMC_PATT3_ATTWAIT3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_5",
    "location": {
      "column": "10",
      "line": "5807",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@471936@macro@FSMC_PATT3_ATTWAIT3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_6",
    "location": {
      "column": "10",
      "line": "5808",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472025@macro@FSMC_PATT3_ATTWAIT3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTWAIT3_7",
    "location": {
      "column": "10",
      "line": "5809",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTWAIT3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472116@macro@FSMC_PATT3_ATTHOLD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3",
    "location": {
      "column": "10",
      "line": "5811",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472249@macro@FSMC_PATT3_ATTHOLD3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_0",
    "location": {
      "column": "10",
      "line": "5812",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472338@macro@FSMC_PATT3_ATTHOLD3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_1",
    "location": {
      "column": "10",
      "line": "5813",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472427@macro@FSMC_PATT3_ATTHOLD3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_2",
    "location": {
      "column": "10",
      "line": "5814",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472516@macro@FSMC_PATT3_ATTHOLD3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_3",
    "location": {
      "column": "10",
      "line": "5815",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472605@macro@FSMC_PATT3_ATTHOLD3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_4",
    "location": {
      "column": "10",
      "line": "5816",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472694@macro@FSMC_PATT3_ATTHOLD3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_5",
    "location": {
      "column": "10",
      "line": "5817",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472783@macro@FSMC_PATT3_ATTHOLD3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_6",
    "location": {
      "column": "10",
      "line": "5818",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472872@macro@FSMC_PATT3_ATTHOLD3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHOLD3_7",
    "location": {
      "column": "10",
      "line": "5819",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHOLD3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@472963@macro@FSMC_PATT3_ATTHIZ3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3",
    "location": {
      "column": "10",
      "line": "5821",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473102@macro@FSMC_PATT3_ATTHIZ3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_0",
    "location": {
      "column": "10",
      "line": "5822",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473191@macro@FSMC_PATT3_ATTHIZ3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_1",
    "location": {
      "column": "10",
      "line": "5823",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473280@macro@FSMC_PATT3_ATTHIZ3_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_2",
    "location": {
      "column": "10",
      "line": "5824",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473369@macro@FSMC_PATT3_ATTHIZ3_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_3",
    "location": {
      "column": "10",
      "line": "5825",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473458@macro@FSMC_PATT3_ATTHIZ3_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_4",
    "location": {
      "column": "10",
      "line": "5826",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473547@macro@FSMC_PATT3_ATTHIZ3_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_5",
    "location": {
      "column": "10",
      "line": "5827",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473636@macro@FSMC_PATT3_ATTHIZ3_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_6",
    "location": {
      "column": "10",
      "line": "5828",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473725@macro@FSMC_PATT3_ATTHIZ3_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT3_ATTHIZ3_7",
    "location": {
      "column": "10",
      "line": "5829",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT3_ATTHIZ3_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@473898@macro@FSMC_PATT4_ATTSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4",
    "location": {
      "column": "10",
      "line": "5832",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474031@macro@FSMC_PATT4_ATTSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_0",
    "location": {
      "column": "10",
      "line": "5833",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474120@macro@FSMC_PATT4_ATTSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_1",
    "location": {
      "column": "10",
      "line": "5834",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474209@macro@FSMC_PATT4_ATTSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_2",
    "location": {
      "column": "10",
      "line": "5835",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474298@macro@FSMC_PATT4_ATTSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_3",
    "location": {
      "column": "10",
      "line": "5836",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474387@macro@FSMC_PATT4_ATTSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_4",
    "location": {
      "column": "10",
      "line": "5837",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474476@macro@FSMC_PATT4_ATTSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_5",
    "location": {
      "column": "10",
      "line": "5838",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474565@macro@FSMC_PATT4_ATTSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_6",
    "location": {
      "column": "10",
      "line": "5839",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474654@macro@FSMC_PATT4_ATTSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTSET4_7",
    "location": {
      "column": "10",
      "line": "5840",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474745@macro@FSMC_PATT4_ATTWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4",
    "location": {
      "column": "10",
      "line": "5842",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474878@macro@FSMC_PATT4_ATTWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_0",
    "location": {
      "column": "10",
      "line": "5843",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@474967@macro@FSMC_PATT4_ATTWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_1",
    "location": {
      "column": "10",
      "line": "5844",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475056@macro@FSMC_PATT4_ATTWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_2",
    "location": {
      "column": "10",
      "line": "5845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475145@macro@FSMC_PATT4_ATTWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_3",
    "location": {
      "column": "10",
      "line": "5846",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475234@macro@FSMC_PATT4_ATTWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_4",
    "location": {
      "column": "10",
      "line": "5847",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475323@macro@FSMC_PATT4_ATTWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_5",
    "location": {
      "column": "10",
      "line": "5848",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475412@macro@FSMC_PATT4_ATTWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_6",
    "location": {
      "column": "10",
      "line": "5849",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475501@macro@FSMC_PATT4_ATTWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTWAIT4_7",
    "location": {
      "column": "10",
      "line": "5850",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475592@macro@FSMC_PATT4_ATTHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4",
    "location": {
      "column": "10",
      "line": "5852",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475725@macro@FSMC_PATT4_ATTHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_0",
    "location": {
      "column": "10",
      "line": "5853",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475814@macro@FSMC_PATT4_ATTHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_1",
    "location": {
      "column": "10",
      "line": "5854",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475903@macro@FSMC_PATT4_ATTHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_2",
    "location": {
      "column": "10",
      "line": "5855",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@475992@macro@FSMC_PATT4_ATTHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_3",
    "location": {
      "column": "10",
      "line": "5856",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476081@macro@FSMC_PATT4_ATTHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_4",
    "location": {
      "column": "10",
      "line": "5857",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476170@macro@FSMC_PATT4_ATTHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_5",
    "location": {
      "column": "10",
      "line": "5858",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476259@macro@FSMC_PATT4_ATTHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_6",
    "location": {
      "column": "10",
      "line": "5859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476348@macro@FSMC_PATT4_ATTHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHOLD4_7",
    "location": {
      "column": "10",
      "line": "5860",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476439@macro@FSMC_PATT4_ATTHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4",
    "location": {
      "column": "10",
      "line": "5862",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476578@macro@FSMC_PATT4_ATTHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_0",
    "location": {
      "column": "10",
      "line": "5863",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476667@macro@FSMC_PATT4_ATTHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_1",
    "location": {
      "column": "10",
      "line": "5864",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476756@macro@FSMC_PATT4_ATTHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_2",
    "location": {
      "column": "10",
      "line": "5865",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476845@macro@FSMC_PATT4_ATTHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_3",
    "location": {
      "column": "10",
      "line": "5866",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@476934@macro@FSMC_PATT4_ATTHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_4",
    "location": {
      "column": "10",
      "line": "5867",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477023@macro@FSMC_PATT4_ATTHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_5",
    "location": {
      "column": "10",
      "line": "5868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477112@macro@FSMC_PATT4_ATTHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_6",
    "location": {
      "column": "10",
      "line": "5869",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477201@macro@FSMC_PATT4_ATTHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PATT4_ATTHIZ4_7",
    "location": {
      "column": "10",
      "line": "5870",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PATT4_ATTHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477374@macro@FSMC_PIO4_IOSET4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4",
    "location": {
      "column": "10",
      "line": "5873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477493@macro@FSMC_PIO4_IOSET4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_0",
    "location": {
      "column": "10",
      "line": "5874",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477582@macro@FSMC_PIO4_IOSET4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_1",
    "location": {
      "column": "10",
      "line": "5875",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477671@macro@FSMC_PIO4_IOSET4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_2",
    "location": {
      "column": "10",
      "line": "5876",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477760@macro@FSMC_PIO4_IOSET4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_3",
    "location": {
      "column": "10",
      "line": "5877",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477849@macro@FSMC_PIO4_IOSET4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_4",
    "location": {
      "column": "10",
      "line": "5878",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@477938@macro@FSMC_PIO4_IOSET4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_5",
    "location": {
      "column": "10",
      "line": "5879",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478027@macro@FSMC_PIO4_IOSET4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_6",
    "location": {
      "column": "10",
      "line": "5880",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478116@macro@FSMC_PIO4_IOSET4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOSET4_7",
    "location": {
      "column": "10",
      "line": "5881",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOSET4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478207@macro@FSMC_PIO4_IOWAIT4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4",
    "location": {
      "column": "10",
      "line": "5883",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478326@macro@FSMC_PIO4_IOWAIT4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_0",
    "location": {
      "column": "10",
      "line": "5884",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478415@macro@FSMC_PIO4_IOWAIT4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_1",
    "location": {
      "column": "10",
      "line": "5885",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478504@macro@FSMC_PIO4_IOWAIT4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_2",
    "location": {
      "column": "10",
      "line": "5886",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478593@macro@FSMC_PIO4_IOWAIT4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_3",
    "location": {
      "column": "10",
      "line": "5887",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478682@macro@FSMC_PIO4_IOWAIT4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_4",
    "location": {
      "column": "10",
      "line": "5888",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478771@macro@FSMC_PIO4_IOWAIT4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_5",
    "location": {
      "column": "10",
      "line": "5889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478860@macro@FSMC_PIO4_IOWAIT4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_6",
    "location": {
      "column": "10",
      "line": "5890",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@478949@macro@FSMC_PIO4_IOWAIT4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOWAIT4_7",
    "location": {
      "column": "10",
      "line": "5891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOWAIT4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479040@macro@FSMC_PIO4_IOHOLD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4",
    "location": {
      "column": "10",
      "line": "5893",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479159@macro@FSMC_PIO4_IOHOLD4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_0",
    "location": {
      "column": "10",
      "line": "5894",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479248@macro@FSMC_PIO4_IOHOLD4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_1",
    "location": {
      "column": "10",
      "line": "5895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479337@macro@FSMC_PIO4_IOHOLD4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_2",
    "location": {
      "column": "10",
      "line": "5896",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479426@macro@FSMC_PIO4_IOHOLD4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_3",
    "location": {
      "column": "10",
      "line": "5897",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479515@macro@FSMC_PIO4_IOHOLD4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_4",
    "location": {
      "column": "10",
      "line": "5898",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479604@macro@FSMC_PIO4_IOHOLD4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_5",
    "location": {
      "column": "10",
      "line": "5899",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479693@macro@FSMC_PIO4_IOHOLD4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_6",
    "location": {
      "column": "10",
      "line": "5900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479782@macro@FSMC_PIO4_IOHOLD4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHOLD4_7",
    "location": {
      "column": "10",
      "line": "5901",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHOLD4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479873@macro@FSMC_PIO4_IOHIZ4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4",
    "location": {
      "column": "10",
      "line": "5903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@479998@macro@FSMC_PIO4_IOHIZ4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_0",
    "location": {
      "column": "10",
      "line": "5904",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480087@macro@FSMC_PIO4_IOHIZ4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_1",
    "location": {
      "column": "10",
      "line": "5905",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480176@macro@FSMC_PIO4_IOHIZ4_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_2",
    "location": {
      "column": "10",
      "line": "5906",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480265@macro@FSMC_PIO4_IOHIZ4_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_3",
    "location": {
      "column": "10",
      "line": "5907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480354@macro@FSMC_PIO4_IOHIZ4_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_4",
    "location": {
      "column": "10",
      "line": "5908",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480443@macro@FSMC_PIO4_IOHIZ4_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_5",
    "location": {
      "column": "10",
      "line": "5909",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480532@macro@FSMC_PIO4_IOHIZ4_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_6",
    "location": {
      "column": "10",
      "line": "5910",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480621@macro@FSMC_PIO4_IOHIZ4_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_PIO4_IOHIZ4_7",
    "location": {
      "column": "10",
      "line": "5911",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_PIO4_IOHIZ4_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480794@macro@FSMC_ECCR2_ECC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCR2_ECC2",
    "location": {
      "column": "10",
      "line": "5914",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_ECCR2_ECC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@480972@macro@FSMC_ECCR3_ECC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCR3_ECC3",
    "location": {
      "column": "10",
      "line": "5917",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "FSMC_ECCR3_ECC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562306@macro@GPIO_MODER_MODER0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0",
    "location": {
      "column": "9",
      "line": "6921",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562375@macro@GPIO_MODER_MODER0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_0",
    "location": {
      "column": "9",
      "line": "6922",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562444@macro@GPIO_MODER_MODER0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER0_1",
    "location": {
      "column": "9",
      "line": "6923",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562515@macro@GPIO_MODER_MODER1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1",
    "location": {
      "column": "9",
      "line": "6925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562584@macro@GPIO_MODER_MODER1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_0",
    "location": {
      "column": "9",
      "line": "6926",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562653@macro@GPIO_MODER_MODER1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER1_1",
    "location": {
      "column": "9",
      "line": "6927",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562724@macro@GPIO_MODER_MODER2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2",
    "location": {
      "column": "9",
      "line": "6929",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562793@macro@GPIO_MODER_MODER2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_0",
    "location": {
      "column": "9",
      "line": "6930",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562862@macro@GPIO_MODER_MODER2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER2_1",
    "location": {
      "column": "9",
      "line": "6931",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@562933@macro@GPIO_MODER_MODER3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3",
    "location": {
      "column": "9",
      "line": "6933",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563002@macro@GPIO_MODER_MODER3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_0",
    "location": {
      "column": "9",
      "line": "6934",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563071@macro@GPIO_MODER_MODER3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER3_1",
    "location": {
      "column": "9",
      "line": "6935",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563142@macro@GPIO_MODER_MODER4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4",
    "location": {
      "column": "9",
      "line": "6937",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563211@macro@GPIO_MODER_MODER4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_0",
    "location": {
      "column": "9",
      "line": "6938",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563280@macro@GPIO_MODER_MODER4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER4_1",
    "location": {
      "column": "9",
      "line": "6939",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563351@macro@GPIO_MODER_MODER5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5",
    "location": {
      "column": "9",
      "line": "6941",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563420@macro@GPIO_MODER_MODER5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_0",
    "location": {
      "column": "9",
      "line": "6942",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563489@macro@GPIO_MODER_MODER5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER5_1",
    "location": {
      "column": "9",
      "line": "6943",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563560@macro@GPIO_MODER_MODER6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6",
    "location": {
      "column": "9",
      "line": "6945",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563629@macro@GPIO_MODER_MODER6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_0",
    "location": {
      "column": "9",
      "line": "6946",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563698@macro@GPIO_MODER_MODER6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER6_1",
    "location": {
      "column": "9",
      "line": "6947",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563769@macro@GPIO_MODER_MODER7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7",
    "location": {
      "column": "9",
      "line": "6949",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563838@macro@GPIO_MODER_MODER7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_0",
    "location": {
      "column": "9",
      "line": "6950",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563907@macro@GPIO_MODER_MODER7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER7_1",
    "location": {
      "column": "9",
      "line": "6951",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@563978@macro@GPIO_MODER_MODER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8",
    "location": {
      "column": "9",
      "line": "6953",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564047@macro@GPIO_MODER_MODER8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_0",
    "location": {
      "column": "9",
      "line": "6954",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564116@macro@GPIO_MODER_MODER8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER8_1",
    "location": {
      "column": "9",
      "line": "6955",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564187@macro@GPIO_MODER_MODER9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9",
    "location": {
      "column": "9",
      "line": "6957",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564256@macro@GPIO_MODER_MODER9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_0",
    "location": {
      "column": "9",
      "line": "6958",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564325@macro@GPIO_MODER_MODER9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER9_1",
    "location": {
      "column": "9",
      "line": "6959",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564396@macro@GPIO_MODER_MODER10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10",
    "location": {
      "column": "9",
      "line": "6961",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564465@macro@GPIO_MODER_MODER10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_0",
    "location": {
      "column": "9",
      "line": "6962",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564534@macro@GPIO_MODER_MODER10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER10_1",
    "location": {
      "column": "9",
      "line": "6963",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564605@macro@GPIO_MODER_MODER11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11",
    "location": {
      "column": "9",
      "line": "6965",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564674@macro@GPIO_MODER_MODER11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_0",
    "location": {
      "column": "9",
      "line": "6966",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564743@macro@GPIO_MODER_MODER11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER11_1",
    "location": {
      "column": "9",
      "line": "6967",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564814@macro@GPIO_MODER_MODER12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12",
    "location": {
      "column": "9",
      "line": "6969",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564883@macro@GPIO_MODER_MODER12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_0",
    "location": {
      "column": "9",
      "line": "6970",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@564952@macro@GPIO_MODER_MODER12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER12_1",
    "location": {
      "column": "9",
      "line": "6971",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565023@macro@GPIO_MODER_MODER13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13",
    "location": {
      "column": "9",
      "line": "6973",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565092@macro@GPIO_MODER_MODER13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_0",
    "location": {
      "column": "9",
      "line": "6974",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565161@macro@GPIO_MODER_MODER13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER13_1",
    "location": {
      "column": "9",
      "line": "6975",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565232@macro@GPIO_MODER_MODER14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14",
    "location": {
      "column": "9",
      "line": "6977",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565301@macro@GPIO_MODER_MODER14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_0",
    "location": {
      "column": "9",
      "line": "6978",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565370@macro@GPIO_MODER_MODER14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER14_1",
    "location": {
      "column": "9",
      "line": "6979",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565441@macro@GPIO_MODER_MODER15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15",
    "location": {
      "column": "9",
      "line": "6981",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565510@macro@GPIO_MODER_MODER15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_0",
    "location": {
      "column": "9",
      "line": "6982",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565579@macro@GPIO_MODER_MODER15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_MODER_MODER15_1",
    "location": {
      "column": "9",
      "line": "6983",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_MODER_MODER15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565732@macro@GPIO_OTYPER_OT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_0",
    "location": {
      "column": "9",
      "line": "6986",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565801@macro@GPIO_OTYPER_OT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_1",
    "location": {
      "column": "9",
      "line": "6987",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565870@macro@GPIO_OTYPER_OT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_2",
    "location": {
      "column": "9",
      "line": "6988",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@565939@macro@GPIO_OTYPER_OT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_3",
    "location": {
      "column": "9",
      "line": "6989",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566008@macro@GPIO_OTYPER_OT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_4",
    "location": {
      "column": "9",
      "line": "6990",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566077@macro@GPIO_OTYPER_OT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_5",
    "location": {
      "column": "9",
      "line": "6991",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566146@macro@GPIO_OTYPER_OT_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_6",
    "location": {
      "column": "9",
      "line": "6992",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566215@macro@GPIO_OTYPER_OT_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_7",
    "location": {
      "column": "9",
      "line": "6993",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566284@macro@GPIO_OTYPER_OT_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_8",
    "location": {
      "column": "9",
      "line": "6994",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566353@macro@GPIO_OTYPER_OT_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_9",
    "location": {
      "column": "9",
      "line": "6995",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566422@macro@GPIO_OTYPER_OT_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_10",
    "location": {
      "column": "9",
      "line": "6996",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566491@macro@GPIO_OTYPER_OT_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_11",
    "location": {
      "column": "9",
      "line": "6997",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566560@macro@GPIO_OTYPER_OT_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_12",
    "location": {
      "column": "9",
      "line": "6998",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566629@macro@GPIO_OTYPER_OT_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_13",
    "location": {
      "column": "9",
      "line": "6999",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566698@macro@GPIO_OTYPER_OT_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_14",
    "location": {
      "column": "9",
      "line": "7000",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566767@macro@GPIO_OTYPER_OT_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_OT_15",
    "location": {
      "column": "9",
      "line": "7001",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_OT_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566920@macro@GPIO_OSPEEDER_OSPEEDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0",
    "location": {
      "column": "9",
      "line": "7004",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@566989@macro@GPIO_OSPEEDER_OSPEEDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_0",
    "location": {
      "column": "9",
      "line": "7005",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567058@macro@GPIO_OSPEEDER_OSPEEDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR0_1",
    "location": {
      "column": "9",
      "line": "7006",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567129@macro@GPIO_OSPEEDER_OSPEEDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1",
    "location": {
      "column": "9",
      "line": "7008",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567198@macro@GPIO_OSPEEDER_OSPEEDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_0",
    "location": {
      "column": "9",
      "line": "7009",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567267@macro@GPIO_OSPEEDER_OSPEEDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR1_1",
    "location": {
      "column": "9",
      "line": "7010",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567338@macro@GPIO_OSPEEDER_OSPEEDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2",
    "location": {
      "column": "9",
      "line": "7012",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567407@macro@GPIO_OSPEEDER_OSPEEDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_0",
    "location": {
      "column": "9",
      "line": "7013",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567476@macro@GPIO_OSPEEDER_OSPEEDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR2_1",
    "location": {
      "column": "9",
      "line": "7014",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567547@macro@GPIO_OSPEEDER_OSPEEDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3",
    "location": {
      "column": "9",
      "line": "7016",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567616@macro@GPIO_OSPEEDER_OSPEEDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_0",
    "location": {
      "column": "9",
      "line": "7017",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567685@macro@GPIO_OSPEEDER_OSPEEDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR3_1",
    "location": {
      "column": "9",
      "line": "7018",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567756@macro@GPIO_OSPEEDER_OSPEEDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4",
    "location": {
      "column": "9",
      "line": "7020",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567825@macro@GPIO_OSPEEDER_OSPEEDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_0",
    "location": {
      "column": "9",
      "line": "7021",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567894@macro@GPIO_OSPEEDER_OSPEEDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR4_1",
    "location": {
      "column": "9",
      "line": "7022",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@567965@macro@GPIO_OSPEEDER_OSPEEDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5",
    "location": {
      "column": "9",
      "line": "7024",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568034@macro@GPIO_OSPEEDER_OSPEEDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_0",
    "location": {
      "column": "9",
      "line": "7025",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568103@macro@GPIO_OSPEEDER_OSPEEDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR5_1",
    "location": {
      "column": "9",
      "line": "7026",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568174@macro@GPIO_OSPEEDER_OSPEEDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6",
    "location": {
      "column": "9",
      "line": "7028",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568243@macro@GPIO_OSPEEDER_OSPEEDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_0",
    "location": {
      "column": "9",
      "line": "7029",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568312@macro@GPIO_OSPEEDER_OSPEEDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR6_1",
    "location": {
      "column": "9",
      "line": "7030",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568383@macro@GPIO_OSPEEDER_OSPEEDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7",
    "location": {
      "column": "9",
      "line": "7032",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568452@macro@GPIO_OSPEEDER_OSPEEDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_0",
    "location": {
      "column": "9",
      "line": "7033",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568521@macro@GPIO_OSPEEDER_OSPEEDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR7_1",
    "location": {
      "column": "9",
      "line": "7034",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568592@macro@GPIO_OSPEEDER_OSPEEDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8",
    "location": {
      "column": "9",
      "line": "7036",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568661@macro@GPIO_OSPEEDER_OSPEEDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_0",
    "location": {
      "column": "9",
      "line": "7037",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568730@macro@GPIO_OSPEEDER_OSPEEDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR8_1",
    "location": {
      "column": "9",
      "line": "7038",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568801@macro@GPIO_OSPEEDER_OSPEEDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9",
    "location": {
      "column": "9",
      "line": "7040",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568870@macro@GPIO_OSPEEDER_OSPEEDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_0",
    "location": {
      "column": "9",
      "line": "7041",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@568939@macro@GPIO_OSPEEDER_OSPEEDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR9_1",
    "location": {
      "column": "9",
      "line": "7042",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569010@macro@GPIO_OSPEEDER_OSPEEDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10",
    "location": {
      "column": "9",
      "line": "7044",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569079@macro@GPIO_OSPEEDER_OSPEEDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_0",
    "location": {
      "column": "9",
      "line": "7045",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569148@macro@GPIO_OSPEEDER_OSPEEDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR10_1",
    "location": {
      "column": "9",
      "line": "7046",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569219@macro@GPIO_OSPEEDER_OSPEEDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11",
    "location": {
      "column": "9",
      "line": "7048",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569288@macro@GPIO_OSPEEDER_OSPEEDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_0",
    "location": {
      "column": "9",
      "line": "7049",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569357@macro@GPIO_OSPEEDER_OSPEEDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR11_1",
    "location": {
      "column": "9",
      "line": "7050",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569428@macro@GPIO_OSPEEDER_OSPEEDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12",
    "location": {
      "column": "9",
      "line": "7052",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569497@macro@GPIO_OSPEEDER_OSPEEDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_0",
    "location": {
      "column": "9",
      "line": "7053",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569566@macro@GPIO_OSPEEDER_OSPEEDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR12_1",
    "location": {
      "column": "9",
      "line": "7054",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569637@macro@GPIO_OSPEEDER_OSPEEDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13",
    "location": {
      "column": "9",
      "line": "7056",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569706@macro@GPIO_OSPEEDER_OSPEEDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_0",
    "location": {
      "column": "9",
      "line": "7057",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569775@macro@GPIO_OSPEEDER_OSPEEDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR13_1",
    "location": {
      "column": "9",
      "line": "7058",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569846@macro@GPIO_OSPEEDER_OSPEEDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14",
    "location": {
      "column": "9",
      "line": "7060",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569915@macro@GPIO_OSPEEDER_OSPEEDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_0",
    "location": {
      "column": "9",
      "line": "7061",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@569984@macro@GPIO_OSPEEDER_OSPEEDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR14_1",
    "location": {
      "column": "9",
      "line": "7062",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570055@macro@GPIO_OSPEEDER_OSPEEDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15",
    "location": {
      "column": "9",
      "line": "7064",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570124@macro@GPIO_OSPEEDER_OSPEEDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_0",
    "location": {
      "column": "9",
      "line": "7065",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570193@macro@GPIO_OSPEEDER_OSPEEDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OSPEEDER_OSPEEDR15_1",
    "location": {
      "column": "9",
      "line": "7066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OSPEEDER_OSPEEDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570346@macro@GPIO_PUPDR_PUPDR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0",
    "location": {
      "column": "9",
      "line": "7069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570415@macro@GPIO_PUPDR_PUPDR0_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_0",
    "location": {
      "column": "9",
      "line": "7070",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570484@macro@GPIO_PUPDR_PUPDR0_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR0_1",
    "location": {
      "column": "9",
      "line": "7071",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR0_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570555@macro@GPIO_PUPDR_PUPDR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1",
    "location": {
      "column": "9",
      "line": "7073",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570624@macro@GPIO_PUPDR_PUPDR1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_0",
    "location": {
      "column": "9",
      "line": "7074",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570693@macro@GPIO_PUPDR_PUPDR1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR1_1",
    "location": {
      "column": "9",
      "line": "7075",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570764@macro@GPIO_PUPDR_PUPDR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2",
    "location": {
      "column": "9",
      "line": "7077",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570833@macro@GPIO_PUPDR_PUPDR2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_0",
    "location": {
      "column": "9",
      "line": "7078",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570902@macro@GPIO_PUPDR_PUPDR2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR2_1",
    "location": {
      "column": "9",
      "line": "7079",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@570973@macro@GPIO_PUPDR_PUPDR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3",
    "location": {
      "column": "9",
      "line": "7081",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571042@macro@GPIO_PUPDR_PUPDR3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_0",
    "location": {
      "column": "9",
      "line": "7082",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571111@macro@GPIO_PUPDR_PUPDR3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR3_1",
    "location": {
      "column": "9",
      "line": "7083",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571182@macro@GPIO_PUPDR_PUPDR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4",
    "location": {
      "column": "9",
      "line": "7085",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571251@macro@GPIO_PUPDR_PUPDR4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_0",
    "location": {
      "column": "9",
      "line": "7086",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571320@macro@GPIO_PUPDR_PUPDR4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR4_1",
    "location": {
      "column": "9",
      "line": "7087",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571391@macro@GPIO_PUPDR_PUPDR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5",
    "location": {
      "column": "9",
      "line": "7089",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571460@macro@GPIO_PUPDR_PUPDR5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_0",
    "location": {
      "column": "9",
      "line": "7090",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571529@macro@GPIO_PUPDR_PUPDR5_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR5_1",
    "location": {
      "column": "9",
      "line": "7091",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR5_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571600@macro@GPIO_PUPDR_PUPDR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6",
    "location": {
      "column": "9",
      "line": "7093",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571669@macro@GPIO_PUPDR_PUPDR6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_0",
    "location": {
      "column": "9",
      "line": "7094",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571738@macro@GPIO_PUPDR_PUPDR6_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR6_1",
    "location": {
      "column": "9",
      "line": "7095",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR6_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571809@macro@GPIO_PUPDR_PUPDR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7",
    "location": {
      "column": "9",
      "line": "7097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571878@macro@GPIO_PUPDR_PUPDR7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_0",
    "location": {
      "column": "9",
      "line": "7098",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@571947@macro@GPIO_PUPDR_PUPDR7_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR7_1",
    "location": {
      "column": "9",
      "line": "7099",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR7_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572018@macro@GPIO_PUPDR_PUPDR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8",
    "location": {
      "column": "9",
      "line": "7101",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572087@macro@GPIO_PUPDR_PUPDR8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_0",
    "location": {
      "column": "9",
      "line": "7102",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572156@macro@GPIO_PUPDR_PUPDR8_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR8_1",
    "location": {
      "column": "9",
      "line": "7103",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR8_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572227@macro@GPIO_PUPDR_PUPDR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9",
    "location": {
      "column": "9",
      "line": "7105",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572296@macro@GPIO_PUPDR_PUPDR9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_0",
    "location": {
      "column": "9",
      "line": "7106",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572365@macro@GPIO_PUPDR_PUPDR9_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR9_1",
    "location": {
      "column": "9",
      "line": "7107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR9_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572436@macro@GPIO_PUPDR_PUPDR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10",
    "location": {
      "column": "9",
      "line": "7109",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572505@macro@GPIO_PUPDR_PUPDR10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_0",
    "location": {
      "column": "9",
      "line": "7110",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572574@macro@GPIO_PUPDR_PUPDR10_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR10_1",
    "location": {
      "column": "9",
      "line": "7111",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR10_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572645@macro@GPIO_PUPDR_PUPDR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11",
    "location": {
      "column": "9",
      "line": "7113",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572714@macro@GPIO_PUPDR_PUPDR11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_0",
    "location": {
      "column": "9",
      "line": "7114",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572783@macro@GPIO_PUPDR_PUPDR11_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR11_1",
    "location": {
      "column": "9",
      "line": "7115",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR11_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572854@macro@GPIO_PUPDR_PUPDR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12",
    "location": {
      "column": "9",
      "line": "7117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572923@macro@GPIO_PUPDR_PUPDR12_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_0",
    "location": {
      "column": "9",
      "line": "7118",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@572992@macro@GPIO_PUPDR_PUPDR12_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR12_1",
    "location": {
      "column": "9",
      "line": "7119",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR12_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573063@macro@GPIO_PUPDR_PUPDR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13",
    "location": {
      "column": "9",
      "line": "7121",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573132@macro@GPIO_PUPDR_PUPDR13_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_0",
    "location": {
      "column": "9",
      "line": "7122",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573201@macro@GPIO_PUPDR_PUPDR13_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR13_1",
    "location": {
      "column": "9",
      "line": "7123",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR13_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573272@macro@GPIO_PUPDR_PUPDR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14",
    "location": {
      "column": "9",
      "line": "7125",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573341@macro@GPIO_PUPDR_PUPDR14_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_0",
    "location": {
      "column": "9",
      "line": "7126",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573410@macro@GPIO_PUPDR_PUPDR14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR14_1",
    "location": {
      "column": "9",
      "line": "7127",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573481@macro@GPIO_PUPDR_PUPDR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15",
    "location": {
      "column": "9",
      "line": "7129",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573550@macro@GPIO_PUPDR_PUPDR15_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_0",
    "location": {
      "column": "9",
      "line": "7130",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573619@macro@GPIO_PUPDR_PUPDR15_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PUPDR_PUPDR15_1",
    "location": {
      "column": "9",
      "line": "7131",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_PUPDR_PUPDR15_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573772@macro@GPIO_IDR_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_0",
    "location": {
      "column": "9",
      "line": "7134",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573841@macro@GPIO_IDR_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_1",
    "location": {
      "column": "9",
      "line": "7135",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573910@macro@GPIO_IDR_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_2",
    "location": {
      "column": "9",
      "line": "7136",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@573979@macro@GPIO_IDR_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_3",
    "location": {
      "column": "9",
      "line": "7137",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574048@macro@GPIO_IDR_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_4",
    "location": {
      "column": "9",
      "line": "7138",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574117@macro@GPIO_IDR_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_5",
    "location": {
      "column": "9",
      "line": "7139",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574186@macro@GPIO_IDR_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_6",
    "location": {
      "column": "9",
      "line": "7140",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574255@macro@GPIO_IDR_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_7",
    "location": {
      "column": "9",
      "line": "7141",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574324@macro@GPIO_IDR_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_8",
    "location": {
      "column": "9",
      "line": "7142",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574393@macro@GPIO_IDR_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_9",
    "location": {
      "column": "9",
      "line": "7143",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574462@macro@GPIO_IDR_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_10",
    "location": {
      "column": "9",
      "line": "7144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574531@macro@GPIO_IDR_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_11",
    "location": {
      "column": "9",
      "line": "7145",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574600@macro@GPIO_IDR_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_12",
    "location": {
      "column": "9",
      "line": "7146",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574669@macro@GPIO_IDR_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_13",
    "location": {
      "column": "9",
      "line": "7147",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574738@macro@GPIO_IDR_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_14",
    "location": {
      "column": "9",
      "line": "7148",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574807@macro@GPIO_IDR_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_IDR_IDR_15",
    "location": {
      "column": "9",
      "line": "7149",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_IDR_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@574952@macro@GPIO_OTYPER_IDR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_0",
    "location": {
      "column": "9",
      "line": "7151",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575013@macro@GPIO_OTYPER_IDR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_1",
    "location": {
      "column": "9",
      "line": "7152",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575074@macro@GPIO_OTYPER_IDR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_2",
    "location": {
      "column": "9",
      "line": "7153",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575135@macro@GPIO_OTYPER_IDR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_3",
    "location": {
      "column": "9",
      "line": "7154",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575196@macro@GPIO_OTYPER_IDR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_4",
    "location": {
      "column": "9",
      "line": "7155",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575257@macro@GPIO_OTYPER_IDR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_5",
    "location": {
      "column": "9",
      "line": "7156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575318@macro@GPIO_OTYPER_IDR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_6",
    "location": {
      "column": "9",
      "line": "7157",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575379@macro@GPIO_OTYPER_IDR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_7",
    "location": {
      "column": "9",
      "line": "7158",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575440@macro@GPIO_OTYPER_IDR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_8",
    "location": {
      "column": "9",
      "line": "7159",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575501@macro@GPIO_OTYPER_IDR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_9",
    "location": {
      "column": "9",
      "line": "7160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575562@macro@GPIO_OTYPER_IDR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_10",
    "location": {
      "column": "9",
      "line": "7161",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575624@macro@GPIO_OTYPER_IDR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_11",
    "location": {
      "column": "9",
      "line": "7162",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575686@macro@GPIO_OTYPER_IDR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_12",
    "location": {
      "column": "9",
      "line": "7163",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575748@macro@GPIO_OTYPER_IDR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_13",
    "location": {
      "column": "9",
      "line": "7164",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575810@macro@GPIO_OTYPER_IDR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_14",
    "location": {
      "column": "9",
      "line": "7165",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@575872@macro@GPIO_OTYPER_IDR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_IDR_15",
    "location": {
      "column": "9",
      "line": "7166",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_IDR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576018@macro@GPIO_ODR_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_0",
    "location": {
      "column": "9",
      "line": "7169",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576087@macro@GPIO_ODR_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_1",
    "location": {
      "column": "9",
      "line": "7170",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576156@macro@GPIO_ODR_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_2",
    "location": {
      "column": "9",
      "line": "7171",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576225@macro@GPIO_ODR_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_3",
    "location": {
      "column": "9",
      "line": "7172",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576294@macro@GPIO_ODR_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_4",
    "location": {
      "column": "9",
      "line": "7173",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576363@macro@GPIO_ODR_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_5",
    "location": {
      "column": "9",
      "line": "7174",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576432@macro@GPIO_ODR_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_6",
    "location": {
      "column": "9",
      "line": "7175",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576501@macro@GPIO_ODR_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_7",
    "location": {
      "column": "9",
      "line": "7176",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576570@macro@GPIO_ODR_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_8",
    "location": {
      "column": "9",
      "line": "7177",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576639@macro@GPIO_ODR_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_9",
    "location": {
      "column": "9",
      "line": "7178",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576708@macro@GPIO_ODR_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_10",
    "location": {
      "column": "9",
      "line": "7179",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576777@macro@GPIO_ODR_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_11",
    "location": {
      "column": "9",
      "line": "7180",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576846@macro@GPIO_ODR_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_12",
    "location": {
      "column": "9",
      "line": "7181",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576915@macro@GPIO_ODR_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_13",
    "location": {
      "column": "9",
      "line": "7182",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@576984@macro@GPIO_ODR_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_14",
    "location": {
      "column": "9",
      "line": "7183",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577053@macro@GPIO_ODR_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_ODR_ODR_15",
    "location": {
      "column": "9",
      "line": "7184",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_ODR_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577198@macro@GPIO_OTYPER_ODR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_0",
    "location": {
      "column": "9",
      "line": "7186",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577259@macro@GPIO_OTYPER_ODR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_1",
    "location": {
      "column": "9",
      "line": "7187",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577320@macro@GPIO_OTYPER_ODR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_2",
    "location": {
      "column": "9",
      "line": "7188",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577381@macro@GPIO_OTYPER_ODR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_3",
    "location": {
      "column": "9",
      "line": "7189",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577442@macro@GPIO_OTYPER_ODR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_4",
    "location": {
      "column": "9",
      "line": "7190",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577503@macro@GPIO_OTYPER_ODR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_5",
    "location": {
      "column": "9",
      "line": "7191",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577564@macro@GPIO_OTYPER_ODR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_6",
    "location": {
      "column": "9",
      "line": "7192",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577625@macro@GPIO_OTYPER_ODR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_7",
    "location": {
      "column": "9",
      "line": "7193",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577686@macro@GPIO_OTYPER_ODR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_8",
    "location": {
      "column": "9",
      "line": "7194",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577747@macro@GPIO_OTYPER_ODR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_9",
    "location": {
      "column": "9",
      "line": "7195",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577808@macro@GPIO_OTYPER_ODR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_10",
    "location": {
      "column": "9",
      "line": "7196",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577870@macro@GPIO_OTYPER_ODR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_11",
    "location": {
      "column": "9",
      "line": "7197",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577932@macro@GPIO_OTYPER_ODR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_12",
    "location": {
      "column": "9",
      "line": "7198",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@577994@macro@GPIO_OTYPER_ODR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_13",
    "location": {
      "column": "9",
      "line": "7199",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578056@macro@GPIO_OTYPER_ODR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_14",
    "location": {
      "column": "9",
      "line": "7200",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578118@macro@GPIO_OTYPER_ODR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_OTYPER_ODR_15",
    "location": {
      "column": "9",
      "line": "7201",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_OTYPER_ODR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578264@macro@GPIO_BSRR_BS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_0",
    "location": {
      "column": "9",
      "line": "7204",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578333@macro@GPIO_BSRR_BS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_1",
    "location": {
      "column": "9",
      "line": "7205",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578402@macro@GPIO_BSRR_BS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_2",
    "location": {
      "column": "9",
      "line": "7206",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578471@macro@GPIO_BSRR_BS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_3",
    "location": {
      "column": "9",
      "line": "7207",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578540@macro@GPIO_BSRR_BS_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_4",
    "location": {
      "column": "9",
      "line": "7208",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578609@macro@GPIO_BSRR_BS_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_5",
    "location": {
      "column": "9",
      "line": "7209",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578678@macro@GPIO_BSRR_BS_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_6",
    "location": {
      "column": "9",
      "line": "7210",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578747@macro@GPIO_BSRR_BS_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_7",
    "location": {
      "column": "9",
      "line": "7211",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578816@macro@GPIO_BSRR_BS_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_8",
    "location": {
      "column": "9",
      "line": "7212",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578885@macro@GPIO_BSRR_BS_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_9",
    "location": {
      "column": "9",
      "line": "7213",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@578954@macro@GPIO_BSRR_BS_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_10",
    "location": {
      "column": "9",
      "line": "7214",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579023@macro@GPIO_BSRR_BS_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_11",
    "location": {
      "column": "9",
      "line": "7215",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579092@macro@GPIO_BSRR_BS_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_12",
    "location": {
      "column": "9",
      "line": "7216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579161@macro@GPIO_BSRR_BS_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_13",
    "location": {
      "column": "9",
      "line": "7217",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579230@macro@GPIO_BSRR_BS_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_14",
    "location": {
      "column": "9",
      "line": "7218",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579299@macro@GPIO_BSRR_BS_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BS_15",
    "location": {
      "column": "9",
      "line": "7219",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BS_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579368@macro@GPIO_BSRR_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_0",
    "location": {
      "column": "9",
      "line": "7220",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579437@macro@GPIO_BSRR_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_1",
    "location": {
      "column": "9",
      "line": "7221",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579506@macro@GPIO_BSRR_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_2",
    "location": {
      "column": "9",
      "line": "7222",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579575@macro@GPIO_BSRR_BR_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_3",
    "location": {
      "column": "9",
      "line": "7223",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579644@macro@GPIO_BSRR_BR_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_4",
    "location": {
      "column": "9",
      "line": "7224",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579713@macro@GPIO_BSRR_BR_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_5",
    "location": {
      "column": "9",
      "line": "7225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579782@macro@GPIO_BSRR_BR_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_6",
    "location": {
      "column": "9",
      "line": "7226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579851@macro@GPIO_BSRR_BR_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_7",
    "location": {
      "column": "9",
      "line": "7227",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579920@macro@GPIO_BSRR_BR_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_8",
    "location": {
      "column": "9",
      "line": "7228",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@579989@macro@GPIO_BSRR_BR_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_9",
    "location": {
      "column": "9",
      "line": "7229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580058@macro@GPIO_BSRR_BR_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_10",
    "location": {
      "column": "9",
      "line": "7230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580127@macro@GPIO_BSRR_BR_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_11",
    "location": {
      "column": "9",
      "line": "7231",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580196@macro@GPIO_BSRR_BR_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_12",
    "location": {
      "column": "9",
      "line": "7232",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580265@macro@GPIO_BSRR_BR_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_13",
    "location": {
      "column": "9",
      "line": "7233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580334@macro@GPIO_BSRR_BR_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_14",
    "location": {
      "column": "9",
      "line": "7234",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580403@macro@GPIO_BSRR_BR_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_BSRR_BR_15",
    "location": {
      "column": "9",
      "line": "7235",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "GPIO_BSRR_BR_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@580966@macro@HASH_CR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_INIT",
    "location": {
      "column": "9",
      "line": "7243",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581035@macro@HASH_CR_DMAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DMAE",
    "location": {
      "column": "9",
      "line": "7244",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_DMAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581104@macro@HASH_CR_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE",
    "location": {
      "column": "9",
      "line": "7245",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581173@macro@HASH_CR_DATATYPE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE_0",
    "location": {
      "column": "9",
      "line": "7246",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581242@macro@HASH_CR_DATATYPE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DATATYPE_1",
    "location": {
      "column": "9",
      "line": "7247",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_DATATYPE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581311@macro@HASH_CR_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_MODE",
    "location": {
      "column": "9",
      "line": "7248",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581380@macro@HASH_CR_ALGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO",
    "location": {
      "column": "9",
      "line": "7249",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581449@macro@HASH_CR_ALGO_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO_0",
    "location": {
      "column": "9",
      "line": "7250",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581518@macro@HASH_CR_ALGO_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_ALGO_1",
    "location": {
      "column": "9",
      "line": "7251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_ALGO_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581587@macro@HASH_CR_NBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW",
    "location": {
      "column": "9",
      "line": "7252",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581656@macro@HASH_CR_NBW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_0",
    "location": {
      "column": "9",
      "line": "7253",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581725@macro@HASH_CR_NBW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_1",
    "location": {
      "column": "9",
      "line": "7254",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581794@macro@HASH_CR_NBW_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_2",
    "location": {
      "column": "9",
      "line": "7255",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581863@macro@HASH_CR_NBW_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_NBW_3",
    "location": {
      "column": "9",
      "line": "7256",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_NBW_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@581932@macro@HASH_CR_DINNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_DINNE",
    "location": {
      "column": "9",
      "line": "7257",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_DINNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582001@macro@HASH_CR_MDMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_MDMAT",
    "location": {
      "column": "9",
      "line": "7258",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_MDMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582070@macro@HASH_CR_LKEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_CR_LKEY",
    "location": {
      "column": "9",
      "line": "7259",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_CR_LKEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582223@macro@HASH_STR_NBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW",
    "location": {
      "column": "9",
      "line": "7262",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582292@macro@HASH_STR_NBW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_0",
    "location": {
      "column": "9",
      "line": "7263",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582361@macro@HASH_STR_NBW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_1",
    "location": {
      "column": "9",
      "line": "7264",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582430@macro@HASH_STR_NBW_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_2",
    "location": {
      "column": "9",
      "line": "7265",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582499@macro@HASH_STR_NBW_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_3",
    "location": {
      "column": "9",
      "line": "7266",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582568@macro@HASH_STR_NBW_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_NBW_4",
    "location": {
      "column": "9",
      "line": "7267",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_STR_NBW_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582637@macro@HASH_STR_DCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_STR_DCAL",
    "location": {
      "column": "9",
      "line": "7268",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_STR_DCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582790@macro@HASH_IMR_DINIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IMR_DINIM",
    "location": {
      "column": "9",
      "line": "7271",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_IMR_DINIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@582859@macro@HASH_IMR_DCIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IMR_DCIM",
    "location": {
      "column": "9",
      "line": "7272",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_IMR_DCIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583012@macro@HASH_SR_DINIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DINIS",
    "location": {
      "column": "9",
      "line": "7275",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_SR_DINIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583081@macro@HASH_SR_DCIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DCIS",
    "location": {
      "column": "9",
      "line": "7276",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_SR_DCIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583150@macro@HASH_SR_DMAS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_DMAS",
    "location": {
      "column": "9",
      "line": "7277",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_SR_DMAS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583219@macro@HASH_SR_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_SR_BUSY",
    "location": {
      "column": "9",
      "line": "7278",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "HASH_SR_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583783@macro@I2C_CR1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PE",
    "location": {
      "column": "10",
      "line": "7286",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@583912@macro@I2C_CR1_SMBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBUS",
    "location": {
      "column": "10",
      "line": "7287",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SMBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584041@macro@I2C_CR1_SMBTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SMBTYPE",
    "location": {
      "column": "10",
      "line": "7288",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SMBTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584170@macro@I2C_CR1_ENARP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENARP",
    "location": {
      "column": "10",
      "line": "7289",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENARP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584299@macro@I2C_CR1_ENPEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENPEC",
    "location": {
      "column": "10",
      "line": "7290",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584428@macro@I2C_CR1_ENGC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ENGC",
    "location": {
      "column": "10",
      "line": "7291",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ENGC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584557@macro@I2C_CR1_NOSTRETCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_NOSTRETCH",
    "location": {
      "column": "10",
      "line": "7292",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_NOSTRETCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584686@macro@I2C_CR1_START",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_START",
    "location": {
      "column": "10",
      "line": "7293",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_START",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584815@macro@I2C_CR1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_STOP",
    "location": {
      "column": "10",
      "line": "7294",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@584944@macro@I2C_CR1_ACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ACK",
    "location": {
      "column": "10",
      "line": "7295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585073@macro@I2C_CR1_POS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_POS",
    "location": {
      "column": "10",
      "line": "7296",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_POS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585202@macro@I2C_CR1_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_PEC",
    "location": {
      "column": "10",
      "line": "7297",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585331@macro@I2C_CR1_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_ALERT",
    "location": {
      "column": "10",
      "line": "7298",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585460@macro@I2C_CR1_SWRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR1_SWRST",
    "location": {
      "column": "10",
      "line": "7299",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR1_SWRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585673@macro@I2C_CR2_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ",
    "location": {
      "column": "10",
      "line": "7302",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585802@macro@I2C_CR2_FREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_0",
    "location": {
      "column": "10",
      "line": "7303",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585891@macro@I2C_CR2_FREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_1",
    "location": {
      "column": "10",
      "line": "7304",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@585980@macro@I2C_CR2_FREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_2",
    "location": {
      "column": "10",
      "line": "7305",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586069@macro@I2C_CR2_FREQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_3",
    "location": {
      "column": "10",
      "line": "7306",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586158@macro@I2C_CR2_FREQ_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_4",
    "location": {
      "column": "10",
      "line": "7307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586247@macro@I2C_CR2_FREQ_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_FREQ_5",
    "location": {
      "column": "10",
      "line": "7308",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_FREQ_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586338@macro@I2C_CR2_ITERREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITERREN",
    "location": {
      "column": "10",
      "line": "7310",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITERREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586445@macro@I2C_CR2_ITEVTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITEVTEN",
    "location": {
      "column": "10",
      "line": "7311",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITEVTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586552@macro@I2C_CR2_ITBUFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_ITBUFEN",
    "location": {
      "column": "10",
      "line": "7312",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_ITBUFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586659@macro@I2C_CR2_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_DMAEN",
    "location": {
      "column": "10",
      "line": "7313",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586766@macro@I2C_CR2_LAST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CR2_LAST",
    "location": {
      "column": "10",
      "line": "7314",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CR2_LAST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@586957@macro@I2C_OAR1_ADD1_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1_7",
    "location": {
      "column": "10",
      "line": "7317",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD1_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587058@macro@I2C_OAR1_ADD8_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8_9",
    "location": {
      "column": "10",
      "line": "7318",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD8_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587161@macro@I2C_OAR1_ADD0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD0",
    "location": {
      "column": "10",
      "line": "7320",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587250@macro@I2C_OAR1_ADD1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD1",
    "location": {
      "column": "10",
      "line": "7321",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587339@macro@I2C_OAR1_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD2",
    "location": {
      "column": "10",
      "line": "7322",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587428@macro@I2C_OAR1_ADD3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD3",
    "location": {
      "column": "10",
      "line": "7323",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587517@macro@I2C_OAR1_ADD4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD4",
    "location": {
      "column": "10",
      "line": "7324",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587606@macro@I2C_OAR1_ADD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD5",
    "location": {
      "column": "10",
      "line": "7325",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587695@macro@I2C_OAR1_ADD6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD6",
    "location": {
      "column": "10",
      "line": "7326",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587784@macro@I2C_OAR1_ADD7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD7",
    "location": {
      "column": "10",
      "line": "7327",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587873@macro@I2C_OAR1_ADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD8",
    "location": {
      "column": "10",
      "line": "7328",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@587962@macro@I2C_OAR1_ADD9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADD9",
    "location": {
      "column": "10",
      "line": "7329",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADD9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588053@macro@I2C_OAR1_ADDMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR1_ADDMODE",
    "location": {
      "column": "10",
      "line": "7331",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR1_ADDMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588249@macro@I2C_OAR2_ENDUAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ENDUAL",
    "location": {
      "column": "10",
      "line": "7334",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR2_ENDUAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588360@macro@I2C_OAR2_ADD2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_OAR2_ADD2",
    "location": {
      "column": "10",
      "line": "7335",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_OAR2_ADD2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588555@macro@I2C_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DR_DR",
    "location": {
      "column": "10",
      "line": "7338",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588750@macro@I2C_SR1_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SB",
    "location": {
      "column": "10",
      "line": "7341",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@588881@macro@I2C_SR1_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADDR",
    "location": {
      "column": "10",
      "line": "7342",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589012@macro@I2C_SR1_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BTF",
    "location": {
      "column": "10",
      "line": "7343",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589143@macro@I2C_SR1_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ADD10",
    "location": {
      "column": "10",
      "line": "7344",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589274@macro@I2C_SR1_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_STOPF",
    "location": {
      "column": "10",
      "line": "7345",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589405@macro@I2C_SR1_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_RXNE",
    "location": {
      "column": "10",
      "line": "7346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589536@macro@I2C_SR1_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TXE",
    "location": {
      "column": "10",
      "line": "7347",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589667@macro@I2C_SR1_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_BERR",
    "location": {
      "column": "10",
      "line": "7348",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589798@macro@I2C_SR1_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_ARLO",
    "location": {
      "column": "10",
      "line": "7349",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@589929@macro@I2C_SR1_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_AF",
    "location": {
      "column": "10",
      "line": "7350",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590060@macro@I2C_SR1_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_OVR",
    "location": {
      "column": "10",
      "line": "7351",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590191@macro@I2C_SR1_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_PECERR",
    "location": {
      "column": "10",
      "line": "7352",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590322@macro@I2C_SR1_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_TIMEOUT",
    "location": {
      "column": "10",
      "line": "7353",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590453@macro@I2C_SR1_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR1_SMBALERT",
    "location": {
      "column": "10",
      "line": "7354",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR1_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590668@macro@I2C_SR2_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_MSL",
    "location": {
      "column": "10",
      "line": "7357",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590793@macro@I2C_SR2_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_BUSY",
    "location": {
      "column": "10",
      "line": "7358",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@590918@macro@I2C_SR2_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_TRA",
    "location": {
      "column": "10",
      "line": "7359",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591043@macro@I2C_SR2_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_GENCALL",
    "location": {
      "column": "10",
      "line": "7360",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591168@macro@I2C_SR2_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBDEFAULT",
    "location": {
      "column": "10",
      "line": "7361",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591293@macro@I2C_SR2_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_SMBHOST",
    "location": {
      "column": "10",
      "line": "7362",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591418@macro@I2C_SR2_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_DUALF",
    "location": {
      "column": "10",
      "line": "7363",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591543@macro@I2C_SR2_PEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SR2_PEC",
    "location": {
      "column": "10",
      "line": "7364",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_SR2_PEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591752@macro@I2C_CCR_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_CCR",
    "location": {
      "column": "10",
      "line": "7367",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CCR_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@591894@macro@I2C_CCR_DUTY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_DUTY",
    "location": {
      "column": "10",
      "line": "7368",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CCR_DUTY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592036@macro@I2C_CCR_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_CCR_FS",
    "location": {
      "column": "10",
      "line": "7369",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_CCR_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592262@macro@I2C_TRISE_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_TRISE_TRISE",
    "location": {
      "column": "10",
      "line": "7372",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_TRISE_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592482@macro@I2C_FLTR_DNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_DNF",
    "location": {
      "column": "10",
      "line": "7375",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_FLTR_DNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@592586@macro@I2C_FLTR_ANOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLTR_ANOFF",
    "location": {
      "column": "10",
      "line": "7376",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "I2C_FLTR_ANOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@603810@macro@IWDG_KR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_KR_KEY",
    "location": {
      "column": "10",
      "line": "7487",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_KR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604013@macro@IWDG_PR_PR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR",
    "location": {
      "column": "10",
      "line": "7490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604132@macro@IWDG_PR_PR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_0",
    "location": {
      "column": "10",
      "line": "7491",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604221@macro@IWDG_PR_PR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_1",
    "location": {
      "column": "10",
      "line": "7492",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604310@macro@IWDG_PR_PR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_PR_PR_2",
    "location": {
      "column": "10",
      "line": "7493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_PR_PR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604483@macro@IWDG_RLR_RL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_RLR_RL",
    "location": {
      "column": "10",
      "line": "7496",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_RLR_RL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604687@macro@IWDG_SR_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_PVU",
    "location": {
      "column": "10",
      "line": "7499",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_SR_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@604807@macro@IWDG_SR_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_SR_RVU",
    "location": {
      "column": "10",
      "line": "7500",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "IWDG_SR_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605424@macro@LTDC_SSCR_VSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SSCR_VSH",
    "location": {
      "column": "9",
      "line": "7510",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_SSCR_VSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605545@macro@LTDC_SSCR_HSW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SSCR_HSW",
    "location": {
      "column": "9",
      "line": "7511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_SSCR_HSW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605753@macro@LTDC_BPCR_AVBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BPCR_AVBP",
    "location": {
      "column": "9",
      "line": "7515",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_BPCR_AVBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@605874@macro@LTDC_BPCR_AHBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BPCR_AHBP",
    "location": {
      "column": "9",
      "line": "7516",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_BPCR_AHBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606083@macro@LTDC_AWCR_AAH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_AWCR_AAH",
    "location": {
      "column": "9",
      "line": "7520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_AWCR_AAH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606197@macro@LTDC_AWCR_AAW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_AWCR_AAW",
    "location": {
      "column": "9",
      "line": "7521",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_AWCR_AAW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606397@macro@LTDC_TWCR_TOTALH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_TWCR_TOTALH",
    "location": {
      "column": "9",
      "line": "7525",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_TWCR_TOTALH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606498@macro@LTDC_TWCR_TOTALW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_TWCR_TOTALW",
    "location": {
      "column": "9",
      "line": "7526",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_TWCR_TOTALW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606685@macro@LTDC_GCR_LTDCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_LTDCEN",
    "location": {
      "column": "9",
      "line": "7530",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_LTDCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606804@macro@LTDC_GCR_DBW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DBW",
    "location": {
      "column": "9",
      "line": "7531",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DBW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@606911@macro@LTDC_GCR_DGW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DGW",
    "location": {
      "column": "9",
      "line": "7532",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DGW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607019@macro@LTDC_GCR_DRW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DRW",
    "location": {
      "column": "9",
      "line": "7533",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DRW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607125@macro@LTDC_GCR_DEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DEN",
    "location": {
      "column": "9",
      "line": "7534",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607228@macro@LTDC_GCR_PCPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_PCPOL",
    "location": {
      "column": "9",
      "line": "7535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_PCPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607338@macro@LTDC_GCR_DEPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DEPOL",
    "location": {
      "column": "9",
      "line": "7536",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DEPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607448@macro@LTDC_GCR_VSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_VSPOL",
    "location": {
      "column": "9",
      "line": "7537",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_VSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607571@macro@LTDC_GCR_HSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_HSPOL",
    "location": {
      "column": "9",
      "line": "7538",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_HSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607720@macro@LTDC_GCR_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_GCR_DTEN",
    "location": {
      "column": "9",
      "line": "7541",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_GCR_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607864@macro@LTDC_SRCR_IMR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SRCR_IMR",
    "location": {
      "column": "9",
      "line": "7545",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_SRCR_IMR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@607970@macro@LTDC_SRCR_VBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_SRCR_VBR",
    "location": {
      "column": "9",
      "line": "7546",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_SRCR_VBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608170@macro@LTDC_BCCR_BCBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCBLUE",
    "location": {
      "column": "9",
      "line": "7550",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608281@macro@LTDC_BCCR_BCGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCGREEN",
    "location": {
      "column": "9",
      "line": "7551",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608393@macro@LTDC_BCCR_BCRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_BCCR_BCRED",
    "location": {
      "column": "9",
      "line": "7552",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_BCCR_BCRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608589@macro@LTDC_IER_LIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_LIE",
    "location": {
      "column": "9",
      "line": "7556",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_IER_LIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608700@macro@LTDC_IER_FUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_FUIE",
    "location": {
      "column": "9",
      "line": "7557",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_IER_FUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608820@macro@LTDC_IER_TERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_TERRIE",
    "location": {
      "column": "9",
      "line": "7558",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_IER_TERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@608941@macro@LTDC_IER_RRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_IER_RRIE",
    "location": {
      "column": "9",
      "line": "7559",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_IER_RRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609149@macro@LTDC_ISR_LIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_LIF",
    "location": {
      "column": "9",
      "line": "7563",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_LIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609258@macro@LTDC_ISR_FUIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_FUIF",
    "location": {
      "column": "9",
      "line": "7564",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_FUIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609376@macro@LTDC_ISR_TERRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_TERRIF",
    "location": {
      "column": "9",
      "line": "7565",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_TERRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609495@macro@LTDC_ISR_RRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ISR_RRIF",
    "location": {
      "column": "9",
      "line": "7566",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ISR_RRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609701@macro@LTDC_ICR_CLIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CLIF",
    "location": {
      "column": "9",
      "line": "7570",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CLIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609821@macro@LTDC_ICR_CFUIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CFUIF",
    "location": {
      "column": "9",
      "line": "7571",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CFUIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@609950@macro@LTDC_ICR_CTERRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CTERRIF",
    "location": {
      "column": "9",
      "line": "7572",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CTERRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610080@macro@LTDC_ICR_CRRIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_ICR_CRRIF",
    "location": {
      "column": "9",
      "line": "7573",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_ICR_CRRIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610293@macro@LTDC_LIPCR_LIPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LIPCR_LIPOS",
    "location": {
      "column": "9",
      "line": "7577",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LIPCR_LIPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610492@macro@LTDC_CPSR_CYPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CPSR_CYPOS",
    "location": {
      "column": "9",
      "line": "7581",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_CPSR_CYPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610600@macro@LTDC_CPSR_CXPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CPSR_CXPOS",
    "location": {
      "column": "9",
      "line": "7582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_CPSR_CXPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610794@macro@LTDC_CDSR_VDES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_VDES",
    "location": {
      "column": "9",
      "line": "7586",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_VDES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@610911@macro@LTDC_CDSR_HDES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_HDES",
    "location": {
      "column": "9",
      "line": "7587",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_HDES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611030@macro@LTDC_CDSR_VSYNCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_VSYNCS",
    "location": {
      "column": "9",
      "line": "7588",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_VSYNCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611151@macro@LTDC_CDSR_HSYNCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_CDSR_HSYNCS",
    "location": {
      "column": "9",
      "line": "7589",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_CDSR_HSYNCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611360@macro@LTDC_LxCR_LEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_LEN",
    "location": {
      "column": "9",
      "line": "7593",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_LEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611462@macro@LTDC_LxCR_COLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_COLKEN",
    "location": {
      "column": "9",
      "line": "7594",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_COLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611571@macro@LTDC_LxCR_CLUTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCR_CLUTEN",
    "location": {
      "column": "9",
      "line": "7595",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCR_CLUTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611772@macro@LTDC_LxWHPCR_WHSTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWHPCR_WHSTPOS",
    "location": {
      "column": "9",
      "line": "7599",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxWHPCR_WHSTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@611894@macro@LTDC_LxWHPCR_WHSPPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWHPCR_WHSPPOS",
    "location": {
      "column": "9",
      "line": "7600",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxWHPCR_WHSPPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612101@macro@LTDC_LxWVPCR_WVSTPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWVPCR_WVSTPOS",
    "location": {
      "column": "9",
      "line": "7604",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxWVPCR_WVSTPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612221@macro@LTDC_LxWVPCR_WVSPPOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxWVPCR_WVSPPOS",
    "location": {
      "column": "9",
      "line": "7605",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxWVPCR_WVSPPOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612426@macro@LTDC_LxCKCR_CKBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKBLUE",
    "location": {
      "column": "9",
      "line": "7609",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612536@macro@LTDC_LxCKCR_CKGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKGREEN",
    "location": {
      "column": "9",
      "line": "7610",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612647@macro@LTDC_LxCKCR_CKRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCKCR_CKRED",
    "location": {
      "column": "9",
      "line": "7611",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCKCR_CKRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@612842@macro@LTDC_LxPFCR_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxPFCR_PF",
    "location": {
      "column": "9",
      "line": "7615",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxPFCR_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613030@macro@LTDC_LxCACR_CONSTA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCACR_CONSTA",
    "location": {
      "column": "9",
      "line": "7619",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCACR_CONSTA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613220@macro@LTDC_LxDCCR_DCBLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCBLUE",
    "location": {
      "column": "9",
      "line": "7623",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCBLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613328@macro@LTDC_LxDCCR_DCGREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCGREEN",
    "location": {
      "column": "9",
      "line": "7624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCGREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613437@macro@LTDC_LxDCCR_DCRED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCRED",
    "location": {
      "column": "9",
      "line": "7625",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCRED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613544@macro@LTDC_LxDCCR_DCALPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxDCCR_DCALPHA",
    "location": {
      "column": "9",
      "line": "7626",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxDCCR_DCALPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613771@macro@LTDC_LxBFCR_BF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxBFCR_BF2",
    "location": {
      "column": "9",
      "line": "7630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxBFCR_BF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@613878@macro@LTDC_LxBFCR_BF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxBFCR_BF1",
    "location": {
      "column": "9",
      "line": "7631",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxBFCR_BF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614071@macro@LTDC_LxCFBAR_CFBADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBAR_CFBADD",
    "location": {
      "column": "9",
      "line": "7635",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBAR_CFBADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614279@macro@LTDC_LxCFBLR_CFBLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLR_CFBLL",
    "location": {
      "column": "9",
      "line": "7639",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLR_CFBLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614399@macro@LTDC_LxCFBLR_CFBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLR_CFBP",
    "location": {
      "column": "9",
      "line": "7640",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLR_CFBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614608@macro@LTDC_LxCFBLNR_CFBLNBR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCFBLNR_CFBLNBR",
    "location": {
      "column": "9",
      "line": "7644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCFBLNR_CFBLNBR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614808@macro@LTDC_LxCLUTWR_BLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_BLUE",
    "location": {
      "column": "9",
      "line": "7648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_BLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@614908@macro@LTDC_LxCLUTWR_GREEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_GREEN",
    "location": {
      "column": "9",
      "line": "7649",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_GREEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@615009@macro@LTDC_LxCLUTWR_RED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_RED",
    "location": {
      "column": "9",
      "line": "7650",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_RED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@615108@macro@LTDC_LxCLUTWR_CLUTADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "LTDC_LxCLUTWR_CLUTADD",
    "location": {
      "column": "9",
      "line": "7651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "LTDC_LxCLUTWR_CLUTADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700242@macro@PWR_CR_LPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPDS",
    "location": {
      "column": "10",
      "line": "8850",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700359@macro@PWR_CR_PDDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PDDS",
    "location": {
      "column": "10",
      "line": "8851",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PDDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700476@macro@PWR_CR_CWUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CWUF",
    "location": {
      "column": "10",
      "line": "8852",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_CWUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700593@macro@PWR_CR_CSBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_CSBF",
    "location": {
      "column": "10",
      "line": "8853",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_CSBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700710@macro@PWR_CR_PVDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PVDE",
    "location": {
      "column": "10",
      "line": "8854",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PVDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700829@macro@PWR_CR_PLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS",
    "location": {
      "column": "10",
      "line": "8856",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@700946@macro@PWR_CR_PLS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_0",
    "location": {
      "column": "10",
      "line": "8857",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701033@macro@PWR_CR_PLS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_1",
    "location": {
      "column": "10",
      "line": "8858",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701120@macro@PWR_CR_PLS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_2",
    "location": {
      "column": "10",
      "line": "8859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701242@macro@PWR_CR_PLS_LEV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV0",
    "location": {
      "column": "10",
      "line": "8862",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701335@macro@PWR_CR_PLS_LEV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV1",
    "location": {
      "column": "10",
      "line": "8863",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701428@macro@PWR_CR_PLS_LEV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV2",
    "location": {
      "column": "10",
      "line": "8864",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701521@macro@PWR_CR_PLS_LEV3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV3",
    "location": {
      "column": "10",
      "line": "8865",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701614@macro@PWR_CR_PLS_LEV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV4",
    "location": {
      "column": "10",
      "line": "8866",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701707@macro@PWR_CR_PLS_LEV5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV5",
    "location": {
      "column": "10",
      "line": "8867",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701800@macro@PWR_CR_PLS_LEV6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV6",
    "location": {
      "column": "10",
      "line": "8868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701893@macro@PWR_CR_PLS_LEV7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PLS_LEV7",
    "location": {
      "column": "10",
      "line": "8869",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PLS_LEV7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@701988@macro@PWR_CR_DBP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_DBP",
    "location": {
      "column": "10",
      "line": "8871",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_DBP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702128@macro@PWR_CR_FPDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FPDS",
    "location": {
      "column": "10",
      "line": "8872",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_FPDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702268@macro@PWR_CR_LPUDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPUDS",
    "location": {
      "column": "10",
      "line": "8873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPUDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702408@macro@PWR_CR_MRUDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRUDS",
    "location": {
      "column": "10",
      "line": "8874",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_MRUDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702550@macro@PWR_CR_LPLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_LPLVDS",
    "location": {
      "column": "10",
      "line": "8876",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_LPLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702690@macro@PWR_CR_MRLVDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_MRLVDS",
    "location": {
      "column": "10",
      "line": "8877",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_MRLVDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702832@macro@PWR_CR_ADCDC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ADCDC1",
    "location": {
      "column": "10",
      "line": "8879",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_ADCDC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@702955@macro@PWR_CR_VOS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS",
    "location": {
      "column": "10",
      "line": "8881",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703095@macro@PWR_CR_VOS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_0",
    "location": {
      "column": "10",
      "line": "8882",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703182@macro@PWR_CR_VOS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_VOS_1",
    "location": {
      "column": "10",
      "line": "8883",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_VOS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703271@macro@PWR_CR_ODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ODEN",
    "location": {
      "column": "10",
      "line": "8885",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_ODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703388@macro@PWR_CR_ODSWEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_ODSWEN",
    "location": {
      "column": "10",
      "line": "8886",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_ODSWEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703505@macro@PWR_CR_UDEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN",
    "location": {
      "column": "10",
      "line": "8887",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703622@macro@PWR_CR_UDEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN_0",
    "location": {
      "column": "10",
      "line": "8888",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703739@macro@PWR_CR_UDEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_UDEN_1",
    "location": {
      "column": "10",
      "line": "8889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_UDEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703858@macro@PWR_CR_FMSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FMSSR",
    "location": {
      "column": "10",
      "line": "8891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_FMSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@703976@macro@PWR_CR_FISSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_FISSR",
    "location": {
      "column": "10",
      "line": "8892",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_FISSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704118@macro@PWR_CR_PMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CR_PMODE",
    "location": {
      "column": "10",
      "line": "8895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CR_PMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704259@macro@PWR_CSR_WUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUF",
    "location": {
      "column": "10",
      "line": "8898",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_WUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704389@macro@PWR_CSR_SBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_SBF",
    "location": {
      "column": "10",
      "line": "8899",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_SBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704519@macro@PWR_CSR_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_PVDO",
    "location": {
      "column": "10",
      "line": "8900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704649@macro@PWR_CSR_BRR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRR",
    "location": {
      "column": "10",
      "line": "8901",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_BRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704779@macro@PWR_CSR_WUPP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_WUPP",
    "location": {
      "column": "10",
      "line": "8902",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_WUPP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@704909@macro@PWR_CSR_EWUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_EWUP",
    "location": {
      "column": "10",
      "line": "8903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_EWUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705039@macro@PWR_CSR_BRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_BRE",
    "location": {
      "column": "10",
      "line": "8904",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_BRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705169@macro@PWR_CSR_VOSRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_VOSRDY",
    "location": {
      "column": "10",
      "line": "8905",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_VOSRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705299@macro@PWR_CSR_ODRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_ODRDY",
    "location": {
      "column": "10",
      "line": "8906",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_ODRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705429@macro@PWR_CSR_ODSWRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_ODSWRDY",
    "location": {
      "column": "10",
      "line": "8907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_ODSWRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705559@macro@PWR_CSR_UDSWRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_UDSWRDY",
    "location": {
      "column": "10",
      "line": "8908",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_UDSWRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@705712@macro@PWR_CSR_REGRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_CSR_REGRDY",
    "location": {
      "column": "10",
      "line": "8911",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "PWR_CSR_REGRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719410@macro@RCC_CR_HSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSION",
    "location": {
      "column": "10",
      "line": "9055",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719479@macro@RCC_CR_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSIRDY",
    "location": {
      "column": "10",
      "line": "9056",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719550@macro@RCC_CR_HSITRIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM",
    "location": {
      "column": "10",
      "line": "9058",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719619@macro@RCC_CR_HSITRIM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_0",
    "location": {
      "column": "10",
      "line": "9059",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719700@macro@RCC_CR_HSITRIM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_1",
    "location": {
      "column": "10",
      "line": "9060",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719781@macro@RCC_CR_HSITRIM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_2",
    "location": {
      "column": "10",
      "line": "9061",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719862@macro@RCC_CR_HSITRIM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_3",
    "location": {
      "column": "10",
      "line": "9062",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@719943@macro@RCC_CR_HSITRIM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSITRIM_4",
    "location": {
      "column": "10",
      "line": "9063",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSITRIM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720026@macro@RCC_CR_HSICAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL",
    "location": {
      "column": "10",
      "line": "9065",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720095@macro@RCC_CR_HSICAL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_0",
    "location": {
      "column": "10",
      "line": "9066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720176@macro@RCC_CR_HSICAL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_1",
    "location": {
      "column": "10",
      "line": "9067",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720257@macro@RCC_CR_HSICAL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_2",
    "location": {
      "column": "10",
      "line": "9068",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720338@macro@RCC_CR_HSICAL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_3",
    "location": {
      "column": "10",
      "line": "9069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720419@macro@RCC_CR_HSICAL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_4",
    "location": {
      "column": "10",
      "line": "9070",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720500@macro@RCC_CR_HSICAL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_5",
    "location": {
      "column": "10",
      "line": "9071",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720581@macro@RCC_CR_HSICAL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_6",
    "location": {
      "column": "10",
      "line": "9072",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720662@macro@RCC_CR_HSICAL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSICAL_7",
    "location": {
      "column": "10",
      "line": "9073",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSICAL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720745@macro@RCC_CR_HSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEON",
    "location": {
      "column": "10",
      "line": "9075",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720814@macro@RCC_CR_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSERDY",
    "location": {
      "column": "10",
      "line": "9076",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720883@macro@RCC_CR_HSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_HSEBYP",
    "location": {
      "column": "10",
      "line": "9077",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_HSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@720952@macro@RCC_CR_CSSON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_CSSON",
    "location": {
      "column": "10",
      "line": "9078",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_CSSON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721021@macro@RCC_CR_PLLON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLON",
    "location": {
      "column": "10",
      "line": "9079",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721090@macro@RCC_CR_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLRDY",
    "location": {
      "column": "10",
      "line": "9080",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721159@macro@RCC_CR_PLLI2SON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SON",
    "location": {
      "column": "10",
      "line": "9081",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLI2SON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721228@macro@RCC_CR_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLI2SRDY",
    "location": {
      "column": "10",
      "line": "9082",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721297@macro@RCC_CR_PLLSAION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLSAION",
    "location": {
      "column": "10",
      "line": "9083",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLSAION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721366@macro@RCC_CR_PLLSAIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CR_PLLSAIRDY",
    "location": {
      "column": "10",
      "line": "9084",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CR_PLLSAIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721519@macro@RCC_PLLCFGR_PLLM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM",
    "location": {
      "column": "10",
      "line": "9087",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721588@macro@RCC_PLLCFGR_PLLM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_0",
    "location": {
      "column": "10",
      "line": "9088",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721657@macro@RCC_PLLCFGR_PLLM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_1",
    "location": {
      "column": "10",
      "line": "9089",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721726@macro@RCC_PLLCFGR_PLLM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_2",
    "location": {
      "column": "10",
      "line": "9090",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721795@macro@RCC_PLLCFGR_PLLM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_3",
    "location": {
      "column": "10",
      "line": "9091",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721864@macro@RCC_PLLCFGR_PLLM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_4",
    "location": {
      "column": "10",
      "line": "9092",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@721933@macro@RCC_PLLCFGR_PLLM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLM_5",
    "location": {
      "column": "10",
      "line": "9093",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722004@macro@RCC_PLLCFGR_PLLN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN",
    "location": {
      "column": "10",
      "line": "9095",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722074@macro@RCC_PLLCFGR_PLLN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_0",
    "location": {
      "column": "10",
      "line": "9096",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722144@macro@RCC_PLLCFGR_PLLN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_1",
    "location": {
      "column": "10",
      "line": "9097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722214@macro@RCC_PLLCFGR_PLLN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_2",
    "location": {
      "column": "10",
      "line": "9098",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722284@macro@RCC_PLLCFGR_PLLN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_3",
    "location": {
      "column": "10",
      "line": "9099",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722354@macro@RCC_PLLCFGR_PLLN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_4",
    "location": {
      "column": "10",
      "line": "9100",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722424@macro@RCC_PLLCFGR_PLLN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_5",
    "location": {
      "column": "10",
      "line": "9101",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722494@macro@RCC_PLLCFGR_PLLN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_6",
    "location": {
      "column": "10",
      "line": "9102",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722564@macro@RCC_PLLCFGR_PLLN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_7",
    "location": {
      "column": "10",
      "line": "9103",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722634@macro@RCC_PLLCFGR_PLLN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLN_8",
    "location": {
      "column": "10",
      "line": "9104",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722706@macro@RCC_PLLCFGR_PLLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP",
    "location": {
      "column": "10",
      "line": "9106",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722775@macro@RCC_PLLCFGR_PLLP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_0",
    "location": {
      "column": "10",
      "line": "9107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722844@macro@RCC_PLLCFGR_PLLP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLP_1",
    "location": {
      "column": "10",
      "line": "9108",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722915@macro@RCC_PLLCFGR_PLLSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC",
    "location": {
      "column": "10",
      "line": "9110",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@722984@macro@RCC_PLLCFGR_PLLSRC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSE",
    "location": {
      "column": "10",
      "line": "9111",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723053@macro@RCC_PLLCFGR_PLLSRC_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLSRC_HSI",
    "location": {
      "column": "10",
      "line": "9112",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLSRC_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723124@macro@RCC_PLLCFGR_PLLQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ",
    "location": {
      "column": "10",
      "line": "9114",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723193@macro@RCC_PLLCFGR_PLLQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_0",
    "location": {
      "column": "10",
      "line": "9115",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723262@macro@RCC_PLLCFGR_PLLQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_1",
    "location": {
      "column": "10",
      "line": "9116",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723331@macro@RCC_PLLCFGR_PLLQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_2",
    "location": {
      "column": "10",
      "line": "9117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@723400@macro@RCC_PLLCFGR_PLLQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLCFGR_PLLQ_3",
    "location": {
      "column": "10",
      "line": "9118",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLCFGR_PLLQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724042@macro@RCC_CFGR_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW",
    "location": {
      "column": "10",
      "line": "9129",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724161@macro@RCC_CFGR_SW_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_0",
    "location": {
      "column": "10",
      "line": "9130",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724251@macro@RCC_CFGR_SW_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_1",
    "location": {
      "column": "10",
      "line": "9131",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724343@macro@RCC_CFGR_SW_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSI",
    "location": {
      "column": "10",
      "line": "9133",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724456@macro@RCC_CFGR_SW_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_HSE",
    "location": {
      "column": "10",
      "line": "9134",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@724569@macro@RCC_CFGR_SW_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SW_PLL",
    "location": {
      "column": "10",
      "line": "9135",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SW_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725019@macro@RCC_CFGR_SWS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS",
    "location": {
      "column": "10",
      "line": "9141",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725146@macro@RCC_CFGR_SWS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_0",
    "location": {
      "column": "10",
      "line": "9142",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725236@macro@RCC_CFGR_SWS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_1",
    "location": {
      "column": "10",
      "line": "9143",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725328@macro@RCC_CFGR_SWS_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSI",
    "location": {
      "column": "10",
      "line": "9145",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725448@macro@RCC_CFGR_SWS_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_HSE",
    "location": {
      "column": "10",
      "line": "9146",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@725568@macro@RCC_CFGR_SWS_PLL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_SWS_PLL",
    "location": {
      "column": "10",
      "line": "9147",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_SWS_PLL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726023@macro@RCC_CFGR_HPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE",
    "location": {
      "column": "10",
      "line": "9153",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726138@macro@RCC_CFGR_HPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_0",
    "location": {
      "column": "10",
      "line": "9154",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726228@macro@RCC_CFGR_HPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_1",
    "location": {
      "column": "10",
      "line": "9155",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726318@macro@RCC_CFGR_HPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_2",
    "location": {
      "column": "10",
      "line": "9156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726408@macro@RCC_CFGR_HPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_3",
    "location": {
      "column": "10",
      "line": "9157",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726500@macro@RCC_CFGR_HPRE_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV1",
    "location": {
      "column": "10",
      "line": "9159",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726603@macro@RCC_CFGR_HPRE_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV2",
    "location": {
      "column": "10",
      "line": "9160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726707@macro@RCC_CFGR_HPRE_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV4",
    "location": {
      "column": "10",
      "line": "9161",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726811@macro@RCC_CFGR_HPRE_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV8",
    "location": {
      "column": "10",
      "line": "9162",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@726915@macro@RCC_CFGR_HPRE_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV16",
    "location": {
      "column": "10",
      "line": "9163",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727020@macro@RCC_CFGR_HPRE_DIV64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV64",
    "location": {
      "column": "10",
      "line": "9164",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727125@macro@RCC_CFGR_HPRE_DIV128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV128",
    "location": {
      "column": "10",
      "line": "9165",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727231@macro@RCC_CFGR_HPRE_DIV256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV256",
    "location": {
      "column": "10",
      "line": "9166",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727337@macro@RCC_CFGR_HPRE_DIV512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_HPRE_DIV512",
    "location": {
      "column": "10",
      "line": "9167",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_HPRE_DIV512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727776@macro@RCC_CFGR_PPRE1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1",
    "location": {
      "column": "10",
      "line": "9176",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727892@macro@RCC_CFGR_PPRE1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_0",
    "location": {
      "column": "10",
      "line": "9177",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@727982@macro@RCC_CFGR_PPRE1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_1",
    "location": {
      "column": "10",
      "line": "9178",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728072@macro@RCC_CFGR_PPRE1_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_2",
    "location": {
      "column": "10",
      "line": "9179",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728164@macro@RCC_CFGR_PPRE1_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV1",
    "location": {
      "column": "10",
      "line": "9181",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728265@macro@RCC_CFGR_PPRE1_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV2",
    "location": {
      "column": "10",
      "line": "9182",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728367@macro@RCC_CFGR_PPRE1_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV4",
    "location": {
      "column": "10",
      "line": "9183",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728469@macro@RCC_CFGR_PPRE1_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV8",
    "location": {
      "column": "10",
      "line": "9184",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728571@macro@RCC_CFGR_PPRE1_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE1_DIV16",
    "location": {
      "column": "10",
      "line": "9185",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE1_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728705@macro@RCC_CFGR_PPRE2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2",
    "location": {
      "column": "10",
      "line": "9188",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728821@macro@RCC_CFGR_PPRE2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_0",
    "location": {
      "column": "10",
      "line": "9189",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@728911@macro@RCC_CFGR_PPRE2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_1",
    "location": {
      "column": "10",
      "line": "9190",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729001@macro@RCC_CFGR_PPRE2_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_2",
    "location": {
      "column": "10",
      "line": "9191",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729093@macro@RCC_CFGR_PPRE2_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV1",
    "location": {
      "column": "10",
      "line": "9193",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729194@macro@RCC_CFGR_PPRE2_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV2",
    "location": {
      "column": "10",
      "line": "9194",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729296@macro@RCC_CFGR_PPRE2_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV4",
    "location": {
      "column": "10",
      "line": "9195",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729398@macro@RCC_CFGR_PPRE2_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV8",
    "location": {
      "column": "10",
      "line": "9196",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729500@macro@RCC_CFGR_PPRE2_DIV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_PPRE2_DIV16",
    "location": {
      "column": "10",
      "line": "9197",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_PPRE2_DIV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729635@macro@RCC_CFGR_RTCPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE",
    "location": {
      "column": "10",
      "line": "9200",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729704@macro@RCC_CFGR_RTCPRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_0",
    "location": {
      "column": "10",
      "line": "9201",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729773@macro@RCC_CFGR_RTCPRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_1",
    "location": {
      "column": "10",
      "line": "9202",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729842@macro@RCC_CFGR_RTCPRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_2",
    "location": {
      "column": "10",
      "line": "9203",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729911@macro@RCC_CFGR_RTCPRE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_3",
    "location": {
      "column": "10",
      "line": "9204",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@729980@macro@RCC_CFGR_RTCPRE_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_RTCPRE_4",
    "location": {
      "column": "10",
      "line": "9205",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_RTCPRE_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730079@macro@RCC_CFGR_MCO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1",
    "location": {
      "column": "10",
      "line": "9208",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730148@macro@RCC_CFGR_MCO1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_0",
    "location": {
      "column": "10",
      "line": "9209",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730217@macro@RCC_CFGR_MCO1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1_1",
    "location": {
      "column": "10",
      "line": "9210",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730288@macro@RCC_CFGR_I2SSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_I2SSRC",
    "location": {
      "column": "10",
      "line": "9212",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_I2SSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730359@macro@RCC_CFGR_MCO1PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE",
    "location": {
      "column": "10",
      "line": "9214",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730428@macro@RCC_CFGR_MCO1PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_0",
    "location": {
      "column": "10",
      "line": "9215",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730497@macro@RCC_CFGR_MCO1PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_1",
    "location": {
      "column": "10",
      "line": "9216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730566@macro@RCC_CFGR_MCO1PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO1PRE_2",
    "location": {
      "column": "10",
      "line": "9217",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO1PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730637@macro@RCC_CFGR_MCO2PRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE",
    "location": {
      "column": "10",
      "line": "9219",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730706@macro@RCC_CFGR_MCO2PRE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_0",
    "location": {
      "column": "10",
      "line": "9220",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730775@macro@RCC_CFGR_MCO2PRE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_1",
    "location": {
      "column": "10",
      "line": "9221",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730844@macro@RCC_CFGR_MCO2PRE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2PRE_2",
    "location": {
      "column": "10",
      "line": "9222",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2PRE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730915@macro@RCC_CFGR_MCO2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2",
    "location": {
      "column": "10",
      "line": "9224",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@730984@macro@RCC_CFGR_MCO2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_0",
    "location": {
      "column": "10",
      "line": "9225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731053@macro@RCC_CFGR_MCO2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CFGR_MCO2_1",
    "location": {
      "column": "10",
      "line": "9226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CFGR_MCO2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731206@macro@RCC_CIR_LSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYF",
    "location": {
      "column": "10",
      "line": "9229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731275@macro@RCC_CIR_LSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYF",
    "location": {
      "column": "10",
      "line": "9230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731344@macro@RCC_CIR_HSIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYF",
    "location": {
      "column": "10",
      "line": "9231",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731413@macro@RCC_CIR_HSERDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYF",
    "location": {
      "column": "10",
      "line": "9232",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731482@macro@RCC_CIR_PLLRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYF",
    "location": {
      "column": "10",
      "line": "9233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731551@macro@RCC_CIR_PLLI2SRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYF",
    "location": {
      "column": "10",
      "line": "9234",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731620@macro@RCC_CIR_PLLSAIRDYF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYF",
    "location": {
      "column": "10",
      "line": "9235",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731689@macro@RCC_CIR_CSSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSF",
    "location": {
      "column": "10",
      "line": "9236",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_CSSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731758@macro@RCC_CIR_LSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYIE",
    "location": {
      "column": "10",
      "line": "9237",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731827@macro@RCC_CIR_LSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYIE",
    "location": {
      "column": "10",
      "line": "9238",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731896@macro@RCC_CIR_HSIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYIE",
    "location": {
      "column": "10",
      "line": "9239",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@731965@macro@RCC_CIR_HSERDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYIE",
    "location": {
      "column": "10",
      "line": "9240",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732034@macro@RCC_CIR_PLLRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYIE",
    "location": {
      "column": "10",
      "line": "9241",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732103@macro@RCC_CIR_PLLI2SRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYIE",
    "location": {
      "column": "10",
      "line": "9242",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732172@macro@RCC_CIR_PLLSAIRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYIE",
    "location": {
      "column": "10",
      "line": "9243",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732241@macro@RCC_CIR_LSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSIRDYC",
    "location": {
      "column": "10",
      "line": "9244",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732310@macro@RCC_CIR_LSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_LSERDYC",
    "location": {
      "column": "10",
      "line": "9245",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_LSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732379@macro@RCC_CIR_HSIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSIRDYC",
    "location": {
      "column": "10",
      "line": "9246",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732448@macro@RCC_CIR_HSERDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_HSERDYC",
    "location": {
      "column": "10",
      "line": "9247",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_HSERDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732517@macro@RCC_CIR_PLLRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLRDYC",
    "location": {
      "column": "10",
      "line": "9248",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732586@macro@RCC_CIR_PLLI2SRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLI2SRDYC",
    "location": {
      "column": "10",
      "line": "9249",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLI2SRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732655@macro@RCC_CIR_PLLSAIRDYC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_PLLSAIRDYC",
    "location": {
      "column": "10",
      "line": "9250",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_PLLSAIRDYC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732724@macro@RCC_CIR_CSSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CIR_CSSC",
    "location": {
      "column": "10",
      "line": "9251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CIR_CSSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732877@macro@RCC_AHB1RSTR_GPIOARST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOARST",
    "location": {
      "column": "10",
      "line": "9254",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOARST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@732946@macro@RCC_AHB1RSTR_GPIOBRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOBRST",
    "location": {
      "column": "10",
      "line": "9255",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOBRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733015@macro@RCC_AHB1RSTR_GPIOCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOCRST",
    "location": {
      "column": "10",
      "line": "9256",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733084@macro@RCC_AHB1RSTR_GPIODRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIODRST",
    "location": {
      "column": "10",
      "line": "9257",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIODRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733153@macro@RCC_AHB1RSTR_GPIOERST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOERST",
    "location": {
      "column": "10",
      "line": "9258",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOERST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733222@macro@RCC_AHB1RSTR_GPIOFRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOFRST",
    "location": {
      "column": "10",
      "line": "9259",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOFRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733291@macro@RCC_AHB1RSTR_GPIOGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOGRST",
    "location": {
      "column": "10",
      "line": "9260",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733360@macro@RCC_AHB1RSTR_GPIOHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOHRST",
    "location": {
      "column": "10",
      "line": "9261",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733429@macro@RCC_AHB1RSTR_GPIOIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOIRST",
    "location": {
      "column": "10",
      "line": "9262",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733498@macro@RCC_AHB1RSTR_GPIOJRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOJRST",
    "location": {
      "column": "10",
      "line": "9263",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOJRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733567@macro@RCC_AHB1RSTR_GPIOKRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_GPIOKRST",
    "location": {
      "column": "10",
      "line": "9264",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_GPIOKRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733636@macro@RCC_AHB1RSTR_CRCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_CRCRST",
    "location": {
      "column": "10",
      "line": "9265",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_CRCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733705@macro@RCC_AHB1RSTR_DMA1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA1RST",
    "location": {
      "column": "10",
      "line": "9266",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733774@macro@RCC_AHB1RSTR_DMA2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2RST",
    "location": {
      "column": "10",
      "line": "9267",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733843@macro@RCC_AHB1RSTR_DMA2DRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_DMA2DRST",
    "location": {
      "column": "10",
      "line": "9268",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_DMA2DRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733912@macro@RCC_AHB1RSTR_ETHMACRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_ETHMACRST",
    "location": {
      "column": "10",
      "line": "9269",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_ETHMACRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@733981@macro@RCC_AHB1RSTR_OTGHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1RSTR_OTGHRST",
    "location": {
      "column": "10",
      "line": "9270",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1RSTR_OTGHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734134@macro@RCC_AHB2RSTR_DCMIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_DCMIRST",
    "location": {
      "column": "10",
      "line": "9273",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_DCMIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734203@macro@RCC_AHB2RSTR_CRYPRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_CRYPRST",
    "location": {
      "column": "10",
      "line": "9274",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_CRYPRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734272@macro@RCC_AHB2RSTR_HASHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_HASHRST",
    "location": {
      "column": "10",
      "line": "9275",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_HASHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734379@macro@RCC_AHB2RSTR_HSAHRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_HSAHRST",
    "location": {
      "column": "10",
      "line": "9277",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_HSAHRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734446@macro@RCC_AHB2RSTR_RNGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_RNGRST",
    "location": {
      "column": "10",
      "line": "9278",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_RNGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734515@macro@RCC_AHB2RSTR_OTGFSRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2RSTR_OTGFSRST",
    "location": {
      "column": "10",
      "line": "9279",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2RSTR_OTGFSRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@734749@macro@RCC_AHB3RSTR_FSMCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3RSTR_FSMCRST",
    "location": {
      "column": "10",
      "line": "9283",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB3RSTR_FSMCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735482@macro@RCC_APB1RSTR_TIM2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM2RST",
    "location": {
      "column": "10",
      "line": "9294",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735551@macro@RCC_APB1RSTR_TIM3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM3RST",
    "location": {
      "column": "10",
      "line": "9295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735620@macro@RCC_APB1RSTR_TIM4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM4RST",
    "location": {
      "column": "10",
      "line": "9296",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735689@macro@RCC_APB1RSTR_TIM5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM5RST",
    "location": {
      "column": "10",
      "line": "9297",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735758@macro@RCC_APB1RSTR_TIM6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM6RST",
    "location": {
      "column": "10",
      "line": "9298",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735827@macro@RCC_APB1RSTR_TIM7RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM7RST",
    "location": {
      "column": "10",
      "line": "9299",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM7RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735896@macro@RCC_APB1RSTR_TIM12RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM12RST",
    "location": {
      "column": "10",
      "line": "9300",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM12RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@735965@macro@RCC_APB1RSTR_TIM13RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM13RST",
    "location": {
      "column": "10",
      "line": "9301",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM13RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736034@macro@RCC_APB1RSTR_TIM14RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_TIM14RST",
    "location": {
      "column": "10",
      "line": "9302",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_TIM14RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736271@macro@RCC_APB1RSTR_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_WWDGRST",
    "location": {
      "column": "10",
      "line": "9306",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736340@macro@RCC_APB1RSTR_SPI2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI2RST",
    "location": {
      "column": "10",
      "line": "9307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_SPI2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736409@macro@RCC_APB1RSTR_SPI3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_SPI3RST",
    "location": {
      "column": "10",
      "line": "9308",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_SPI3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736599@macro@RCC_APB1RSTR_USART2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART2RST",
    "location": {
      "column": "10",
      "line": "9312",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_USART2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736668@macro@RCC_APB1RSTR_USART3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_USART3RST",
    "location": {
      "column": "10",
      "line": "9313",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_USART3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736737@macro@RCC_APB1RSTR_UART4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART4RST",
    "location": {
      "column": "10",
      "line": "9314",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736806@macro@RCC_APB1RSTR_UART5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART5RST",
    "location": {
      "column": "10",
      "line": "9315",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736875@macro@RCC_APB1RSTR_I2C1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C1RST",
    "location": {
      "column": "10",
      "line": "9316",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@736944@macro@RCC_APB1RSTR_I2C2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C2RST",
    "location": {
      "column": "10",
      "line": "9317",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737013@macro@RCC_APB1RSTR_I2C3RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_I2C3RST",
    "location": {
      "column": "10",
      "line": "9318",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_I2C3RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737328@macro@RCC_APB1RSTR_CAN1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CAN1RST",
    "location": {
      "column": "10",
      "line": "9322",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_CAN1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737397@macro@RCC_APB1RSTR_CAN2RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_CAN2RST",
    "location": {
      "column": "10",
      "line": "9323",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_CAN2RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737587@macro@RCC_APB1RSTR_PWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_PWRRST",
    "location": {
      "column": "10",
      "line": "9327",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_PWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737656@macro@RCC_APB1RSTR_DACRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_DACRST",
    "location": {
      "column": "10",
      "line": "9328",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_DACRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737725@macro@RCC_APB1RSTR_UART7RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART7RST",
    "location": {
      "column": "10",
      "line": "9329",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART7RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737794@macro@RCC_APB1RSTR_UART8RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1RSTR_UART8RST",
    "location": {
      "column": "10",
      "line": "9330",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1RSTR_UART8RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@737947@macro@RCC_APB2RSTR_TIM1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM1RST",
    "location": {
      "column": "10",
      "line": "9333",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738016@macro@RCC_APB2RSTR_TIM8RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM8RST",
    "location": {
      "column": "10",
      "line": "9334",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM8RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738085@macro@RCC_APB2RSTR_USART1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART1RST",
    "location": {
      "column": "10",
      "line": "9335",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_USART1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738154@macro@RCC_APB2RSTR_USART6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_USART6RST",
    "location": {
      "column": "10",
      "line": "9336",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_USART6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738223@macro@RCC_APB2RSTR_UART9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_UART9RST",
    "location": {
      "column": "10",
      "line": "9337",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_UART9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738292@macro@RCC_APB2RSTR_UART10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_UART10RST",
    "location": {
      "column": "10",
      "line": "9338",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_UART10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738361@macro@RCC_APB2RSTR_ADCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_ADCRST",
    "location": {
      "column": "10",
      "line": "9339",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_ADCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738430@macro@RCC_APB2RSTR_SDIORST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SDIORST",
    "location": {
      "column": "10",
      "line": "9340",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SDIORST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738499@macro@RCC_APB2RSTR_SPI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1RST",
    "location": {
      "column": "10",
      "line": "9341",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738568@macro@RCC_APB2RSTR_SPI4RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI4RST",
    "location": {
      "column": "10",
      "line": "9342",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI4RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738637@macro@RCC_APB2RSTR_SYSCFGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SYSCFGRST",
    "location": {
      "column": "10",
      "line": "9343",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SYSCFGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738706@macro@RCC_APB2RSTR_TIM9RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM9RST",
    "location": {
      "column": "10",
      "line": "9344",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM9RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738775@macro@RCC_APB2RSTR_TIM10RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM10RST",
    "location": {
      "column": "10",
      "line": "9345",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM10RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738844@macro@RCC_APB2RSTR_TIM11RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_TIM11RST",
    "location": {
      "column": "10",
      "line": "9346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_TIM11RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738913@macro@RCC_APB2RSTR_SPI5RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI5RST",
    "location": {
      "column": "10",
      "line": "9347",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI5RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@738982@macro@RCC_APB2RSTR_SPI6RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI6RST",
    "location": {
      "column": "10",
      "line": "9348",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI6RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739051@macro@RCC_APB2RSTR_SAI1RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SAI1RST",
    "location": {
      "column": "10",
      "line": "9349",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SAI1RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739241@macro@RCC_APB2RSTR_LTDCRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_LTDCRST",
    "location": {
      "column": "10",
      "line": "9353",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_LTDCRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739792@macro@RCC_APB2RSTR_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_SPI1",
    "location": {
      "column": "10",
      "line": "9365",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@739859@macro@RCC_APB2RSTR_DFSDMRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2RSTR_DFSDMRST",
    "location": {
      "column": "10",
      "line": "9366",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2RSTR_DFSDMRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740012@macro@RCC_AHB1ENR_GPIOAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOAEN",
    "location": {
      "column": "10",
      "line": "9369",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740081@macro@RCC_AHB1ENR_GPIOBEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOBEN",
    "location": {
      "column": "10",
      "line": "9370",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOBEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740150@macro@RCC_AHB1ENR_GPIOCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOCEN",
    "location": {
      "column": "10",
      "line": "9371",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740219@macro@RCC_AHB1ENR_GPIODEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIODEN",
    "location": {
      "column": "10",
      "line": "9372",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIODEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740288@macro@RCC_AHB1ENR_GPIOEEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOEEN",
    "location": {
      "column": "10",
      "line": "9373",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOEEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740357@macro@RCC_AHB1ENR_GPIOFEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOFEN",
    "location": {
      "column": "10",
      "line": "9374",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOFEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740426@macro@RCC_AHB1ENR_GPIOGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOGEN",
    "location": {
      "column": "10",
      "line": "9375",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740495@macro@RCC_AHB1ENR_GPIOHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOHEN",
    "location": {
      "column": "10",
      "line": "9376",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740564@macro@RCC_AHB1ENR_GPIOIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOIEN",
    "location": {
      "column": "10",
      "line": "9377",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740633@macro@RCC_AHB1ENR_GPIOJEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOJEN",
    "location": {
      "column": "10",
      "line": "9378",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOJEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740702@macro@RCC_AHB1ENR_GPIOKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_GPIOKEN",
    "location": {
      "column": "10",
      "line": "9379",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_GPIOKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740771@macro@RCC_AHB1ENR_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CRCEN",
    "location": {
      "column": "10",
      "line": "9380",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740840@macro@RCC_AHB1ENR_BKPSRAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_BKPSRAMEN",
    "location": {
      "column": "10",
      "line": "9381",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_BKPSRAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740909@macro@RCC_AHB1ENR_CCMDATARAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_CCMDATARAMEN",
    "location": {
      "column": "10",
      "line": "9382",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_CCMDATARAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@740978@macro@RCC_AHB1ENR_DMA1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA1EN",
    "location": {
      "column": "10",
      "line": "9383",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741047@macro@RCC_AHB1ENR_DMA2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2EN",
    "location": {
      "column": "10",
      "line": "9384",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741116@macro@RCC_AHB1ENR_DMA2DEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_DMA2DEN",
    "location": {
      "column": "10",
      "line": "9385",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_DMA2DEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741185@macro@RCC_AHB1ENR_ETHMACEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACEN",
    "location": {
      "column": "10",
      "line": "9386",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741254@macro@RCC_AHB1ENR_ETHMACTXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACTXEN",
    "location": {
      "column": "10",
      "line": "9387",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACTXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741323@macro@RCC_AHB1ENR_ETHMACRXEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACRXEN",
    "location": {
      "column": "10",
      "line": "9388",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACRXEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741392@macro@RCC_AHB1ENR_ETHMACPTPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_ETHMACPTPEN",
    "location": {
      "column": "10",
      "line": "9389",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_ETHMACPTPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741461@macro@RCC_AHB1ENR_OTGHSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_OTGHSEN",
    "location": {
      "column": "10",
      "line": "9390",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_OTGHSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741530@macro@RCC_AHB1ENR_OTGHSULPIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1ENR_OTGHSULPIEN",
    "location": {
      "column": "10",
      "line": "9391",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1ENR_OTGHSULPIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741683@macro@RCC_AHB2ENR_DCMIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_DCMIEN",
    "location": {
      "column": "10",
      "line": "9394",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_DCMIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741752@macro@RCC_AHB2ENR_CRYPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_CRYPEN",
    "location": {
      "column": "10",
      "line": "9395",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_CRYPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741821@macro@RCC_AHB2ENR_HASHEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_HASHEN",
    "location": {
      "column": "10",
      "line": "9396",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_HASHEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741890@macro@RCC_AHB2ENR_RNGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_RNGEN",
    "location": {
      "column": "10",
      "line": "9397",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_RNGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@741959@macro@RCC_AHB2ENR_OTGFSEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2ENR_OTGFSEN",
    "location": {
      "column": "10",
      "line": "9398",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2ENR_OTGFSEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742195@macro@RCC_AHB3ENR_FSMCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3ENR_FSMCEN",
    "location": {
      "column": "10",
      "line": "9403",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB3ENR_FSMCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742930@macro@RCC_APB1ENR_TIM2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM2EN",
    "location": {
      "column": "10",
      "line": "9415",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@742999@macro@RCC_APB1ENR_TIM3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM3EN",
    "location": {
      "column": "10",
      "line": "9416",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743068@macro@RCC_APB1ENR_TIM4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM4EN",
    "location": {
      "column": "10",
      "line": "9417",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743137@macro@RCC_APB1ENR_TIM5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM5EN",
    "location": {
      "column": "10",
      "line": "9418",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743206@macro@RCC_APB1ENR_TIM6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM6EN",
    "location": {
      "column": "10",
      "line": "9419",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743275@macro@RCC_APB1ENR_TIM7EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM7EN",
    "location": {
      "column": "10",
      "line": "9420",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM7EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743344@macro@RCC_APB1ENR_TIM12EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM12EN",
    "location": {
      "column": "10",
      "line": "9421",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM12EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743413@macro@RCC_APB1ENR_TIM13EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM13EN",
    "location": {
      "column": "10",
      "line": "9422",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM13EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743482@macro@RCC_APB1ENR_TIM14EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_TIM14EN",
    "location": {
      "column": "10",
      "line": "9423",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_TIM14EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743719@macro@RCC_APB1ENR_WWDGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_WWDGEN",
    "location": {
      "column": "10",
      "line": "9427",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_WWDGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743788@macro@RCC_APB1ENR_SPI2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI2EN",
    "location": {
      "column": "10",
      "line": "9428",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_SPI2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@743857@macro@RCC_APB1ENR_SPI3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_SPI3EN",
    "location": {
      "column": "10",
      "line": "9429",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_SPI3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744047@macro@RCC_APB1ENR_USART2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART2EN",
    "location": {
      "column": "10",
      "line": "9433",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_USART2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744116@macro@RCC_APB1ENR_USART3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_USART3EN",
    "location": {
      "column": "10",
      "line": "9434",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_USART3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744185@macro@RCC_APB1ENR_UART4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART4EN",
    "location": {
      "column": "10",
      "line": "9435",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744254@macro@RCC_APB1ENR_UART5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART5EN",
    "location": {
      "column": "10",
      "line": "9436",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744323@macro@RCC_APB1ENR_I2C1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C1EN",
    "location": {
      "column": "10",
      "line": "9437",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744392@macro@RCC_APB1ENR_I2C2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C2EN",
    "location": {
      "column": "10",
      "line": "9438",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744461@macro@RCC_APB1ENR_I2C3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_I2C3EN",
    "location": {
      "column": "10",
      "line": "9439",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_I2C3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744776@macro@RCC_APB1ENR_CAN1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CAN1EN",
    "location": {
      "column": "10",
      "line": "9443",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_CAN1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@744845@macro@RCC_APB1ENR_CAN2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_CAN2EN",
    "location": {
      "column": "10",
      "line": "9444",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_CAN2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745035@macro@RCC_APB1ENR_PWREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_PWREN",
    "location": {
      "column": "10",
      "line": "9448",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_PWREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745104@macro@RCC_APB1ENR_DACEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_DACEN",
    "location": {
      "column": "10",
      "line": "9449",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_DACEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745173@macro@RCC_APB1ENR_UART7EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART7EN",
    "location": {
      "column": "10",
      "line": "9450",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART7EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745242@macro@RCC_APB1ENR_UART8EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1ENR_UART8EN",
    "location": {
      "column": "10",
      "line": "9451",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1ENR_UART8EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745395@macro@RCC_APB2ENR_TIM1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM1EN",
    "location": {
      "column": "10",
      "line": "9454",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745464@macro@RCC_APB2ENR_TIM8EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM8EN",
    "location": {
      "column": "10",
      "line": "9455",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM8EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745533@macro@RCC_APB2ENR_USART1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART1EN",
    "location": {
      "column": "10",
      "line": "9456",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_USART1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745602@macro@RCC_APB2ENR_USART6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_USART6EN",
    "location": {
      "column": "10",
      "line": "9457",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_USART6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745671@macro@RCC_APB2ENR_UART9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_UART9EN",
    "location": {
      "column": "10",
      "line": "9458",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_UART9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745740@macro@RCC_APB2ENR_UART10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_UART10EN",
    "location": {
      "column": "10",
      "line": "9459",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_UART10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745809@macro@RCC_APB2ENR_ADC1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC1EN",
    "location": {
      "column": "10",
      "line": "9460",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745878@macro@RCC_APB2ENR_ADC2EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC2EN",
    "location": {
      "column": "10",
      "line": "9461",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC2EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@745947@macro@RCC_APB2ENR_ADC3EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_ADC3EN",
    "location": {
      "column": "10",
      "line": "9462",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_ADC3EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746016@macro@RCC_APB2ENR_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SDIOEN",
    "location": {
      "column": "10",
      "line": "9463",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746085@macro@RCC_APB2ENR_SPI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI1EN",
    "location": {
      "column": "10",
      "line": "9464",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746154@macro@RCC_APB2ENR_SPI4EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI4EN",
    "location": {
      "column": "10",
      "line": "9465",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI4EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746223@macro@RCC_APB2ENR_SYSCFGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SYSCFGEN",
    "location": {
      "column": "10",
      "line": "9466",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SYSCFGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746292@macro@RCC_APB2ENR_EXTIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_EXTIEN",
    "location": {
      "column": "10",
      "line": "9467",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_EXTIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746361@macro@RCC_APB2ENR_TIM9EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM9EN",
    "location": {
      "column": "10",
      "line": "9468",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM9EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746430@macro@RCC_APB2ENR_TIM10EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM10EN",
    "location": {
      "column": "10",
      "line": "9469",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM10EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746499@macro@RCC_APB2ENR_TIM11EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_TIM11EN",
    "location": {
      "column": "10",
      "line": "9470",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_TIM11EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746568@macro@RCC_APB2ENR_SPI5EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI5EN",
    "location": {
      "column": "10",
      "line": "9471",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI5EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746637@macro@RCC_APB2ENR_SPI6EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SPI6EN",
    "location": {
      "column": "10",
      "line": "9472",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SPI6EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746706@macro@RCC_APB2ENR_SAI1EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_SAI1EN",
    "location": {
      "column": "10",
      "line": "9473",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_SAI1EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@746896@macro@RCC_APB2ENR_LTDCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2ENR_LTDCEN",
    "location": {
      "column": "10",
      "line": "9477",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2ENR_LTDCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747473@macro@RCC_AHB1LPENR_GPIOALPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOALPEN",
    "location": {
      "column": "10",
      "line": "9488",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOALPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747542@macro@RCC_AHB1LPENR_GPIOBLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOBLPEN",
    "location": {
      "column": "10",
      "line": "9489",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOBLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747611@macro@RCC_AHB1LPENR_GPIOCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOCLPEN",
    "location": {
      "column": "10",
      "line": "9490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747680@macro@RCC_AHB1LPENR_GPIODLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIODLPEN",
    "location": {
      "column": "10",
      "line": "9491",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIODLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747749@macro@RCC_AHB1LPENR_GPIOELPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOELPEN",
    "location": {
      "column": "10",
      "line": "9492",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOELPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747818@macro@RCC_AHB1LPENR_GPIOFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOFLPEN",
    "location": {
      "column": "10",
      "line": "9493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747887@macro@RCC_AHB1LPENR_GPIOGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOGLPEN",
    "location": {
      "column": "10",
      "line": "9494",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@747956@macro@RCC_AHB1LPENR_GPIOHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOHLPEN",
    "location": {
      "column": "10",
      "line": "9495",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748025@macro@RCC_AHB1LPENR_GPIOILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOILPEN",
    "location": {
      "column": "10",
      "line": "9496",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748094@macro@RCC_AHB1LPENR_GPIOJLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOJLPEN",
    "location": {
      "column": "10",
      "line": "9497",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOJLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748163@macro@RCC_AHB1LPENR_GPIOKLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_GPIOKLPEN",
    "location": {
      "column": "10",
      "line": "9498",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_GPIOKLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748232@macro@RCC_AHB1LPENR_CRCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_CRCLPEN",
    "location": {
      "column": "10",
      "line": "9499",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_CRCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748301@macro@RCC_AHB1LPENR_FLITFLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_FLITFLPEN",
    "location": {
      "column": "10",
      "line": "9500",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_FLITFLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748370@macro@RCC_AHB1LPENR_SRAM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM1LPEN",
    "location": {
      "column": "10",
      "line": "9501",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748439@macro@RCC_AHB1LPENR_SRAM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM2LPEN",
    "location": {
      "column": "10",
      "line": "9502",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748508@macro@RCC_AHB1LPENR_BKPSRAMLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_BKPSRAMLPEN",
    "location": {
      "column": "10",
      "line": "9503",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_BKPSRAMLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748577@macro@RCC_AHB1LPENR_SRAM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_SRAM3LPEN",
    "location": {
      "column": "10",
      "line": "9504",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_SRAM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748646@macro@RCC_AHB1LPENR_DMA1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA1LPEN",
    "location": {
      "column": "10",
      "line": "9505",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748715@macro@RCC_AHB1LPENR_DMA2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2LPEN",
    "location": {
      "column": "10",
      "line": "9506",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748784@macro@RCC_AHB1LPENR_DMA2DLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_DMA2DLPEN",
    "location": {
      "column": "10",
      "line": "9507",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_DMA2DLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748853@macro@RCC_AHB1LPENR_ETHMACLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACLPEN",
    "location": {
      "column": "10",
      "line": "9508",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748922@macro@RCC_AHB1LPENR_ETHMACTXLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACTXLPEN",
    "location": {
      "column": "10",
      "line": "9509",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACTXLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@748991@macro@RCC_AHB1LPENR_ETHMACRXLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACRXLPEN",
    "location": {
      "column": "10",
      "line": "9510",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACRXLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749060@macro@RCC_AHB1LPENR_ETHMACPTPLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_ETHMACPTPLPEN",
    "location": {
      "column": "10",
      "line": "9511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_ETHMACPTPLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749129@macro@RCC_AHB1LPENR_OTGHSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_OTGHSLPEN",
    "location": {
      "column": "10",
      "line": "9512",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_OTGHSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749198@macro@RCC_AHB1LPENR_OTGHSULPILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1LPENR_OTGHSULPILPEN",
    "location": {
      "column": "10",
      "line": "9513",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB1LPENR_OTGHSULPILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749351@macro@RCC_AHB2LPENR_DCMILPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_DCMILPEN",
    "location": {
      "column": "10",
      "line": "9516",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_DCMILPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749420@macro@RCC_AHB2LPENR_CRYPLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_CRYPLPEN",
    "location": {
      "column": "10",
      "line": "9517",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_CRYPLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749489@macro@RCC_AHB2LPENR_HASHLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_HASHLPEN",
    "location": {
      "column": "10",
      "line": "9518",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_HASHLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749558@macro@RCC_AHB2LPENR_RNGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_RNGLPEN",
    "location": {
      "column": "10",
      "line": "9519",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_RNGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749627@macro@RCC_AHB2LPENR_OTGFSLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2LPENR_OTGFSLPEN",
    "location": {
      "column": "10",
      "line": "9520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB2LPENR_OTGFSLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@749861@macro@RCC_AHB3LPENR_FSMCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3LPENR_FSMCLPEN",
    "location": {
      "column": "10",
      "line": "9524",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_AHB3LPENR_FSMCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750595@macro@RCC_APB1LPENR_TIM2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM2LPEN",
    "location": {
      "column": "10",
      "line": "9535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750664@macro@RCC_APB1LPENR_TIM3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM3LPEN",
    "location": {
      "column": "10",
      "line": "9536",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750733@macro@RCC_APB1LPENR_TIM4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM4LPEN",
    "location": {
      "column": "10",
      "line": "9537",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750802@macro@RCC_APB1LPENR_TIM5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM5LPEN",
    "location": {
      "column": "10",
      "line": "9538",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750871@macro@RCC_APB1LPENR_TIM6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM6LPEN",
    "location": {
      "column": "10",
      "line": "9539",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@750940@macro@RCC_APB1LPENR_TIM7LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM7LPEN",
    "location": {
      "column": "10",
      "line": "9540",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM7LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751009@macro@RCC_APB1LPENR_TIM12LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM12LPEN",
    "location": {
      "column": "10",
      "line": "9541",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM12LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751078@macro@RCC_APB1LPENR_TIM13LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM13LPEN",
    "location": {
      "column": "10",
      "line": "9542",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM13LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751147@macro@RCC_APB1LPENR_TIM14LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_TIM14LPEN",
    "location": {
      "column": "10",
      "line": "9543",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_TIM14LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751384@macro@RCC_APB1LPENR_WWDGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_WWDGLPEN",
    "location": {
      "column": "10",
      "line": "9547",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_WWDGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751453@macro@RCC_APB1LPENR_SPI2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI2LPEN",
    "location": {
      "column": "10",
      "line": "9548",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_SPI2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751522@macro@RCC_APB1LPENR_SPI3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_SPI3LPEN",
    "location": {
      "column": "10",
      "line": "9549",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_SPI3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751712@macro@RCC_APB1LPENR_USART2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART2LPEN",
    "location": {
      "column": "10",
      "line": "9553",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_USART2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751781@macro@RCC_APB1LPENR_USART3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_USART3LPEN",
    "location": {
      "column": "10",
      "line": "9554",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_USART3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751850@macro@RCC_APB1LPENR_UART4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART4LPEN",
    "location": {
      "column": "10",
      "line": "9555",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751919@macro@RCC_APB1LPENR_UART5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART5LPEN",
    "location": {
      "column": "10",
      "line": "9556",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@751988@macro@RCC_APB1LPENR_I2C1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C1LPEN",
    "location": {
      "column": "10",
      "line": "9557",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752057@macro@RCC_APB1LPENR_I2C2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C2LPEN",
    "location": {
      "column": "10",
      "line": "9558",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752126@macro@RCC_APB1LPENR_I2C3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_I2C3LPEN",
    "location": {
      "column": "10",
      "line": "9559",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_I2C3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752441@macro@RCC_APB1LPENR_CAN1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_CAN1LPEN",
    "location": {
      "column": "10",
      "line": "9563",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_CAN1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752510@macro@RCC_APB1LPENR_CAN2LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_CAN2LPEN",
    "location": {
      "column": "10",
      "line": "9564",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_CAN2LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752700@macro@RCC_APB1LPENR_PWRLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_PWRLPEN",
    "location": {
      "column": "10",
      "line": "9568",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_PWRLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752769@macro@RCC_APB1LPENR_DACLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_DACLPEN",
    "location": {
      "column": "10",
      "line": "9569",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_DACLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752838@macro@RCC_APB1LPENR_UART7LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART7LPEN",
    "location": {
      "column": "10",
      "line": "9570",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART7LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@752907@macro@RCC_APB1LPENR_UART8LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1LPENR_UART8LPEN",
    "location": {
      "column": "10",
      "line": "9571",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB1LPENR_UART8LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753060@macro@RCC_APB2LPENR_TIM1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM1LPEN",
    "location": {
      "column": "10",
      "line": "9574",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753129@macro@RCC_APB2LPENR_TIM8LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM8LPEN",
    "location": {
      "column": "10",
      "line": "9575",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM8LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753198@macro@RCC_APB2LPENR_USART1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART1LPEN",
    "location": {
      "column": "10",
      "line": "9576",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_USART1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753267@macro@RCC_APB2LPENR_USART6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_USART6LPEN",
    "location": {
      "column": "10",
      "line": "9577",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_USART6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753336@macro@RCC_APB2LPENR_UART9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_UART9LPEN",
    "location": {
      "column": "10",
      "line": "9578",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_UART9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753405@macro@RCC_APB2LPENR_UART10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_UART10LPEN",
    "location": {
      "column": "10",
      "line": "9579",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_UART10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753474@macro@RCC_APB2LPENR_ADC1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC1LPEN",
    "location": {
      "column": "10",
      "line": "9580",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753543@macro@RCC_APB2LPENR_ADC2PEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC2PEN",
    "location": {
      "column": "10",
      "line": "9581",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC2PEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753612@macro@RCC_APB2LPENR_ADC3LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_ADC3LPEN",
    "location": {
      "column": "10",
      "line": "9582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_ADC3LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753681@macro@RCC_APB2LPENR_SDIOLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SDIOLPEN",
    "location": {
      "column": "10",
      "line": "9583",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SDIOLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753750@macro@RCC_APB2LPENR_SPI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI1LPEN",
    "location": {
      "column": "10",
      "line": "9584",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753819@macro@RCC_APB2LPENR_SPI4LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI4LPEN",
    "location": {
      "column": "10",
      "line": "9585",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI4LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753888@macro@RCC_APB2LPENR_SYSCFGLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SYSCFGLPEN",
    "location": {
      "column": "10",
      "line": "9586",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SYSCFGLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@753957@macro@RCC_APB2LPENR_TIM9LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM9LPEN",
    "location": {
      "column": "10",
      "line": "9587",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM9LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754026@macro@RCC_APB2LPENR_TIM10LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM10LPEN",
    "location": {
      "column": "10",
      "line": "9588",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM10LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754095@macro@RCC_APB2LPENR_TIM11LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_TIM11LPEN",
    "location": {
      "column": "10",
      "line": "9589",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_TIM11LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754164@macro@RCC_APB2LPENR_SPI5LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI5LPEN",
    "location": {
      "column": "10",
      "line": "9590",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI5LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754233@macro@RCC_APB2LPENR_SPI6LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SPI6LPEN",
    "location": {
      "column": "10",
      "line": "9591",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SPI6LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754302@macro@RCC_APB2LPENR_SAI1LPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_SAI1LPEN",
    "location": {
      "column": "10",
      "line": "9592",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_SAI1LPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@754492@macro@RCC_APB2LPENR_LTDCLPEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2LPENR_LTDCLPEN",
    "location": {
      "column": "10",
      "line": "9596",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_APB2LPENR_LTDCLPEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755071@macro@RCC_BDCR_LSEON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEON",
    "location": {
      "column": "10",
      "line": "9608",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755140@macro@RCC_BDCR_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSERDY",
    "location": {
      "column": "10",
      "line": "9609",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755209@macro@RCC_BDCR_LSEBYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEBYP",
    "location": {
      "column": "10",
      "line": "9610",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEBYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755278@macro@RCC_BDCR_LSEMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_LSEMOD",
    "location": {
      "column": "10",
      "line": "9611",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_LSEMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755349@macro@RCC_BDCR_RTCSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL",
    "location": {
      "column": "10",
      "line": "9613",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755417@macro@RCC_BDCR_RTCSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_0",
    "location": {
      "column": "10",
      "line": "9614",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755485@macro@RCC_BDCR_RTCSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCSEL_1",
    "location": {
      "column": "10",
      "line": "9615",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755555@macro@RCC_BDCR_RTCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_RTCEN",
    "location": {
      "column": "10",
      "line": "9617",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_RTCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755624@macro@RCC_BDCR_BDRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_BDCR_BDRST",
    "location": {
      "column": "10",
      "line": "9618",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_BDCR_BDRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755777@macro@RCC_CSR_LSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSION",
    "location": {
      "column": "10",
      "line": "9621",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755846@macro@RCC_CSR_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LSIRDY",
    "location": {
      "column": "10",
      "line": "9622",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755915@macro@RCC_CSR_RMVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_RMVF",
    "location": {
      "column": "10",
      "line": "9623",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_RMVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@755984@macro@RCC_CSR_BORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_BORRSTF",
    "location": {
      "column": "10",
      "line": "9624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_BORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756053@macro@RCC_CSR_PADRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PADRSTF",
    "location": {
      "column": "10",
      "line": "9625",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_PADRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756122@macro@RCC_CSR_PORRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_PORRSTF",
    "location": {
      "column": "10",
      "line": "9626",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_PORRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756191@macro@RCC_CSR_SFTRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_SFTRSTF",
    "location": {
      "column": "10",
      "line": "9627",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_SFTRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756260@macro@RCC_CSR_WDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WDGRSTF",
    "location": {
      "column": "10",
      "line": "9628",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_WDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756329@macro@RCC_CSR_WWDGRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_WWDGRSTF",
    "location": {
      "column": "10",
      "line": "9629",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_WWDGRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756398@macro@RCC_CSR_LPWRRSTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_CSR_LPWRRSTF",
    "location": {
      "column": "10",
      "line": "9630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_CSR_LPWRRSTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756551@macro@RCC_SSCGR_MODPER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_MODPER",
    "location": {
      "column": "10",
      "line": "9633",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_MODPER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756620@macro@RCC_SSCGR_INCSTEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_INCSTEP",
    "location": {
      "column": "10",
      "line": "9634",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_INCSTEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756689@macro@RCC_SSCGR_SPREADSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SPREADSEL",
    "location": {
      "column": "10",
      "line": "9635",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_SPREADSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756758@macro@RCC_SSCGR_SSCGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SSCGR_SSCGEN",
    "location": {
      "column": "10",
      "line": "9636",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_SSCGR_SSCGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756911@macro@RCC_PLLI2SCFGR_PLLI2SM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM",
    "location": {
      "column": "10",
      "line": "9639",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@756980@macro@RCC_PLLI2SCFGR_PLLI2SM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "location": {
      "column": "10",
      "line": "9640",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757049@macro@RCC_PLLI2SCFGR_PLLI2SM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "location": {
      "column": "10",
      "line": "9641",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757118@macro@RCC_PLLI2SCFGR_PLLI2SM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "location": {
      "column": "10",
      "line": "9642",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757187@macro@RCC_PLLI2SCFGR_PLLI2SM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "location": {
      "column": "10",
      "line": "9643",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757256@macro@RCC_PLLI2SCFGR_PLLI2SM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "location": {
      "column": "10",
      "line": "9644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757325@macro@RCC_PLLI2SCFGR_PLLI2SM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "location": {
      "column": "10",
      "line": "9645",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757396@macro@RCC_PLLI2SCFGR_PLLI2SN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN",
    "location": {
      "column": "10",
      "line": "9647",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757465@macro@RCC_PLLI2SCFGR_PLLI2SN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "location": {
      "column": "10",
      "line": "9648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757534@macro@RCC_PLLI2SCFGR_PLLI2SN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "location": {
      "column": "10",
      "line": "9649",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757603@macro@RCC_PLLI2SCFGR_PLLI2SN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "location": {
      "column": "10",
      "line": "9650",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757672@macro@RCC_PLLI2SCFGR_PLLI2SN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "location": {
      "column": "10",
      "line": "9651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757741@macro@RCC_PLLI2SCFGR_PLLI2SN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "location": {
      "column": "10",
      "line": "9652",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757810@macro@RCC_PLLI2SCFGR_PLLI2SN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "location": {
      "column": "10",
      "line": "9653",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757879@macro@RCC_PLLI2SCFGR_PLLI2SN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "location": {
      "column": "10",
      "line": "9654",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@757948@macro@RCC_PLLI2SCFGR_PLLI2SN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "location": {
      "column": "10",
      "line": "9655",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758017@macro@RCC_PLLI2SCFGR_PLLI2SN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "location": {
      "column": "10",
      "line": "9656",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758519@macro@RCC_PLLI2SCFGR_PLLI2SQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ",
    "location": {
      "column": "10",
      "line": "9668",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758588@macro@RCC_PLLI2SCFGR_PLLI2SQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_0",
    "location": {
      "column": "10",
      "line": "9669",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758657@macro@RCC_PLLI2SCFGR_PLLI2SQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_1",
    "location": {
      "column": "10",
      "line": "9670",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758726@macro@RCC_PLLI2SCFGR_PLLI2SQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_2",
    "location": {
      "column": "10",
      "line": "9671",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758795@macro@RCC_PLLI2SCFGR_PLLI2SQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SQ_3",
    "location": {
      "column": "10",
      "line": "9672",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758866@macro@RCC_PLLI2SCFGR_PLLI2SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR",
    "location": {
      "column": "10",
      "line": "9674",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@758935@macro@RCC_PLLI2SCFGR_PLLI2SR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "location": {
      "column": "10",
      "line": "9675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759004@macro@RCC_PLLI2SCFGR_PLLI2SR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "location": {
      "column": "10",
      "line": "9676",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759073@macro@RCC_PLLI2SCFGR_PLLI2SR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "location": {
      "column": "10",
      "line": "9677",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLI2SCFGR_PLLI2SR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759763@macro@RCC_PLLSAICFGR_PLLSAIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN",
    "location": {
      "column": "10",
      "line": "9690",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759832@macro@RCC_PLLSAICFGR_PLLSAIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_0",
    "location": {
      "column": "10",
      "line": "9691",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759901@macro@RCC_PLLSAICFGR_PLLSAIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_1",
    "location": {
      "column": "10",
      "line": "9692",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@759970@macro@RCC_PLLSAICFGR_PLLSAIN_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_2",
    "location": {
      "column": "10",
      "line": "9693",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760039@macro@RCC_PLLSAICFGR_PLLSAIN_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_3",
    "location": {
      "column": "10",
      "line": "9694",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760108@macro@RCC_PLLSAICFGR_PLLSAIN_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_4",
    "location": {
      "column": "10",
      "line": "9695",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760177@macro@RCC_PLLSAICFGR_PLLSAIN_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_5",
    "location": {
      "column": "10",
      "line": "9696",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760246@macro@RCC_PLLSAICFGR_PLLSAIN_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_6",
    "location": {
      "column": "10",
      "line": "9697",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760315@macro@RCC_PLLSAICFGR_PLLSAIN_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_7",
    "location": {
      "column": "10",
      "line": "9698",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760384@macro@RCC_PLLSAICFGR_PLLSAIN_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIN_8",
    "location": {
      "column": "10",
      "line": "9699",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIN_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760765@macro@RCC_PLLSAICFGR_PLLSAIQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ",
    "location": {
      "column": "10",
      "line": "9707",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760834@macro@RCC_PLLSAICFGR_PLLSAIQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_0",
    "location": {
      "column": "10",
      "line": "9708",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760903@macro@RCC_PLLSAICFGR_PLLSAIQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_1",
    "location": {
      "column": "10",
      "line": "9709",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@760972@macro@RCC_PLLSAICFGR_PLLSAIQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_2",
    "location": {
      "column": "10",
      "line": "9710",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761041@macro@RCC_PLLSAICFGR_PLLSAIQ_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIQ_3",
    "location": {
      "column": "10",
      "line": "9711",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIQ_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761112@macro@RCC_PLLSAICFGR_PLLSAIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR",
    "location": {
      "column": "10",
      "line": "9713",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761181@macro@RCC_PLLSAICFGR_PLLSAIR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_0",
    "location": {
      "column": "10",
      "line": "9714",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761250@macro@RCC_PLLSAICFGR_PLLSAIR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_1",
    "location": {
      "column": "10",
      "line": "9715",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761319@macro@RCC_PLLSAICFGR_PLLSAIR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAICFGR_PLLSAIR_2",
    "location": {
      "column": "10",
      "line": "9716",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_PLLSAICFGR_PLLSAIR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761472@macro@RCC_DCKCFGR_PLLI2SDIVQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLI2SDIVQ",
    "location": {
      "column": "10",
      "line": "9719",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLI2SDIVQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761541@macro@RCC_DCKCFGR_PLLSAIDIVQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLSAIDIVQ",
    "location": {
      "column": "10",
      "line": "9720",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLSAIDIVQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@761610@macro@RCC_DCKCFGR_PLLSAIDIVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_PLLSAIDIVR",
    "location": {
      "column": "10",
      "line": "9721",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_PLLSAIDIVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@762881@macro@RCC_DCKCFGR_SAI1ASRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC",
    "location": {
      "column": "10",
      "line": "9745",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@762950@macro@RCC_DCKCFGR_SAI1ASRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC_0",
    "location": {
      "column": "10",
      "line": "9746",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763019@macro@RCC_DCKCFGR_SAI1ASRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1ASRC_1",
    "location": {
      "column": "10",
      "line": "9747",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1ASRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763349@macro@RCC_DCKCFGR_SAI1BSRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC",
    "location": {
      "column": "10",
      "line": "9754",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763418@macro@RCC_DCKCFGR_SAI1BSRC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC_0",
    "location": {
      "column": "10",
      "line": "9755",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763487@macro@RCC_DCKCFGR_SAI1BSRC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_SAI1BSRC_1",
    "location": {
      "column": "10",
      "line": "9756",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_SAI1BSRC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@763817@macro@RCC_DCKCFGR_TIMPRE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_DCKCFGR_TIMPRE",
    "location": {
      "column": "10",
      "line": "9763",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RCC_DCKCFGR_TIMPRE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767632@macro@RNG_CR_RNGEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_CR_RNGEN",
    "location": {
      "column": "9",
      "line": "9828",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_CR_RNGEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767701@macro@RNG_CR_IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_CR_IE",
    "location": {
      "column": "9",
      "line": "9829",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_CR_IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767854@macro@RNG_SR_DRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_DRDY",
    "location": {
      "column": "9",
      "line": "9832",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_SR_DRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767923@macro@RNG_SR_CECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_CECS",
    "location": {
      "column": "9",
      "line": "9833",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_SR_CECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@767992@macro@RNG_SR_SECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_SECS",
    "location": {
      "column": "9",
      "line": "9834",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_SR_SECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768061@macro@RNG_SR_CEIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_CEIS",
    "location": {
      "column": "9",
      "line": "9835",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_SR_CEIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768130@macro@RNG_SR_SEIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_SR_SEIS",
    "location": {
      "column": "9",
      "line": "9836",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RNG_SR_SEIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768693@macro@RTC_TR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_PM",
    "location": {
      "column": "9",
      "line": "9844",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768762@macro@RTC_TR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT",
    "location": {
      "column": "9",
      "line": "9845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768831@macro@RTC_TR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_0",
    "location": {
      "column": "9",
      "line": "9846",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768900@macro@RTC_TR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HT_1",
    "location": {
      "column": "9",
      "line": "9847",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@768969@macro@RTC_TR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU",
    "location": {
      "column": "9",
      "line": "9848",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769038@macro@RTC_TR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_0",
    "location": {
      "column": "9",
      "line": "9849",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769107@macro@RTC_TR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_1",
    "location": {
      "column": "9",
      "line": "9850",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769176@macro@RTC_TR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_2",
    "location": {
      "column": "9",
      "line": "9851",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769245@macro@RTC_TR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_HU_3",
    "location": {
      "column": "9",
      "line": "9852",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769314@macro@RTC_TR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT",
    "location": {
      "column": "9",
      "line": "9853",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769383@macro@RTC_TR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_0",
    "location": {
      "column": "9",
      "line": "9854",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769452@macro@RTC_TR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_1",
    "location": {
      "column": "9",
      "line": "9855",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769521@macro@RTC_TR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNT_2",
    "location": {
      "column": "9",
      "line": "9856",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769590@macro@RTC_TR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU",
    "location": {
      "column": "9",
      "line": "9857",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769659@macro@RTC_TR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_0",
    "location": {
      "column": "9",
      "line": "9858",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769728@macro@RTC_TR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_1",
    "location": {
      "column": "9",
      "line": "9859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769797@macro@RTC_TR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_2",
    "location": {
      "column": "9",
      "line": "9860",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769866@macro@RTC_TR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_MNU_3",
    "location": {
      "column": "9",
      "line": "9861",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@769935@macro@RTC_TR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST",
    "location": {
      "column": "9",
      "line": "9862",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770004@macro@RTC_TR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_0",
    "location": {
      "column": "9",
      "line": "9863",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770073@macro@RTC_TR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_1",
    "location": {
      "column": "9",
      "line": "9864",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770142@macro@RTC_TR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_ST_2",
    "location": {
      "column": "9",
      "line": "9865",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770211@macro@RTC_TR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU",
    "location": {
      "column": "9",
      "line": "9866",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770280@macro@RTC_TR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_0",
    "location": {
      "column": "9",
      "line": "9867",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770349@macro@RTC_TR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_1",
    "location": {
      "column": "9",
      "line": "9868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770418@macro@RTC_TR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_2",
    "location": {
      "column": "9",
      "line": "9869",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770487@macro@RTC_TR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TR_SU_3",
    "location": {
      "column": "9",
      "line": "9870",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770640@macro@RTC_DR_YT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT",
    "location": {
      "column": "9",
      "line": "9873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770709@macro@RTC_DR_YT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_0",
    "location": {
      "column": "9",
      "line": "9874",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770778@macro@RTC_DR_YT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_1",
    "location": {
      "column": "9",
      "line": "9875",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770847@macro@RTC_DR_YT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_2",
    "location": {
      "column": "9",
      "line": "9876",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770916@macro@RTC_DR_YT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YT_3",
    "location": {
      "column": "9",
      "line": "9877",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@770985@macro@RTC_DR_YU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU",
    "location": {
      "column": "9",
      "line": "9878",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771054@macro@RTC_DR_YU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_0",
    "location": {
      "column": "9",
      "line": "9879",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771123@macro@RTC_DR_YU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_1",
    "location": {
      "column": "9",
      "line": "9880",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771192@macro@RTC_DR_YU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_2",
    "location": {
      "column": "9",
      "line": "9881",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771261@macro@RTC_DR_YU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_YU_3",
    "location": {
      "column": "9",
      "line": "9882",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_YU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771330@macro@RTC_DR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU",
    "location": {
      "column": "9",
      "line": "9883",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771399@macro@RTC_DR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_0",
    "location": {
      "column": "9",
      "line": "9884",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771468@macro@RTC_DR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_1",
    "location": {
      "column": "9",
      "line": "9885",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771537@macro@RTC_DR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_WDU_2",
    "location": {
      "column": "9",
      "line": "9886",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771606@macro@RTC_DR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MT",
    "location": {
      "column": "9",
      "line": "9887",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771675@macro@RTC_DR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU",
    "location": {
      "column": "9",
      "line": "9888",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771744@macro@RTC_DR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_0",
    "location": {
      "column": "9",
      "line": "9889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771813@macro@RTC_DR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_1",
    "location": {
      "column": "9",
      "line": "9890",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771882@macro@RTC_DR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_2",
    "location": {
      "column": "9",
      "line": "9891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@771951@macro@RTC_DR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_MU_3",
    "location": {
      "column": "9",
      "line": "9892",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772020@macro@RTC_DR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT",
    "location": {
      "column": "9",
      "line": "9893",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772089@macro@RTC_DR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_0",
    "location": {
      "column": "9",
      "line": "9894",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772158@macro@RTC_DR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DT_1",
    "location": {
      "column": "9",
      "line": "9895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772227@macro@RTC_DR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU",
    "location": {
      "column": "9",
      "line": "9896",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772296@macro@RTC_DR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_0",
    "location": {
      "column": "9",
      "line": "9897",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772365@macro@RTC_DR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_1",
    "location": {
      "column": "9",
      "line": "9898",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772434@macro@RTC_DR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_2",
    "location": {
      "column": "9",
      "line": "9899",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772503@macro@RTC_DR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DR_DU_3",
    "location": {
      "column": "9",
      "line": "9900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_DR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772656@macro@RTC_CR_COE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COE",
    "location": {
      "column": "9",
      "line": "9903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_COE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772725@macro@RTC_CR_OSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL",
    "location": {
      "column": "9",
      "line": "9904",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772794@macro@RTC_CR_OSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_0",
    "location": {
      "column": "9",
      "line": "9905",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772863@macro@RTC_CR_OSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_OSEL_1",
    "location": {
      "column": "9",
      "line": "9906",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_OSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@772932@macro@RTC_CR_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_POL",
    "location": {
      "column": "9",
      "line": "9907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773001@macro@RTC_CR_COSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_COSEL",
    "location": {
      "column": "9",
      "line": "9908",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_COSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773070@macro@RTC_CR_BCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BCK",
    "location": {
      "column": "9",
      "line": "9909",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_BCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773139@macro@RTC_CR_SUB1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_SUB1H",
    "location": {
      "column": "9",
      "line": "9910",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_SUB1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773208@macro@RTC_CR_ADD1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ADD1H",
    "location": {
      "column": "9",
      "line": "9911",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_ADD1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773277@macro@RTC_CR_TSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSIE",
    "location": {
      "column": "9",
      "line": "9912",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773346@macro@RTC_CR_WUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTIE",
    "location": {
      "column": "9",
      "line": "9913",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773415@macro@RTC_CR_ALRBIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBIE",
    "location": {
      "column": "9",
      "line": "9914",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRBIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773484@macro@RTC_CR_ALRAIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAIE",
    "location": {
      "column": "9",
      "line": "9915",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRAIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773553@macro@RTC_CR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSE",
    "location": {
      "column": "9",
      "line": "9916",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773622@macro@RTC_CR_WUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUTE",
    "location": {
      "column": "9",
      "line": "9917",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773691@macro@RTC_CR_ALRBE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRBE",
    "location": {
      "column": "9",
      "line": "9918",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRBE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773760@macro@RTC_CR_ALRAE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_ALRAE",
    "location": {
      "column": "9",
      "line": "9919",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_ALRAE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773829@macro@RTC_CR_DCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_DCE",
    "location": {
      "column": "9",
      "line": "9920",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_DCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773898@macro@RTC_CR_FMT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_FMT",
    "location": {
      "column": "9",
      "line": "9921",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_FMT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@773967@macro@RTC_CR_BYPSHAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_BYPSHAD",
    "location": {
      "column": "9",
      "line": "9922",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_BYPSHAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774036@macro@RTC_CR_REFCKON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_REFCKON",
    "location": {
      "column": "9",
      "line": "9923",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_REFCKON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774105@macro@RTC_CR_TSEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_TSEDGE",
    "location": {
      "column": "9",
      "line": "9924",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_TSEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774174@macro@RTC_CR_WUCKSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL",
    "location": {
      "column": "9",
      "line": "9925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774243@macro@RTC_CR_WUCKSEL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_0",
    "location": {
      "column": "9",
      "line": "9926",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774312@macro@RTC_CR_WUCKSEL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_1",
    "location": {
      "column": "9",
      "line": "9927",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774381@macro@RTC_CR_WUCKSEL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CR_WUCKSEL_2",
    "location": {
      "column": "9",
      "line": "9928",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CR_WUCKSEL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774534@macro@RTC_ISR_RECALPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RECALPF",
    "location": {
      "column": "9",
      "line": "9931",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_RECALPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774603@macro@RTC_ISR_TAMP1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP1F",
    "location": {
      "column": "9",
      "line": "9932",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TAMP1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774672@macro@RTC_ISR_TAMP2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TAMP2F",
    "location": {
      "column": "9",
      "line": "9933",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TAMP2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774741@macro@RTC_ISR_TSOVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSOVF",
    "location": {
      "column": "9",
      "line": "9934",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TSOVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774810@macro@RTC_ISR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_TSF",
    "location": {
      "column": "9",
      "line": "9935",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774879@macro@RTC_ISR_WUTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTF",
    "location": {
      "column": "9",
      "line": "9936",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_WUTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@774948@macro@RTC_ISR_ALRBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBF",
    "location": {
      "column": "9",
      "line": "9937",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775017@macro@RTC_ISR_ALRAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAF",
    "location": {
      "column": "9",
      "line": "9938",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775086@macro@RTC_ISR_INIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INIT",
    "location": {
      "column": "9",
      "line": "9939",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775155@macro@RTC_ISR_INITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITF",
    "location": {
      "column": "9",
      "line": "9940",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775224@macro@RTC_ISR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_RSF",
    "location": {
      "column": "9",
      "line": "9941",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775293@macro@RTC_ISR_INITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_INITS",
    "location": {
      "column": "9",
      "line": "9942",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_INITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775362@macro@RTC_ISR_SHPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_SHPF",
    "location": {
      "column": "9",
      "line": "9943",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_SHPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775431@macro@RTC_ISR_WUTWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_WUTWF",
    "location": {
      "column": "9",
      "line": "9944",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_WUTWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775500@macro@RTC_ISR_ALRBWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRBWF",
    "location": {
      "column": "9",
      "line": "9945",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRBWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775569@macro@RTC_ISR_ALRAWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ISR_ALRAWF",
    "location": {
      "column": "9",
      "line": "9946",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ISR_ALRAWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775722@macro@RTC_PRER_PREDIV_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_A",
    "location": {
      "column": "9",
      "line": "9949",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_PRER_PREDIV_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775791@macro@RTC_PRER_PREDIV_S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_PRER_PREDIV_S",
    "location": {
      "column": "9",
      "line": "9950",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_PRER_PREDIV_S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@775944@macro@RTC_WUTR_WUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WUTR_WUT",
    "location": {
      "column": "9",
      "line": "9953",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_WUTR_WUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776097@macro@RTC_CALIBR_DCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DCS",
    "location": {
      "column": "9",
      "line": "9956",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALIBR_DCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776166@macro@RTC_CALIBR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALIBR_DC",
    "location": {
      "column": "9",
      "line": "9957",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALIBR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776319@macro@RTC_ALRMAR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK4",
    "location": {
      "column": "9",
      "line": "9960",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776388@macro@RTC_ALRMAR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_WDSEL",
    "location": {
      "column": "9",
      "line": "9961",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776457@macro@RTC_ALRMAR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT",
    "location": {
      "column": "9",
      "line": "9962",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776526@macro@RTC_ALRMAR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_0",
    "location": {
      "column": "9",
      "line": "9963",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776595@macro@RTC_ALRMAR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DT_1",
    "location": {
      "column": "9",
      "line": "9964",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776664@macro@RTC_ALRMAR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU",
    "location": {
      "column": "9",
      "line": "9965",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776733@macro@RTC_ALRMAR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_0",
    "location": {
      "column": "9",
      "line": "9966",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776802@macro@RTC_ALRMAR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_1",
    "location": {
      "column": "9",
      "line": "9967",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776871@macro@RTC_ALRMAR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_2",
    "location": {
      "column": "9",
      "line": "9968",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@776940@macro@RTC_ALRMAR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_DU_3",
    "location": {
      "column": "9",
      "line": "9969",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777009@macro@RTC_ALRMAR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK3",
    "location": {
      "column": "9",
      "line": "9970",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777078@macro@RTC_ALRMAR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_PM",
    "location": {
      "column": "9",
      "line": "9971",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777147@macro@RTC_ALRMAR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT",
    "location": {
      "column": "9",
      "line": "9972",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777216@macro@RTC_ALRMAR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_0",
    "location": {
      "column": "9",
      "line": "9973",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777285@macro@RTC_ALRMAR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HT_1",
    "location": {
      "column": "9",
      "line": "9974",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777354@macro@RTC_ALRMAR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU",
    "location": {
      "column": "9",
      "line": "9975",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777423@macro@RTC_ALRMAR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_0",
    "location": {
      "column": "9",
      "line": "9976",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777492@macro@RTC_ALRMAR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_1",
    "location": {
      "column": "9",
      "line": "9977",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777561@macro@RTC_ALRMAR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_2",
    "location": {
      "column": "9",
      "line": "9978",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777630@macro@RTC_ALRMAR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_HU_3",
    "location": {
      "column": "9",
      "line": "9979",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777699@macro@RTC_ALRMAR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK2",
    "location": {
      "column": "9",
      "line": "9980",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777768@macro@RTC_ALRMAR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT",
    "location": {
      "column": "9",
      "line": "9981",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777837@macro@RTC_ALRMAR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_0",
    "location": {
      "column": "9",
      "line": "9982",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777906@macro@RTC_ALRMAR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_1",
    "location": {
      "column": "9",
      "line": "9983",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@777975@macro@RTC_ALRMAR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNT_2",
    "location": {
      "column": "9",
      "line": "9984",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778044@macro@RTC_ALRMAR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU",
    "location": {
      "column": "9",
      "line": "9985",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778113@macro@RTC_ALRMAR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_0",
    "location": {
      "column": "9",
      "line": "9986",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778182@macro@RTC_ALRMAR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_1",
    "location": {
      "column": "9",
      "line": "9987",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778251@macro@RTC_ALRMAR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_2",
    "location": {
      "column": "9",
      "line": "9988",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778320@macro@RTC_ALRMAR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MNU_3",
    "location": {
      "column": "9",
      "line": "9989",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778389@macro@RTC_ALRMAR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_MSK1",
    "location": {
      "column": "9",
      "line": "9990",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778458@macro@RTC_ALRMAR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST",
    "location": {
      "column": "9",
      "line": "9991",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778527@macro@RTC_ALRMAR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_0",
    "location": {
      "column": "9",
      "line": "9992",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778596@macro@RTC_ALRMAR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_1",
    "location": {
      "column": "9",
      "line": "9993",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778665@macro@RTC_ALRMAR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_ST_2",
    "location": {
      "column": "9",
      "line": "9994",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778734@macro@RTC_ALRMAR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU",
    "location": {
      "column": "9",
      "line": "9995",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778803@macro@RTC_ALRMAR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_0",
    "location": {
      "column": "9",
      "line": "9996",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778872@macro@RTC_ALRMAR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_1",
    "location": {
      "column": "9",
      "line": "9997",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@778941@macro@RTC_ALRMAR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_2",
    "location": {
      "column": "9",
      "line": "9998",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779010@macro@RTC_ALRMAR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMAR_SU_3",
    "location": {
      "column": "9",
      "line": "9999",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMAR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779163@macro@RTC_ALRMBR_MSK4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK4",
    "location": {
      "column": "9",
      "line": "10002",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779232@macro@RTC_ALRMBR_WDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_WDSEL",
    "location": {
      "column": "9",
      "line": "10003",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_WDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779301@macro@RTC_ALRMBR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT",
    "location": {
      "column": "9",
      "line": "10004",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779370@macro@RTC_ALRMBR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_0",
    "location": {
      "column": "9",
      "line": "10005",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779439@macro@RTC_ALRMBR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DT_1",
    "location": {
      "column": "9",
      "line": "10006",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779508@macro@RTC_ALRMBR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU",
    "location": {
      "column": "9",
      "line": "10007",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779577@macro@RTC_ALRMBR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_0",
    "location": {
      "column": "9",
      "line": "10008",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779646@macro@RTC_ALRMBR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_1",
    "location": {
      "column": "9",
      "line": "10009",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779715@macro@RTC_ALRMBR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_2",
    "location": {
      "column": "9",
      "line": "10010",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779784@macro@RTC_ALRMBR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_DU_3",
    "location": {
      "column": "9",
      "line": "10011",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779853@macro@RTC_ALRMBR_MSK3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK3",
    "location": {
      "column": "9",
      "line": "10012",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779922@macro@RTC_ALRMBR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_PM",
    "location": {
      "column": "9",
      "line": "10013",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@779991@macro@RTC_ALRMBR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT",
    "location": {
      "column": "9",
      "line": "10014",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780060@macro@RTC_ALRMBR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_0",
    "location": {
      "column": "9",
      "line": "10015",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780129@macro@RTC_ALRMBR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HT_1",
    "location": {
      "column": "9",
      "line": "10016",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780198@macro@RTC_ALRMBR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU",
    "location": {
      "column": "9",
      "line": "10017",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780267@macro@RTC_ALRMBR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_0",
    "location": {
      "column": "9",
      "line": "10018",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780336@macro@RTC_ALRMBR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_1",
    "location": {
      "column": "9",
      "line": "10019",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780405@macro@RTC_ALRMBR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_2",
    "location": {
      "column": "9",
      "line": "10020",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780474@macro@RTC_ALRMBR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_HU_3",
    "location": {
      "column": "9",
      "line": "10021",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780543@macro@RTC_ALRMBR_MSK2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK2",
    "location": {
      "column": "9",
      "line": "10022",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780612@macro@RTC_ALRMBR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT",
    "location": {
      "column": "9",
      "line": "10023",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780681@macro@RTC_ALRMBR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_0",
    "location": {
      "column": "9",
      "line": "10024",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780750@macro@RTC_ALRMBR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_1",
    "location": {
      "column": "9",
      "line": "10025",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780819@macro@RTC_ALRMBR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNT_2",
    "location": {
      "column": "9",
      "line": "10026",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780888@macro@RTC_ALRMBR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU",
    "location": {
      "column": "9",
      "line": "10027",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@780957@macro@RTC_ALRMBR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_0",
    "location": {
      "column": "9",
      "line": "10028",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781026@macro@RTC_ALRMBR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_1",
    "location": {
      "column": "9",
      "line": "10029",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781095@macro@RTC_ALRMBR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_2",
    "location": {
      "column": "9",
      "line": "10030",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781164@macro@RTC_ALRMBR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MNU_3",
    "location": {
      "column": "9",
      "line": "10031",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781233@macro@RTC_ALRMBR_MSK1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_MSK1",
    "location": {
      "column": "9",
      "line": "10032",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_MSK1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781302@macro@RTC_ALRMBR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST",
    "location": {
      "column": "9",
      "line": "10033",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781371@macro@RTC_ALRMBR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_0",
    "location": {
      "column": "9",
      "line": "10034",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781440@macro@RTC_ALRMBR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_1",
    "location": {
      "column": "9",
      "line": "10035",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781509@macro@RTC_ALRMBR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_ST_2",
    "location": {
      "column": "9",
      "line": "10036",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781578@macro@RTC_ALRMBR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU",
    "location": {
      "column": "9",
      "line": "10037",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781647@macro@RTC_ALRMBR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_0",
    "location": {
      "column": "9",
      "line": "10038",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781716@macro@RTC_ALRMBR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_1",
    "location": {
      "column": "9",
      "line": "10039",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781785@macro@RTC_ALRMBR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_2",
    "location": {
      "column": "9",
      "line": "10040",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@781854@macro@RTC_ALRMBR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBR_SU_3",
    "location": {
      "column": "9",
      "line": "10041",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782007@macro@RTC_WPR_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WPR_KEY",
    "location": {
      "column": "9",
      "line": "10044",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_WPR_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782160@macro@RTC_SSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SSR_SS",
    "location": {
      "column": "9",
      "line": "10047",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_SSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782313@macro@RTC_SHIFTR_SUBFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_SUBFS",
    "location": {
      "column": "9",
      "line": "10050",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_SHIFTR_SUBFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782382@macro@RTC_SHIFTR_ADD1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SHIFTR_ADD1S",
    "location": {
      "column": "9",
      "line": "10051",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_SHIFTR_ADD1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782535@macro@RTC_TSTR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_PM",
    "location": {
      "column": "9",
      "line": "10054",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782604@macro@RTC_TSTR_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT",
    "location": {
      "column": "9",
      "line": "10055",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782673@macro@RTC_TSTR_HT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_0",
    "location": {
      "column": "9",
      "line": "10056",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782742@macro@RTC_TSTR_HT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HT_1",
    "location": {
      "column": "9",
      "line": "10057",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782811@macro@RTC_TSTR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU",
    "location": {
      "column": "9",
      "line": "10058",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782880@macro@RTC_TSTR_HU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_0",
    "location": {
      "column": "9",
      "line": "10059",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@782949@macro@RTC_TSTR_HU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_1",
    "location": {
      "column": "9",
      "line": "10060",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783018@macro@RTC_TSTR_HU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_2",
    "location": {
      "column": "9",
      "line": "10061",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783087@macro@RTC_TSTR_HU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_HU_3",
    "location": {
      "column": "9",
      "line": "10062",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_HU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783156@macro@RTC_TSTR_MNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT",
    "location": {
      "column": "9",
      "line": "10063",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783225@macro@RTC_TSTR_MNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_0",
    "location": {
      "column": "9",
      "line": "10064",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783294@macro@RTC_TSTR_MNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_1",
    "location": {
      "column": "9",
      "line": "10065",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783363@macro@RTC_TSTR_MNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNT_2",
    "location": {
      "column": "9",
      "line": "10066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783432@macro@RTC_TSTR_MNU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU",
    "location": {
      "column": "9",
      "line": "10067",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783501@macro@RTC_TSTR_MNU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_0",
    "location": {
      "column": "9",
      "line": "10068",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783570@macro@RTC_TSTR_MNU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_1",
    "location": {
      "column": "9",
      "line": "10069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783639@macro@RTC_TSTR_MNU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_2",
    "location": {
      "column": "9",
      "line": "10070",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783708@macro@RTC_TSTR_MNU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_MNU_3",
    "location": {
      "column": "9",
      "line": "10071",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_MNU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783777@macro@RTC_TSTR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST",
    "location": {
      "column": "9",
      "line": "10072",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783846@macro@RTC_TSTR_ST_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_0",
    "location": {
      "column": "9",
      "line": "10073",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783915@macro@RTC_TSTR_ST_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_1",
    "location": {
      "column": "9",
      "line": "10074",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@783984@macro@RTC_TSTR_ST_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_ST_2",
    "location": {
      "column": "9",
      "line": "10075",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_ST_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784053@macro@RTC_TSTR_SU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU",
    "location": {
      "column": "9",
      "line": "10076",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784122@macro@RTC_TSTR_SU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_0",
    "location": {
      "column": "9",
      "line": "10077",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784191@macro@RTC_TSTR_SU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_1",
    "location": {
      "column": "9",
      "line": "10078",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784260@macro@RTC_TSTR_SU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_2",
    "location": {
      "column": "9",
      "line": "10079",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784329@macro@RTC_TSTR_SU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSTR_SU_3",
    "location": {
      "column": "9",
      "line": "10080",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSTR_SU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784482@macro@RTC_TSDR_WDU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU",
    "location": {
      "column": "9",
      "line": "10083",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784551@macro@RTC_TSDR_WDU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_0",
    "location": {
      "column": "9",
      "line": "10084",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784620@macro@RTC_TSDR_WDU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_1",
    "location": {
      "column": "9",
      "line": "10085",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784689@macro@RTC_TSDR_WDU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_WDU_2",
    "location": {
      "column": "9",
      "line": "10086",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_WDU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784758@macro@RTC_TSDR_MT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MT",
    "location": {
      "column": "9",
      "line": "10087",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784827@macro@RTC_TSDR_MU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU",
    "location": {
      "column": "9",
      "line": "10088",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784896@macro@RTC_TSDR_MU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_0",
    "location": {
      "column": "9",
      "line": "10089",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@784965@macro@RTC_TSDR_MU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_1",
    "location": {
      "column": "9",
      "line": "10090",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785034@macro@RTC_TSDR_MU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_2",
    "location": {
      "column": "9",
      "line": "10091",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785103@macro@RTC_TSDR_MU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_MU_3",
    "location": {
      "column": "9",
      "line": "10092",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_MU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785172@macro@RTC_TSDR_DT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT",
    "location": {
      "column": "9",
      "line": "10093",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785241@macro@RTC_TSDR_DT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_0",
    "location": {
      "column": "9",
      "line": "10094",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785310@macro@RTC_TSDR_DT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DT_1",
    "location": {
      "column": "9",
      "line": "10095",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785379@macro@RTC_TSDR_DU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU",
    "location": {
      "column": "9",
      "line": "10096",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785448@macro@RTC_TSDR_DU_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_0",
    "location": {
      "column": "9",
      "line": "10097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785517@macro@RTC_TSDR_DU_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_1",
    "location": {
      "column": "9",
      "line": "10098",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785586@macro@RTC_TSDR_DU_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_2",
    "location": {
      "column": "9",
      "line": "10099",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785655@macro@RTC_TSDR_DU_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSDR_DU_3",
    "location": {
      "column": "9",
      "line": "10100",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSDR_DU_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785808@macro@RTC_TSSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TSSSR_SS",
    "location": {
      "column": "9",
      "line": "10103",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TSSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@785960@macro@RTC_CALR_CALP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALP",
    "location": {
      "column": "9",
      "line": "10106",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786029@macro@RTC_CALR_CALW8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW8",
    "location": {
      "column": "9",
      "line": "10107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALW8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786098@macro@RTC_CALR_CALW16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALW16",
    "location": {
      "column": "9",
      "line": "10108",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALW16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786167@macro@RTC_CALR_CALM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM",
    "location": {
      "column": "9",
      "line": "10109",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786236@macro@RTC_CALR_CALM_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_0",
    "location": {
      "column": "9",
      "line": "10110",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786305@macro@RTC_CALR_CALM_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_1",
    "location": {
      "column": "9",
      "line": "10111",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786374@macro@RTC_CALR_CALM_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_2",
    "location": {
      "column": "9",
      "line": "10112",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786443@macro@RTC_CALR_CALM_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_3",
    "location": {
      "column": "9",
      "line": "10113",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786512@macro@RTC_CALR_CALM_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_4",
    "location": {
      "column": "9",
      "line": "10114",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786581@macro@RTC_CALR_CALM_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_5",
    "location": {
      "column": "9",
      "line": "10115",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786650@macro@RTC_CALR_CALM_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_6",
    "location": {
      "column": "9",
      "line": "10116",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786719@macro@RTC_CALR_CALM_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_7",
    "location": {
      "column": "9",
      "line": "10117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786788@macro@RTC_CALR_CALM_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CALR_CALM_8",
    "location": {
      "column": "9",
      "line": "10118",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_CALR_CALM_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@786941@macro@RTC_TAFCR_ALARMOUTTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_ALARMOUTTYPE",
    "location": {
      "column": "9",
      "line": "10121",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_ALARMOUTTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787010@macro@RTC_TAFCR_TSINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TSINSEL",
    "location": {
      "column": "9",
      "line": "10122",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TSINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787079@macro@RTC_TAFCR_TAMPINSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPINSEL",
    "location": {
      "column": "9",
      "line": "10123",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPINSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787148@macro@RTC_TAFCR_TAMPPUDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPUDIS",
    "location": {
      "column": "9",
      "line": "10124",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPUDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787217@macro@RTC_TAFCR_TAMPPRCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH",
    "location": {
      "column": "9",
      "line": "10125",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787286@macro@RTC_TAFCR_TAMPPRCH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_0",
    "location": {
      "column": "9",
      "line": "10126",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787355@macro@RTC_TAFCR_TAMPPRCH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPPRCH_1",
    "location": {
      "column": "9",
      "line": "10127",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPPRCH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787424@macro@RTC_TAFCR_TAMPFLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT",
    "location": {
      "column": "9",
      "line": "10128",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787493@macro@RTC_TAFCR_TAMPFLT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_0",
    "location": {
      "column": "9",
      "line": "10129",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787562@macro@RTC_TAFCR_TAMPFLT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFLT_1",
    "location": {
      "column": "9",
      "line": "10130",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFLT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787631@macro@RTC_TAFCR_TAMPFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ",
    "location": {
      "column": "9",
      "line": "10131",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787700@macro@RTC_TAFCR_TAMPFREQ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_0",
    "location": {
      "column": "9",
      "line": "10132",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787769@macro@RTC_TAFCR_TAMPFREQ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_1",
    "location": {
      "column": "9",
      "line": "10133",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787838@macro@RTC_TAFCR_TAMPFREQ_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPFREQ_2",
    "location": {
      "column": "9",
      "line": "10134",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPFREQ_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787907@macro@RTC_TAFCR_TAMPTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPTS",
    "location": {
      "column": "9",
      "line": "10135",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@787976@macro@RTC_TAFCR_TAMP2TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2TRG",
    "location": {
      "column": "9",
      "line": "10136",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP2TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788045@macro@RTC_TAFCR_TAMP2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP2E",
    "location": {
      "column": "9",
      "line": "10137",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788115@macro@RTC_TAFCR_TAMPIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMPIE",
    "location": {
      "column": "9",
      "line": "10138",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMPIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788184@macro@RTC_TAFCR_TAMP1TRG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1TRG",
    "location": {
      "column": "9",
      "line": "10139",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP1TRG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788253@macro@RTC_TAFCR_TAMP1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TAFCR_TAMP1E",
    "location": {
      "column": "9",
      "line": "10140",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_TAFCR_TAMP1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788406@macro@RTC_ALRMASSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS",
    "location": {
      "column": "9",
      "line": "10143",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788475@macro@RTC_ALRMASSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "10144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788544@macro@RTC_ALRMASSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "10145",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788613@macro@RTC_ALRMASSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "10146",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788682@macro@RTC_ALRMASSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "10147",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788751@macro@RTC_ALRMASSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMASSR_SS",
    "location": {
      "column": "9",
      "line": "10148",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMASSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788904@macro@RTC_ALRMBSSR_MASKSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS",
    "location": {
      "column": "9",
      "line": "10151",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@788973@macro@RTC_ALRMBSSR_MASKSS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_0",
    "location": {
      "column": "9",
      "line": "10152",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789042@macro@RTC_ALRMBSSR_MASKSS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_1",
    "location": {
      "column": "9",
      "line": "10153",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789111@macro@RTC_ALRMBSSR_MASKSS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_2",
    "location": {
      "column": "9",
      "line": "10154",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789180@macro@RTC_ALRMBSSR_MASKSS_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_MASKSS_3",
    "location": {
      "column": "9",
      "line": "10155",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_MASKSS_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789249@macro@RTC_ALRMBSSR_SS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ALRMBSSR_SS",
    "location": {
      "column": "9",
      "line": "10156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_ALRMBSSR_SS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789402@macro@RTC_BKP0R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP0R",
    "location": {
      "column": "9",
      "line": "10159",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP0R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789555@macro@RTC_BKP1R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP1R",
    "location": {
      "column": "9",
      "line": "10162",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP1R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789708@macro@RTC_BKP2R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP2R",
    "location": {
      "column": "9",
      "line": "10165",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP2R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@789861@macro@RTC_BKP3R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP3R",
    "location": {
      "column": "9",
      "line": "10168",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP3R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790014@macro@RTC_BKP4R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP4R",
    "location": {
      "column": "9",
      "line": "10171",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP4R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790167@macro@RTC_BKP5R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP5R",
    "location": {
      "column": "9",
      "line": "10174",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP5R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790320@macro@RTC_BKP6R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP6R",
    "location": {
      "column": "9",
      "line": "10177",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP6R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790473@macro@RTC_BKP7R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP7R",
    "location": {
      "column": "9",
      "line": "10180",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP7R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790626@macro@RTC_BKP8R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP8R",
    "location": {
      "column": "9",
      "line": "10183",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP8R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790779@macro@RTC_BKP9R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP9R",
    "location": {
      "column": "9",
      "line": "10186",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP9R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@790932@macro@RTC_BKP10R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP10R",
    "location": {
      "column": "9",
      "line": "10189",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP10R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791085@macro@RTC_BKP11R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP11R",
    "location": {
      "column": "9",
      "line": "10192",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP11R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791238@macro@RTC_BKP12R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP12R",
    "location": {
      "column": "9",
      "line": "10195",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP12R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791391@macro@RTC_BKP13R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP13R",
    "location": {
      "column": "9",
      "line": "10198",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP13R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791544@macro@RTC_BKP14R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP14R",
    "location": {
      "column": "9",
      "line": "10201",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP14R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791697@macro@RTC_BKP15R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP15R",
    "location": {
      "column": "9",
      "line": "10204",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP15R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@791850@macro@RTC_BKP16R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP16R",
    "location": {
      "column": "9",
      "line": "10207",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP16R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792003@macro@RTC_BKP17R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP17R",
    "location": {
      "column": "9",
      "line": "10210",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP17R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792156@macro@RTC_BKP18R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP18R",
    "location": {
      "column": "9",
      "line": "10213",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP18R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792309@macro@RTC_BKP19R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP19R",
    "location": {
      "column": "9",
      "line": "10216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "RTC_BKP19R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792873@macro@SAI_GCR_SYNCIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN",
    "location": {
      "column": "10",
      "line": "10224",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@792996@macro@SAI_GCR_SYNCIN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN_0",
    "location": {
      "column": "10",
      "line": "10225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793081@macro@SAI_GCR_SYNCIN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCIN_1",
    "location": {
      "column": "10",
      "line": "10226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCIN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793168@macro@SAI_GCR_SYNCOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT",
    "location": {
      "column": "10",
      "line": "10228",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793291@macro@SAI_GCR_SYNCOUT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT_0",
    "location": {
      "column": "10",
      "line": "10229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793376@macro@SAI_GCR_SYNCOUT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_GCR_SYNCOUT_1",
    "location": {
      "column": "10",
      "line": "10230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_GCR_SYNCOUT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793545@macro@SAI_xCR1_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE",
    "location": {
      "column": "10",
      "line": "10233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793669@macro@SAI_xCR1_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE_0",
    "location": {
      "column": "10",
      "line": "10234",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793755@macro@SAI_xCR1_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MODE_1",
    "location": {
      "column": "10",
      "line": "10235",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793843@macro@SAI_xCR1_PRTCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG",
    "location": {
      "column": "10",
      "line": "10237",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@793967@macro@SAI_xCR1_PRTCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG_0",
    "location": {
      "column": "10",
      "line": "10238",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794053@macro@SAI_xCR1_PRTCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_PRTCFG_1",
    "location": {
      "column": "10",
      "line": "10239",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_PRTCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794141@macro@SAI_xCR1_DS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS",
    "location": {
      "column": "10",
      "line": "10241",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794246@macro@SAI_xCR1_DS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_0",
    "location": {
      "column": "10",
      "line": "10242",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794332@macro@SAI_xCR1_DS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_1",
    "location": {
      "column": "10",
      "line": "10243",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794418@macro@SAI_xCR1_DS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DS_2",
    "location": {
      "column": "10",
      "line": "10244",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794506@macro@SAI_xCR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_LSBFIRST",
    "location": {
      "column": "10",
      "line": "10246",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794611@macro@SAI_xCR1_CKSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_CKSTR",
    "location": {
      "column": "10",
      "line": "10247",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_CKSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794718@macro@SAI_xCR1_SYNCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN",
    "location": {
      "column": "10",
      "line": "10249",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794834@macro@SAI_xCR1_SYNCEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN_0",
    "location": {
      "column": "10",
      "line": "10250",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@794920@macro@SAI_xCR1_SYNCEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SYNCEN_1",
    "location": {
      "column": "10",
      "line": "10251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SYNCEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795008@macro@SAI_xCR1_MONO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MONO",
    "location": {
      "column": "10",
      "line": "10253",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MONO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795115@macro@SAI_xCR1_OUTDRIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_OUTDRIV",
    "location": {
      "column": "10",
      "line": "10254",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_OUTDRIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795222@macro@SAI_xCR1_SAIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_SAIEN",
    "location": {
      "column": "10",
      "line": "10255",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_SAIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795329@macro@SAI_xCR1_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_DMAEN",
    "location": {
      "column": "10",
      "line": "10256",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795436@macro@SAI_xCR1_NODIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_NODIV",
    "location": {
      "column": "10",
      "line": "10257",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_NODIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795545@macro@SAI_xCR1_MCKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV",
    "location": {
      "column": "10",
      "line": "10259",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795661@macro@SAI_xCR1_MCKDIV_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_0",
    "location": {
      "column": "10",
      "line": "10260",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795748@macro@SAI_xCR1_MCKDIV_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_1",
    "location": {
      "column": "10",
      "line": "10261",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795835@macro@SAI_xCR1_MCKDIV_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_2",
    "location": {
      "column": "10",
      "line": "10262",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@795922@macro@SAI_xCR1_MCKDIV_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR1_MCKDIV_3",
    "location": {
      "column": "10",
      "line": "10263",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR1_MCKDIV_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796093@macro@SAI_xCR2_FTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH",
    "location": {
      "column": "10",
      "line": "10266",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796199@macro@SAI_xCR2_FTH_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH_0",
    "location": {
      "column": "10",
      "line": "10267",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796285@macro@SAI_xCR2_FTH_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FTH_1",
    "location": {
      "column": "10",
      "line": "10268",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FTH_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796373@macro@SAI_xCR2_FFLUSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_FFLUSH",
    "location": {
      "column": "10",
      "line": "10270",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_FFLUSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796486@macro@SAI_xCR2_TRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_TRIS",
    "location": {
      "column": "10",
      "line": "10271",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_TRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796599@macro@SAI_xCR2_MUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTE",
    "location": {
      "column": "10",
      "line": "10272",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796712@macro@SAI_xCR2_MUTEVAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTEVAL",
    "location": {
      "column": "10",
      "line": "10273",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTEVAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796827@macro@SAI_xCR2_MUTECNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT",
    "location": {
      "column": "10",
      "line": "10275",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@796935@macro@SAI_xCR2_MUTECNT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_0",
    "location": {
      "column": "10",
      "line": "10276",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797021@macro@SAI_xCR2_MUTECNT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_1",
    "location": {
      "column": "10",
      "line": "10277",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797107@macro@SAI_xCR2_MUTECNT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_2",
    "location": {
      "column": "10",
      "line": "10278",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797193@macro@SAI_xCR2_MUTECNT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_3",
    "location": {
      "column": "10",
      "line": "10279",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797279@macro@SAI_xCR2_MUTECNT_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_4",
    "location": {
      "column": "10",
      "line": "10280",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797365@macro@SAI_xCR2_MUTECNT_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_MUTECNT_5",
    "location": {
      "column": "10",
      "line": "10281",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_MUTECNT_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797453@macro@SAI_xCR2_CPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_CPL",
    "location": {
      "column": "10",
      "line": "10283",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_CPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797563@macro@SAI_xCR2_COMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP",
    "location": {
      "column": "10",
      "line": "10285",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797671@macro@SAI_xCR2_COMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP_0",
    "location": {
      "column": "10",
      "line": "10286",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797757@macro@SAI_xCR2_COMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCR2_COMP_1",
    "location": {
      "column": "10",
      "line": "10287",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCR2_COMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@797927@macro@SAI_xFRCR_FRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL",
    "location": {
      "column": "10",
      "line": "10290",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798031@macro@SAI_xFRCR_FRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_0",
    "location": {
      "column": "10",
      "line": "10291",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798117@macro@SAI_xFRCR_FRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_1",
    "location": {
      "column": "10",
      "line": "10292",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798203@macro@SAI_xFRCR_FRL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_2",
    "location": {
      "column": "10",
      "line": "10293",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798289@macro@SAI_xFRCR_FRL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_3",
    "location": {
      "column": "10",
      "line": "10294",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798375@macro@SAI_xFRCR_FRL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_4",
    "location": {
      "column": "10",
      "line": "10295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798461@macro@SAI_xFRCR_FRL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_5",
    "location": {
      "column": "10",
      "line": "10296",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798547@macro@SAI_xFRCR_FRL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_6",
    "location": {
      "column": "10",
      "line": "10297",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798633@macro@SAI_xFRCR_FRL_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FRL_7",
    "location": {
      "column": "10",
      "line": "10298",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FRL_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798721@macro@SAI_xFRCR_FSALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL",
    "location": {
      "column": "10",
      "line": "10300",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798855@macro@SAI_xFRCR_FSALL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_0",
    "location": {
      "column": "10",
      "line": "10301",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@798941@macro@SAI_xFRCR_FSALL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_1",
    "location": {
      "column": "10",
      "line": "10302",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799027@macro@SAI_xFRCR_FSALL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_2",
    "location": {
      "column": "10",
      "line": "10303",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799113@macro@SAI_xFRCR_FSALL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_3",
    "location": {
      "column": "10",
      "line": "10304",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799199@macro@SAI_xFRCR_FSALL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_4",
    "location": {
      "column": "10",
      "line": "10305",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799285@macro@SAI_xFRCR_FSALL_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_5",
    "location": {
      "column": "10",
      "line": "10306",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799371@macro@SAI_xFRCR_FSALL_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSALL_6",
    "location": {
      "column": "10",
      "line": "10307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSALL_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799459@macro@SAI_xFRCR_FSDEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSDEF",
    "location": {
      "column": "10",
      "line": "10309",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSDEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799573@macro@SAI_xFRCR_FSPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSPOL",
    "location": {
      "column": "10",
      "line": "10310",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799687@macro@SAI_xFRCR_FSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSOFF",
    "location": {
      "column": "10",
      "line": "10311",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799823@macro@SAI_xFRCR_FSPO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xFRCR_FSPO",
    "location": {
      "column": "10",
      "line": "10313",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xFRCR_FSPO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@799967@macro@SAI_xSLOTR_FBOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF",
    "location": {
      "column": "10",
      "line": "10316",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800075@macro@SAI_xSLOTR_FBOFF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_0",
    "location": {
      "column": "10",
      "line": "10317",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800161@macro@SAI_xSLOTR_FBOFF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_1",
    "location": {
      "column": "10",
      "line": "10318",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800247@macro@SAI_xSLOTR_FBOFF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_2",
    "location": {
      "column": "10",
      "line": "10319",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800333@macro@SAI_xSLOTR_FBOFF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_3",
    "location": {
      "column": "10",
      "line": "10320",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800419@macro@SAI_xSLOTR_FBOFF_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_FBOFF_4",
    "location": {
      "column": "10",
      "line": "10321",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_FBOFF_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800544@macro@SAI_xSLOTR_SLOTSZ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ",
    "location": {
      "column": "10",
      "line": "10323",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800649@macro@SAI_xSLOTR_SLOTSZ_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ_0",
    "location": {
      "column": "10",
      "line": "10324",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800735@macro@SAI_xSLOTR_SLOTSZ_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTSZ_1",
    "location": {
      "column": "10",
      "line": "10325",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTSZ_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800823@macro@SAI_xSLOTR_NBSLOT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT",
    "location": {
      "column": "10",
      "line": "10327",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@800948@macro@SAI_xSLOTR_NBSLOT_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_0",
    "location": {
      "column": "10",
      "line": "10328",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801034@macro@SAI_xSLOTR_NBSLOT_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_1",
    "location": {
      "column": "10",
      "line": "10329",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801120@macro@SAI_xSLOTR_NBSLOT_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_2",
    "location": {
      "column": "10",
      "line": "10330",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801206@macro@SAI_xSLOTR_NBSLOT_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_NBSLOT_3",
    "location": {
      "column": "10",
      "line": "10331",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_NBSLOT_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801294@macro@SAI_xSLOTR_SLOTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSLOTR_SLOTEN",
    "location": {
      "column": "10",
      "line": "10333",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSLOTR_SLOTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801486@macro@SAI_xIMR_OVRUDRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_OVRUDRIE",
    "location": {
      "column": "10",
      "line": "10336",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_OVRUDRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801629@macro@SAI_xIMR_MUTEDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_MUTEDETIE",
    "location": {
      "column": "10",
      "line": "10337",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_MUTEDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801772@macro@SAI_xIMR_WCKCFGIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_WCKCFGIE",
    "location": {
      "column": "10",
      "line": "10338",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_WCKCFGIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@801915@macro@SAI_xIMR_FREQIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_FREQIE",
    "location": {
      "column": "10",
      "line": "10339",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_FREQIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802058@macro@SAI_xIMR_CNRDYIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_CNRDYIE",
    "location": {
      "column": "10",
      "line": "10340",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_CNRDYIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802201@macro@SAI_xIMR_AFSDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_AFSDETIE",
    "location": {
      "column": "10",
      "line": "10341",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_AFSDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802344@macro@SAI_xIMR_LFSDETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xIMR_LFSDETIE",
    "location": {
      "column": "10",
      "line": "10342",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xIMR_LFSDETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802571@macro@SAI_xSR_OVRUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_OVRUDR",
    "location": {
      "column": "10",
      "line": "10345",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_OVRUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802699@macro@SAI_xSR_MUTEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_MUTEDET",
    "location": {
      "column": "10",
      "line": "10346",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_MUTEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802827@macro@SAI_xSR_WCKCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_WCKCFG",
    "location": {
      "column": "10",
      "line": "10347",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_WCKCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@802955@macro@SAI_xSR_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FREQ",
    "location": {
      "column": "10",
      "line": "10348",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803083@macro@SAI_xSR_CNRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_CNRDY",
    "location": {
      "column": "10",
      "line": "10349",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_CNRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803211@macro@SAI_xSR_AFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_AFSDET",
    "location": {
      "column": "10",
      "line": "10350",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_AFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803339@macro@SAI_xSR_LFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_LFSDET",
    "location": {
      "column": "10",
      "line": "10351",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_LFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803469@macro@SAI_xSR_FLVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL",
    "location": {
      "column": "10",
      "line": "10353",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803597@macro@SAI_xSR_FLVL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_0",
    "location": {
      "column": "10",
      "line": "10354",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803684@macro@SAI_xSR_FLVL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_1",
    "location": {
      "column": "10",
      "line": "10355",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803771@macro@SAI_xSR_FLVL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xSR_FLVL_2",
    "location": {
      "column": "10",
      "line": "10356",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xSR_FLVL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@803942@macro@SAI_xCLRFR_COVRUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_COVRUDR",
    "location": {
      "column": "10",
      "line": "10359",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_COVRUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804075@macro@SAI_xCLRFR_CMUTEDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CMUTEDET",
    "location": {
      "column": "10",
      "line": "10360",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CMUTEDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804208@macro@SAI_xCLRFR_CWCKCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CWCKCFG",
    "location": {
      "column": "10",
      "line": "10361",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CWCKCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804341@macro@SAI_xCLRFR_CFREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CFREQ",
    "location": {
      "column": "10",
      "line": "10362",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CFREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804474@macro@SAI_xCLRFR_CCNRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CCNRDY",
    "location": {
      "column": "10",
      "line": "10363",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CCNRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804607@macro@SAI_xCLRFR_CAFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CAFSDET",
    "location": {
      "column": "10",
      "line": "10364",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CAFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804740@macro@SAI_xCLRFR_CLFSDET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xCLRFR_CLFSDET",
    "location": {
      "column": "10",
      "line": "10365",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xCLRFR_CLFSDET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@804954@macro@SAI_xDR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SAI_xDR_DATA",
    "location": {
      "column": "10",
      "line": "10368",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SAI_xDR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813264@macro@SDIO_POWER_PWRCTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL",
    "location": {
      "column": "10",
      "line": "10454",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813393@macro@SDIO_POWER_PWRCTRL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_0",
    "location": {
      "column": "10",
      "line": "10455",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813482@macro@SDIO_POWER_PWRCTRL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_POWER_PWRCTRL_1",
    "location": {
      "column": "10",
      "line": "10456",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_POWER_PWRCTRL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813655@macro@SDIO_CLKCR_CLKDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKDIV",
    "location": {
      "column": "10",
      "line": "10459",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_CLKDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813770@macro@SDIO_CLKCR_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_CLKEN",
    "location": {
      "column": "10",
      "line": "10460",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@813885@macro@SDIO_CLKCR_PWRSAV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_PWRSAV",
    "location": {
      "column": "10",
      "line": "10461",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_PWRSAV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814000@macro@SDIO_CLKCR_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_BYPASS",
    "location": {
      "column": "10",
      "line": "10462",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814117@macro@SDIO_CLKCR_WIDBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS",
    "location": {
      "column": "10",
      "line": "10464",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814244@macro@SDIO_CLKCR_WIDBUS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_0",
    "location": {
      "column": "10",
      "line": "10465",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814333@macro@SDIO_CLKCR_WIDBUS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_WIDBUS_1",
    "location": {
      "column": "10",
      "line": "10466",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_WIDBUS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814424@macro@SDIO_CLKCR_NEGEDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_NEGEDGE",
    "location": {
      "column": "10",
      "line": "10468",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_NEGEDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814539@macro@SDIO_CLKCR_HWFC_EN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CLKCR_HWFC_EN",
    "location": {
      "column": "10",
      "line": "10469",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CLKCR_HWFC_EN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814738@macro@SDIO_ARG_CMDARG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ARG_CMDARG",
    "location": {
      "column": "10",
      "line": "10472",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ARG_CMDARG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@814926@macro@SDIO_CMD_CMDINDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CMDINDEX",
    "location": {
      "column": "10",
      "line": "10475",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CMDINDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815055@macro@SDIO_CMD_WAITRESP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP",
    "location": {
      "column": "10",
      "line": "10477",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815182@macro@SDIO_CMD_WAITRESP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_0",
    "location": {
      "column": "10",
      "line": "10478",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815272@macro@SDIO_CMD_WAITRESP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITRESP_1",
    "location": {
      "column": "10",
      "line": "10479",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITRESP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815364@macro@SDIO_CMD_WAITINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITINT",
    "location": {
      "column": "10",
      "line": "10481",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815510@macro@SDIO_CMD_WAITPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_WAITPEND",
    "location": {
      "column": "10",
      "line": "10482",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_WAITPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815656@macro@SDIO_CMD_CPSMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CPSMEN",
    "location": {
      "column": "10",
      "line": "10483",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CPSMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815802@macro@SDIO_CMD_SDIOSUSPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_SDIOSUSPEND",
    "location": {
      "column": "10",
      "line": "10484",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_SDIOSUSPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@815948@macro@SDIO_CMD_ENCMDCOMPL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_ENCMDCOMPL",
    "location": {
      "column": "10",
      "line": "10485",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_ENCMDCOMPL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816094@macro@SDIO_CMD_NIEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_NIEN",
    "location": {
      "column": "10",
      "line": "10486",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_NIEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816198@macro@SDIO_CMD_CEATACMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CMD_CEATACMD",
    "location": {
      "column": "10",
      "line": "10487",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_CMD_CEATACMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816386@macro@SDIO_RESPCMD_RESPCMD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESPCMD_RESPCMD",
    "location": {
      "column": "10",
      "line": "10490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_RESPCMD_RESPCMD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816576@macro@SDIO_RESP0_CARDSTATUS0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP0_CARDSTATUS0",
    "location": {
      "column": "10",
      "line": "10493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_RESP0_CARDSTATUS0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816755@macro@SDIO_RESP1_CARDSTATUS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1_CARDSTATUS1",
    "location": {
      "column": "10",
      "line": "10496",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_RESP1_CARDSTATUS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@816934@macro@SDIO_RESP2_CARDSTATUS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2_CARDSTATUS2",
    "location": {
      "column": "10",
      "line": "10499",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_RESP2_CARDSTATUS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817113@macro@SDIO_RESP3_CARDSTATUS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3_CARDSTATUS3",
    "location": {
      "column": "10",
      "line": "10502",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_RESP3_CARDSTATUS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817292@macro@SDIO_RESP4_CARDSTATUS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4_CARDSTATUS4",
    "location": {
      "column": "10",
      "line": "10505",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_RESP4_CARDSTATUS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817471@macro@SDIO_DTIMER_DATATIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DTIMER_DATATIME",
    "location": {
      "column": "10",
      "line": "10508",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DTIMER_DATATIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817659@macro@SDIO_DLEN_DATALENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DLEN_DATALENGTH",
    "location": {
      "column": "10",
      "line": "10511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DLEN_DATALENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817847@macro@SDIO_DCTRL_DTEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTEN",
    "location": {
      "column": "10",
      "line": "10514",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@817964@macro@SDIO_DCTRL_DTDIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTDIR",
    "location": {
      "column": "10",
      "line": "10515",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTDIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818081@macro@SDIO_DCTRL_DTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DTMODE",
    "location": {
      "column": "10",
      "line": "10516",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818198@macro@SDIO_DCTRL_DMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DMAEN",
    "location": {
      "column": "10",
      "line": "10517",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818317@macro@SDIO_DCTRL_DBLOCKSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE",
    "location": {
      "column": "10",
      "line": "10519",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818439@macro@SDIO_DCTRL_DBLOCKSIZE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_0",
    "location": {
      "column": "10",
      "line": "10520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818528@macro@SDIO_DCTRL_DBLOCKSIZE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_1",
    "location": {
      "column": "10",
      "line": "10521",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818617@macro@SDIO_DCTRL_DBLOCKSIZE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_2",
    "location": {
      "column": "10",
      "line": "10522",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818706@macro@SDIO_DCTRL_DBLOCKSIZE_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_DBLOCKSIZE_3",
    "location": {
      "column": "10",
      "line": "10523",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_DBLOCKSIZE_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818797@macro@SDIO_DCTRL_RWSTART",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTART",
    "location": {
      "column": "10",
      "line": "10525",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@818904@macro@SDIO_DCTRL_RWSTOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWSTOP",
    "location": {
      "column": "10",
      "line": "10526",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819011@macro@SDIO_DCTRL_RWMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_RWMOD",
    "location": {
      "column": "10",
      "line": "10527",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_RWMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819118@macro@SDIO_DCTRL_SDIOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCTRL_SDIOEN",
    "location": {
      "column": "10",
      "line": "10528",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCTRL_SDIOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819309@macro@SDIO_DCOUNT_DATACOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DCOUNT_DATACOUNT",
    "location": {
      "column": "10",
      "line": "10531",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_DCOUNT_DATACOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819493@macro@SDIO_STA_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CCRCFAIL",
    "location": {
      "column": "10",
      "line": "10534",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819622@macro@SDIO_STA_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DCRCFAIL",
    "location": {
      "column": "10",
      "line": "10535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819751@macro@SDIO_STA_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CTIMEOUT",
    "location": {
      "column": "10",
      "line": "10536",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@819880@macro@SDIO_STA_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DTIMEOUT",
    "location": {
      "column": "10",
      "line": "10537",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820009@macro@SDIO_STA_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXUNDERR",
    "location": {
      "column": "10",
      "line": "10538",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820138@macro@SDIO_STA_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXOVERR",
    "location": {
      "column": "10",
      "line": "10539",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820267@macro@SDIO_STA_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDREND",
    "location": {
      "column": "10",
      "line": "10540",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820396@macro@SDIO_STA_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDSENT",
    "location": {
      "column": "10",
      "line": "10541",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820525@macro@SDIO_STA_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DATAEND",
    "location": {
      "column": "10",
      "line": "10542",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820654@macro@SDIO_STA_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_STBITERR",
    "location": {
      "column": "10",
      "line": "10543",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820797@macro@SDIO_STA_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_DBCKEND",
    "location": {
      "column": "10",
      "line": "10544",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@820926@macro@SDIO_STA_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CMDACT",
    "location": {
      "column": "10",
      "line": "10545",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821055@macro@SDIO_STA_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXACT",
    "location": {
      "column": "10",
      "line": "10546",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821184@macro@SDIO_STA_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXACT",
    "location": {
      "column": "10",
      "line": "10547",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821313@macro@SDIO_STA_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOHE",
    "location": {
      "column": "10",
      "line": "10548",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821468@macro@SDIO_STA_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOHF",
    "location": {
      "column": "10",
      "line": "10549",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821614@macro@SDIO_STA_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOF",
    "location": {
      "column": "10",
      "line": "10550",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821743@macro@SDIO_STA_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOF",
    "location": {
      "column": "10",
      "line": "10551",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@821872@macro@SDIO_STA_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXFIFOE",
    "location": {
      "column": "10",
      "line": "10552",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822001@macro@SDIO_STA_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXFIFOE",
    "location": {
      "column": "10",
      "line": "10553",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822130@macro@SDIO_STA_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_TXDAVL",
    "location": {
      "column": "10",
      "line": "10554",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822259@macro@SDIO_STA_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_RXDAVL",
    "location": {
      "column": "10",
      "line": "10555",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822388@macro@SDIO_STA_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_SDIOIT",
    "location": {
      "column": "10",
      "line": "10556",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822517@macro@SDIO_STA_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_STA_CEATAEND",
    "location": {
      "column": "10",
      "line": "10557",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_STA_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822736@macro@SDIO_ICR_CCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CCRCFAILC",
    "location": {
      "column": "10",
      "line": "10560",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822843@macro@SDIO_ICR_DCRCFAILC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DCRCFAILC",
    "location": {
      "column": "10",
      "line": "10561",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DCRCFAILC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@822950@macro@SDIO_ICR_CTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CTIMEOUTC",
    "location": {
      "column": "10",
      "line": "10562",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823057@macro@SDIO_ICR_DTIMEOUTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DTIMEOUTC",
    "location": {
      "column": "10",
      "line": "10563",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DTIMEOUTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823164@macro@SDIO_ICR_TXUNDERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_TXUNDERRC",
    "location": {
      "column": "10",
      "line": "10564",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_TXUNDERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823271@macro@SDIO_ICR_RXOVERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_RXOVERRC",
    "location": {
      "column": "10",
      "line": "10565",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_RXOVERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823378@macro@SDIO_ICR_CMDRENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDRENDC",
    "location": {
      "column": "10",
      "line": "10566",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CMDRENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823485@macro@SDIO_ICR_CMDSENTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CMDSENTC",
    "location": {
      "column": "10",
      "line": "10567",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CMDSENTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823592@macro@SDIO_ICR_DATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DATAENDC",
    "location": {
      "column": "10",
      "line": "10568",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823699@macro@SDIO_ICR_STBITERRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_STBITERRC",
    "location": {
      "column": "10",
      "line": "10569",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_STBITERRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823806@macro@SDIO_ICR_DBCKENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_DBCKENDC",
    "location": {
      "column": "10",
      "line": "10570",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_DBCKENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@823913@macro@SDIO_ICR_SDIOITC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_SDIOITC",
    "location": {
      "column": "10",
      "line": "10571",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_SDIOITC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824020@macro@SDIO_ICR_CEATAENDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ICR_CEATAENDC",
    "location": {
      "column": "10",
      "line": "10572",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_ICR_CEATAENDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824211@macro@SDIO_MASK_CCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CCRCFAILIE",
    "location": {
      "column": "10",
      "line": "10575",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824337@macro@SDIO_MASK_DCRCFAILIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DCRCFAILIE",
    "location": {
      "column": "10",
      "line": "10576",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DCRCFAILIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824463@macro@SDIO_MASK_CTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "10577",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824589@macro@SDIO_MASK_DTIMEOUTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DTIMEOUTIE",
    "location": {
      "column": "10",
      "line": "10578",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DTIMEOUTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824715@macro@SDIO_MASK_TXUNDERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXUNDERRIE",
    "location": {
      "column": "10",
      "line": "10579",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXUNDERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824841@macro@SDIO_MASK_RXOVERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXOVERRIE",
    "location": {
      "column": "10",
      "line": "10580",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXOVERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@824967@macro@SDIO_MASK_CMDRENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDRENDIE",
    "location": {
      "column": "10",
      "line": "10581",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDRENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825093@macro@SDIO_MASK_CMDSENTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDSENTIE",
    "location": {
      "column": "10",
      "line": "10582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDSENTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825219@macro@SDIO_MASK_DATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DATAENDIE",
    "location": {
      "column": "10",
      "line": "10583",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825345@macro@SDIO_MASK_STBITERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_STBITERRIE",
    "location": {
      "column": "10",
      "line": "10584",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_STBITERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825471@macro@SDIO_MASK_DBCKENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_DBCKENDIE",
    "location": {
      "column": "10",
      "line": "10585",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_DBCKENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825597@macro@SDIO_MASK_CMDACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CMDACTIE",
    "location": {
      "column": "10",
      "line": "10586",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CMDACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825723@macro@SDIO_MASK_TXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXACTIE",
    "location": {
      "column": "10",
      "line": "10587",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825849@macro@SDIO_MASK_RXACTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXACTIE",
    "location": {
      "column": "10",
      "line": "10588",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXACTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@825975@macro@SDIO_MASK_TXFIFOHEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOHEIE",
    "location": {
      "column": "10",
      "line": "10589",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOHEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826101@macro@SDIO_MASK_RXFIFOHFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOHFIE",
    "location": {
      "column": "10",
      "line": "10590",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOHFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826227@macro@SDIO_MASK_TXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOFIE",
    "location": {
      "column": "10",
      "line": "10591",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826353@macro@SDIO_MASK_RXFIFOFIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOFIE",
    "location": {
      "column": "10",
      "line": "10592",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOFIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826479@macro@SDIO_MASK_TXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXFIFOEIE",
    "location": {
      "column": "10",
      "line": "10593",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826605@macro@SDIO_MASK_RXFIFOEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXFIFOEIE",
    "location": {
      "column": "10",
      "line": "10594",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXFIFOEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826731@macro@SDIO_MASK_TXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_TXDAVLIE",
    "location": {
      "column": "10",
      "line": "10595",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_TXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826857@macro@SDIO_MASK_RXDAVLIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_RXDAVLIE",
    "location": {
      "column": "10",
      "line": "10596",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_RXDAVLIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@826983@macro@SDIO_MASK_SDIOITIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_SDIOITIE",
    "location": {
      "column": "10",
      "line": "10597",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_SDIOITIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827112@macro@SDIO_MASK_CEATAENDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_MASK_CEATAENDIE",
    "location": {
      "column": "10",
      "line": "10598",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_MASK_CEATAENDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827338@macro@SDIO_FIFOCNT_FIFOCOUNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFOCNT_FIFOCOUNT",
    "location": {
      "column": "10",
      "line": "10601",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_FIFOCNT_FIFOCOUNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@827570@macro@SDIO_FIFO_FIFODATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FIFO_FIFODATA",
    "location": {
      "column": "10",
      "line": "10604",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SDIO_FIFO_FIFODATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828178@macro@SPI_CR1_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPHA",
    "location": {
      "column": "10",
      "line": "10612",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828278@macro@SPI_CR1_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CPOL",
    "location": {
      "column": "10",
      "line": "10613",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828378@macro@SPI_CR1_MSTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_MSTR",
    "location": {
      "column": "10",
      "line": "10614",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_MSTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828480@macro@SPI_CR1_BR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR",
    "location": {
      "column": "10",
      "line": "10616",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828596@macro@SPI_CR1_BR_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_0",
    "location": {
      "column": "10",
      "line": "10617",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828685@macro@SPI_CR1_BR_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_1",
    "location": {
      "column": "10",
      "line": "10618",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828774@macro@SPI_CR1_BR_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BR_2",
    "location": {
      "column": "10",
      "line": "10619",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BR_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828865@macro@SPI_CR1_SPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SPE",
    "location": {
      "column": "10",
      "line": "10621",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@828984@macro@SPI_CR1_LSBFIRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_LSBFIRST",
    "location": {
      "column": "10",
      "line": "10622",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_LSBFIRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829103@macro@SPI_CR1_SSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSI",
    "location": {
      "column": "10",
      "line": "10623",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829222@macro@SPI_CR1_SSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_SSM",
    "location": {
      "column": "10",
      "line": "10624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_SSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829341@macro@SPI_CR1_RXONLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_RXONLY",
    "location": {
      "column": "10",
      "line": "10625",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_RXONLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829460@macro@SPI_CR1_DFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_DFF",
    "location": {
      "column": "10",
      "line": "10626",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_DFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829579@macro@SPI_CR1_CRCNEXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCNEXT",
    "location": {
      "column": "10",
      "line": "10627",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CRCNEXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829698@macro@SPI_CR1_CRCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_CRCEN",
    "location": {
      "column": "10",
      "line": "10628",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_CRCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829817@macro@SPI_CR1_BIDIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIOE",
    "location": {
      "column": "10",
      "line": "10629",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BIDIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@829936@macro@SPI_CR1_BIDIMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR1_BIDIMODE",
    "location": {
      "column": "10",
      "line": "10630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR1_BIDIMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830139@macro@SPI_CR2_RXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXDMAEN",
    "location": {
      "column": "10",
      "line": "10633",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR2_RXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830259@macro@SPI_CR2_TXDMAEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXDMAEN",
    "location": {
      "column": "10",
      "line": "10634",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR2_TXDMAEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830379@macro@SPI_CR2_SSOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_SSOE",
    "location": {
      "column": "10",
      "line": "10635",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR2_SSOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830499@macro@SPI_CR2_ERRIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_ERRIE",
    "location": {
      "column": "10",
      "line": "10636",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR2_ERRIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830619@macro@SPI_CR2_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_RXNEIE",
    "location": {
      "column": "10",
      "line": "10637",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR2_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830739@macro@SPI_CR2_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CR2_TXEIE",
    "location": {
      "column": "10",
      "line": "10638",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CR2_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@830943@macro@SPI_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_RXNE",
    "location": {
      "column": "10",
      "line": "10641",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831051@macro@SPI_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_TXE",
    "location": {
      "column": "10",
      "line": "10642",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831159@macro@SPI_SR_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CHSIDE",
    "location": {
      "column": "10",
      "line": "10643",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831267@macro@SPI_SR_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_UDR",
    "location": {
      "column": "10",
      "line": "10644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831375@macro@SPI_SR_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_CRCERR",
    "location": {
      "column": "10",
      "line": "10645",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831483@macro@SPI_SR_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_MODF",
    "location": {
      "column": "10",
      "line": "10646",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831591@macro@SPI_SR_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_OVR",
    "location": {
      "column": "10",
      "line": "10647",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831699@macro@SPI_SR_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SR_BSY",
    "location": {
      "column": "10",
      "line": "10648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_SR_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@831891@macro@SPI_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DR_DR",
    "location": {
      "column": "10",
      "line": "10651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832082@macro@SPI_CRCPR_CRCPOLY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRCPR_CRCPOLY",
    "location": {
      "column": "10",
      "line": "10654",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_CRCPR_CRCPOLY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832273@macro@SPI_RXCRCR_RXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_RXCRCR_RXCRC",
    "location": {
      "column": "10",
      "line": "10657",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_RXCRCR_RXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832464@macro@SPI_TXCRCR_TXCRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_TXCRCR_TXCRC",
    "location": {
      "column": "10",
      "line": "10660",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_TXCRCR_TXCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832655@macro@SPI_I2SCFGR_CHLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CHLEN",
    "location": {
      "column": "10",
      "line": "10663",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_CHLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832790@macro@SPI_I2SCFGR_DATLEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN",
    "location": {
      "column": "10",
      "line": "10665",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@832923@macro@SPI_I2SCFGR_DATLEN_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_0",
    "location": {
      "column": "10",
      "line": "10666",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833012@macro@SPI_I2SCFGR_DATLEN_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_DATLEN_1",
    "location": {
      "column": "10",
      "line": "10667",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_DATLEN_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833103@macro@SPI_I2SCFGR_CKPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_CKPOL",
    "location": {
      "column": "10",
      "line": "10669",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_CKPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833230@macro@SPI_I2SCFGR_I2SSTD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD",
    "location": {
      "column": "10",
      "line": "10671",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833355@macro@SPI_I2SCFGR_I2SSTD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_0",
    "location": {
      "column": "10",
      "line": "10672",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833444@macro@SPI_I2SCFGR_I2SSTD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SSTD_1",
    "location": {
      "column": "10",
      "line": "10673",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SSTD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833535@macro@SPI_I2SCFGR_PCMSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_PCMSYNC",
    "location": {
      "column": "10",
      "line": "10675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_PCMSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833662@macro@SPI_I2SCFGR_I2SCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG",
    "location": {
      "column": "10",
      "line": "10677",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833787@macro@SPI_I2SCFGR_I2SCFG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_0",
    "location": {
      "column": "10",
      "line": "10678",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833876@macro@SPI_I2SCFGR_I2SCFG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SCFG_1",
    "location": {
      "column": "10",
      "line": "10679",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SCFG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@833967@macro@SPI_I2SCFGR_I2SE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SE",
    "location": {
      "column": "10",
      "line": "10681",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834069@macro@SPI_I2SCFGR_I2SMOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SCFGR_I2SMOD",
    "location": {
      "column": "10",
      "line": "10682",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SCFGR_I2SMOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834448@macro@SPI_I2SPR_I2SDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_I2SDIV",
    "location": {
      "column": "10",
      "line": "10688",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_I2SDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834560@macro@SPI_I2SPR_ODD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_ODD",
    "location": {
      "column": "10",
      "line": "10689",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_ODD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@834672@macro@SPI_I2SPR_MCKOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2SPR_MCKOE",
    "location": {
      "column": "10",
      "line": "10690",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SPI_I2SPR_MCKOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835279@macro@SYSCFG_MEMRMP_MEM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE",
    "location": {
      "column": "9",
      "line": "10698",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835378@macro@SYSCFG_MEMRMP_MEM_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_0",
    "location": {
      "column": "9",
      "line": "10699",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835455@macro@SYSCFG_MEMRMP_MEM_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_1",
    "location": {
      "column": "9",
      "line": "10700",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835532@macro@SYSCFG_MEMRMP_MEM_MODE_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_MEM_MODE_2",
    "location": {
      "column": "9",
      "line": "10701",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_MEM_MODE_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835611@macro@SYSCFG_MEMRMP_FB_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_FB_MODE",
    "location": {
      "column": "9",
      "line": "10703",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_FB_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835706@macro@SYSCFG_MEMRMP_SWP_FMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC",
    "location": {
      "column": "9",
      "line": "10705",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835802@macro@SYSCFG_MEMRMP_SWP_FMC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC_0",
    "location": {
      "column": "9",
      "line": "10706",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@835879@macro@SYSCFG_MEMRMP_SWP_FMC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MEMRMP_SWP_FMC_1",
    "location": {
      "column": "9",
      "line": "10707",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_MEMRMP_SWP_FMC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836042@macro@SYSCFG_PMC_ADCxDC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADCxDC2",
    "location": {
      "column": "9",
      "line": "10711",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADCxDC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836154@macro@SYSCFG_PMC_ADC1DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC1DC2",
    "location": {
      "column": "9",
      "line": "10712",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC1DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836266@macro@SYSCFG_PMC_ADC2DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC2DC2",
    "location": {
      "column": "9",
      "line": "10713",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC2DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836378@macro@SYSCFG_PMC_ADC3DC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_ADC3DC2",
    "location": {
      "column": "9",
      "line": "10714",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_ADC3DC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836492@macro@SYSCFG_PMC_MII_RMII_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_MII_RMII_SEL",
    "location": {
      "column": "9",
      "line": "10716",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_MII_RMII_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836666@macro@SYSCFG_PMC_MII_RMII",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_PMC_MII_RMII",
    "location": {
      "column": "9",
      "line": "10718",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_PMC_MII_RMII",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836815@macro@SYSCFG_EXTICR1_EXTI0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0",
    "location": {
      "column": "9",
      "line": "10721",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836903@macro@SYSCFG_EXTICR1_EXTI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1",
    "location": {
      "column": "9",
      "line": "10722",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@836991@macro@SYSCFG_EXTICR1_EXTI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2",
    "location": {
      "column": "9",
      "line": "10723",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837079@macro@SYSCFG_EXTICR1_EXTI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3",
    "location": {
      "column": "9",
      "line": "10724",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837216@macro@SYSCFG_EXTICR1_EXTI0_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PA",
    "location": {
      "column": "9",
      "line": "10728",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837293@macro@SYSCFG_EXTICR1_EXTI0_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PB",
    "location": {
      "column": "9",
      "line": "10729",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837370@macro@SYSCFG_EXTICR1_EXTI0_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PC",
    "location": {
      "column": "9",
      "line": "10730",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837447@macro@SYSCFG_EXTICR1_EXTI0_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PD",
    "location": {
      "column": "9",
      "line": "10731",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837524@macro@SYSCFG_EXTICR1_EXTI0_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PE",
    "location": {
      "column": "9",
      "line": "10732",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837601@macro@SYSCFG_EXTICR1_EXTI0_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PF",
    "location": {
      "column": "9",
      "line": "10733",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837678@macro@SYSCFG_EXTICR1_EXTI0_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PG",
    "location": {
      "column": "9",
      "line": "10734",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837755@macro@SYSCFG_EXTICR1_EXTI0_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PH",
    "location": {
      "column": "9",
      "line": "10735",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837832@macro@SYSCFG_EXTICR1_EXTI0_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PI",
    "location": {
      "column": "9",
      "line": "10736",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837909@macro@SYSCFG_EXTICR1_EXTI0_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PJ",
    "location": {
      "column": "9",
      "line": "10737",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@837986@macro@SYSCFG_EXTICR1_EXTI0_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI0_PK",
    "location": {
      "column": "9",
      "line": "10738",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI0_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838114@macro@SYSCFG_EXTICR1_EXTI1_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PA",
    "location": {
      "column": "9",
      "line": "10743",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838191@macro@SYSCFG_EXTICR1_EXTI1_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PB",
    "location": {
      "column": "9",
      "line": "10744",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838268@macro@SYSCFG_EXTICR1_EXTI1_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PC",
    "location": {
      "column": "9",
      "line": "10745",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838345@macro@SYSCFG_EXTICR1_EXTI1_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PD",
    "location": {
      "column": "9",
      "line": "10746",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838422@macro@SYSCFG_EXTICR1_EXTI1_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PE",
    "location": {
      "column": "9",
      "line": "10747",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838499@macro@SYSCFG_EXTICR1_EXTI1_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PF",
    "location": {
      "column": "9",
      "line": "10748",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838576@macro@SYSCFG_EXTICR1_EXTI1_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PG",
    "location": {
      "column": "9",
      "line": "10749",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838653@macro@SYSCFG_EXTICR1_EXTI1_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PH",
    "location": {
      "column": "9",
      "line": "10750",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838730@macro@SYSCFG_EXTICR1_EXTI1_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PI",
    "location": {
      "column": "9",
      "line": "10751",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838807@macro@SYSCFG_EXTICR1_EXTI1_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PJ",
    "location": {
      "column": "9",
      "line": "10752",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@838884@macro@SYSCFG_EXTICR1_EXTI1_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI1_PK",
    "location": {
      "column": "9",
      "line": "10753",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI1_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839012@macro@SYSCFG_EXTICR1_EXTI2_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PA",
    "location": {
      "column": "9",
      "line": "10758",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839089@macro@SYSCFG_EXTICR1_EXTI2_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PB",
    "location": {
      "column": "9",
      "line": "10759",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839166@macro@SYSCFG_EXTICR1_EXTI2_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PC",
    "location": {
      "column": "9",
      "line": "10760",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839243@macro@SYSCFG_EXTICR1_EXTI2_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PD",
    "location": {
      "column": "9",
      "line": "10761",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839320@macro@SYSCFG_EXTICR1_EXTI2_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PE",
    "location": {
      "column": "9",
      "line": "10762",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839397@macro@SYSCFG_EXTICR1_EXTI2_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PF",
    "location": {
      "column": "9",
      "line": "10763",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839474@macro@SYSCFG_EXTICR1_EXTI2_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PG",
    "location": {
      "column": "9",
      "line": "10764",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839551@macro@SYSCFG_EXTICR1_EXTI2_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PH",
    "location": {
      "column": "9",
      "line": "10765",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839628@macro@SYSCFG_EXTICR1_EXTI2_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PI",
    "location": {
      "column": "9",
      "line": "10766",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839705@macro@SYSCFG_EXTICR1_EXTI2_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PJ",
    "location": {
      "column": "9",
      "line": "10767",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839782@macro@SYSCFG_EXTICR1_EXTI2_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI2_PK",
    "location": {
      "column": "9",
      "line": "10768",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI2_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839910@macro@SYSCFG_EXTICR1_EXTI3_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PA",
    "location": {
      "column": "9",
      "line": "10773",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@839987@macro@SYSCFG_EXTICR1_EXTI3_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PB",
    "location": {
      "column": "9",
      "line": "10774",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840064@macro@SYSCFG_EXTICR1_EXTI3_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PC",
    "location": {
      "column": "9",
      "line": "10775",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840141@macro@SYSCFG_EXTICR1_EXTI3_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PD",
    "location": {
      "column": "9",
      "line": "10776",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840218@macro@SYSCFG_EXTICR1_EXTI3_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PE",
    "location": {
      "column": "9",
      "line": "10777",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840295@macro@SYSCFG_EXTICR1_EXTI3_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PF",
    "location": {
      "column": "9",
      "line": "10778",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840372@macro@SYSCFG_EXTICR1_EXTI3_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PG",
    "location": {
      "column": "9",
      "line": "10779",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840449@macro@SYSCFG_EXTICR1_EXTI3_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PH",
    "location": {
      "column": "9",
      "line": "10780",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840526@macro@SYSCFG_EXTICR1_EXTI3_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PI",
    "location": {
      "column": "9",
      "line": "10781",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840603@macro@SYSCFG_EXTICR1_EXTI3_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PJ",
    "location": {
      "column": "9",
      "line": "10782",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840680@macro@SYSCFG_EXTICR1_EXTI3_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR1_EXTI3_PK",
    "location": {
      "column": "9",
      "line": "10783",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR1_EXTI3_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840841@macro@SYSCFG_EXTICR2_EXTI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4",
    "location": {
      "column": "9",
      "line": "10786",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@840929@macro@SYSCFG_EXTICR2_EXTI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5",
    "location": {
      "column": "9",
      "line": "10787",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841017@macro@SYSCFG_EXTICR2_EXTI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6",
    "location": {
      "column": "9",
      "line": "10788",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841105@macro@SYSCFG_EXTICR2_EXTI7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7",
    "location": {
      "column": "9",
      "line": "10789",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841242@macro@SYSCFG_EXTICR2_EXTI4_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PA",
    "location": {
      "column": "9",
      "line": "10793",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841319@macro@SYSCFG_EXTICR2_EXTI4_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PB",
    "location": {
      "column": "9",
      "line": "10794",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841396@macro@SYSCFG_EXTICR2_EXTI4_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PC",
    "location": {
      "column": "9",
      "line": "10795",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841473@macro@SYSCFG_EXTICR2_EXTI4_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PD",
    "location": {
      "column": "9",
      "line": "10796",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841550@macro@SYSCFG_EXTICR2_EXTI4_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PE",
    "location": {
      "column": "9",
      "line": "10797",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841627@macro@SYSCFG_EXTICR2_EXTI4_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PF",
    "location": {
      "column": "9",
      "line": "10798",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841704@macro@SYSCFG_EXTICR2_EXTI4_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PG",
    "location": {
      "column": "9",
      "line": "10799",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841781@macro@SYSCFG_EXTICR2_EXTI4_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PH",
    "location": {
      "column": "9",
      "line": "10800",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841858@macro@SYSCFG_EXTICR2_EXTI4_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PI",
    "location": {
      "column": "9",
      "line": "10801",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@841935@macro@SYSCFG_EXTICR2_EXTI4_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PJ",
    "location": {
      "column": "9",
      "line": "10802",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842012@macro@SYSCFG_EXTICR2_EXTI4_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI4_PK",
    "location": {
      "column": "9",
      "line": "10803",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI4_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842140@macro@SYSCFG_EXTICR2_EXTI5_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PA",
    "location": {
      "column": "9",
      "line": "10808",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842217@macro@SYSCFG_EXTICR2_EXTI5_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PB",
    "location": {
      "column": "9",
      "line": "10809",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842294@macro@SYSCFG_EXTICR2_EXTI5_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PC",
    "location": {
      "column": "9",
      "line": "10810",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842371@macro@SYSCFG_EXTICR2_EXTI5_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PD",
    "location": {
      "column": "9",
      "line": "10811",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842448@macro@SYSCFG_EXTICR2_EXTI5_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PE",
    "location": {
      "column": "9",
      "line": "10812",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842525@macro@SYSCFG_EXTICR2_EXTI5_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PF",
    "location": {
      "column": "9",
      "line": "10813",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842602@macro@SYSCFG_EXTICR2_EXTI5_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PG",
    "location": {
      "column": "9",
      "line": "10814",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842679@macro@SYSCFG_EXTICR2_EXTI5_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PH",
    "location": {
      "column": "9",
      "line": "10815",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842756@macro@SYSCFG_EXTICR2_EXTI5_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PI",
    "location": {
      "column": "9",
      "line": "10816",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842833@macro@SYSCFG_EXTICR2_EXTI5_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PJ",
    "location": {
      "column": "9",
      "line": "10817",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@842910@macro@SYSCFG_EXTICR2_EXTI5_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI5_PK",
    "location": {
      "column": "9",
      "line": "10818",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI5_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843038@macro@SYSCFG_EXTICR2_EXTI6_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PA",
    "location": {
      "column": "9",
      "line": "10823",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843115@macro@SYSCFG_EXTICR2_EXTI6_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PB",
    "location": {
      "column": "9",
      "line": "10824",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843192@macro@SYSCFG_EXTICR2_EXTI6_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PC",
    "location": {
      "column": "9",
      "line": "10825",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843269@macro@SYSCFG_EXTICR2_EXTI6_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PD",
    "location": {
      "column": "9",
      "line": "10826",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843346@macro@SYSCFG_EXTICR2_EXTI6_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PE",
    "location": {
      "column": "9",
      "line": "10827",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843423@macro@SYSCFG_EXTICR2_EXTI6_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PF",
    "location": {
      "column": "9",
      "line": "10828",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843500@macro@SYSCFG_EXTICR2_EXTI6_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PG",
    "location": {
      "column": "9",
      "line": "10829",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843577@macro@SYSCFG_EXTICR2_EXTI6_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PH",
    "location": {
      "column": "9",
      "line": "10830",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843654@macro@SYSCFG_EXTICR2_EXTI6_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PI",
    "location": {
      "column": "9",
      "line": "10831",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843731@macro@SYSCFG_EXTICR2_EXTI6_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PJ",
    "location": {
      "column": "9",
      "line": "10832",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843808@macro@SYSCFG_EXTICR2_EXTI6_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI6_PK",
    "location": {
      "column": "9",
      "line": "10833",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI6_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@843936@macro@SYSCFG_EXTICR2_EXTI7_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PA",
    "location": {
      "column": "9",
      "line": "10838",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844013@macro@SYSCFG_EXTICR2_EXTI7_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PB",
    "location": {
      "column": "9",
      "line": "10839",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844090@macro@SYSCFG_EXTICR2_EXTI7_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PC",
    "location": {
      "column": "9",
      "line": "10840",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844167@macro@SYSCFG_EXTICR2_EXTI7_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PD",
    "location": {
      "column": "9",
      "line": "10841",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844244@macro@SYSCFG_EXTICR2_EXTI7_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PE",
    "location": {
      "column": "9",
      "line": "10842",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844321@macro@SYSCFG_EXTICR2_EXTI7_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PF",
    "location": {
      "column": "9",
      "line": "10843",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844398@macro@SYSCFG_EXTICR2_EXTI7_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PG",
    "location": {
      "column": "9",
      "line": "10844",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844475@macro@SYSCFG_EXTICR2_EXTI7_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PH",
    "location": {
      "column": "9",
      "line": "10845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844552@macro@SYSCFG_EXTICR2_EXTI7_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PI",
    "location": {
      "column": "9",
      "line": "10846",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844629@macro@SYSCFG_EXTICR2_EXTI7_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PJ",
    "location": {
      "column": "9",
      "line": "10847",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844706@macro@SYSCFG_EXTICR2_EXTI7_PK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR2_EXTI7_PK",
    "location": {
      "column": "9",
      "line": "10848",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR2_EXTI7_PK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844867@macro@SYSCFG_EXTICR3_EXTI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8",
    "location": {
      "column": "9",
      "line": "10851",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@844955@macro@SYSCFG_EXTICR3_EXTI9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9",
    "location": {
      "column": "9",
      "line": "10852",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845043@macro@SYSCFG_EXTICR3_EXTI10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10",
    "location": {
      "column": "9",
      "line": "10853",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845132@macro@SYSCFG_EXTICR3_EXTI11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11",
    "location": {
      "column": "9",
      "line": "10854",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845283@macro@SYSCFG_EXTICR3_EXTI8_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PA",
    "location": {
      "column": "9",
      "line": "10859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845360@macro@SYSCFG_EXTICR3_EXTI8_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PB",
    "location": {
      "column": "9",
      "line": "10860",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845437@macro@SYSCFG_EXTICR3_EXTI8_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PC",
    "location": {
      "column": "9",
      "line": "10861",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845514@macro@SYSCFG_EXTICR3_EXTI8_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PD",
    "location": {
      "column": "9",
      "line": "10862",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845591@macro@SYSCFG_EXTICR3_EXTI8_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PE",
    "location": {
      "column": "9",
      "line": "10863",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845668@macro@SYSCFG_EXTICR3_EXTI8_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PF",
    "location": {
      "column": "9",
      "line": "10864",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845745@macro@SYSCFG_EXTICR3_EXTI8_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PG",
    "location": {
      "column": "9",
      "line": "10865",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845822@macro@SYSCFG_EXTICR3_EXTI8_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PH",
    "location": {
      "column": "9",
      "line": "10866",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845899@macro@SYSCFG_EXTICR3_EXTI8_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PI",
    "location": {
      "column": "9",
      "line": "10867",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@845976@macro@SYSCFG_EXTICR3_EXTI8_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI8_PJ",
    "location": {
      "column": "9",
      "line": "10868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI8_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846104@macro@SYSCFG_EXTICR3_EXTI9_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PA",
    "location": {
      "column": "9",
      "line": "10873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846181@macro@SYSCFG_EXTICR3_EXTI9_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PB",
    "location": {
      "column": "9",
      "line": "10874",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846258@macro@SYSCFG_EXTICR3_EXTI9_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PC",
    "location": {
      "column": "9",
      "line": "10875",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846335@macro@SYSCFG_EXTICR3_EXTI9_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PD",
    "location": {
      "column": "9",
      "line": "10876",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846412@macro@SYSCFG_EXTICR3_EXTI9_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PE",
    "location": {
      "column": "9",
      "line": "10877",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846489@macro@SYSCFG_EXTICR3_EXTI9_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PF",
    "location": {
      "column": "9",
      "line": "10878",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846566@macro@SYSCFG_EXTICR3_EXTI9_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PG",
    "location": {
      "column": "9",
      "line": "10879",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846643@macro@SYSCFG_EXTICR3_EXTI9_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PH",
    "location": {
      "column": "9",
      "line": "10880",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846720@macro@SYSCFG_EXTICR3_EXTI9_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PI",
    "location": {
      "column": "9",
      "line": "10881",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846797@macro@SYSCFG_EXTICR3_EXTI9_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI9_PJ",
    "location": {
      "column": "9",
      "line": "10882",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI9_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@846926@macro@SYSCFG_EXTICR3_EXTI10_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PA",
    "location": {
      "column": "9",
      "line": "10887",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847004@macro@SYSCFG_EXTICR3_EXTI10_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PB",
    "location": {
      "column": "9",
      "line": "10888",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847082@macro@SYSCFG_EXTICR3_EXTI10_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PC",
    "location": {
      "column": "9",
      "line": "10889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847160@macro@SYSCFG_EXTICR3_EXTI10_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PD",
    "location": {
      "column": "9",
      "line": "10890",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847238@macro@SYSCFG_EXTICR3_EXTI10_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PE",
    "location": {
      "column": "9",
      "line": "10891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847316@macro@SYSCFG_EXTICR3_EXTI10_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PF",
    "location": {
      "column": "9",
      "line": "10892",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847394@macro@SYSCFG_EXTICR3_EXTI10_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PG",
    "location": {
      "column": "9",
      "line": "10893",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847472@macro@SYSCFG_EXTICR3_EXTI10_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PH",
    "location": {
      "column": "9",
      "line": "10894",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847550@macro@SYSCFG_EXTICR3_EXTI10_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PI",
    "location": {
      "column": "9",
      "line": "10895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847628@macro@SYSCFG_EXTICR3_EXTI10_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI10_PJ",
    "location": {
      "column": "9",
      "line": "10896",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI10_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847758@macro@SYSCFG_EXTICR3_EXTI11_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PA",
    "location": {
      "column": "9",
      "line": "10901",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847836@macro@SYSCFG_EXTICR3_EXTI11_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PB",
    "location": {
      "column": "9",
      "line": "10902",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847914@macro@SYSCFG_EXTICR3_EXTI11_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PC",
    "location": {
      "column": "9",
      "line": "10903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@847992@macro@SYSCFG_EXTICR3_EXTI11_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PD",
    "location": {
      "column": "9",
      "line": "10904",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848070@macro@SYSCFG_EXTICR3_EXTI11_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PE",
    "location": {
      "column": "9",
      "line": "10905",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848148@macro@SYSCFG_EXTICR3_EXTI11_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PF",
    "location": {
      "column": "9",
      "line": "10906",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848226@macro@SYSCFG_EXTICR3_EXTI11_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PG",
    "location": {
      "column": "9",
      "line": "10907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848304@macro@SYSCFG_EXTICR3_EXTI11_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PH",
    "location": {
      "column": "9",
      "line": "10908",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848382@macro@SYSCFG_EXTICR3_EXTI11_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PI",
    "location": {
      "column": "9",
      "line": "10909",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848460@macro@SYSCFG_EXTICR3_EXTI11_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR3_EXTI11_PJ",
    "location": {
      "column": "9",
      "line": "10910",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR3_EXTI11_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848622@macro@SYSCFG_EXTICR4_EXTI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12",
    "location": {
      "column": "9",
      "line": "10913",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848711@macro@SYSCFG_EXTICR4_EXTI13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13",
    "location": {
      "column": "9",
      "line": "10914",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848800@macro@SYSCFG_EXTICR4_EXTI14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14",
    "location": {
      "column": "9",
      "line": "10915",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@848889@macro@SYSCFG_EXTICR4_EXTI15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15",
    "location": {
      "column": "9",
      "line": "10916",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849028@macro@SYSCFG_EXTICR4_EXTI12_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PA",
    "location": {
      "column": "9",
      "line": "10920",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849106@macro@SYSCFG_EXTICR4_EXTI12_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PB",
    "location": {
      "column": "9",
      "line": "10921",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849184@macro@SYSCFG_EXTICR4_EXTI12_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PC",
    "location": {
      "column": "9",
      "line": "10922",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849262@macro@SYSCFG_EXTICR4_EXTI12_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PD",
    "location": {
      "column": "9",
      "line": "10923",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849340@macro@SYSCFG_EXTICR4_EXTI12_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PE",
    "location": {
      "column": "9",
      "line": "10924",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849418@macro@SYSCFG_EXTICR4_EXTI12_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PF",
    "location": {
      "column": "9",
      "line": "10925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849496@macro@SYSCFG_EXTICR4_EXTI12_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PG",
    "location": {
      "column": "9",
      "line": "10926",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849574@macro@SYSCFG_EXTICR4_EXTI12_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PH",
    "location": {
      "column": "9",
      "line": "10927",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849652@macro@SYSCFG_EXTICR4_EXTI12_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PI",
    "location": {
      "column": "9",
      "line": "10928",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849730@macro@SYSCFG_EXTICR4_EXTI12_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI12_PJ",
    "location": {
      "column": "9",
      "line": "10929",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI12_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849860@macro@SYSCFG_EXTICR4_EXTI13_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PA",
    "location": {
      "column": "9",
      "line": "10934",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@849938@macro@SYSCFG_EXTICR4_EXTI13_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PB",
    "location": {
      "column": "9",
      "line": "10935",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850016@macro@SYSCFG_EXTICR4_EXTI13_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PC",
    "location": {
      "column": "9",
      "line": "10936",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850094@macro@SYSCFG_EXTICR4_EXTI13_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PD",
    "location": {
      "column": "9",
      "line": "10937",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850172@macro@SYSCFG_EXTICR4_EXTI13_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PE",
    "location": {
      "column": "9",
      "line": "10938",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850250@macro@SYSCFG_EXTICR4_EXTI13_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PF",
    "location": {
      "column": "9",
      "line": "10939",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850328@macro@SYSCFG_EXTICR4_EXTI13_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PG",
    "location": {
      "column": "9",
      "line": "10940",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850406@macro@SYSCFG_EXTICR4_EXTI13_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PH",
    "location": {
      "column": "9",
      "line": "10941",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850484@macro@SYSCFG_EXTICR4_EXTI13_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PI",
    "location": {
      "column": "9",
      "line": "10942",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850562@macro@SYSCFG_EXTICR4_EXTI13_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI13_PJ",
    "location": {
      "column": "9",
      "line": "10943",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI13_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850692@macro@SYSCFG_EXTICR4_EXTI14_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PA",
    "location": {
      "column": "9",
      "line": "10948",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850770@macro@SYSCFG_EXTICR4_EXTI14_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PB",
    "location": {
      "column": "9",
      "line": "10949",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850848@macro@SYSCFG_EXTICR4_EXTI14_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PC",
    "location": {
      "column": "9",
      "line": "10950",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@850926@macro@SYSCFG_EXTICR4_EXTI14_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PD",
    "location": {
      "column": "9",
      "line": "10951",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851004@macro@SYSCFG_EXTICR4_EXTI14_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PE",
    "location": {
      "column": "9",
      "line": "10952",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851082@macro@SYSCFG_EXTICR4_EXTI14_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PF",
    "location": {
      "column": "9",
      "line": "10953",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851160@macro@SYSCFG_EXTICR4_EXTI14_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PG",
    "location": {
      "column": "9",
      "line": "10954",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851238@macro@SYSCFG_EXTICR4_EXTI14_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PH",
    "location": {
      "column": "9",
      "line": "10955",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851316@macro@SYSCFG_EXTICR4_EXTI14_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PI",
    "location": {
      "column": "9",
      "line": "10956",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851394@macro@SYSCFG_EXTICR4_EXTI14_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI14_PJ",
    "location": {
      "column": "9",
      "line": "10957",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI14_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851524@macro@SYSCFG_EXTICR4_EXTI15_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PA",
    "location": {
      "column": "9",
      "line": "10962",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851602@macro@SYSCFG_EXTICR4_EXTI15_PB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PB",
    "location": {
      "column": "9",
      "line": "10963",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851680@macro@SYSCFG_EXTICR4_EXTI15_PC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PC",
    "location": {
      "column": "9",
      "line": "10964",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851758@macro@SYSCFG_EXTICR4_EXTI15_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PD",
    "location": {
      "column": "9",
      "line": "10965",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851836@macro@SYSCFG_EXTICR4_EXTI15_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PE",
    "location": {
      "column": "9",
      "line": "10966",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851914@macro@SYSCFG_EXTICR4_EXTI15_PF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PF",
    "location": {
      "column": "9",
      "line": "10967",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@851992@macro@SYSCFG_EXTICR4_EXTI15_PG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PG",
    "location": {
      "column": "9",
      "line": "10968",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@852070@macro@SYSCFG_EXTICR4_EXTI15_PH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PH",
    "location": {
      "column": "9",
      "line": "10969",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@852148@macro@SYSCFG_EXTICR4_EXTI15_PI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PI",
    "location": {
      "column": "9",
      "line": "10970",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@852226@macro@SYSCFG_EXTICR4_EXTI15_PJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_EXTICR4_EXTI15_PJ",
    "location": {
      "column": "9",
      "line": "10971",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_EXTICR4_EXTI15_PJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@853188@macro@SYSCFG_CMPCR_CMP_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_CMP_PD",
    "location": {
      "column": "9",
      "line": "10985",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_CMPCR_CMP_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@853288@macro@SYSCFG_CMPCR_READY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_CMPCR_READY",
    "location": {
      "column": "9",
      "line": "10986",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SYSCFG_CMPCR_READY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856387@macro@TIM_CR1_CEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CEN",
    "location": {
      "column": "10",
      "line": "11017",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856492@macro@TIM_CR1_UDIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_UDIS",
    "location": {
      "column": "10",
      "line": "11018",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_UDIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856597@macro@TIM_CR1_URS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_URS",
    "location": {
      "column": "10",
      "line": "11019",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_URS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856702@macro@TIM_CR1_OPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_OPM",
    "location": {
      "column": "10",
      "line": "11020",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_OPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856807@macro@TIM_CR1_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_DIR",
    "location": {
      "column": "10",
      "line": "11021",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@856914@macro@TIM_CR1_CMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS",
    "location": {
      "column": "10",
      "line": "11023",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857043@macro@TIM_CR1_CMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_0",
    "location": {
      "column": "10",
      "line": "11024",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857132@macro@TIM_CR1_CMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CMS_1",
    "location": {
      "column": "10",
      "line": "11025",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857223@macro@TIM_CR1_ARPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_ARPE",
    "location": {
      "column": "10",
      "line": "11027",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_ARPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857339@macro@TIM_CR1_CKD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD",
    "location": {
      "column": "10",
      "line": "11029",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857453@macro@TIM_CR1_CKD_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_0",
    "location": {
      "column": "10",
      "line": "11030",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857542@macro@TIM_CR1_CKD_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR1_CKD_1",
    "location": {
      "column": "10",
      "line": "11031",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR1_CKD_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857715@macro@TIM_CR2_CCPC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCPC",
    "location": {
      "column": "10",
      "line": "11034",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCPC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857839@macro@TIM_CR2_CCUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCUS",
    "location": {
      "column": "10",
      "line": "11035",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@857963@macro@TIM_CR2_CCDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_CCDS",
    "location": {
      "column": "10",
      "line": "11036",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_CCDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858089@macro@TIM_CR2_MMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS",
    "location": {
      "column": "10",
      "line": "11038",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858210@macro@TIM_CR2_MMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_0",
    "location": {
      "column": "10",
      "line": "11039",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858299@macro@TIM_CR2_MMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_1",
    "location": {
      "column": "10",
      "line": "11040",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858388@macro@TIM_CR2_MMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_MMS_2",
    "location": {
      "column": "10",
      "line": "11041",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_MMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858479@macro@TIM_CR2_TI1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_TI1S",
    "location": {
      "column": "10",
      "line": "11043",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_TI1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858576@macro@TIM_CR2_OIS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1",
    "location": {
      "column": "10",
      "line": "11044",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858693@macro@TIM_CR2_OIS1N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS1N",
    "location": {
      "column": "10",
      "line": "11045",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS1N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858810@macro@TIM_CR2_OIS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2",
    "location": {
      "column": "10",
      "line": "11046",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@858927@macro@TIM_CR2_OIS2N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS2N",
    "location": {
      "column": "10",
      "line": "11047",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS2N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859044@macro@TIM_CR2_OIS3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3",
    "location": {
      "column": "10",
      "line": "11048",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859161@macro@TIM_CR2_OIS3N",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS3N",
    "location": {
      "column": "10",
      "line": "11049",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS3N",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859278@macro@TIM_CR2_OIS4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CR2_OIS4",
    "location": {
      "column": "10",
      "line": "11050",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CR2_OIS4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859479@macro@TIM_SMCR_SMS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS",
    "location": {
      "column": "10",
      "line": "11053",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859602@macro@TIM_SMCR_SMS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_0",
    "location": {
      "column": "10",
      "line": "11054",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859691@macro@TIM_SMCR_SMS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_1",
    "location": {
      "column": "10",
      "line": "11055",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859780@macro@TIM_SMCR_SMS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_SMS_2",
    "location": {
      "column": "10",
      "line": "11056",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_SMS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859871@macro@TIM_SMCR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS",
    "location": {
      "column": "10",
      "line": "11058",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@859994@macro@TIM_SMCR_TS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_0",
    "location": {
      "column": "10",
      "line": "11059",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860083@macro@TIM_SMCR_TS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_1",
    "location": {
      "column": "10",
      "line": "11060",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860172@macro@TIM_SMCR_TS_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_TS_2",
    "location": {
      "column": "10",
      "line": "11061",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_TS_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860263@macro@TIM_SMCR_MSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_MSM",
    "location": {
      "column": "10",
      "line": "11063",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_MSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860388@macro@TIM_SMCR_ETF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF",
    "location": {
      "column": "10",
      "line": "11065",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860511@macro@TIM_SMCR_ETF_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_0",
    "location": {
      "column": "10",
      "line": "11066",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860600@macro@TIM_SMCR_ETF_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_1",
    "location": {
      "column": "10",
      "line": "11067",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860689@macro@TIM_SMCR_ETF_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_2",
    "location": {
      "column": "10",
      "line": "11068",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860778@macro@TIM_SMCR_ETF_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETF_3",
    "location": {
      "column": "10",
      "line": "11069",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETF_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860869@macro@TIM_SMCR_ETPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS",
    "location": {
      "column": "10",
      "line": "11071",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@860996@macro@TIM_SMCR_ETPS_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_0",
    "location": {
      "column": "10",
      "line": "11072",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861085@macro@TIM_SMCR_ETPS_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETPS_1",
    "location": {
      "column": "10",
      "line": "11073",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETPS_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861176@macro@TIM_SMCR_ECE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ECE",
    "location": {
      "column": "10",
      "line": "11075",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ECE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861285@macro@TIM_SMCR_ETP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SMCR_ETP",
    "location": {
      "column": "10",
      "line": "11076",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SMCR_ETP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861478@macro@TIM_DIER_UIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UIE",
    "location": {
      "column": "10",
      "line": "11079",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_UIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861585@macro@TIM_DIER_CC1IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1IE",
    "location": {
      "column": "10",
      "line": "11080",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC1IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861705@macro@TIM_DIER_CC2IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2IE",
    "location": {
      "column": "10",
      "line": "11081",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC2IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861825@macro@TIM_DIER_CC3IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3IE",
    "location": {
      "column": "10",
      "line": "11082",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC3IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@861945@macro@TIM_DIER_CC4IE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4IE",
    "location": {
      "column": "10",
      "line": "11083",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC4IE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862065@macro@TIM_DIER_COMIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMIE",
    "location": {
      "column": "10",
      "line": "11084",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_COMIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862185@macro@TIM_DIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TIE",
    "location": {
      "column": "10",
      "line": "11085",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862305@macro@TIM_DIER_BIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_BIE",
    "location": {
      "column": "10",
      "line": "11086",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_BIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862425@macro@TIM_DIER_UDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_UDE",
    "location": {
      "column": "10",
      "line": "11087",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_UDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862545@macro@TIM_DIER_CC1DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC1DE",
    "location": {
      "column": "10",
      "line": "11088",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC1DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862665@macro@TIM_DIER_CC2DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC2DE",
    "location": {
      "column": "10",
      "line": "11089",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC2DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862785@macro@TIM_DIER_CC3DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC3DE",
    "location": {
      "column": "10",
      "line": "11090",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC3DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@862905@macro@TIM_DIER_CC4DE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_CC4DE",
    "location": {
      "column": "10",
      "line": "11091",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_CC4DE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863025@macro@TIM_DIER_COMDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_COMDE",
    "location": {
      "column": "10",
      "line": "11092",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_COMDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863145@macro@TIM_DIER_TDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DIER_TDE",
    "location": {
      "column": "10",
      "line": "11093",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DIER_TDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863349@macro@TIM_SR_UIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_UIF",
    "location": {
      "column": "10",
      "line": "11096",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_UIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863467@macro@TIM_SR_CC1IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1IF",
    "location": {
      "column": "10",
      "line": "11097",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC1IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863585@macro@TIM_SR_CC2IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2IF",
    "location": {
      "column": "10",
      "line": "11098",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC2IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863703@macro@TIM_SR_CC3IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3IF",
    "location": {
      "column": "10",
      "line": "11099",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC3IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863821@macro@TIM_SR_CC4IF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4IF",
    "location": {
      "column": "10",
      "line": "11100",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC4IF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@863939@macro@TIM_SR_COMIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_COMIF",
    "location": {
      "column": "10",
      "line": "11101",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_COMIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864057@macro@TIM_SR_TIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_TIF",
    "location": {
      "column": "10",
      "line": "11102",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_TIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864175@macro@TIM_SR_BIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_BIF",
    "location": {
      "column": "10",
      "line": "11103",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_BIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864293@macro@TIM_SR_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC1OF",
    "location": {
      "column": "10",
      "line": "11104",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864411@macro@TIM_SR_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC2OF",
    "location": {
      "column": "10",
      "line": "11105",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864529@macro@TIM_SR_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC3OF",
    "location": {
      "column": "10",
      "line": "11106",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864647@macro@TIM_SR_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SR_CC4OF",
    "location": {
      "column": "10",
      "line": "11107",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_SR_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864849@macro@TIM_EGR_UG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_UG",
    "location": {
      "column": "10",
      "line": "11110",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_UG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@864974@macro@TIM_EGR_CC1G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC1G",
    "location": {
      "column": "10",
      "line": "11111",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC1G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865099@macro@TIM_EGR_CC2G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC2G",
    "location": {
      "column": "10",
      "line": "11112",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC2G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865224@macro@TIM_EGR_CC3G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC3G",
    "location": {
      "column": "10",
      "line": "11113",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC3G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865349@macro@TIM_EGR_CC4G",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_CC4G",
    "location": {
      "column": "10",
      "line": "11114",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_CC4G",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865474@macro@TIM_EGR_COMG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_COMG",
    "location": {
      "column": "10",
      "line": "11115",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_COMG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865599@macro@TIM_EGR_TG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_TG",
    "location": {
      "column": "10",
      "line": "11116",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_TG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865724@macro@TIM_EGR_BG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EGR_BG",
    "location": {
      "column": "10",
      "line": "11117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_EGR_BG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@865933@macro@TIM_CCMR1_CC1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S",
    "location": {
      "column": "10",
      "line": "11120",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866061@macro@TIM_CCMR1_CC1S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_0",
    "location": {
      "column": "10",
      "line": "11121",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866150@macro@TIM_CCMR1_CC1S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC1S_1",
    "location": {
      "column": "10",
      "line": "11122",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC1S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866241@macro@TIM_CCMR1_OC1FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1FE",
    "location": {
      "column": "10",
      "line": "11124",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866369@macro@TIM_CCMR1_OC1PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1PE",
    "location": {
      "column": "10",
      "line": "11125",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866499@macro@TIM_CCMR1_OC1M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M",
    "location": {
      "column": "10",
      "line": "11127",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866627@macro@TIM_CCMR1_OC1M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_0",
    "location": {
      "column": "10",
      "line": "11128",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866716@macro@TIM_CCMR1_OC1M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_1",
    "location": {
      "column": "10",
      "line": "11129",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866805@macro@TIM_CCMR1_OC1M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1M_2",
    "location": {
      "column": "10",
      "line": "11130",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@866896@macro@TIM_CCMR1_OC1CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC1CE",
    "location": {
      "column": "10",
      "line": "11132",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC1CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867026@macro@TIM_CCMR1_CC2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S",
    "location": {
      "column": "10",
      "line": "11134",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867154@macro@TIM_CCMR1_CC2S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_0",
    "location": {
      "column": "10",
      "line": "11135",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867243@macro@TIM_CCMR1_CC2S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_CC2S_1",
    "location": {
      "column": "10",
      "line": "11136",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_CC2S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867334@macro@TIM_CCMR1_OC2FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2FE",
    "location": {
      "column": "10",
      "line": "11138",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867462@macro@TIM_CCMR1_OC2PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2PE",
    "location": {
      "column": "10",
      "line": "11139",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867592@macro@TIM_CCMR1_OC2M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M",
    "location": {
      "column": "10",
      "line": "11141",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867720@macro@TIM_CCMR1_OC2M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_0",
    "location": {
      "column": "10",
      "line": "11142",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867809@macro@TIM_CCMR1_OC2M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_1",
    "location": {
      "column": "10",
      "line": "11143",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867898@macro@TIM_CCMR1_OC2M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2M_2",
    "location": {
      "column": "10",
      "line": "11144",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@867989@macro@TIM_CCMR1_OC2CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_OC2CE",
    "location": {
      "column": "10",
      "line": "11146",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_OC2CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868188@macro@TIM_CCMR1_IC1PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC",
    "location": {
      "column": "10",
      "line": "11150",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868316@macro@TIM_CCMR1_IC1PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_0",
    "location": {
      "column": "10",
      "line": "11151",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868405@macro@TIM_CCMR1_IC1PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1PSC_1",
    "location": {
      "column": "10",
      "line": "11152",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868496@macro@TIM_CCMR1_IC1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F",
    "location": {
      "column": "10",
      "line": "11154",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868624@macro@TIM_CCMR1_IC1F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_0",
    "location": {
      "column": "10",
      "line": "11155",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868713@macro@TIM_CCMR1_IC1F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_1",
    "location": {
      "column": "10",
      "line": "11156",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868802@macro@TIM_CCMR1_IC1F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_2",
    "location": {
      "column": "10",
      "line": "11157",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868891@macro@TIM_CCMR1_IC1F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC1F_3",
    "location": {
      "column": "10",
      "line": "11158",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC1F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@868982@macro@TIM_CCMR1_IC2PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC",
    "location": {
      "column": "10",
      "line": "11160",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869111@macro@TIM_CCMR1_IC2PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_0",
    "location": {
      "column": "10",
      "line": "11161",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869200@macro@TIM_CCMR1_IC2PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2PSC_1",
    "location": {
      "column": "10",
      "line": "11162",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869291@macro@TIM_CCMR1_IC2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F",
    "location": {
      "column": "10",
      "line": "11164",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869420@macro@TIM_CCMR1_IC2F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_0",
    "location": {
      "column": "10",
      "line": "11165",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869509@macro@TIM_CCMR1_IC2F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_1",
    "location": {
      "column": "10",
      "line": "11166",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869598@macro@TIM_CCMR1_IC2F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_2",
    "location": {
      "column": "10",
      "line": "11167",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869687@macro@TIM_CCMR1_IC2F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR1_IC2F_3",
    "location": {
      "column": "10",
      "line": "11168",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR1_IC2F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869860@macro@TIM_CCMR2_CC3S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S",
    "location": {
      "column": "10",
      "line": "11171",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@869989@macro@TIM_CCMR2_CC3S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_0",
    "location": {
      "column": "10",
      "line": "11172",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870078@macro@TIM_CCMR2_CC3S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC3S_1",
    "location": {
      "column": "10",
      "line": "11173",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC3S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870169@macro@TIM_CCMR2_OC3FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3FE",
    "location": {
      "column": "10",
      "line": "11175",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870291@macro@TIM_CCMR2_OC3PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3PE",
    "location": {
      "column": "10",
      "line": "11176",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870415@macro@TIM_CCMR2_OC3M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M",
    "location": {
      "column": "10",
      "line": "11178",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870537@macro@TIM_CCMR2_OC3M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_0",
    "location": {
      "column": "10",
      "line": "11179",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870626@macro@TIM_CCMR2_OC3M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_1",
    "location": {
      "column": "10",
      "line": "11180",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870715@macro@TIM_CCMR2_OC3M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3M_2",
    "location": {
      "column": "10",
      "line": "11181",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870806@macro@TIM_CCMR2_OC3CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC3CE",
    "location": {
      "column": "10",
      "line": "11183",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC3CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@870921@macro@TIM_CCMR2_CC4S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S",
    "location": {
      "column": "10",
      "line": "11185",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871049@macro@TIM_CCMR2_CC4S_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_0",
    "location": {
      "column": "10",
      "line": "11186",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871138@macro@TIM_CCMR2_CC4S_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_CC4S_1",
    "location": {
      "column": "10",
      "line": "11187",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_CC4S_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871229@macro@TIM_CCMR2_OC4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4FE",
    "location": {
      "column": "10",
      "line": "11189",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871344@macro@TIM_CCMR2_OC4PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4PE",
    "location": {
      "column": "10",
      "line": "11190",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871461@macro@TIM_CCMR2_OC4M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M",
    "location": {
      "column": "10",
      "line": "11192",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871583@macro@TIM_CCMR2_OC4M_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_0",
    "location": {
      "column": "10",
      "line": "11193",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871672@macro@TIM_CCMR2_OC4M_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_1",
    "location": {
      "column": "10",
      "line": "11194",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871761@macro@TIM_CCMR2_OC4M_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4M_2",
    "location": {
      "column": "10",
      "line": "11195",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4M_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@871852@macro@TIM_CCMR2_OC4CE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_OC4CE",
    "location": {
      "column": "10",
      "line": "11197",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_OC4CE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872051@macro@TIM_CCMR2_IC3PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC",
    "location": {
      "column": "10",
      "line": "11201",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872179@macro@TIM_CCMR2_IC3PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_0",
    "location": {
      "column": "10",
      "line": "11202",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872268@macro@TIM_CCMR2_IC3PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3PSC_1",
    "location": {
      "column": "10",
      "line": "11203",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872359@macro@TIM_CCMR2_IC3F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F",
    "location": {
      "column": "10",
      "line": "11205",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872482@macro@TIM_CCMR2_IC3F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_0",
    "location": {
      "column": "10",
      "line": "11206",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872571@macro@TIM_CCMR2_IC3F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_1",
    "location": {
      "column": "10",
      "line": "11207",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872660@macro@TIM_CCMR2_IC3F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_2",
    "location": {
      "column": "10",
      "line": "11208",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872749@macro@TIM_CCMR2_IC3F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC3F_3",
    "location": {
      "column": "10",
      "line": "11209",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC3F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872840@macro@TIM_CCMR2_IC4PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC",
    "location": {
      "column": "10",
      "line": "11211",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@872968@macro@TIM_CCMR2_IC4PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_0",
    "location": {
      "column": "10",
      "line": "11212",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873057@macro@TIM_CCMR2_IC4PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4PSC_1",
    "location": {
      "column": "10",
      "line": "11213",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873148@macro@TIM_CCMR2_IC4F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F",
    "location": {
      "column": "10",
      "line": "11215",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873271@macro@TIM_CCMR2_IC4F_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_0",
    "location": {
      "column": "10",
      "line": "11216",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873360@macro@TIM_CCMR2_IC4F_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_1",
    "location": {
      "column": "10",
      "line": "11217",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873449@macro@TIM_CCMR2_IC4F_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_2",
    "location": {
      "column": "10",
      "line": "11218",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873538@macro@TIM_CCMR2_IC4F_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCMR2_IC4F_3",
    "location": {
      "column": "10",
      "line": "11219",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCMR2_IC4F_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873711@macro@TIM_CCER_CC1E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1E",
    "location": {
      "column": "10",
      "line": "11222",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873842@macro@TIM_CCER_CC1P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1P",
    "location": {
      "column": "10",
      "line": "11223",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@873973@macro@TIM_CCER_CC1NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NE",
    "location": {
      "column": "10",
      "line": "11224",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874104@macro@TIM_CCER_CC1NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC1NP",
    "location": {
      "column": "10",
      "line": "11225",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC1NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874235@macro@TIM_CCER_CC2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2E",
    "location": {
      "column": "10",
      "line": "11226",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874366@macro@TIM_CCER_CC2P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2P",
    "location": {
      "column": "10",
      "line": "11227",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874497@macro@TIM_CCER_CC2NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NE",
    "location": {
      "column": "10",
      "line": "11228",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874628@macro@TIM_CCER_CC2NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC2NP",
    "location": {
      "column": "10",
      "line": "11229",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC2NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874759@macro@TIM_CCER_CC3E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3E",
    "location": {
      "column": "10",
      "line": "11230",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@874890@macro@TIM_CCER_CC3P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3P",
    "location": {
      "column": "10",
      "line": "11231",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875021@macro@TIM_CCER_CC3NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NE",
    "location": {
      "column": "10",
      "line": "11232",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875152@macro@TIM_CCER_CC3NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC3NP",
    "location": {
      "column": "10",
      "line": "11233",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC3NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875283@macro@TIM_CCER_CC4E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4E",
    "location": {
      "column": "10",
      "line": "11234",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875414@macro@TIM_CCER_CC4P",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4P",
    "location": {
      "column": "10",
      "line": "11235",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4P",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875545@macro@TIM_CCER_CC4NP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCER_CC4NP",
    "location": {
      "column": "10",
      "line": "11236",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCER_CC4NP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875760@macro@TIM_CNT_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CNT_CNT",
    "location": {
      "column": "10",
      "line": "11239",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CNT_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@875952@macro@TIM_PSC_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSC_PSC",
    "location": {
      "column": "10",
      "line": "11242",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_PSC_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876144@macro@TIM_ARR_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ARR_ARR",
    "location": {
      "column": "10",
      "line": "11245",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_ARR_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876336@macro@TIM_RCR_REP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_RCR_REP",
    "location": {
      "column": "10",
      "line": "11248",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_RCR_REP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876528@macro@TIM_CCR1_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR1_CCR1",
    "location": {
      "column": "10",
      "line": "11251",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCR1_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876720@macro@TIM_CCR2_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR2_CCR2",
    "location": {
      "column": "10",
      "line": "11254",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCR2_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@876912@macro@TIM_CCR3_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR3_CCR3",
    "location": {
      "column": "10",
      "line": "11257",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCR3_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877104@macro@TIM_CCR4_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCR4_CCR4",
    "location": {
      "column": "10",
      "line": "11260",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_CCR4_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877296@macro@TIM_BDTR_DTG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG",
    "location": {
      "column": "10",
      "line": "11263",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877422@macro@TIM_BDTR_DTG_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_0",
    "location": {
      "column": "10",
      "line": "11264",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877511@macro@TIM_BDTR_DTG_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_1",
    "location": {
      "column": "10",
      "line": "11265",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877600@macro@TIM_BDTR_DTG_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_2",
    "location": {
      "column": "10",
      "line": "11266",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877689@macro@TIM_BDTR_DTG_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_3",
    "location": {
      "column": "10",
      "line": "11267",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877778@macro@TIM_BDTR_DTG_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_4",
    "location": {
      "column": "10",
      "line": "11268",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877867@macro@TIM_BDTR_DTG_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_5",
    "location": {
      "column": "10",
      "line": "11269",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@877956@macro@TIM_BDTR_DTG_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_6",
    "location": {
      "column": "10",
      "line": "11270",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878045@macro@TIM_BDTR_DTG_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_DTG_7",
    "location": {
      "column": "10",
      "line": "11271",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_DTG_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878136@macro@TIM_BDTR_LOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK",
    "location": {
      "column": "10",
      "line": "11273",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878255@macro@TIM_BDTR_LOCK_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_0",
    "location": {
      "column": "10",
      "line": "11274",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878344@macro@TIM_BDTR_LOCK_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_LOCK_1",
    "location": {
      "column": "10",
      "line": "11275",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_LOCK_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878435@macro@TIM_BDTR_OSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSI",
    "location": {
      "column": "10",
      "line": "11277",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_OSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878552@macro@TIM_BDTR_OSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_OSSR",
    "location": {
      "column": "10",
      "line": "11278",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_OSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878669@macro@TIM_BDTR_BKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKE",
    "location": {
      "column": "10",
      "line": "11279",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_BKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878786@macro@TIM_BDTR_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_BKP",
    "location": {
      "column": "10",
      "line": "11280",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@878903@macro@TIM_BDTR_AOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_AOE",
    "location": {
      "column": "10",
      "line": "11281",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_AOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879020@macro@TIM_BDTR_MOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BDTR_MOE",
    "location": {
      "column": "10",
      "line": "11282",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_BDTR_MOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879221@macro@TIM_DCR_DBA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA",
    "location": {
      "column": "10",
      "line": "11285",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879337@macro@TIM_DCR_DBA_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_0",
    "location": {
      "column": "10",
      "line": "11286",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879426@macro@TIM_DCR_DBA_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_1",
    "location": {
      "column": "10",
      "line": "11287",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879515@macro@TIM_DCR_DBA_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_2",
    "location": {
      "column": "10",
      "line": "11288",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879604@macro@TIM_DCR_DBA_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_3",
    "location": {
      "column": "10",
      "line": "11289",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879693@macro@TIM_DCR_DBA_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBA_4",
    "location": {
      "column": "10",
      "line": "11290",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBA_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879784@macro@TIM_DCR_DBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL",
    "location": {
      "column": "10",
      "line": "11292",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879900@macro@TIM_DCR_DBL_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_0",
    "location": {
      "column": "10",
      "line": "11293",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@879989@macro@TIM_DCR_DBL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_1",
    "location": {
      "column": "10",
      "line": "11294",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880078@macro@TIM_DCR_DBL_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_2",
    "location": {
      "column": "10",
      "line": "11295",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880167@macro@TIM_DCR_DBL_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_3",
    "location": {
      "column": "10",
      "line": "11296",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880256@macro@TIM_DCR_DBL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DCR_DBL_4",
    "location": {
      "column": "10",
      "line": "11297",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DCR_DBL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880429@macro@TIM_DMAR_DMAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMAR_DMAB",
    "location": {
      "column": "10",
      "line": "11300",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_DMAR_DMAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880646@macro@TIM_OR_TI4_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP",
    "location": {
      "column": "9",
      "line": "11303",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880780@macro@TIM_OR_TI4_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_0",
    "location": {
      "column": "9",
      "line": "11304",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880869@macro@TIM_OR_TI4_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_TI4_RMP_1",
    "location": {
      "column": "9",
      "line": "11305",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_OR_TI4_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@880958@macro@TIM_OR_ITR1_RMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP",
    "location": {
      "column": "9",
      "line": "11306",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@881092@macro@TIM_OR_ITR1_RMP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_0",
    "location": {
      "column": "9",
      "line": "11307",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@881181@macro@TIM_OR_ITR1_RMP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OR_ITR1_RMP_1",
    "location": {
      "column": "9",
      "line": "11308",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "TIM_OR_ITR1_RMP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@889959@macro@USART_SR_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_PE",
    "location": {
      "column": "10",
      "line": "11405",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890071@macro@USART_SR_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_FE",
    "location": {
      "column": "10",
      "line": "11406",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890183@macro@USART_SR_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_NE",
    "location": {
      "column": "10",
      "line": "11407",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890295@macro@USART_SR_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_ORE",
    "location": {
      "column": "10",
      "line": "11408",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890407@macro@USART_SR_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_IDLE",
    "location": {
      "column": "10",
      "line": "11409",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890519@macro@USART_SR_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_RXNE",
    "location": {
      "column": "10",
      "line": "11410",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890631@macro@USART_SR_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TC",
    "location": {
      "column": "10",
      "line": "11411",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890743@macro@USART_SR_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_TXE",
    "location": {
      "column": "10",
      "line": "11412",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890855@macro@USART_SR_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_LBD",
    "location": {
      "column": "10",
      "line": "11413",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@890967@macro@USART_SR_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_SR_CTS",
    "location": {
      "column": "10",
      "line": "11414",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_SR_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891163@macro@USART_DR_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DR_DR",
    "location": {
      "column": "10",
      "line": "11417",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_DR_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891341@macro@USART_BRR_DIV_Fraction",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Fraction",
    "location": {
      "column": "10",
      "line": "11420",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_BRR_DIV_Fraction",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891445@macro@USART_BRR_DIV_Mantissa",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_BRR_DIV_Mantissa",
    "location": {
      "column": "10",
      "line": "11421",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_BRR_DIV_Mantissa",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891633@macro@USART_CR1_SBK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_SBK",
    "location": {
      "column": "10",
      "line": "11424",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_SBK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891755@macro@USART_CR1_RWU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RWU",
    "location": {
      "column": "10",
      "line": "11425",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_RWU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891877@macro@USART_CR1_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RE",
    "location": {
      "column": "10",
      "line": "11426",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@891999@macro@USART_CR1_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TE",
    "location": {
      "column": "10",
      "line": "11427",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892121@macro@USART_CR1_IDLEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_IDLEIE",
    "location": {
      "column": "10",
      "line": "11428",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_IDLEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892243@macro@USART_CR1_RXNEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_RXNEIE",
    "location": {
      "column": "10",
      "line": "11429",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_RXNEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892365@macro@USART_CR1_TCIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TCIE",
    "location": {
      "column": "10",
      "line": "11430",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_TCIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892487@macro@USART_CR1_TXEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_TXEIE",
    "location": {
      "column": "10",
      "line": "11431",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_TXEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892609@macro@USART_CR1_PEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PEIE",
    "location": {
      "column": "10",
      "line": "11432",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_PEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892731@macro@USART_CR1_PS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PS",
    "location": {
      "column": "10",
      "line": "11433",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_PS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892853@macro@USART_CR1_PCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_PCE",
    "location": {
      "column": "10",
      "line": "11434",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_PCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@892975@macro@USART_CR1_WAKE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_WAKE",
    "location": {
      "column": "10",
      "line": "11435",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_WAKE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893097@macro@USART_CR1_M",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_M",
    "location": {
      "column": "10",
      "line": "11436",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_M",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893219@macro@USART_CR1_UE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_UE",
    "location": {
      "column": "10",
      "line": "11437",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_UE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893341@macro@USART_CR1_OVER8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR1_OVER8",
    "location": {
      "column": "10",
      "line": "11438",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR1_OVER8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893547@macro@USART_CR2_ADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_ADD",
    "location": {
      "column": "10",
      "line": "11441",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_ADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893667@macro@USART_CR2_LBDL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDL",
    "location": {
      "column": "10",
      "line": "11442",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBDL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893787@macro@USART_CR2_LBDIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBDIE",
    "location": {
      "column": "10",
      "line": "11443",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBDIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@893907@macro@USART_CR2_LBCL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LBCL",
    "location": {
      "column": "10",
      "line": "11444",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_LBCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894027@macro@USART_CR2_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPHA",
    "location": {
      "column": "10",
      "line": "11445",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894147@macro@USART_CR2_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CPOL",
    "location": {
      "column": "10",
      "line": "11446",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894267@macro@USART_CR2_CLKEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_CLKEN",
    "location": {
      "column": "10",
      "line": "11447",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_CLKEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894389@macro@USART_CR2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP",
    "location": {
      "column": "10",
      "line": "11449",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894499@macro@USART_CR2_STOP_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_0",
    "location": {
      "column": "10",
      "line": "11450",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894588@macro@USART_CR2_STOP_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_STOP_1",
    "location": {
      "column": "10",
      "line": "11451",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_STOP_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894679@macro@USART_CR2_LINEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR2_LINEN",
    "location": {
      "column": "10",
      "line": "11453",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR2_LINEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894862@macro@USART_CR3_EIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_EIE",
    "location": {
      "column": "10",
      "line": "11456",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_EIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@894973@macro@USART_CR3_IREN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IREN",
    "location": {
      "column": "10",
      "line": "11457",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_IREN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895084@macro@USART_CR3_IRLP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_IRLP",
    "location": {
      "column": "10",
      "line": "11458",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_IRLP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895195@macro@USART_CR3_HDSEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_HDSEL",
    "location": {
      "column": "10",
      "line": "11459",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_HDSEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895306@macro@USART_CR3_NACK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_NACK",
    "location": {
      "column": "10",
      "line": "11460",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_NACK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895417@macro@USART_CR3_SCEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_SCEN",
    "location": {
      "column": "10",
      "line": "11461",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_SCEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895528@macro@USART_CR3_DMAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAR",
    "location": {
      "column": "10",
      "line": "11462",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_DMAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895639@macro@USART_CR3_DMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_DMAT",
    "location": {
      "column": "10",
      "line": "11463",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_DMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895750@macro@USART_CR3_RTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_RTSE",
    "location": {
      "column": "10",
      "line": "11464",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_RTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895861@macro@USART_CR3_CTSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSE",
    "location": {
      "column": "10",
      "line": "11465",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_CTSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@895972@macro@USART_CR3_CTSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_CTSIE",
    "location": {
      "column": "10",
      "line": "11466",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_CTSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896083@macro@USART_CR3_ONEBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CR3_ONEBIT",
    "location": {
      "column": "10",
      "line": "11467",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_CR3_ONEBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896278@macro@USART_GTPR_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC",
    "location": {
      "column": "10",
      "line": "11470",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896393@macro@USART_GTPR_PSC_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_0",
    "location": {
      "column": "10",
      "line": "11471",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896482@macro@USART_GTPR_PSC_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_1",
    "location": {
      "column": "10",
      "line": "11472",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896571@macro@USART_GTPR_PSC_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_2",
    "location": {
      "column": "10",
      "line": "11473",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896660@macro@USART_GTPR_PSC_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_3",
    "location": {
      "column": "10",
      "line": "11474",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896749@macro@USART_GTPR_PSC_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_4",
    "location": {
      "column": "10",
      "line": "11475",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896838@macro@USART_GTPR_PSC_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_5",
    "location": {
      "column": "10",
      "line": "11476",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@896927@macro@USART_GTPR_PSC_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_6",
    "location": {
      "column": "10",
      "line": "11477",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897016@macro@USART_GTPR_PSC_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_PSC_7",
    "location": {
      "column": "10",
      "line": "11478",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_PSC_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897107@macro@USART_GTPR_GT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_GTPR_GT",
    "location": {
      "column": "10",
      "line": "11480",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "USART_GTPR_GT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897701@macro@WWDG_CR_T",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T",
    "location": {
      "column": "10",
      "line": "11488",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897825@macro@WWDG_CR_T_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_0",
    "location": {
      "column": "10",
      "line": "11489",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@897914@macro@WWDG_CR_T_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_1",
    "location": {
      "column": "10",
      "line": "11490",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898003@macro@WWDG_CR_T_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_2",
    "location": {
      "column": "10",
      "line": "11491",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898092@macro@WWDG_CR_T_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_3",
    "location": {
      "column": "10",
      "line": "11492",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898181@macro@WWDG_CR_T_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_4",
    "location": {
      "column": "10",
      "line": "11493",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898270@macro@WWDG_CR_T_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_5",
    "location": {
      "column": "10",
      "line": "11494",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898359@macro@WWDG_CR_T_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T_6",
    "location": {
      "column": "10",
      "line": "11495",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898470@macro@WWDG_CR_T0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T0",
    "location": {
      "column": "10",
      "line": "11497",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898528@macro@WWDG_CR_T1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T1",
    "location": {
      "column": "10",
      "line": "11498",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898586@macro@WWDG_CR_T2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T2",
    "location": {
      "column": "10",
      "line": "11499",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898644@macro@WWDG_CR_T3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T3",
    "location": {
      "column": "10",
      "line": "11500",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898702@macro@WWDG_CR_T4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T4",
    "location": {
      "column": "10",
      "line": "11501",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898760@macro@WWDG_CR_T5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T5",
    "location": {
      "column": "10",
      "line": "11502",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898818@macro@WWDG_CR_T6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_T6",
    "location": {
      "column": "10",
      "line": "11503",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_T6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@898878@macro@WWDG_CR_WDGA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CR_WDGA",
    "location": {
      "column": "10",
      "line": "11505",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CR_WDGA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899060@macro@WWDG_CFR_W",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W",
    "location": {
      "column": "10",
      "line": "11508",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899176@macro@WWDG_CFR_W_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_0",
    "location": {
      "column": "10",
      "line": "11509",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899265@macro@WWDG_CFR_W_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_1",
    "location": {
      "column": "10",
      "line": "11510",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899354@macro@WWDG_CFR_W_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_2",
    "location": {
      "column": "10",
      "line": "11511",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899443@macro@WWDG_CFR_W_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_3",
    "location": {
      "column": "10",
      "line": "11512",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899532@macro@WWDG_CFR_W_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_4",
    "location": {
      "column": "10",
      "line": "11513",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899621@macro@WWDG_CFR_W_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_5",
    "location": {
      "column": "10",
      "line": "11514",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899710@macro@WWDG_CFR_W_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W_6",
    "location": {
      "column": "10",
      "line": "11515",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899821@macro@WWDG_CFR_W0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W0",
    "location": {
      "column": "10",
      "line": "11517",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899880@macro@WWDG_CFR_W1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W1",
    "location": {
      "column": "10",
      "line": "11518",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899939@macro@WWDG_CFR_W2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W2",
    "location": {
      "column": "10",
      "line": "11519",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@899998@macro@WWDG_CFR_W3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W3",
    "location": {
      "column": "10",
      "line": "11520",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900057@macro@WWDG_CFR_W4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W4",
    "location": {
      "column": "10",
      "line": "11521",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900116@macro@WWDG_CFR_W5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W5",
    "location": {
      "column": "10",
      "line": "11522",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900175@macro@WWDG_CFR_W6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_W6",
    "location": {
      "column": "10",
      "line": "11523",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_W6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900236@macro@WWDG_CFR_WDGTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB",
    "location": {
      "column": "10",
      "line": "11525",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900348@macro@WWDG_CFR_WDGTB_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_0",
    "location": {
      "column": "10",
      "line": "11526",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900437@macro@WWDG_CFR_WDGTB_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB_1",
    "location": {
      "column": "10",
      "line": "11527",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900548@macro@WWDG_CFR_WDGTB0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB0",
    "location": {
      "column": "10",
      "line": "11529",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900611@macro@WWDG_CFR_WDGTB1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_WDGTB1",
    "location": {
      "column": "10",
      "line": "11530",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_WDGTB1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900676@macro@WWDG_CFR_EWI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_CFR_EWI",
    "location": {
      "column": "10",
      "line": "11532",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_CFR_EWI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@900866@macro@WWDG_SR_EWIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_SR_EWIF",
    "location": {
      "column": "10",
      "line": "11535",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WWDG_SR_EWIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901473@macro@DBGMCU_IDCODE_DEV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_DEV_ID",
    "location": {
      "column": "10",
      "line": "11544",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_IDCODE_DEV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901542@macro@DBGMCU_IDCODE_REV_ID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IDCODE_REV_ID",
    "location": {
      "column": "10",
      "line": "11545",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_IDCODE_REV_ID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901695@macro@DBGMCU_CR_DBG_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_SLEEP",
    "location": {
      "column": "10",
      "line": "11548",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901764@macro@DBGMCU_CR_DBG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STOP",
    "location": {
      "column": "10",
      "line": "11549",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901833@macro@DBGMCU_CR_DBG_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_DBG_STANDBY",
    "location": {
      "column": "10",
      "line": "11550",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_DBG_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901902@macro@DBGMCU_CR_TRACE_IOEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_IOEN",
    "location": {
      "column": "10",
      "line": "11551",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_IOEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@901973@macro@DBGMCU_CR_TRACE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE",
    "location": {
      "column": "10",
      "line": "11553",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902042@macro@DBGMCU_CR_TRACE_MODE_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_0",
    "location": {
      "column": "10",
      "line": "11554",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902123@macro@DBGMCU_CR_TRACE_MODE_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CR_TRACE_MODE_1",
    "location": {
      "column": "10",
      "line": "11555",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_CR_TRACE_MODE_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902288@macro@DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "location": {
      "column": "10",
      "line": "11558",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902361@macro@DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "location": {
      "column": "10",
      "line": "11559",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902434@macro@DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "location": {
      "column": "10",
      "line": "11560",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902507@macro@DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "location": {
      "column": "10",
      "line": "11561",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902580@macro@DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "location": {
      "column": "10",
      "line": "11562",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM6_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902653@macro@DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "location": {
      "column": "10",
      "line": "11563",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM7_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902726@macro@DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "location": {
      "column": "10",
      "line": "11564",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM12_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902799@macro@DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "location": {
      "column": "10",
      "line": "11565",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM13_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902872@macro@DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "location": {
      "column": "10",
      "line": "11566",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM14_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@902945@macro@DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "location": {
      "column": "10",
      "line": "11567",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_RTC_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903018@macro@DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "location": {
      "column": "10",
      "line": "11568",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903091@macro@DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "location": {
      "column": "10",
      "line": "11569",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903164@macro@DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11570",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903237@macro@DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11571",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903310@macro@DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "location": {
      "column": "10",
      "line": "11572",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903383@macro@DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "location": {
      "column": "10",
      "line": "11573",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_CAN1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903456@macro@DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "location": {
      "column": "10",
      "line": "11574",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_CAN2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903595@macro@DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "location": {
      "column": "10",
      "line": "11576",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_IWDEG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903758@macro@DBGMCU_APB1_FZ_DBG_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM1_STOP",
    "location": {
      "column": "10",
      "line": "11579",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903827@macro@DBGMCU_APB1_FZ_DBG_TIM8_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM8_STOP",
    "location": {
      "column": "10",
      "line": "11580",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM8_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903896@macro@DBGMCU_APB1_FZ_DBG_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM9_STOP",
    "location": {
      "column": "10",
      "line": "11581",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@903965@macro@DBGMCU_APB1_FZ_DBG_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM10_STOP",
    "location": {
      "column": "10",
      "line": "11582",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904034@macro@DBGMCU_APB1_FZ_DBG_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_APB1_FZ_DBG_TIM11_STOP",
    "location": {
      "column": "10",
      "line": "11583",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "DBGMCU_APB1_FZ_DBG_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904579@macro@ETH_MACCR_WD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_WD",
    "location": {
      "column": "9",
      "line": "11591",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_WD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904653@macro@ETH_MACCR_JD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_JD",
    "location": {
      "column": "9",
      "line": "11592",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_JD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904725@macro@ETH_MACCR_IFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG",
    "location": {
      "column": "9",
      "line": "11593",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904798@macro@ETH_MACCR_IFG_96Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_96Bit",
    "location": {
      "column": "9",
      "line": "11594",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_96Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@904919@macro@ETH_MACCR_IFG_88Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_88Bit",
    "location": {
      "column": "11",
      "line": "11595",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_88Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905040@macro@ETH_MACCR_IFG_80Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_80Bit",
    "location": {
      "column": "11",
      "line": "11596",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_80Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905161@macro@ETH_MACCR_IFG_72Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_72Bit",
    "location": {
      "column": "11",
      "line": "11597",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_72Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905282@macro@ETH_MACCR_IFG_64Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_64Bit",
    "location": {
      "column": "11",
      "line": "11598",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_64Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905411@macro@ETH_MACCR_IFG_56Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_56Bit",
    "location": {
      "column": "11",
      "line": "11599",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_56Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905532@macro@ETH_MACCR_IFG_48Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_48Bit",
    "location": {
      "column": "11",
      "line": "11600",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_48Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905653@macro@ETH_MACCR_IFG_40Bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IFG_40Bit",
    "location": {
      "column": "11",
      "line": "11601",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IFG_40Bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905786@macro@ETH_MACCR_CSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_CSD",
    "location": {
      "column": "9",
      "line": "11602",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_CSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905887@macro@ETH_MACCR_FES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_FES",
    "location": {
      "column": "9",
      "line": "11603",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_FES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@905964@macro@ETH_MACCR_ROD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_ROD",
    "location": {
      "column": "9",
      "line": "11604",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_ROD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906041@macro@ETH_MACCR_LM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_LM",
    "location": {
      "column": "9",
      "line": "11605",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_LM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906112@macro@ETH_MACCR_DM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_DM",
    "location": {
      "column": "9",
      "line": "11606",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_DM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906181@macro@ETH_MACCR_IPCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_IPCO",
    "location": {
      "column": "9",
      "line": "11607",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_IPCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906258@macro@ETH_MACCR_RD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_RD",
    "location": {
      "column": "9",
      "line": "11608",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_RD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906329@macro@ETH_MACCR_APCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_APCS",
    "location": {
      "column": "9",
      "line": "11609",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_APCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906414@macro@ETH_MACCR_BL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL",
    "location": {
      "column": "9",
      "line": "11610",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906680@macro@ETH_MACCR_BL_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_10",
    "location": {
      "column": "11",
      "line": "11612",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906756@macro@ETH_MACCR_BL_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_8",
    "location": {
      "column": "11",
      "line": "11613",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906831@macro@ETH_MACCR_BL_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_4",
    "location": {
      "column": "11",
      "line": "11614",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906906@macro@ETH_MACCR_BL_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_BL_1",
    "location": {
      "column": "11",
      "line": "11615",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_BL_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@906980@macro@ETH_MACCR_DC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_DC",
    "location": {
      "column": "9",
      "line": "11616",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_DC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907052@macro@ETH_MACCR_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_TE",
    "location": {
      "column": "9",
      "line": "11617",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907128@macro@ETH_MACCR_RE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACCR_RE",
    "location": {
      "column": "9",
      "line": "11618",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACCR_RE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907264@macro@ETH_MACFFR_RA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_RA",
    "location": {
      "column": "9",
      "line": "11621",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_RA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907334@macro@ETH_MACFFR_HPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HPF",
    "location": {
      "column": "9",
      "line": "11622",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907415@macro@ETH_MACFFR_SAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_SAF",
    "location": {
      "column": "9",
      "line": "11623",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_SAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907502@macro@ETH_MACFFR_SAIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_SAIF",
    "location": {
      "column": "9",
      "line": "11624",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_SAIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907581@macro@ETH_MACFFR_PCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF",
    "location": {
      "column": "9",
      "line": "11625",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907669@macro@ETH_MACFFR_PCF_BlockAll",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_BlockAll",
    "location": {
      "column": "11",
      "line": "11626",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_BlockAll",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907810@macro@ETH_MACFFR_PCF_ForwardAll",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_ForwardAll",
    "location": {
      "column": "11",
      "line": "11627",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_ForwardAll",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@907974@macro@ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "location": {
      "column": "11",
      "line": "11628",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PCF_ForwardPassedAddrFilter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908111@macro@ETH_MACFFR_BFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_BFD",
    "location": {
      "column": "9",
      "line": "11629",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_BFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908193@macro@ETH_MACFFR_PAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PAM",
    "location": {
      "column": "9",
      "line": "11630",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908270@macro@ETH_MACFFR_DAIF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_DAIF",
    "location": {
      "column": "9",
      "line": "11631",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_DAIF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908349@macro@ETH_MACFFR_HM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HM",
    "location": {
      "column": "9",
      "line": "11632",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908422@macro@ETH_MACFFR_HU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_HU",
    "location": {
      "column": "9",
      "line": "11633",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_HU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908492@macro@ETH_MACFFR_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFFR_PM",
    "location": {
      "column": "9",
      "line": "11634",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFFR_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908632@macro@ETH_MACHTHR_HTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACHTHR_HTH",
    "location": {
      "column": "9",
      "line": "11637",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACHTHR_HTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908770@macro@ETH_MACHTLR_HTL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACHTLR_HTL",
    "location": {
      "column": "9",
      "line": "11640",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACHTLR_HTL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908904@macro@ETH_MACMIIAR_PA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_PA",
    "location": {
      "column": "9",
      "line": "11643",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_PA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@908985@macro@ETH_MACMIIAR_MR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MR",
    "location": {
      "column": "9",
      "line": "11644",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909076@macro@ETH_MACMIIAR_CR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR",
    "location": {
      "column": "9",
      "line": "11645",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909160@macro@ETH_MACMIIAR_CR_Div42",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div42",
    "location": {
      "column": "11",
      "line": "11646",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div42",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909261@macro@ETH_MACMIIAR_CR_Div62",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div62",
    "location": {
      "column": "11",
      "line": "11647",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div62",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909363@macro@ETH_MACMIIAR_CR_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div16",
    "location": {
      "column": "11",
      "line": "11648",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909463@macro@ETH_MACMIIAR_CR_Div26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div26",
    "location": {
      "column": "11",
      "line": "11649",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909563@macro@ETH_MACMIIAR_CR_Div102",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_CR_Div102",
    "location": {
      "column": "11",
      "line": "11650",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_CR_Div102",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909666@macro@ETH_MACMIIAR_MW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MW",
    "location": {
      "column": "9",
      "line": "11651",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909734@macro@ETH_MACMIIAR_MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIAR_MB",
    "location": {
      "column": "9",
      "line": "11652",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIAR_MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@909862@macro@ETH_MACMIIDR_MD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACMIIDR_MD",
    "location": {
      "column": "9",
      "line": "11655",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACMIIDR_MD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910020@macro@ETH_MACFCR_PT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PT",
    "location": {
      "column": "9",
      "line": "11658",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910088@macro@ETH_MACFCR_ZQPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_ZQPD",
    "location": {
      "column": "9",
      "line": "11659",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_ZQPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910171@macro@ETH_MACFCR_PLT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT",
    "location": {
      "column": "9",
      "line": "11660",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910259@macro@ETH_MACFCR_PLT_Minus4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus4",
    "location": {
      "column": "11",
      "line": "11661",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910354@macro@ETH_MACFCR_PLT_Minus28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus28",
    "location": {
      "column": "11",
      "line": "11662",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910450@macro@ETH_MACFCR_PLT_Minus144",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus144",
    "location": {
      "column": "11",
      "line": "11663",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus144",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910547@macro@ETH_MACFCR_PLT_Minus256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_PLT_Minus256",
    "location": {
      "column": "11",
      "line": "11664",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_PLT_Minus256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910648@macro@ETH_MACFCR_UPFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_UPFD",
    "location": {
      "column": "9",
      "line": "11665",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_UPFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910732@macro@ETH_MACFCR_RFCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_RFCE",
    "location": {
      "column": "9",
      "line": "11666",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_RFCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910817@macro@ETH_MACFCR_TFCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_TFCE",
    "location": {
      "column": "9",
      "line": "11667",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_TFCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@910903@macro@ETH_MACFCR_FCBBPA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACFCR_FCBBPA",
    "location": {
      "column": "9",
      "line": "11668",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACFCR_FCBBPA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911059@macro@ETH_MACVLANTR_VLANTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACVLANTR_VLANTC",
    "location": {
      "column": "9",
      "line": "11671",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACVLANTR_VLANTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911146@macro@ETH_MACVLANTR_VLANTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACVLANTR_VLANTI",
    "location": {
      "column": "9",
      "line": "11672",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACVLANTR_VLANTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@911325@macro@ETH_MACRWUFFR_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACRWUFFR_D",
    "location": {
      "column": "9",
      "line": "11675",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACRWUFFR_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912282@macro@ETH_MACPMTCSR_WFFRPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFFRPR",
    "location": {
      "column": "9",
      "line": "11689",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFFRPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912386@macro@ETH_MACPMTCSR_GU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_GU",
    "location": {
      "column": "9",
      "line": "11690",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_GU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912461@macro@ETH_MACPMTCSR_WFR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFR",
    "location": {
      "column": "9",
      "line": "11691",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912544@macro@ETH_MACPMTCSR_MPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_MPR",
    "location": {
      "column": "9",
      "line": "11692",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_MPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912626@macro@ETH_MACPMTCSR_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_WFE",
    "location": {
      "column": "9",
      "line": "11693",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912707@macro@ETH_MACPMTCSR_MPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_MPE",
    "location": {
      "column": "9",
      "line": "11694",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_MPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912787@macro@ETH_MACPMTCSR_PD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACPMTCSR_PD",
    "location": {
      "column": "9",
      "line": "11695",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACPMTCSR_PD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@912915@macro@ETH_MACSR_TSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_TSTS",
    "location": {
      "column": "9",
      "line": "11698",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_TSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913000@macro@ETH_MACSR_MMCTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMCTS",
    "location": {
      "column": "9",
      "line": "11699",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMCTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913079@macro@ETH_MACSR_MMMCRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMMCRS",
    "location": {
      "column": "9",
      "line": "11700",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMMCRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913157@macro@ETH_MACSR_MMCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_MMCS",
    "location": {
      "column": "9",
      "line": "11701",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_MMCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913227@macro@ETH_MACSR_PMTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACSR_PMTS",
    "location": {
      "column": "9",
      "line": "11702",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACSR_PMTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913362@macro@ETH_MACIMR_TSTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACIMR_TSTIM",
    "location": {
      "column": "9",
      "line": "11705",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACIMR_TSTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913456@macro@ETH_MACIMR_PMTIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACIMR_PMTIM",
    "location": {
      "column": "9",
      "line": "11706",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACIMR_PMTIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913599@macro@ETH_MACA0HR_MACA0H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA0HR_MACA0H",
    "location": {
      "column": "9",
      "line": "11709",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA0HR_MACA0H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913740@macro@ETH_MACA0LR_MACA0L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA0LR_MACA0L",
    "location": {
      "column": "9",
      "line": "11712",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA0LR_MACA0L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913881@macro@ETH_MACA1HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_AE",
    "location": {
      "column": "9",
      "line": "11715",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@913956@macro@ETH_MACA1HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_SA",
    "location": {
      "column": "9",
      "line": "11716",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914031@macro@ETH_MACA1HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC",
    "location": {
      "column": "9",
      "line": "11717",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914165@macro@ETH_MACA1HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11718",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914273@macro@ETH_MACA1HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11719",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914380@macro@ETH_MACA1HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11720",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914488@macro@ETH_MACA1HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11721",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914596@macro@ETH_MACA1HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11722",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914703@macro@ETH_MACA1HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11723",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914808@macro@ETH_MACA1HR_MACA1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1HR_MACA1H",
    "location": {
      "column": "9",
      "line": "11724",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1HR_MACA1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@914949@macro@ETH_MACA1LR_MACA1L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA1LR_MACA1L",
    "location": {
      "column": "9",
      "line": "11727",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA1LR_MACA1L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915090@macro@ETH_MACA2HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_AE",
    "location": {
      "column": "9",
      "line": "11730",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915165@macro@ETH_MACA2HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_SA",
    "location": {
      "column": "9",
      "line": "11731",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915240@macro@ETH_MACA2HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC",
    "location": {
      "column": "9",
      "line": "11732",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915320@macro@ETH_MACA2HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11733",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915428@macro@ETH_MACA2HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11734",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915535@macro@ETH_MACA2HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11735",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915643@macro@ETH_MACA2HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11736",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915751@macro@ETH_MACA2HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11737",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915858@macro@ETH_MACA2HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11738",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@915961@macro@ETH_MACA2HR_MACA2H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2HR_MACA2H",
    "location": {
      "column": "9",
      "line": "11739",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2HR_MACA2H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916102@macro@ETH_MACA2LR_MACA2L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA2LR_MACA2L",
    "location": {
      "column": "9",
      "line": "11742",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA2LR_MACA2L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916243@macro@ETH_MACA3HR_AE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_AE",
    "location": {
      "column": "9",
      "line": "11745",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_AE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916318@macro@ETH_MACA3HR_SA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_SA",
    "location": {
      "column": "9",
      "line": "11746",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_SA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916393@macro@ETH_MACA3HR_MBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC",
    "location": {
      "column": "9",
      "line": "11747",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916473@macro@ETH_MACA3HR_MBC_HBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_HBits15_8",
    "location": {
      "column": "11",
      "line": "11748",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_HBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916581@macro@ETH_MACA3HR_MBC_HBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_HBits7_0",
    "location": {
      "column": "11",
      "line": "11749",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_HBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916688@macro@ETH_MACA3HR_MBC_LBits31_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits31_24",
    "location": {
      "column": "11",
      "line": "11750",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits31_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916796@macro@ETH_MACA3HR_MBC_LBits23_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits23_16",
    "location": {
      "column": "11",
      "line": "11751",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits23_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@916904@macro@ETH_MACA3HR_MBC_LBits15_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits15_8",
    "location": {
      "column": "11",
      "line": "11752",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits15_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917011@macro@ETH_MACA3HR_MBC_LBits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MBC_LBits7_0",
    "location": {
      "column": "11",
      "line": "11753",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MBC_LBits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917114@macro@ETH_MACA3HR_MACA3H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3HR_MACA3H",
    "location": {
      "column": "9",
      "line": "11754",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3HR_MACA3H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917255@macro@ETH_MACA3LR_MACA3L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MACA3LR_MACA3L",
    "location": {
      "column": "9",
      "line": "11757",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MACA3LR_MACA3L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917637@macro@ETH_MMCCR_MCFHP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCFHP",
    "location": {
      "column": "9",
      "line": "11764",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCFHP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917726@macro@ETH_MMCCR_MCP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCP",
    "location": {
      "column": "9",
      "line": "11765",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917805@macro@ETH_MMCCR_MCF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_MCF",
    "location": {
      "column": "9",
      "line": "11766",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_MCF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917884@macro@ETH_MMCCR_ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_ROR",
    "location": {
      "column": "9",
      "line": "11767",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@917958@macro@ETH_MMCCR_CSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_CSR",
    "location": {
      "column": "9",
      "line": "11768",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_CSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918040@macro@ETH_MMCCR_CR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCCR_CR",
    "location": {
      "column": "9",
      "line": "11769",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCCR_CR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918183@macro@ETH_MMCRIR_RGUFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RGUFS",
    "location": {
      "column": "9",
      "line": "11772",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RGUFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918314@macro@ETH_MMCRIR_RFAES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RFAES",
    "location": {
      "column": "9",
      "line": "11773",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RFAES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918441@macro@ETH_MMCRIR_RFCES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIR_RFCES",
    "location": {
      "column": "9",
      "line": "11774",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIR_RFCES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918631@macro@ETH_MMCTIR_TGFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFS",
    "location": {
      "column": "9",
      "line": "11777",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918759@macro@ETH_MMCTIR_TGFMSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFMSCS",
    "location": {
      "column": "9",
      "line": "11778",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFMSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@918885@macro@ETH_MMCTIR_TGFSCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIR_TGFSCS",
    "location": {
      "column": "9",
      "line": "11779",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIR_TGFSCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919085@macro@ETH_MMCRIMR_RGUFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RGUFM",
    "location": {
      "column": "9",
      "line": "11782",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RGUFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919231@macro@ETH_MMCRIMR_RFAEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RFAEM",
    "location": {
      "column": "9",
      "line": "11783",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RFAEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919378@macro@ETH_MMCRIMR_RFCEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRIMR_RFCEM",
    "location": {
      "column": "9",
      "line": "11784",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRIMR_RFCEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919588@macro@ETH_MMCTIMR_TGFM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFM",
    "location": {
      "column": "9",
      "line": "11787",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919731@macro@ETH_MMCTIMR_TGFMSCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFMSCM",
    "location": {
      "column": "9",
      "line": "11788",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFMSCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@919872@macro@ETH_MMCTIMR_TGFSCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTIMR_TGFSCM",
    "location": {
      "column": "9",
      "line": "11789",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTIMR_TGFSCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920119@macro@ETH_MMCTGFSCCR_TGFSCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFSCCR_TGFSCC",
    "location": {
      "column": "9",
      "line": "11792",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFSCCR_TGFSCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920389@macro@ETH_MMCTGFMSCCR_TGFMSCC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFMSCCR_TGFMSCC",
    "location": {
      "column": "9",
      "line": "11795",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFMSCCR_TGFMSCC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920634@macro@ETH_MMCTGFCR_TGFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCTGFCR_TGFC",
    "location": {
      "column": "9",
      "line": "11798",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCTGFCR_TGFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@920818@macro@ETH_MMCRFCECR_RFCEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRFCECR_RFCEC",
    "location": {
      "column": "9",
      "line": "11801",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRFCECR_RFCEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921016@macro@ETH_MMCRFAECR_RFAEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRFAECR_RFAEC",
    "location": {
      "column": "9",
      "line": "11804",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRFAECR_RFAEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921220@macro@ETH_MMCRGUFCR_RGUFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_MMCRGUFCR_RGUFC",
    "location": {
      "column": "9",
      "line": "11807",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_MMCRGUFCR_RGUFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921636@macro@ETH_PTPTSCR_TSCNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSCNT",
    "location": {
      "column": "9",
      "line": "11814",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSCNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921726@macro@ETH_PTPTSSR_TSSMRME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSMRME",
    "location": {
      "column": "9",
      "line": "11815",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSMRME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921847@macro@ETH_PTPTSSR_TSSEME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSEME",
    "location": {
      "column": "9",
      "line": "11816",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSEME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@921955@macro@ETH_PTPTSSR_TSSIPV4FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSIPV4FE",
    "location": {
      "column": "9",
      "line": "11817",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSIPV4FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922061@macro@ETH_PTPTSSR_TSSIPV6FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSIPV6FE",
    "location": {
      "column": "9",
      "line": "11818",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSIPV6FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922167@macro@ETH_PTPTSSR_TSSPTPOEFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSPTPOEFE",
    "location": {
      "column": "9",
      "line": "11819",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSPTPOEFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922286@macro@ETH_PTPTSSR_TSPTPPSV2E",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSPTPPSV2E",
    "location": {
      "column": "9",
      "line": "11820",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSPTPPSV2E",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922407@macro@ETH_PTPTSSR_TSSSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSSR",
    "location": {
      "column": "9",
      "line": "11821",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922502@macro@ETH_PTPTSSR_TSSARFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSARFE",
    "location": {
      "column": "9",
      "line": "11822",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSARFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922618@macro@ETH_PTPTSCR_TSARU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSARU",
    "location": {
      "column": "9",
      "line": "11824",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSARU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922701@macro@ETH_PTPTSCR_TSITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSITE",
    "location": {
      "column": "9",
      "line": "11825",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922797@macro@ETH_PTPTSCR_TSSTU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSSTU",
    "location": {
      "column": "9",
      "line": "11826",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSSTU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922875@macro@ETH_PTPTSCR_TSSTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSSTI",
    "location": {
      "column": "9",
      "line": "11827",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSSTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@922957@macro@ETH_PTPTSCR_TSFCU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSFCU",
    "location": {
      "column": "9",
      "line": "11828",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSFCU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923050@macro@ETH_PTPTSCR_TSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSCR_TSE",
    "location": {
      "column": "9",
      "line": "11829",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSCR_TSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923199@macro@ETH_PTPSSIR_STSSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPSSIR_STSSI",
    "location": {
      "column": "9",
      "line": "11832",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPSSIR_STSSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923364@macro@ETH_PTPTSHR_STS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSHR_STS",
    "location": {
      "column": "9",
      "line": "11835",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSHR_STS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923508@macro@ETH_PTPTSLR_STPNS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLR_STPNS",
    "location": {
      "column": "9",
      "line": "11838",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLR_STPNS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923606@macro@ETH_PTPTSLR_STSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLR_STSS",
    "location": {
      "column": "9",
      "line": "11839",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLR_STSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923763@macro@ETH_PTPTSHUR_TSUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSHUR_TSUS",
    "location": {
      "column": "9",
      "line": "11842",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSHUR_TSUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@923921@macro@ETH_PTPTSLUR_TSUPNS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLUR_TSUPNS",
    "location": {
      "column": "9",
      "line": "11845",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLUR_TSUPNS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924025@macro@ETH_PTPTSLUR_TSUSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSLUR_TSUSS",
    "location": {
      "column": "9",
      "line": "11846",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSLUR_TSUSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924183@macro@ETH_PTPTSAR_TSA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSAR_TSA",
    "location": {
      "column": "9",
      "line": "11849",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSAR_TSA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924328@macro@ETH_PTPTTHR_TTSH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTTHR_TTSH",
    "location": {
      "column": "9",
      "line": "11852",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTTHR_TTSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924477@macro@ETH_PTPTTLR_TTSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTTLR_TTSL",
    "location": {
      "column": "9",
      "line": "11855",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTTLR_TTSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924627@macro@ETH_PTPTSSR_TSTTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSTTR",
    "location": {
      "column": "9",
      "line": "11858",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSTTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@924718@macro@ETH_PTPTSSR_TSSO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_PTPTSSR_TSSO",
    "location": {
      "column": "9",
      "line": "11859",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_PTPTSSR_TSSO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925113@macro@ETH_DMABMR_AAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_AAB",
    "location": {
      "column": "9",
      "line": "11866",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_AAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925195@macro@ETH_DMABMR_FPM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_FPM",
    "location": {
      "column": "9",
      "line": "11867",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_FPM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925267@macro@ETH_DMABMR_USP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_USP",
    "location": {
      "column": "9",
      "line": "11868",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_USP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925344@macro@ETH_DMABMR_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP",
    "location": {
      "column": "9",
      "line": "11869",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925416@macro@ETH_DMABMR_RDP_1Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_1Beat",
    "location": {
      "column": "11",
      "line": "11870",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_1Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925553@macro@ETH_DMABMR_RDP_2Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_2Beat",
    "location": {
      "column": "11",
      "line": "11871",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_2Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925690@macro@ETH_DMABMR_RDP_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4Beat",
    "location": {
      "column": "11",
      "line": "11872",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925827@macro@ETH_DMABMR_RDP_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_8Beat",
    "location": {
      "column": "11",
      "line": "11873",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@925964@macro@ETH_DMABMR_RDP_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_16Beat",
    "location": {
      "column": "11",
      "line": "11874",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926102@macro@ETH_DMABMR_RDP_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_32Beat",
    "location": {
      "column": "11",
      "line": "11875",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926256@macro@ETH_DMABMR_RDP_4xPBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_4Beat",
    "location": {
      "column": "11",
      "line": "11876",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926398@macro@ETH_DMABMR_RDP_4xPBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_8Beat",
    "location": {
      "column": "11",
      "line": "11877",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926540@macro@ETH_DMABMR_RDP_4xPBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_16Beat",
    "location": {
      "column": "11",
      "line": "11878",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926683@macro@ETH_DMABMR_RDP_4xPBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_32Beat",
    "location": {
      "column": "11",
      "line": "11879",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926826@macro@ETH_DMABMR_RDP_4xPBL_64Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_64Beat",
    "location": {
      "column": "11",
      "line": "11880",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_64Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@926969@macro@ETH_DMABMR_RDP_4xPBL_128Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RDP_4xPBL_128Beat",
    "location": {
      "column": "11",
      "line": "11881",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RDP_4xPBL_128Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927113@macro@ETH_DMABMR_FB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_FB",
    "location": {
      "column": "9",
      "line": "11882",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_FB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927185@macro@ETH_DMABMR_RTPR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR",
    "location": {
      "column": "9",
      "line": "11883",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927268@macro@ETH_DMABMR_RTPR_1_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_1_1",
    "location": {
      "column": "11",
      "line": "11884",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_1_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927354@macro@ETH_DMABMR_RTPR_2_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_2_1",
    "location": {
      "column": "11",
      "line": "11885",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_2_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927440@macro@ETH_DMABMR_RTPR_3_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_3_1",
    "location": {
      "column": "11",
      "line": "11886",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_3_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927526@macro@ETH_DMABMR_RTPR_4_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_RTPR_4_1",
    "location": {
      "column": "11",
      "line": "11887",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_RTPR_4_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927612@macro@ETH_DMABMR_PBL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL",
    "location": {
      "column": "9",
      "line": "11888",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927697@macro@ETH_DMABMR_PBL_1Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_1Beat",
    "location": {
      "column": "11",
      "line": "11889",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_1Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927844@macro@ETH_DMABMR_PBL_2Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_2Beat",
    "location": {
      "column": "11",
      "line": "11890",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_2Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@927991@macro@ETH_DMABMR_PBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4Beat",
    "location": {
      "column": "11",
      "line": "11891",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928138@macro@ETH_DMABMR_PBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_8Beat",
    "location": {
      "column": "11",
      "line": "11892",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928285@macro@ETH_DMABMR_PBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_16Beat",
    "location": {
      "column": "11",
      "line": "11893",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928433@macro@ETH_DMABMR_PBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_32Beat",
    "location": {
      "column": "11",
      "line": "11894",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928597@macro@ETH_DMABMR_PBL_4xPBL_4Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_4Beat",
    "location": {
      "column": "11",
      "line": "11895",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_4Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928749@macro@ETH_DMABMR_PBL_4xPBL_8Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_8Beat",
    "location": {
      "column": "11",
      "line": "11896",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_8Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@928901@macro@ETH_DMABMR_PBL_4xPBL_16Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_16Beat",
    "location": {
      "column": "11",
      "line": "11897",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_16Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929054@macro@ETH_DMABMR_PBL_4xPBL_32Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_32Beat",
    "location": {
      "column": "11",
      "line": "11898",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_32Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929207@macro@ETH_DMABMR_PBL_4xPBL_64Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_64Beat",
    "location": {
      "column": "11",
      "line": "11899",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_64Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929360@macro@ETH_DMABMR_PBL_4xPBL_128Beat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_PBL_4xPBL_128Beat",
    "location": {
      "column": "11",
      "line": "11900",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_PBL_4xPBL_128Beat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929512@macro@ETH_DMABMR_EDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_EDE",
    "location": {
      "column": "9",
      "line": "11901",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_EDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929599@macro@ETH_DMABMR_DSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_DSL",
    "location": {
      "column": "9",
      "line": "11902",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_DSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929682@macro@ETH_DMABMR_DA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_DA",
    "location": {
      "column": "9",
      "line": "11903",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_DA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929765@macro@ETH_DMABMR_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMABMR_SR",
    "location": {
      "column": "9",
      "line": "11904",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMABMR_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@929911@macro@ETH_DMATPDR_TPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMATPDR_TPD",
    "location": {
      "column": "9",
      "line": "11907",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMATPDR_TPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930062@macro@ETH_DMARPDR_RPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMARPDR_RPD",
    "location": {
      "column": "9",
      "line": "11910",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMARPDR_RPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930225@macro@ETH_DMARDLAR_SRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMARDLAR_SRL",
    "location": {
      "column": "9",
      "line": "11913",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMARDLAR_SRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930390@macro@ETH_DMATDLAR_STL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMATDLAR_STL",
    "location": {
      "column": "9",
      "line": "11916",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMATDLAR_STL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930530@macro@ETH_DMASR_TSTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TSTS",
    "location": {
      "column": "9",
      "line": "11919",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TSTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930616@macro@ETH_DMASR_PMTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_PMTS",
    "location": {
      "column": "9",
      "line": "11920",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_PMTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930687@macro@ETH_DMASR_MMCS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_MMCS",
    "location": {
      "column": "9",
      "line": "11921",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_MMCS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930758@macro@ETH_DMASR_EBS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS",
    "location": {
      "column": "9",
      "line": "11922",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@930900@macro@ETH_DMASR_EBS_DescAccess",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_DescAccess",
    "location": {
      "column": "11",
      "line": "11924",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_DescAccess",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931012@macro@ETH_DMASR_EBS_ReadTransf",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_ReadTransf",
    "location": {
      "column": "11",
      "line": "11925",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_ReadTransf",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931124@macro@ETH_DMASR_EBS_DataTransfTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_EBS_DataTransfTx",
    "location": {
      "column": "11",
      "line": "11926",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_EBS_DataTransfTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931223@macro@ETH_DMASR_TPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS",
    "location": {
      "column": "9",
      "line": "11927",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931309@macro@ETH_DMASR_TPS_Stopped",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Stopped",
    "location": {
      "column": "11",
      "line": "11928",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Stopped",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931423@macro@ETH_DMASR_TPS_Fetching",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Fetching",
    "location": {
      "column": "11",
      "line": "11929",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Fetching",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931531@macro@ETH_DMASR_TPS_Waiting",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Waiting",
    "location": {
      "column": "11",
      "line": "11930",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Waiting",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931631@macro@ETH_DMASR_TPS_Reading",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Reading",
    "location": {
      "column": "11",
      "line": "11931",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Reading",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931746@macro@ETH_DMASR_TPS_Suspended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Suspended",
    "location": {
      "column": "11",
      "line": "11932",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Suspended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931854@macro@ETH_DMASR_TPS_Closing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPS_Closing",
    "location": {
      "column": "11",
      "line": "11933",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPS_Closing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@931955@macro@ETH_DMASR_RPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS",
    "location": {
      "column": "9",
      "line": "11934",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932040@macro@ETH_DMASR_RPS_Stopped",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Stopped",
    "location": {
      "column": "11",
      "line": "11935",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Stopped",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932153@macro@ETH_DMASR_RPS_Fetching",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Fetching",
    "location": {
      "column": "11",
      "line": "11936",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Fetching",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932261@macro@ETH_DMASR_RPS_Waiting",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Waiting",
    "location": {
      "column": "11",
      "line": "11937",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Waiting",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932361@macro@ETH_DMASR_RPS_Suspended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Suspended",
    "location": {
      "column": "11",
      "line": "11938",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Suspended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932470@macro@ETH_DMASR_RPS_Closing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Closing",
    "location": {
      "column": "11",
      "line": "11939",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Closing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932570@macro@ETH_DMASR_RPS_Queuing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPS_Queuing",
    "location": {
      "column": "11",
      "line": "11940",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPS_Queuing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932692@macro@ETH_DMASR_NIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_NIS",
    "location": {
      "column": "9",
      "line": "11941",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_NIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932777@macro@ETH_DMASR_AIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_AIS",
    "location": {
      "column": "9",
      "line": "11942",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_AIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932864@macro@ETH_DMASR_ERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ERS",
    "location": {
      "column": "9",
      "line": "11943",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ERS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@932945@macro@ETH_DMASR_FBES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_FBES",
    "location": {
      "column": "9",
      "line": "11944",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_FBES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933028@macro@ETH_DMASR_ETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ETS",
    "location": {
      "column": "9",
      "line": "11945",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ETS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933110@macro@ETH_DMASR_RWTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RWTS",
    "location": {
      "column": "9",
      "line": "11946",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RWTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933202@macro@ETH_DMASR_RPSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RPSS",
    "location": {
      "column": "9",
      "line": "11947",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RPSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933293@macro@ETH_DMASR_RBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RBUS",
    "location": {
      "column": "9",
      "line": "11948",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933387@macro@ETH_DMASR_RS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_RS",
    "location": {
      "column": "9",
      "line": "11949",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_RS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933462@macro@ETH_DMASR_TUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TUS",
    "location": {
      "column": "9",
      "line": "11950",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933548@macro@ETH_DMASR_ROS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_ROS",
    "location": {
      "column": "9",
      "line": "11951",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_ROS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933632@macro@ETH_DMASR_TJTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TJTS",
    "location": {
      "column": "9",
      "line": "11952",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TJTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933723@macro@ETH_DMASR_TBUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TBUS",
    "location": {
      "column": "9",
      "line": "11953",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TBUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933818@macro@ETH_DMASR_TPSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TPSS",
    "location": {
      "column": "9",
      "line": "11954",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TPSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@933910@macro@ETH_DMASR_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMASR_TS",
    "location": {
      "column": "9",
      "line": "11955",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMASR_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934051@macro@ETH_DMAOMR_DTCEFD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_DTCEFD",
    "location": {
      "column": "9",
      "line": "11958",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_DTCEFD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934160@macro@ETH_DMAOMR_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RSF",
    "location": {
      "column": "9",
      "line": "11959",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934246@macro@ETH_DMAOMR_DFRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_DFRF",
    "location": {
      "column": "9",
      "line": "11960",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_DFRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934342@macro@ETH_DMAOMR_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TSF",
    "location": {
      "column": "9",
      "line": "11961",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934429@macro@ETH_DMAOMR_FTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FTF",
    "location": {
      "column": "9",
      "line": "11962",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934509@macro@ETH_DMAOMR_TTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC",
    "location": {
      "column": "9",
      "line": "11963",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934598@macro@ETH_DMAOMR_TTC_64Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_64Bytes",
    "location": {
      "column": "11",
      "line": "11964",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_64Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934721@macro@ETH_DMAOMR_TTC_128Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_128Bytes",
    "location": {
      "column": "11",
      "line": "11965",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_128Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934845@macro@ETH_DMAOMR_TTC_192Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_192Bytes",
    "location": {
      "column": "11",
      "line": "11966",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_192Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@934969@macro@ETH_DMAOMR_TTC_256Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_256Bytes",
    "location": {
      "column": "11",
      "line": "11967",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_256Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935093@macro@ETH_DMAOMR_TTC_40Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_40Bytes",
    "location": {
      "column": "11",
      "line": "11968",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_40Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935216@macro@ETH_DMAOMR_TTC_32Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_32Bytes",
    "location": {
      "column": "11",
      "line": "11969",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_32Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935339@macro@ETH_DMAOMR_TTC_24Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_24Bytes",
    "location": {
      "column": "11",
      "line": "11970",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_24Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935462@macro@ETH_DMAOMR_TTC_16Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_TTC_16Bytes",
    "location": {
      "column": "11",
      "line": "11971",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_TTC_16Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935583@macro@ETH_DMAOMR_ST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_ST",
    "location": {
      "column": "9",
      "line": "11972",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_ST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935675@macro@ETH_DMAOMR_FEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FEF",
    "location": {
      "column": "9",
      "line": "11973",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935756@macro@ETH_DMAOMR_FUGF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_FUGF",
    "location": {
      "column": "9",
      "line": "11974",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_FUGF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935847@macro@ETH_DMAOMR_RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC",
    "location": {
      "column": "9",
      "line": "11975",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@935935@macro@ETH_DMAOMR_RTC_64Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_64Bytes",
    "location": {
      "column": "11",
      "line": "11976",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_64Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936057@macro@ETH_DMAOMR_RTC_32Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_32Bytes",
    "location": {
      "column": "11",
      "line": "11977",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_32Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936179@macro@ETH_DMAOMR_RTC_96Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_96Bytes",
    "location": {
      "column": "11",
      "line": "11978",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_96Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936301@macro@ETH_DMAOMR_RTC_128Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_RTC_128Bytes",
    "location": {
      "column": "11",
      "line": "11979",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_RTC_128Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936422@macro@ETH_DMAOMR_OSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_OSF",
    "location": {
      "column": "9",
      "line": "11980",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_OSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936506@macro@ETH_DMAOMR_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAOMR_SR",
    "location": {
      "column": "9",
      "line": "11981",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAOMR_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936652@macro@ETH_DMAIER_NISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_NISE",
    "location": {
      "column": "9",
      "line": "11984",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_NISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936744@macro@ETH_DMAIER_AISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_AISE",
    "location": {
      "column": "9",
      "line": "11985",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_AISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936838@macro@ETH_DMAIER_ERIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ERIE",
    "location": {
      "column": "9",
      "line": "11986",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ERIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@936929@macro@ETH_DMAIER_FBEIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_FBEIE",
    "location": {
      "column": "9",
      "line": "11987",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_FBEIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937022@macro@ETH_DMAIER_ETIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ETIE",
    "location": {
      "column": "9",
      "line": "11988",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ETIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937114@macro@ETH_DMAIER_RWTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RWTIE",
    "location": {
      "column": "9",
      "line": "11989",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RWTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937216@macro@ETH_DMAIER_RPSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RPSIE",
    "location": {
      "column": "9",
      "line": "11990",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RPSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937317@macro@ETH_DMAIER_RBUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RBUIE",
    "location": {
      "column": "9",
      "line": "11991",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RBUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937421@macro@ETH_DMAIER_RIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_RIE",
    "location": {
      "column": "9",
      "line": "11992",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_RIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937506@macro@ETH_DMAIER_TUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TUIE",
    "location": {
      "column": "9",
      "line": "11993",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937602@macro@ETH_DMAIER_ROIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_ROIE",
    "location": {
      "column": "9",
      "line": "11994",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_ROIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937696@macro@ETH_DMAIER_TJTIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TJTIE",
    "location": {
      "column": "9",
      "line": "11995",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TJTIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937797@macro@ETH_DMAIER_TBUIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TBUIE",
    "location": {
      "column": "9",
      "line": "11996",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TBUIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@937902@macro@ETH_DMAIER_TPSIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TPSIE",
    "location": {
      "column": "9",
      "line": "11997",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TPSIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938004@macro@ETH_DMAIER_TIE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAIER_TIE",
    "location": {
      "column": "9",
      "line": "11998",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAIER_TIE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938181@macro@ETH_DMAMFBOCR_OFOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_OFOC",
    "location": {
      "column": "9",
      "line": "12001",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_OFOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938280@macro@ETH_DMAMFBOCR_MFA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_MFA",
    "location": {
      "column": "9",
      "line": "12002",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_MFA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938383@macro@ETH_DMAMFBOCR_OMFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_OMFC",
    "location": {
      "column": "9",
      "line": "12003",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_OMFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938481@macro@ETH_DMAMFBOCR_MFC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMAMFBOCR_MFC",
    "location": {
      "column": "9",
      "line": "12004",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMAMFBOCR_MFC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938666@macro@ETH_DMACHTDR_HTDAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHTDR_HTDAP",
    "location": {
      "column": "9",
      "line": "12007",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMACHTDR_HTDAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@938849@macro@ETH_DMACHRDR_HRDAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHRDR_HRDAP",
    "location": {
      "column": "9",
      "line": "12010",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMACHRDR_HRDAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939036@macro@ETH_DMACHTBAR_HTBAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHTBAR_HTBAP",
    "location": {
      "column": "9",
      "line": "12013",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMACHTBAR_HTBAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939219@macro@ETH_DMACHRBAR_HRBAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ETH_DMACHRBAR_HRBAP",
    "location": {
      "column": "9",
      "line": "12016",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "ETH_DMACHRBAR_HRBAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939503@macro@SET_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SET_BIT",
    "location": {
      "column": "9",
      "line": "12034",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "SET_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939553@macro@CLEAR_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_BIT",
    "location": {
      "column": "9",
      "line": "12036",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CLEAR_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939604@macro@READ_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_BIT",
    "location": {
      "column": "9",
      "line": "12038",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "READ_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939653@macro@CLEAR_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CLEAR_REG",
    "location": {
      "column": "9",
      "line": "12040",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "CLEAR_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939702@macro@WRITE_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WRITE_REG",
    "location": {
      "column": "9",
      "line": "12042",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "WRITE_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939751@macro@READ_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "READ_REG",
    "location": {
      "column": "9",
      "line": "12044",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "READ_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx.h@939792@macro@MODIFY_REG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODIFY_REG",
    "location": {
      "column": "9",
      "line": "12046",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx.h"
    },
    "name": "MODIFY_REG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@1308@macro@__STM32F4xx_PWR_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_PWR_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "__STM32F4xx_PWR_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@1864@macro@PWR_PVDLevel_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_0",
    "location": {
      "column": "9",
      "line": "58",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@1921@macro@PWR_PVDLevel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_1",
    "location": {
      "column": "9",
      "line": "59",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@1978@macro@PWR_PVDLevel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_2",
    "location": {
      "column": "9",
      "line": "60",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2035@macro@PWR_PVDLevel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_3",
    "location": {
      "column": "9",
      "line": "61",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2092@macro@PWR_PVDLevel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_4",
    "location": {
      "column": "9",
      "line": "62",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2149@macro@PWR_PVDLevel_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_5",
    "location": {
      "column": "9",
      "line": "63",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2206@macro@PWR_PVDLevel_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_6",
    "location": {
      "column": "9",
      "line": "64",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2263@macro@PWR_PVDLevel_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_PVDLevel_7",
    "location": {
      "column": "9",
      "line": "65",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevel_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2322@macro@IS_PWR_PVD_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_PVD_LEVEL",
    "location": {
      "column": "9",
      "line": "67",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "IS_PWR_PVD_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2795@macro@PWR_MainRegulator_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_MainRegulator_ON",
    "location": {
      "column": "9",
      "line": "79",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_MainRegulator_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2871@macro@PWR_LowPowerRegulator_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_LowPowerRegulator_ON",
    "location": {
      "column": "9",
      "line": "80",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_LowPowerRegulator_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@2963@macro@PWR_Regulator_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_Regulator_ON",
    "location": {
      "column": "9",
      "line": "83",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_Regulator_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@3037@macro@PWR_Regulator_LowPower",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_Regulator_LowPower",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_Regulator_LowPower",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@3117@macro@IS_PWR_REGULATOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_REGULATOR",
    "location": {
      "column": "9",
      "line": "86",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "IS_PWR_REGULATOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@3371@macro@PWR_MainRegulator_UnderDrive_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_MainRegulator_UnderDrive_ON",
    "location": {
      "column": "9",
      "line": "96",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_MainRegulator_UnderDrive_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@3439@macro@PWR_LowPowerRegulator_UnderDrive_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_LowPowerRegulator_UnderDrive_ON",
    "location": {
      "column": "9",
      "line": "97",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_LowPowerRegulator_UnderDrive_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@3537@macro@IS_PWR_REGULATOR_UNDERDRIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_REGULATOR_UNDERDRIVE",
    "location": {
      "column": "9",
      "line": "99",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "IS_PWR_REGULATOR_UNDERDRIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@4732@macro@PWR_STOPEntry_WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_STOPEntry_WFI",
    "location": {
      "column": "9",
      "line": "130",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_STOPEntry_WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@4789@macro@PWR_STOPEntry_WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_STOPEntry_WFE",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_STOPEntry_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@4846@macro@IS_PWR_STOP_ENTRY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_STOP_ENTRY",
    "location": {
      "column": "9",
      "line": "132",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "IS_PWR_STOP_ENTRY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5026@macro@PWR_Regulator_Voltage_Scale1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_Regulator_Voltage_Scale1",
    "location": {
      "column": "9",
      "line": "140",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_Regulator_Voltage_Scale1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5090@macro@PWR_Regulator_Voltage_Scale2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_Regulator_Voltage_Scale2",
    "location": {
      "column": "9",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_Regulator_Voltage_Scale2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5154@macro@PWR_Regulator_Voltage_Scale3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_Regulator_Voltage_Scale3",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_Regulator_Voltage_Scale3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5218@macro@IS_PWR_REGULATOR_VOLTAGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_REGULATOR_VOLTAGE",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "IS_PWR_REGULATOR_VOLTAGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5553@macro@PWR_FLAG_WU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_WU",
    "location": {
      "column": "9",
      "line": "153",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_WU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5606@macro@PWR_FLAG_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_SB",
    "location": {
      "column": "9",
      "line": "154",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5659@macro@PWR_FLAG_PVDO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_PVDO",
    "location": {
      "column": "9",
      "line": "155",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_PVDO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5713@macro@PWR_FLAG_BRR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_BRR",
    "location": {
      "column": "9",
      "line": "156",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_BRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5766@macro@PWR_FLAG_VOSRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_VOSRDY",
    "location": {
      "column": "9",
      "line": "157",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_VOSRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5822@macro@PWR_FLAG_ODRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_ODRDY",
    "location": {
      "column": "9",
      "line": "158",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_ODRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5877@macro@PWR_FLAG_ODSWRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_ODSWRDY",
    "location": {
      "column": "9",
      "line": "159",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_ODSWRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@5934@macro@PWR_FLAG_UDRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_UDRDY",
    "location": {
      "column": "9",
      "line": "160",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_UDRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@6019@macro@PWR_FLAG_REGRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PWR_FLAG_REGRDY",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FLAG_REGRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@6094@macro@IS_PWR_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_GET_FLAG",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "IS_PWR_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_pwr.h@6464@macro@IS_PWR_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_PWR_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "171",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "IS_PWR_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_DeInit(void)",
    "location": {
      "column": "6",
      "line": "186",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_BackupAccessCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_BackupAccessCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "189",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_BackupAccessCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_PVDLevelConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_PVDLevelConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "192",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDLevelConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_PVDCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_PVDCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "193",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_PVDCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_WakeUpPinCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_WakeUpPinCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "197",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_WakeUpPinCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_BackupRegulatorCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_BackupRegulatorCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "203",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_BackupRegulatorCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_MainRegulatorModeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_MainRegulatorModeConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_MainRegulatorModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_OverDriveCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_OverDriveCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_OverDriveCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_OverDriveSWCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_OverDriveSWCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_OverDriveSWCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_UnderDriveCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_UnderDriveCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_UnderDriveCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_FlashPowerDownCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_FlashPowerDownCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_FlashPowerDownCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSTOPMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_EnterSTOPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_EnterSTOPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterUnderDriveSTOPMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_EnterUnderDriveSTOPMode(uint32_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_EnterUnderDriveSTOPMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_EnterSTANDBYMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_EnterSTANDBYMode(void)",
    "location": {
      "column": "6",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_EnterSTANDBYMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus PWR_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "228",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@PWR_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void PWR_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "229",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_pwr.h"
    },
    "name": "PWR_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@297@macro@__BUILTINS_INCLUDED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BUILTINS_INCLUDED",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__BUILTINS_INCLUDED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@614@macro@__IEFF_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_HS",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_HS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@692@macro@__IEFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NE",
    "location": {
      "column": "9",
      "line": "30",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@766@macro@__IEFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENR2",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@855@macro@__IEFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IEFF_NENW1",
    "location": {
      "column": "9",
      "line": "32",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__IEFF_NENW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_no_operation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_no_operation(void)",
    "location": {
      "column": "22",
      "line": "41",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_no_operation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "43",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_interrupt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_interrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_interrupt(void)",
    "location": {
      "column": "22",
      "line": "44",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_interrupt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__istate_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__istate_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "__istate_t __iar_builtin_get_interrupt_state(void)",
    "location": {
      "column": "25",
      "line": "48",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_interrupt_state",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_interrupt_state",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_interrupt_state(__istate_t)",
    "location": {
      "column": "19",
      "line": "49",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_interrupt_state",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSR(void)",
    "location": {
      "column": "27",
      "line": "52",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_IPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_IPSR(void)",
    "location": {
      "column": "27",
      "line": "53",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_IPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_MSP(void)",
    "location": {
      "column": "37",
      "line": "54",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_MSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_MSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "55",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PSP(void)",
    "location": {
      "column": "37",
      "line": "56",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PSP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PSP(unsigned int)",
    "location": {
      "column": "27",
      "line": "57",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_PRIMASK(void)",
    "location": {
      "column": "37",
      "line": "58",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_PRIMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_PRIMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "59",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CONTROL(void)",
    "location": {
      "column": "37",
      "line": "60",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CONTROL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CONTROL(unsigned int)",
    "location": {
      "column": "27",
      "line": "61",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FAULTMASK(void)",
    "location": {
      "column": "37",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FAULTMASK",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FAULTMASK(unsigned int)",
    "location": {
      "column": "27",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_BASEPRI(void)",
    "location": {
      "column": "37",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_BASEPRI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_BASEPRI(unsigned int)",
    "location": {
      "column": "27",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_irq(void)",
    "location": {
      "column": "19",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_irq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_irq(void)",
    "location": {
      "column": "19",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_disable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_disable_fiq(void)",
    "location": {
      "column": "19",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_disable_fiq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_enable_fiq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_enable_fiq(void)",
    "location": {
      "column": "19",
      "line": "74",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_enable_fiq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SWP(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "37",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SWPB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_SWPB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "38",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SWPB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__ul",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__ul",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@T@__iar_builtin_uint",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "22",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_uint",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3001@macro@__cpid",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpid",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpid",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3047@macro@__cpreg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpreg",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpreg",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3093@macro@__cpopcw",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopcw",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopcw",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@3139@macro@__cpopc",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__cpopc",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__cpopc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "92",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CDP2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CDP2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "29",
      "line": "93",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CDP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "98",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCR2(unsigned int, unsigned int, __iar_builtin_uint, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_MRC2(unsigned int, unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "27",
      "line": "102",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "105",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MCRR2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_MCRR2(unsigned int, unsigned int, unsigned long long, unsigned int)",
    "location": {
      "column": "19",
      "line": "106",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MCRR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "108",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_MRRC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_MRRC2(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "33",
      "line": "109",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_MRRC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "112",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "113",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L(unsigned int, unsigned int, const volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "115",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "118",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "119",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "120",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L(unsigned int, unsigned int, volatile __iar_builtin_uint *)",
    "location": {
      "column": "19",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "124",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDCL_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDCL_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_LDC2L_noidx(unsigned int, unsigned int, const volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "133",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDC2L_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "137",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STCL_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STCL_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "140",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STCL_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "143",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STC2L_noidx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_STC2L_noidx(unsigned int, unsigned int, volatile __iar_builtin_uint *, unsigned int)",
    "location": {
      "column": "19",
      "line": "146",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STC2L_noidx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:iccarm_builtin.h@7154@macro@__sys_reg",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__sys_reg",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__sys_reg",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_rsr(const char *)",
    "location": {
      "column": "33",
      "line": "152",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_rsr64(const char *)",
    "location": {
      "column": "33",
      "line": "153",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsr64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_rsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void * __iar_builtin_rsrp(const char *)",
    "location": {
      "column": "33",
      "line": "154",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_rsrp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr(const char *, unsigned int)",
    "location": {
      "column": "19",
      "line": "157",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsr64",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsr64(const char *, unsigned long long)",
    "location": {
      "column": "19",
      "line": "158",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsr64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_wsrp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_wsrp(const char *, const void *)",
    "location": {
      "column": "19",
      "line": "159",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_wsrp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_APSR(void)",
    "location": {
      "column": "27",
      "line": "162",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_APSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_APSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_CPSR(void)",
    "location": {
      "column": "27",
      "line": "166",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_CPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_CPSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_CPSR(unsigned int)",
    "location": {
      "column": "27",
      "line": "167",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_CPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_get_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_get_FPSCR(void)",
    "location": {
      "column": "27",
      "line": "170",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_get_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_FPSCR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_FPSCR(unsigned int)",
    "location": {
      "column": "19",
      "line": "171",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLZ",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CLZ(unsigned int)",
    "location": {
      "column": "37",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ROR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_ROR(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "176",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RRX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RRX(unsigned int)",
    "location": {
      "column": "27",
      "line": "177",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RRX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QADD(int, int)",
    "location": {
      "column": "35",
      "line": "180",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDADD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDADD(int, int)",
    "location": {
      "column": "35",
      "line": "181",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QSUB(int, int)",
    "location": {
      "column": "35",
      "line": "182",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDSUB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDSUB(int, int)",
    "location": {
      "column": "35",
      "line": "183",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDSUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QDOUBLE",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QDOUBLE(int)",
    "location": {
      "column": "35",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QDOUBLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QFlag(void)",
    "location": {
      "column": "35",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_acle_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_acle_QFlag(void)",
    "location": {
      "column": "30",
      "line": "186",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_acle_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_set_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_set_QFlag(int)",
    "location": {
      "column": "30",
      "line": "187",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_set_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ignore_QFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ignore_QFlag(void)",
    "location": {
      "column": "30",
      "line": "188",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ignore_QFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QCFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_QCFlag(void)",
    "location": {
      "column": "36",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QCFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_reset_QC_flag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_reset_QC_flag(void)",
    "location": {
      "column": "29",
      "line": "191",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_reset_QC_flag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUL(short, short)",
    "location": {
      "column": "35",
      "line": "193",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV(unsigned int)",
    "location": {
      "column": "37",
      "line": "196",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REVSH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_REVSH(short)",
    "location": {
      "column": "35",
      "line": "197",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REVSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_REV16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_REV16(unsigned int)",
    "location": {
      "column": "37",
      "line": "199",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_REV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_RBIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_RBIT(unsigned int)",
    "location": {
      "column": "37",
      "line": "200",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_RBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned char __iar_builtin_LDREXB(const volatile unsigned char *)",
    "location": {
      "column": "42",
      "line": "202",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned short __iar_builtin_LDREXH(const volatile unsigned short *)",
    "location": {
      "column": "42",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_LDREX(const volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "204",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_LDREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_LDREXD(const volatile unsigned long long *)",
    "location": {
      "column": "46",
      "line": "205",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_LDREXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXB(unsigned char, volatile unsigned char *)",
    "location": {
      "column": "41",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXH(unsigned short, volatile unsigned short *)",
    "location": {
      "column": "41",
      "line": "208",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREX(unsigned int, volatile unsigned int *)",
    "location": {
      "column": "41",
      "line": "209",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_STREXD",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_STREXD(unsigned long long, volatile unsigned long long *)",
    "location": {
      "column": "41",
      "line": "210",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_STREXD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CLREX",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_CLREX(void)",
    "location": {
      "column": "19",
      "line": "212",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CLREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEV",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_SEV(void)",
    "location": {
      "column": "19",
      "line": "214",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFE",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFE(void)",
    "location": {
      "column": "19",
      "line": "215",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_WFI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_WFI(void)",
    "location": {
      "column": "19",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_YIELD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_YIELD(void)",
    "location": {
      "column": "19",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_YIELD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLI",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLI(const volatile void *)",
    "location": {
      "column": "19",
      "line": "219",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLD(const volatile void *)",
    "location": {
      "column": "19",
      "line": "220",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLIx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLIx(const volatile void *, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "222",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLIx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDx(const volatile void *, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "19",
      "line": "223",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PLDW",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_PLDW(const volatile void *)",
    "location": {
      "column": "19",
      "line": "224",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PLDW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SSAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "226",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT(int, unsigned int)",
    "location": {
      "column": "37",
      "line": "227",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SEL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SEL(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "230",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "232",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "233",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "234",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "235",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "236",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "237",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "239",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "240",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "241",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "242",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "243",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "244",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "246",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "247",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "248",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "249",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "253",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "256",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "257",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "258",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "261",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "262",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "263",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "264",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "265",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "267",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADD16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADD16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "268",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "269",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "270",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQADDSUBX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQADDSUBX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "271",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQADDSUBX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSUBADDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSUBADDX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "272",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSUBADDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAD8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAD8(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "274",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USADA8",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USADA8(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "275",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USADA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "278",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAT16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAT16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "280",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUAD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "283",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSD(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "284",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUADX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "285",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMUSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMUSDX(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "286",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMUSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "288",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSD",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSD(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "289",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLADX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLADX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "290",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLSDX(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "291",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "293",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "297",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLD",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLD(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLSLDX",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLSLDX(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "305",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLSLDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHBT(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "309",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_PKHTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_PKHTB(unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_PKHTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "316",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLABT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLABT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "317",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLABT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATB(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "318",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLATT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLATT(unsigned int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLATT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWB(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLAWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMLAWT(int, unsigned int, int)",
    "location": {
      "column": "28",
      "line": "322",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLAWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLA",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLA(int, int, int)",
    "location": {
      "column": "28",
      "line": "324",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLAR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLAR(int, int, int)",
    "location": {
      "column": "28",
      "line": "325",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLS",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLS(int, int, int)",
    "location": {
      "column": "28",
      "line": "326",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMLSR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMLSR(int, int, int)",
    "location": {
      "column": "28",
      "line": "327",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMLSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMUL",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMUL(int, int)",
    "location": {
      "column": "28",
      "line": "329",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMUL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMMULR",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMMULR(int, int)",
    "location": {
      "column": "28",
      "line": "330",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMMULR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "332",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULBT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "333",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTB(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "334",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULTT(unsigned int, unsigned int)",
    "location": {
      "column": "28",
      "line": "335",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULTT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMULWT",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SMULWT(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "338",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMULWT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAB(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "int __iar_builtin_SXTAH(int, unsigned int)",
    "location": {
      "column": "28",
      "line": "341",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "342",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAH(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "343",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UMAAL",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned long long __iar_builtin_UMAAL(unsigned int, unsigned int, unsigned int, unsigned int)",
    "location": {
      "column": "43",
      "line": "345",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UMAAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "350",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALBT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALBT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "354",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTB",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTB(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "358",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SMLALTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "long long __iar_builtin_SMLALTT(unsigned int, unsigned int, long long)",
    "location": {
      "column": "34",
      "line": "362",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SMLALTT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "366",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "367",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTB16(unsigned int)",
    "location": {
      "column": "37",
      "line": "369",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SXTAB16",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SXTAB16(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "370",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "372",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "373",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_SHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_SHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "375",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_SHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "376",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_QSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_QSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "377",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_QSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "379",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_USAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_USAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "380",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_USAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "381",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UHSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UHSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "382",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQASX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQASX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "383",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_UQSAX",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_UQSAX(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "384",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_UQSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMB(void)",
    "location": {
      "column": "19",
      "line": "387",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSB(void)",
    "location": {
      "column": "19",
      "line": "388",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISB",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISB(void)",
    "location": {
      "column": "19",
      "line": "389",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DMBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DMBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "390",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DMBx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_DSBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_DSBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "391",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_DSBx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_ISBx",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_builtin_ISBx(unsigned int)",
    "location": {
      "column": "19",
      "line": "392",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_ISBx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TT(unsigned int)",
    "location": {
      "column": "27",
      "line": "395",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTT(unsigned int)",
    "location": {
      "column": "27",
      "line": "396",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTA",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTA(unsigned int)",
    "location": {
      "column": "27",
      "line": "397",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_TTAT",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_TTAT(unsigned int)",
    "location": {
      "column": "27",
      "line": "398",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_TTAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_LR(void)",
    "location": {
      "column": "27",
      "line": "400",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_LR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_LR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_LR(unsigned int)",
    "location": {
      "column": "19",
      "line": "401",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_LR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__get_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __get_SP(void)",
    "location": {
      "column": "27",
      "line": "403",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__get_SP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__set_SP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __set_SP(unsigned int)",
    "location": {
      "column": "19",
      "line": "404",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__set_SP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VSQRT_F32(float)",
    "location": {
      "column": "30",
      "line": "407",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VSQRT_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VSQRT_F64(double)",
    "location": {
      "column": "31",
      "line": "408",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VSQRT_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "411",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "412",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMA_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "413",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VFNMS_F32(float, float, float)",
    "location": {
      "column": "30",
      "line": "414",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "415",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMA_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "416",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFMS_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMA_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "417",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMA_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VFNMS_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VFNMS_F64(double, double, double)",
    "location": {
      "column": "31",
      "line": "418",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VFNMS_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32B",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32B(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "421",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32H",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32H(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "422",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32W",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32W(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "423",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32W",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CB",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CB(unsigned int, unsigned char)",
    "location": {
      "column": "37",
      "line": "424",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CH",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CH(unsigned int, unsigned short)",
    "location": {
      "column": "37",
      "line": "425",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_CRC32CW",
    "What": "Function",
    "defdec": "Dec",
    "display": "unsigned int __iar_builtin_CRC32CW(unsigned int, unsigned int)",
    "location": {
      "column": "37",
      "line": "426",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_CRC32CW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMAXNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "429",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VMINNM_F32(float, float)",
    "location": {
      "column": "30",
      "line": "430",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMAXNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMAXNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "431",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMAXNM_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VMINNM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VMINNM_F64(double, double)",
    "location": {
      "column": "31",
      "line": "432",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VMINNM_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTA_F32(float)",
    "location": {
      "column": "30",
      "line": "435",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTM_F32(float)",
    "location": {
      "column": "30",
      "line": "436",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTN_F32(float)",
    "location": {
      "column": "30",
      "line": "437",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTP_F32(float)",
    "location": {
      "column": "30",
      "line": "438",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTX_F32(float)",
    "location": {
      "column": "30",
      "line": "439",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTR_F32(float)",
    "location": {
      "column": "30",
      "line": "440",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F32",
    "What": "Function",
    "defdec": "Dec",
    "display": "float __iar_builtin_VRINTZ_F32(float)",
    "location": {
      "column": "30",
      "line": "441",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTA_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTA_F64(double)",
    "location": {
      "column": "31",
      "line": "442",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTA_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTM_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTM_F64(double)",
    "location": {
      "column": "31",
      "line": "443",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTM_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTN_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTN_F64(double)",
    "location": {
      "column": "31",
      "line": "444",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTN_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTP_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTP_F64(double)",
    "location": {
      "column": "31",
      "line": "445",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTP_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTX_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTX_F64(double)",
    "location": {
      "column": "31",
      "line": "446",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTX_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTR_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTR_F64(double)",
    "location": {
      "column": "31",
      "line": "447",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTR_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_builtin_VRINTZ_F64",
    "What": "Function",
    "defdec": "Dec",
    "display": "double __iar_builtin_VRINTZ_F64(double)",
    "location": {
      "column": "31",
      "line": "448",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\iccarm_builtin.h"
    },
    "name": "__iar_builtin_VRINTZ_F64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@1307@macro@__STM32F4xx_TIM_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_TIM_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "__STM32F4xx_TIM_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_TimeBaseInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "55",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_Prescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Prescaler",
        "location": {
          "column": "12",
          "line": "57",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_Prescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_55_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_CounterMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_CounterMode",
        "location": {
          "column": "12",
          "line": "60",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_CounterMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_55_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_Period",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Period",
        "location": {
          "column": "12",
          "line": "63",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_Period",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_55_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_ClockDivision",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ClockDivision",
        "location": {
          "column": "12",
          "line": "67",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_ClockDivision",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_55_9"
      },
      {
        "ID": "c:@SA@TIM_TimeBaseInitTypeDef@FI@TIM_RepetitionCounter",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_RepetitionCounter",
        "location": {
          "column": "11",
          "line": "70",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_RepetitionCounter",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_55_9"
      },
      {
        "ID": "c:stm32f4xx_tim.h@T@TIM_TimeBaseInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_TimeBaseInitTypeDef",
        "location": {
          "column": "3",
          "line": "78",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_TimeBaseInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_55_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_OCInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCMode",
        "location": {
          "column": "12",
          "line": "86",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OCMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OutputState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OutputState",
        "location": {
          "column": "12",
          "line": "89",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OutputState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OutputNState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OutputNState",
        "location": {
          "column": "12",
          "line": "92",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OutputNState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_Pulse",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Pulse",
        "location": {
          "column": "12",
          "line": "96",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_Pulse",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCPolarity",
        "location": {
          "column": "12",
          "line": "99",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OCPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCNPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCNPolarity",
        "location": {
          "column": "12",
          "line": "102",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OCNPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCIdleState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCIdleState",
        "location": {
          "column": "12",
          "line": "106",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OCIdleState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:@SA@TIM_OCInitTypeDef@FI@TIM_OCNIdleState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OCNIdleState",
        "location": {
          "column": "12",
          "line": "110",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OCNIdleState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      },
      {
        "ID": "c:stm32f4xx_tim.h@T@TIM_OCInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_OCInitTypeDef",
        "location": {
          "column": "3",
          "line": "113",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OCInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_84_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_ICInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "119",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_Channel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Channel",
        "location": {
          "column": "12",
          "line": "122",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_Channel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_119_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICPolarity",
        "location": {
          "column": "12",
          "line": "125",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_ICPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_119_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICSelection",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICSelection",
        "location": {
          "column": "12",
          "line": "128",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_ICSelection",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_119_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICPrescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICPrescaler",
        "location": {
          "column": "12",
          "line": "131",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_ICPrescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_119_9"
      },
      {
        "ID": "c:@SA@TIM_ICInitTypeDef@FI@TIM_ICFilter",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_ICFilter",
        "location": {
          "column": "12",
          "line": "134",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_ICFilter",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_119_9"
      },
      {
        "ID": "c:stm32f4xx_tim.h@T@TIM_ICInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_ICInitTypeDef",
        "location": {
          "column": "3",
          "line": "136",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_ICInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_119_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@TIM_BDTRInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "members": [
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_OSSRState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OSSRState",
        "location": {
          "column": "12",
          "line": "146",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OSSRState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_OSSIState",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_OSSIState",
        "location": {
          "column": "12",
          "line": "149",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_OSSIState",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_LOCKLevel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_LOCKLevel",
        "location": {
          "column": "12",
          "line": "152",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_LOCKLevel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_DeadTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_DeadTime",
        "location": {
          "column": "12",
          "line": "155",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_DeadTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_Break",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_Break",
        "location": {
          "column": "12",
          "line": "159",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_Break",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_BreakPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_BreakPolarity",
        "location": {
          "column": "12",
          "line": "162",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_BreakPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      },
      {
        "ID": "c:@SA@TIM_BDTRInitTypeDef@FI@TIM_AutomaticOutput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "TIM_AutomaticOutput",
        "location": {
          "column": "12",
          "line": "165",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_AutomaticOutput",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      },
      {
        "ID": "c:stm32f4xx_tim.h@T@TIM_BDTRInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct TIM_BDTRInitTypeDef",
        "location": {
          "column": "3",
          "line": "167",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
        },
        "name": "TIM_BDTRInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_tim_h_143_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@8209@macro@IS_TIM_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@9186@macro@IS_TIM_LIST1_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST1_PERIPH",
    "location": {
      "column": "9",
      "line": "190",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_LIST1_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@10035@macro@IS_TIM_LIST2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST2_PERIPH",
    "location": {
      "column": "9",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_LIST2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@10580@macro@IS_TIM_LIST3_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST3_PERIPH",
    "location": {
      "column": "9",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_LIST3_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@10976@macro@IS_TIM_LIST4_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST4_PERIPH",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_LIST4_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@11160@macro@IS_TIM_LIST5_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST5_PERIPH",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_LIST5_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@11718@macro@IS_TIM_LIST6_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LIST6_PERIPH",
    "location": {
      "column": "9",
      "line": "232",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_LIST6_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@11951@macro@TIM_OCMode_Timing",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Timing",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCMode_Timing",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@12014@macro@TIM_OCMode_Active",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Active",
    "location": {
      "column": "9",
      "line": "241",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCMode_Active",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@12077@macro@TIM_OCMode_Inactive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Inactive",
    "location": {
      "column": "9",
      "line": "242",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCMode_Inactive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@12140@macro@TIM_OCMode_Toggle",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_Toggle",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCMode_Toggle",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@12203@macro@TIM_OCMode_PWM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_PWM1",
    "location": {
      "column": "9",
      "line": "244",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCMode_PWM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@12266@macro@TIM_OCMode_PWM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCMode_PWM2",
    "location": {
      "column": "9",
      "line": "245",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCMode_PWM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@12329@macro@IS_TIM_OC_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OC_MODE",
    "location": {
      "column": "9",
      "line": "246",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OC_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@12718@macro@IS_TIM_OCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCM",
    "location": {
      "column": "9",
      "line": "252",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13293@macro@TIM_OPMode_Single",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OPMode_Single",
    "location": {
      "column": "9",
      "line": "268",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OPMode_Single",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13356@macro@TIM_OPMode_Repetitive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OPMode_Repetitive",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OPMode_Repetitive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13419@macro@IS_TIM_OPM_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OPM_MODE",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OPM_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13619@macro@TIM_Channel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_1",
    "location": {
      "column": "9",
      "line": "280",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_Channel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13682@macro@TIM_Channel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_2",
    "location": {
      "column": "9",
      "line": "281",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_Channel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13745@macro@TIM_Channel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_3",
    "location": {
      "column": "9",
      "line": "282",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_Channel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13808@macro@TIM_Channel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Channel_4",
    "location": {
      "column": "9",
      "line": "283",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_Channel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@13906@macro@IS_TIM_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CHANNEL",
    "location": {
      "column": "9",
      "line": "285",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@14209@macro@IS_TIM_PWMI_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_PWMI_CHANNEL",
    "location": {
      "column": "9",
      "line": "290",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_PWMI_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@14351@macro@IS_TIM_COMPLEMENTARY_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COMPLEMENTARY_CHANNEL",
    "location": {
      "column": "9",
      "line": "292",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_COMPLEMENTARY_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@14670@macro@TIM_CKD_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV1",
    "location": {
      "column": "9",
      "line": "303",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CKD_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@14733@macro@TIM_CKD_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV2",
    "location": {
      "column": "9",
      "line": "304",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CKD_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@14796@macro@TIM_CKD_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CKD_DIV4",
    "location": {
      "column": "9",
      "line": "305",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CKD_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@14859@macro@IS_TIM_CKD_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CKD_DIV",
    "location": {
      "column": "9",
      "line": "306",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_CKD_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15102@macro@TIM_CounterMode_Up",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_Up",
    "location": {
      "column": "9",
      "line": "317",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CounterMode_Up",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15165@macro@TIM_CounterMode_Down",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_Down",
    "location": {
      "column": "9",
      "line": "318",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CounterMode_Down",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15228@macro@TIM_CounterMode_CenterAligned1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned1",
    "location": {
      "column": "9",
      "line": "319",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15291@macro@TIM_CounterMode_CenterAligned2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned2",
    "location": {
      "column": "9",
      "line": "320",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15354@macro@TIM_CounterMode_CenterAligned3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CounterMode_CenterAligned3",
    "location": {
      "column": "9",
      "line": "321",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CounterMode_CenterAligned3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15417@macro@IS_TIM_COUNTER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_COUNTER_MODE",
    "location": {
      "column": "9",
      "line": "322",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_COUNTER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15894@macro@TIM_OCPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPolarity_High",
    "location": {
      "column": "9",
      "line": "335",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@15957@macro@TIM_OCPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPolarity_Low",
    "location": {
      "column": "9",
      "line": "336",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16020@macro@IS_TIM_OC_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OC_POLARITY",
    "location": {
      "column": "9",
      "line": "337",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OC_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16260@macro@TIM_OCNPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNPolarity_High",
    "location": {
      "column": "9",
      "line": "347",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCNPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16323@macro@TIM_OCNPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNPolarity_Low",
    "location": {
      "column": "9",
      "line": "348",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCNPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16386@macro@IS_TIM_OCN_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCN_POLARITY",
    "location": {
      "column": "9",
      "line": "349",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OCN_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16623@macro@TIM_OutputState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputState_Disable",
    "location": {
      "column": "9",
      "line": "359",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OutputState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16686@macro@TIM_OutputState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputState_Enable",
    "location": {
      "column": "9",
      "line": "360",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OutputState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16749@macro@IS_TIM_OUTPUT_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OUTPUT_STATE",
    "location": {
      "column": "9",
      "line": "361",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OUTPUT_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@16982@macro@TIM_OutputNState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputNState_Disable",
    "location": {
      "column": "9",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OutputNState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17045@macro@TIM_OutputNState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OutputNState_Enable",
    "location": {
      "column": "9",
      "line": "372",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OutputNState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17108@macro@IS_TIM_OUTPUTN_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OUTPUTN_STATE",
    "location": {
      "column": "9",
      "line": "373",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OUTPUTN_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17344@macro@TIM_CCx_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCx_Enable",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CCx_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17408@macro@TIM_CCx_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCx_Disable",
    "location": {
      "column": "9",
      "line": "384",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CCx_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17472@macro@IS_TIM_CCX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCX",
    "location": {
      "column": "9",
      "line": "385",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_CCX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17664@macro@TIM_CCxN_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCxN_Enable",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CCxN_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17728@macro@TIM_CCxN_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_CCxN_Disable",
    "location": {
      "column": "9",
      "line": "396",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CCxN_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17792@macro@IS_TIM_CCXN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_CCXN",
    "location": {
      "column": "9",
      "line": "397",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_CCXN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@17996@macro@TIM_Break_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Break_Enable",
    "location": {
      "column": "9",
      "line": "407",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_Break_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18059@macro@TIM_Break_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_Break_Disable",
    "location": {
      "column": "9",
      "line": "408",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_Break_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18122@macro@IS_TIM_BREAK_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_STATE",
    "location": {
      "column": "9",
      "line": "409",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_BREAK_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18334@macro@TIM_BreakPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BreakPolarity_Low",
    "location": {
      "column": "9",
      "line": "419",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_BreakPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18397@macro@TIM_BreakPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_BreakPolarity_High",
    "location": {
      "column": "9",
      "line": "420",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_BreakPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18460@macro@IS_TIM_BREAK_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_BREAK_POLARITY",
    "location": {
      "column": "9",
      "line": "421",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_BREAK_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18703@macro@TIM_AutomaticOutput_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_AutomaticOutput_Enable",
    "location": {
      "column": "9",
      "line": "431",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_AutomaticOutput_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18766@macro@TIM_AutomaticOutput_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_AutomaticOutput_Disable",
    "location": {
      "column": "9",
      "line": "432",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_AutomaticOutput_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@18829@macro@IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "location": {
      "column": "9",
      "line": "433",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_AUTOMATIC_OUTPUT_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19078@macro@TIM_LOCKLevel_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_OFF",
    "location": {
      "column": "9",
      "line": "443",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_LOCKLevel_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19141@macro@TIM_LOCKLevel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_1",
    "location": {
      "column": "9",
      "line": "444",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_LOCKLevel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19204@macro@TIM_LOCKLevel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_2",
    "location": {
      "column": "9",
      "line": "445",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_LOCKLevel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19267@macro@TIM_LOCKLevel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_LOCKLevel_3",
    "location": {
      "column": "9",
      "line": "446",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_LOCKLevel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19330@macro@IS_TIM_LOCK_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_LOCK_LEVEL",
    "location": {
      "column": "9",
      "line": "447",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_LOCK_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19707@macro@TIM_OSSIState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSIState_Enable",
    "location": {
      "column": "9",
      "line": "459",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OSSIState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19770@macro@TIM_OSSIState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSIState_Disable",
    "location": {
      "column": "9",
      "line": "460",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OSSIState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@19833@macro@IS_TIM_OSSI_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OSSI_STATE",
    "location": {
      "column": "9",
      "line": "461",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OSSI_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20078@macro@TIM_OSSRState_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSRState_Enable",
    "location": {
      "column": "9",
      "line": "471",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OSSRState_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20141@macro@TIM_OSSRState_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OSSRState_Disable",
    "location": {
      "column": "9",
      "line": "472",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OSSRState_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20204@macro@IS_TIM_OSSR_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OSSR_STATE",
    "location": {
      "column": "9",
      "line": "473",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OSSR_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20433@macro@TIM_OCIdleState_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCIdleState_Set",
    "location": {
      "column": "9",
      "line": "483",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCIdleState_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20496@macro@TIM_OCIdleState_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCIdleState_Reset",
    "location": {
      "column": "9",
      "line": "484",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCIdleState_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20559@macro@IS_TIM_OCIDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCIDLE_STATE",
    "location": {
      "column": "9",
      "line": "485",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OCIDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20793@macro@TIM_OCNIdleState_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNIdleState_Set",
    "location": {
      "column": "9",
      "line": "495",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCNIdleState_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20856@macro@TIM_OCNIdleState_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCNIdleState_Reset",
    "location": {
      "column": "9",
      "line": "496",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCNIdleState_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@20919@macro@IS_TIM_OCNIDLE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCNIDLE_STATE",
    "location": {
      "column": "9",
      "line": "497",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OCNIDLE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@21153@macro@TIM_ICPolarity_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_Rising",
    "location": {
      "column": "10",
      "line": "507",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICPolarity_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@21216@macro@TIM_ICPolarity_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_Falling",
    "location": {
      "column": "10",
      "line": "508",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICPolarity_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@21279@macro@TIM_ICPolarity_BothEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPolarity_BothEdge",
    "location": {
      "column": "10",
      "line": "509",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICPolarity_BothEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@21341@macro@IS_TIM_IC_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_POLARITY",
    "location": {
      "column": "9",
      "line": "510",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_IC_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@21667@macro@TIM_ICSelection_DirectTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_DirectTI",
    "location": {
      "column": "9",
      "line": "521",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICSelection_DirectTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@21896@macro@TIM_ICSelection_IndirectTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_IndirectTI",
    "location": {
      "column": "9",
      "line": "523",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICSelection_IndirectTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@22125@macro@TIM_ICSelection_TRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICSelection_TRC",
    "location": {
      "column": "9",
      "line": "525",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICSelection_TRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@22255@macro@IS_TIM_IC_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_SELECTION",
    "location": {
      "column": "9",
      "line": "526",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_IC_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@22594@macro@TIM_ICPSC_DIV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV1",
    "location": {
      "column": "9",
      "line": "537",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICPSC_DIV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@22735@macro@TIM_ICPSC_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV2",
    "location": {
      "column": "9",
      "line": "538",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICPSC_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@22845@macro@TIM_ICPSC_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV4",
    "location": {
      "column": "9",
      "line": "539",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICPSC_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@22955@macro@TIM_ICPSC_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ICPSC_DIV8",
    "location": {
      "column": "9",
      "line": "540",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICPSC_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23065@macro@IS_TIM_IC_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_PRESCALER",
    "location": {
      "column": "9",
      "line": "541",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_IC_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23449@macro@TIM_IT_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Update",
    "location": {
      "column": "9",
      "line": "553",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23512@macro@TIM_IT_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC1",
    "location": {
      "column": "9",
      "line": "554",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23575@macro@TIM_IT_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC2",
    "location": {
      "column": "9",
      "line": "555",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23638@macro@TIM_IT_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC3",
    "location": {
      "column": "9",
      "line": "556",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23701@macro@TIM_IT_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_CC4",
    "location": {
      "column": "9",
      "line": "557",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23764@macro@TIM_IT_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_COM",
    "location": {
      "column": "9",
      "line": "558",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23827@macro@TIM_IT_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Trigger",
    "location": {
      "column": "9",
      "line": "559",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23890@macro@TIM_IT_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_IT_Break",
    "location": {
      "column": "9",
      "line": "560",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_IT_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@23953@macro@IS_TIM_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IT",
    "location": {
      "column": "9",
      "line": "561",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24038@macro@IS_TIM_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_GET_IT",
    "location": {
      "column": "9",
      "line": "563",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24550@macro@TIM_DMABase_CR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CR1",
    "location": {
      "column": "9",
      "line": "579",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24613@macro@TIM_DMABase_CR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CR2",
    "location": {
      "column": "9",
      "line": "580",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24676@macro@TIM_DMABase_SMCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_SMCR",
    "location": {
      "column": "9",
      "line": "581",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_SMCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24739@macro@TIM_DMABase_DIER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_DIER",
    "location": {
      "column": "9",
      "line": "582",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_DIER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24802@macro@TIM_DMABase_SR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_SR",
    "location": {
      "column": "9",
      "line": "583",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_SR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24865@macro@TIM_DMABase_EGR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_EGR",
    "location": {
      "column": "9",
      "line": "584",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_EGR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24928@macro@TIM_DMABase_CCMR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCMR1",
    "location": {
      "column": "9",
      "line": "585",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CCMR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@24991@macro@TIM_DMABase_CCMR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCMR2",
    "location": {
      "column": "9",
      "line": "586",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CCMR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25054@macro@TIM_DMABase_CCER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCER",
    "location": {
      "column": "9",
      "line": "587",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CCER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25117@macro@TIM_DMABase_CNT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CNT",
    "location": {
      "column": "9",
      "line": "588",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CNT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25180@macro@TIM_DMABase_PSC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_PSC",
    "location": {
      "column": "9",
      "line": "589",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_PSC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25243@macro@TIM_DMABase_ARR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_ARR",
    "location": {
      "column": "9",
      "line": "590",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_ARR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25306@macro@TIM_DMABase_RCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_RCR",
    "location": {
      "column": "9",
      "line": "591",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_RCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25369@macro@TIM_DMABase_CCR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR1",
    "location": {
      "column": "9",
      "line": "592",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CCR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25432@macro@TIM_DMABase_CCR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR2",
    "location": {
      "column": "9",
      "line": "593",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CCR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25495@macro@TIM_DMABase_CCR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR3",
    "location": {
      "column": "9",
      "line": "594",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CCR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25558@macro@TIM_DMABase_CCR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_CCR4",
    "location": {
      "column": "9",
      "line": "595",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_CCR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25621@macro@TIM_DMABase_BDTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_BDTR",
    "location": {
      "column": "9",
      "line": "596",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_BDTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25684@macro@TIM_DMABase_DCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_DCR",
    "location": {
      "column": "9",
      "line": "597",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_DCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25747@macro@TIM_DMABase_OR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABase_OR",
    "location": {
      "column": "9",
      "line": "598",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABase_OR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@25810@macro@IS_TIM_DMA_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_BASE",
    "location": {
      "column": "9",
      "line": "599",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_DMA_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27212@macro@TIM_DMABurstLength_1Transfer",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_1Transfer",
    "location": {
      "column": "9",
      "line": "627",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_1Transfer",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27279@macro@TIM_DMABurstLength_2Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_2Transfers",
    "location": {
      "column": "9",
      "line": "628",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_2Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27346@macro@TIM_DMABurstLength_3Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_3Transfers",
    "location": {
      "column": "9",
      "line": "629",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_3Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27413@macro@TIM_DMABurstLength_4Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_4Transfers",
    "location": {
      "column": "9",
      "line": "630",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_4Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27480@macro@TIM_DMABurstLength_5Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_5Transfers",
    "location": {
      "column": "9",
      "line": "631",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_5Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27547@macro@TIM_DMABurstLength_6Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_6Transfers",
    "location": {
      "column": "9",
      "line": "632",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_6Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27614@macro@TIM_DMABurstLength_7Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_7Transfers",
    "location": {
      "column": "9",
      "line": "633",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_7Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27681@macro@TIM_DMABurstLength_8Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_8Transfers",
    "location": {
      "column": "9",
      "line": "634",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_8Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27748@macro@TIM_DMABurstLength_9Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_9Transfers",
    "location": {
      "column": "9",
      "line": "635",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_9Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27815@macro@TIM_DMABurstLength_10Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_10Transfers",
    "location": {
      "column": "9",
      "line": "636",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_10Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27882@macro@TIM_DMABurstLength_11Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_11Transfers",
    "location": {
      "column": "9",
      "line": "637",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_11Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@27949@macro@TIM_DMABurstLength_12Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_12Transfers",
    "location": {
      "column": "9",
      "line": "638",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_12Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@28016@macro@TIM_DMABurstLength_13Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_13Transfers",
    "location": {
      "column": "9",
      "line": "639",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_13Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@28083@macro@TIM_DMABurstLength_14Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_14Transfers",
    "location": {
      "column": "9",
      "line": "640",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_14Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@28150@macro@TIM_DMABurstLength_15Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_15Transfers",
    "location": {
      "column": "9",
      "line": "641",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_15Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@28217@macro@TIM_DMABurstLength_16Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_16Transfers",
    "location": {
      "column": "9",
      "line": "642",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_16Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@28284@macro@TIM_DMABurstLength_17Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_17Transfers",
    "location": {
      "column": "9",
      "line": "643",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_17Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@28351@macro@TIM_DMABurstLength_18Transfers",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_18Transfers",
    "location": {
      "column": "9",
      "line": "644",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_18Transfers",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@28418@macro@IS_TIM_DMA_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_LENGTH",
    "location": {
      "column": "9",
      "line": "645",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_DMA_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30022@macro@TIM_DMA_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_Update",
    "location": {
      "column": "9",
      "line": "671",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMA_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30085@macro@TIM_DMA_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC1",
    "location": {
      "column": "9",
      "line": "672",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMA_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30148@macro@TIM_DMA_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC2",
    "location": {
      "column": "9",
      "line": "673",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMA_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30211@macro@TIM_DMA_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC3",
    "location": {
      "column": "9",
      "line": "674",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMA_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30274@macro@TIM_DMA_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_CC4",
    "location": {
      "column": "9",
      "line": "675",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMA_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30337@macro@TIM_DMA_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_COM",
    "location": {
      "column": "9",
      "line": "676",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMA_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30400@macro@TIM_DMA_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMA_Trigger",
    "location": {
      "column": "9",
      "line": "677",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMA_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30463@macro@IS_TIM_DMA_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_DMA_SOURCE",
    "location": {
      "column": "9",
      "line": "678",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_DMA_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30653@macro@TIM_ExtTRGPSC_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_OFF",
    "location": {
      "column": "9",
      "line": "688",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ExtTRGPSC_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30716@macro@TIM_ExtTRGPSC_DIV2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV2",
    "location": {
      "column": "9",
      "line": "689",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30779@macro@TIM_ExtTRGPSC_DIV4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV4",
    "location": {
      "column": "9",
      "line": "690",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30842@macro@TIM_ExtTRGPSC_DIV8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPSC_DIV8",
    "location": {
      "column": "9",
      "line": "691",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ExtTRGPSC_DIV8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@30905@macro@IS_TIM_EXT_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_PRESCALER",
    "location": {
      "column": "9",
      "line": "692",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_EXT_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31317@macro@TIM_TS_ITR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR0",
    "location": {
      "column": "9",
      "line": "704",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_ITR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31380@macro@TIM_TS_ITR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR1",
    "location": {
      "column": "9",
      "line": "705",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_ITR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31443@macro@TIM_TS_ITR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR2",
    "location": {
      "column": "9",
      "line": "706",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_ITR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31506@macro@TIM_TS_ITR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ITR3",
    "location": {
      "column": "9",
      "line": "707",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_ITR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31569@macro@TIM_TS_TI1F_ED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI1F_ED",
    "location": {
      "column": "9",
      "line": "708",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_TI1F_ED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31632@macro@TIM_TS_TI1FP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI1FP1",
    "location": {
      "column": "9",
      "line": "709",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_TI1FP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31695@macro@TIM_TS_TI2FP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_TI2FP2",
    "location": {
      "column": "9",
      "line": "710",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_TI2FP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31758@macro@TIM_TS_ETRF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TS_ETRF",
    "location": {
      "column": "9",
      "line": "711",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TS_ETRF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@31821@macro@IS_TIM_TRIGGER_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_TRIGGER_SELECTION",
    "location": {
      "column": "9",
      "line": "712",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_TRIGGER_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@32464@macro@IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "location": {
      "column": "9",
      "line": "720",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_INTERNAL_TRIGGER_SELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@32900@macro@TIM_TIxExternalCLK1Source_TI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI1",
    "location": {
      "column": "9",
      "line": "732",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@32963@macro@TIM_TIxExternalCLK1Source_TI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI2",
    "location": {
      "column": "9",
      "line": "733",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33026@macro@TIM_TIxExternalCLK1Source_TI1ED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TIxExternalCLK1Source_TI1ED",
    "location": {
      "column": "9",
      "line": "734",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TIxExternalCLK1Source_TI1ED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33174@macro@TIM_ExtTRGPolarity_Inverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPolarity_Inverted",
    "location": {
      "column": "9",
      "line": "743",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ExtTRGPolarity_Inverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33237@macro@TIM_ExtTRGPolarity_NonInverted",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ExtTRGPolarity_NonInverted",
    "location": {
      "column": "9",
      "line": "744",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ExtTRGPolarity_NonInverted",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33300@macro@IS_TIM_EXT_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_POLARITY",
    "location": {
      "column": "9",
      "line": "745",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_EXT_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33556@macro@TIM_PSCReloadMode_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSCReloadMode_Update",
    "location": {
      "column": "9",
      "line": "755",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_PSCReloadMode_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33619@macro@TIM_PSCReloadMode_Immediate",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_PSCReloadMode_Immediate",
    "location": {
      "column": "9",
      "line": "756",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_PSCReloadMode_Immediate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33682@macro@IS_TIM_PRESCALER_RELOAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_PRESCALER_RELOAD",
    "location": {
      "column": "9",
      "line": "757",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_PRESCALER_RELOAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33925@macro@TIM_ForcedAction_Active",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ForcedAction_Active",
    "location": {
      "column": "9",
      "line": "767",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ForcedAction_Active",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@33988@macro@TIM_ForcedAction_InActive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_ForcedAction_InActive",
    "location": {
      "column": "9",
      "line": "768",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ForcedAction_InActive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34051@macro@IS_TIM_FORCED_ACTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_FORCED_ACTION",
    "location": {
      "column": "9",
      "line": "769",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_FORCED_ACTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34284@macro@TIM_EncoderMode_TI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI1",
    "location": {
      "column": "9",
      "line": "779",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EncoderMode_TI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34347@macro@TIM_EncoderMode_TI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI2",
    "location": {
      "column": "9",
      "line": "780",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EncoderMode_TI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34410@macro@TIM_EncoderMode_TI12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EncoderMode_TI12",
    "location": {
      "column": "9",
      "line": "781",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EncoderMode_TI12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34473@macro@IS_TIM_ENCODER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_ENCODER_MODE",
    "location": {
      "column": "9",
      "line": "782",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_ENCODER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34762@macro@TIM_EventSource_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Update",
    "location": {
      "column": "9",
      "line": "794",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34825@macro@TIM_EventSource_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC1",
    "location": {
      "column": "9",
      "line": "795",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34888@macro@TIM_EventSource_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC2",
    "location": {
      "column": "9",
      "line": "796",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@34951@macro@TIM_EventSource_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC3",
    "location": {
      "column": "9",
      "line": "797",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35014@macro@TIM_EventSource_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_CC4",
    "location": {
      "column": "9",
      "line": "798",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35077@macro@TIM_EventSource_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_COM",
    "location": {
      "column": "9",
      "line": "799",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35140@macro@TIM_EventSource_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Trigger",
    "location": {
      "column": "9",
      "line": "800",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35203@macro@TIM_EventSource_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_EventSource_Break",
    "location": {
      "column": "9",
      "line": "801",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EventSource_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35266@macro@IS_TIM_EVENT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EVENT_SOURCE",
    "location": {
      "column": "9",
      "line": "802",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_EVENT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35489@macro@TIM_UpdateSource_Global",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_UpdateSource_Global",
    "location": {
      "column": "9",
      "line": "812",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_UpdateSource_Global",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35832@macro@TIM_UpdateSource_Regular",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_UpdateSource_Regular",
    "location": {
      "column": "9",
      "line": "815",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_UpdateSource_Regular",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@35951@macro@IS_TIM_UPDATE_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_UPDATE_SOURCE",
    "location": {
      "column": "9",
      "line": "816",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_UPDATE_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@36199@macro@TIM_OCPreload_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPreload_Enable",
    "location": {
      "column": "9",
      "line": "826",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCPreload_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@36262@macro@TIM_OCPreload_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCPreload_Disable",
    "location": {
      "column": "9",
      "line": "827",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCPreload_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@36325@macro@IS_TIM_OCPRELOAD_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCPRELOAD_STATE",
    "location": {
      "column": "9",
      "line": "828",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OCPRELOAD_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@36564@macro@TIM_OCFast_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCFast_Enable",
    "location": {
      "column": "9",
      "line": "838",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCFast_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@36627@macro@TIM_OCFast_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCFast_Disable",
    "location": {
      "column": "9",
      "line": "839",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCFast_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@36690@macro@IS_TIM_OCFAST_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCFAST_STATE",
    "location": {
      "column": "9",
      "line": "840",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OCFAST_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@36957@macro@TIM_OCClear_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCClear_Enable",
    "location": {
      "column": "9",
      "line": "851",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCClear_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37020@macro@TIM_OCClear_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_OCClear_Disable",
    "location": {
      "column": "9",
      "line": "852",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCClear_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37083@macro@IS_TIM_OCCLEAR_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_OCCLEAR_STATE",
    "location": {
      "column": "9",
      "line": "853",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_OCCLEAR_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37310@macro@TIM_TRGOSource_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Reset",
    "location": {
      "column": "9",
      "line": "863",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37373@macro@TIM_TRGOSource_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Enable",
    "location": {
      "column": "9",
      "line": "864",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37436@macro@TIM_TRGOSource_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_Update",
    "location": {
      "column": "9",
      "line": "865",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37499@macro@TIM_TRGOSource_OC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC1",
    "location": {
      "column": "9",
      "line": "866",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_OC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37562@macro@TIM_TRGOSource_OC1Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC1Ref",
    "location": {
      "column": "9",
      "line": "867",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_OC1Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37625@macro@TIM_TRGOSource_OC2Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC2Ref",
    "location": {
      "column": "9",
      "line": "868",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_OC2Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37688@macro@TIM_TRGOSource_OC3Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC3Ref",
    "location": {
      "column": "9",
      "line": "869",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_OC3Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37751@macro@TIM_TRGOSource_OC4Ref",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_TRGOSource_OC4Ref",
    "location": {
      "column": "9",
      "line": "870",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TRGOSource_OC4Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@37814@macro@IS_TIM_TRGO_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_TRGO_SOURCE",
    "location": {
      "column": "9",
      "line": "871",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_TRGO_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@38499@macro@TIM_SlaveMode_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Reset",
    "location": {
      "column": "9",
      "line": "887",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SlaveMode_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@38562@macro@TIM_SlaveMode_Gated",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Gated",
    "location": {
      "column": "9",
      "line": "888",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SlaveMode_Gated",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@38625@macro@TIM_SlaveMode_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_Trigger",
    "location": {
      "column": "9",
      "line": "889",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SlaveMode_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@38688@macro@TIM_SlaveMode_External1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_SlaveMode_External1",
    "location": {
      "column": "9",
      "line": "890",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SlaveMode_External1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@38751@macro@IS_TIM_SLAVE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_SLAVE_MODE",
    "location": {
      "column": "9",
      "line": "891",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_SLAVE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39113@macro@TIM_MasterSlaveMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_MasterSlaveMode_Enable",
    "location": {
      "column": "9",
      "line": "903",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_MasterSlaveMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39176@macro@TIM_MasterSlaveMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_MasterSlaveMode_Disable",
    "location": {
      "column": "9",
      "line": "904",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_MasterSlaveMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39239@macro@IS_TIM_MSM_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_MSM_STATE",
    "location": {
      "column": "9",
      "line": "905",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_MSM_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39456@macro@TIM2_TIM8_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_TIM8_TRGO",
    "location": {
      "column": "9",
      "line": "914",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM2_TIM8_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39519@macro@TIM2_ETH_PTP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_ETH_PTP",
    "location": {
      "column": "9",
      "line": "915",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM2_ETH_PTP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39582@macro@TIM2_USBFS_SOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_USBFS_SOF",
    "location": {
      "column": "9",
      "line": "916",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM2_USBFS_SOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39645@macro@TIM2_USBHS_SOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM2_USBHS_SOF",
    "location": {
      "column": "9",
      "line": "917",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM2_USBHS_SOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39710@macro@TIM5_GPIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_GPIO",
    "location": {
      "column": "9",
      "line": "919",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM5_GPIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39773@macro@TIM5_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_LSI",
    "location": {
      "column": "9",
      "line": "920",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM5_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39836@macro@TIM5_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_LSE",
    "location": {
      "column": "9",
      "line": "921",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM5_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39899@macro@TIM5_RTC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM5_RTC",
    "location": {
      "column": "9",
      "line": "922",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM5_RTC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@39964@macro@TIM11_GPIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_GPIO",
    "location": {
      "column": "9",
      "line": "924",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM11_GPIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@40027@macro@TIM11_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM11_HSE",
    "location": {
      "column": "9",
      "line": "925",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM11_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@40092@macro@IS_TIM_REMAP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_REMAP",
    "location": {
      "column": "9",
      "line": "927",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_REMAP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@40820@macro@TIM_FLAG_Update",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Update",
    "location": {
      "column": "9",
      "line": "945",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_Update",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@40883@macro@TIM_FLAG_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC1",
    "location": {
      "column": "9",
      "line": "946",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@40946@macro@TIM_FLAG_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC2",
    "location": {
      "column": "9",
      "line": "947",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41009@macro@TIM_FLAG_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC3",
    "location": {
      "column": "9",
      "line": "948",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41072@macro@TIM_FLAG_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC4",
    "location": {
      "column": "9",
      "line": "949",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41135@macro@TIM_FLAG_COM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_COM",
    "location": {
      "column": "9",
      "line": "950",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_COM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41198@macro@TIM_FLAG_Trigger",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Trigger",
    "location": {
      "column": "9",
      "line": "951",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_Trigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41261@macro@TIM_FLAG_Break",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_Break",
    "location": {
      "column": "9",
      "line": "952",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_Break",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41324@macro@TIM_FLAG_CC1OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC1OF",
    "location": {
      "column": "9",
      "line": "953",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC1OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41387@macro@TIM_FLAG_CC2OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC2OF",
    "location": {
      "column": "9",
      "line": "954",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC2OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41450@macro@TIM_FLAG_CC3OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC3OF",
    "location": {
      "column": "9",
      "line": "955",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC3OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41513@macro@TIM_FLAG_CC4OF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_FLAG_CC4OF",
    "location": {
      "column": "9",
      "line": "956",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_FLAG_CC4OF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@41576@macro@IS_TIM_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_GET_FLAG",
    "location": {
      "column": "9",
      "line": "957",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@42419@macro@IS_TIM_IC_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_IC_FILTER",
    "location": {
      "column": "9",
      "line": "978",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_IC_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@42558@macro@IS_TIM_EXT_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_TIM_EXT_FILTER",
    "location": {
      "column": "9",
      "line": "987",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "IS_TIM_EXT_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@42682@macro@TIM_DMABurstLength_1Byte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_1Byte",
    "location": {
      "column": "9",
      "line": "996",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_1Byte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@42755@macro@TIM_DMABurstLength_2Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_2Bytes",
    "location": {
      "column": "9",
      "line": "997",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_2Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@42829@macro@TIM_DMABurstLength_3Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_3Bytes",
    "location": {
      "column": "9",
      "line": "998",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_3Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@42903@macro@TIM_DMABurstLength_4Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_4Bytes",
    "location": {
      "column": "9",
      "line": "999",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_4Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@42977@macro@TIM_DMABurstLength_5Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_5Bytes",
    "location": {
      "column": "9",
      "line": "1000",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_5Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43051@macro@TIM_DMABurstLength_6Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_6Bytes",
    "location": {
      "column": "9",
      "line": "1001",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_6Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43125@macro@TIM_DMABurstLength_7Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_7Bytes",
    "location": {
      "column": "9",
      "line": "1002",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_7Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43199@macro@TIM_DMABurstLength_8Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_8Bytes",
    "location": {
      "column": "9",
      "line": "1003",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_8Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43273@macro@TIM_DMABurstLength_9Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_9Bytes",
    "location": {
      "column": "9",
      "line": "1004",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_9Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43347@macro@TIM_DMABurstLength_10Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_10Bytes",
    "location": {
      "column": "9",
      "line": "1005",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_10Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43422@macro@TIM_DMABurstLength_11Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_11Bytes",
    "location": {
      "column": "9",
      "line": "1006",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_11Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43497@macro@TIM_DMABurstLength_12Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_12Bytes",
    "location": {
      "column": "9",
      "line": "1007",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_12Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43572@macro@TIM_DMABurstLength_13Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_13Bytes",
    "location": {
      "column": "9",
      "line": "1008",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_13Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43647@macro@TIM_DMABurstLength_14Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_14Bytes",
    "location": {
      "column": "9",
      "line": "1009",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_14Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43722@macro@TIM_DMABurstLength_15Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_15Bytes",
    "location": {
      "column": "9",
      "line": "1010",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_15Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43797@macro@TIM_DMABurstLength_16Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_16Bytes",
    "location": {
      "column": "9",
      "line": "1011",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_16Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43872@macro@TIM_DMABurstLength_17Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_17Bytes",
    "location": {
      "column": "9",
      "line": "1012",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_17Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_tim.h@43947@macro@TIM_DMABurstLength_18Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "TIM_DMABurstLength_18Bytes",
    "location": {
      "column": "9",
      "line": "1013",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMABurstLength_18Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DeInit(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "1026",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TimeBaseInit(TIM_TypeDef *, TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1027",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TimeBaseInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TimeBaseStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1028",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TimeBaseStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PrescalerConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_PrescalerConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1029",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_PrescalerConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CounterModeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CounterModeConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1030",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CounterModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCounter(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1031",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetAutoreload",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetAutoreload(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1032",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetAutoreload",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCounter(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1033",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetPrescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t TIM_GetPrescaler(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1034",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateDisableConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_UpdateDisableConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1035",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_UpdateDisableConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_UpdateRequestConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_UpdateRequestConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1036",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_UpdateRequestConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ARRPreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ARRPreloadConfig(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1037",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ARRPreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOnePulseMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOnePulseMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1038",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectOnePulseMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetClockDivision",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetClockDivision(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1039",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetClockDivision",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_Cmd(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1040",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1043",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC1Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1044",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC2Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1045",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC3Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4Init(TIM_TypeDef *, TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1046",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC4Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OCStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OCStructInit(TIM_OCInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1047",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OCStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOCxM",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOCxM(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1048",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectOCxM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare1",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare1(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1049",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetCompare1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare2",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare2(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1050",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetCompare2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare3",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare3(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1051",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetCompare3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetCompare4",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetCompare4(TIM_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "1052",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetCompare4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC1Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1053",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ForcedOC1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC2Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1054",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ForcedOC2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC3Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC3Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1055",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ForcedOC3Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ForcedOC4Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ForcedOC4Config(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1056",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ForcedOC4Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1057",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC1PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1058",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC2PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1059",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC3PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PreloadConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4PreloadConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1060",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC4PreloadConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1061",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC1FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1062",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC2FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1063",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC3FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4FastConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4FastConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1064",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC4FastConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC1Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC1Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1065",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ClearOC1Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC2Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC2Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1066",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ClearOC2Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC3Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC3Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1067",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ClearOC3Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearOC4Ref",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearOC4Ref(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1068",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ClearOC4Ref",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1069",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC1PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC1NPolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC1NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1070",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC1NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1071",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC2PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC2NPolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC2NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1072",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC2NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1073",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC3PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC3NPolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC3NPolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1074",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC3NPolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_OC4PolarityConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_OC4PolarityConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1075",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_OC4PolarityConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCxCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1076",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CCxCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCxNCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCxNCmd(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1077",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CCxNCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ICInit(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1080",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ICStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ICStructInit(TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1081",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ICStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_PWMIConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_PWMIConfig(TIM_TypeDef *, TIM_ICInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1082",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_PWMIConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture1",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture1(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1083",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetCapture1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture2",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture2(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1084",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetCapture2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture3",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture3(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1085",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetCapture3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetCapture4",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t TIM_GetCapture4(TIM_TypeDef *)",
    "location": {
      "column": "10",
      "line": "1086",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetCapture4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC1Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC1Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1087",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetIC1Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC2Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC2Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1088",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetIC2Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC3Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC3Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1089",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetIC3Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SetIC4Prescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SetIC4Prescaler(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1090",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SetIC4Prescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_BDTRConfig(TIM_TypeDef *, TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1093",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_BDTRConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_BDTRStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "1094",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_BDTRStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CtrlPWMOutputs",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CtrlPWMOutputs(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1095",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CtrlPWMOutputs",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCOM",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectCOM(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1096",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectCOM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_CCPreloadControl",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_CCPreloadControl(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1097",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_CCPreloadControl",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ITConfig(TIM_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1100",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GenerateEvent",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_GenerateEvent(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1101",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GenerateEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus TIM_GetFlagStatus(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "1102",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearFlag(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1103",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus TIM_GetITStatus(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "1104",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ClearITPendingBit(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1105",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMAConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DMAConfig(TIM_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1106",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMAConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_DMACmd(TIM_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1107",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectCCDMA",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectCCDMA(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1108",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectCCDMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_InternalClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_InternalClockConfig(TIM_TypeDef *)",
    "location": {
      "column": "6",
      "line": "1111",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_InternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ITRxExternalClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ITRxExternalClockConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1112",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ITRxExternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_TIxExternalClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_TIxExternalClockConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1113",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_TIxExternalClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRClockMode1Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1115",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ETRClockMode1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRClockMode2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRClockMode2Config(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1117",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ETRClockMode2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectInputTrigger",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectInputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1121",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectInputTrigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectOutputTrigger",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectOutputTrigger(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1122",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectOutputTrigger",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectSlaveMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1123",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectSlaveMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectMasterSlaveMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectMasterSlaveMode(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1124",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectMasterSlaveMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_ETRConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_ETRConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1125",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_ETRConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_EncoderInterfaceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_EncoderInterfaceConfig(TIM_TypeDef *, uint16_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "1129",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_EncoderInterfaceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_SelectHallSensor",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_SelectHallSensor(TIM_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "1131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_SelectHallSensor",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@TIM_RemapConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void TIM_RemapConfig(TIM_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "1134",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_tim.h"
    },
    "name": "TIM_RemapConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@116@macro@_YVALS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_YVALS",
    "location": {
      "column": "9",
      "line": "5",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_YVALS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@212@macro@_GLUE_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE_B",
    "location": {
      "column": "9",
      "line": "12",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@238@macro@_GLUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE",
    "location": {
      "column": "9",
      "line": "13",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@271@macro@_GLUE3_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3_B",
    "location": {
      "column": "9",
      "line": "15",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@303@macro@_GLUE3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLUE3",
    "location": {
      "column": "9",
      "line": "16",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLUE3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@342@macro@_STRINGIFY_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY_B",
    "location": {
      "column": "9",
      "line": "18",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@369@macro@_STRINGIFY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STRINGIFY",
    "location": {
      "column": "9",
      "line": "19",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_STRINGIFY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@466@macro@_ABINAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_ABINAME",
    "location": {
      "column": "9",
      "line": "22",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_ABINAME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@529@macro@_CPPLIB_VER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPLIB_VER",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_CPPLIB_VER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@607@macro@__IAR_SYSTEMS_LIB__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_SYSTEMS_LIB__",
    "location": {
      "column": "11",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__IAR_SYSTEMS_LIB__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1717@macro@__EFF_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NS",
    "location": {
      "column": "9",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1808@macro@__EFF_NSNW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NSNW1",
    "location": {
      "column": "9",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NSNW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1912@macro@__EFF_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NE",
    "location": {
      "column": "9",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@1990@macro@__EFF_NENR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1",
    "location": {
      "column": "9",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2080@macro@__EFF_NENR1R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1R1",
    "location": {
      "column": "9",
      "line": "68",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1R1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2181@macro@__EFF_NENR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR2",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2271@macro@__EFF_NENR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2",
    "location": {
      "column": "9",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2374@macro@__EFF_NENR1NW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENR1NW2R1",
    "location": {
      "column": "9",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENR1NW2R1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2490@macro@__EFF_NENW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2581@macro@__EFF_NENW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2",
    "location": {
      "column": "9",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2672@macro@__EFF_NENW2R1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW2R1",
    "location": {
      "column": "9",
      "line": "74",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW2R1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2774@macro@__EFF_NENW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NENW1NW2",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NENW1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2867@macro@__EFF_NR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1",
    "location": {
      "column": "9",
      "line": "76",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@2947@macro@__EFF_NR1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW2",
    "location": {
      "column": "9",
      "line": "77",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3040@macro@__EFF_NR1NW3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NR1NW3",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NR1NW3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3133@macro@__EFF_NW1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3214@macro@__EFF_NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW2",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3295@macro@__EFF_NW1NR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NR2",
    "location": {
      "column": "9",
      "line": "81",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3388@macro@__EFF_NW1NW2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__EFF_NW1NW2",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__EFF_NW1NW2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3511@macro@__ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3567@macro@__ATTRIBUTES_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_CAN_THROW",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_CAN_THROW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3613@macro@__ATTRIBUTES_NORETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN",
    "location": {
      "column": "9",
      "line": "87",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3680@macro@__ATTRIBUTES_NORETURN_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "location": {
      "column": "9",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__ATTRIBUTES_NORETURN_CAN_THROW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3921@macro@_EXTERN_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C",
    "location": {
      "column": "11",
      "line": "98",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3941@macro@_EXTERN_C_END",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_EXTERN_C_END",
    "location": {
      "column": "11",
      "line": "99",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_EXTERN_C_END",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@3965@macro@_GLB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_GLB",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_GLB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4567@macro@_DLIB_ONLY_C89",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ONLY_C89",
    "location": {
      "column": "13",
      "line": "123",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ONLY_C89",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4701@macro@_DLIB_ADD_EXTRA_SYMBOLS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ADD_EXTRA_SYMBOLS",
    "location": {
      "column": "11",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_DLIB_ADD_EXTRA_SYMBOLS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@4792@macro@__STDC_WANT_LIB_EXT1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STDC_WANT_LIB_EXT1__",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__STDC_WANT_LIB_EXT1__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5073@macro@__DEPREC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC",
    "location": {
      "column": "11",
      "line": "145",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5098@macro@__DEPREC_ATTRS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@5153@macro@__DEPREC_ATTRS_CAN_THROW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DEPREC_ATTRS_CAN_THROW",
    "location": {
      "column": "9",
      "line": "149",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__DEPREC_ATTRS_CAN_THROW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6448@macro@_NOEXCEPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NOEXCEPT",
    "location": {
      "column": "11",
      "line": "195",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NOEXCEPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6558@macro@_THREAD_LOCAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_THREAD_LOCAL",
    "location": {
      "column": "15",
      "line": "201",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_THREAD_LOCAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6682@macro@_Restrict",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Restrict",
    "location": {
      "column": "13",
      "line": "206",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Restrict",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6831@macro@_MBMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MBMAX",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MBMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6885@macro@_MAX_EXP_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_EXP_DIG",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_EXP_DIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6911@macro@_MAX_INT_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_INT_DIG",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_INT_DIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@6938@macro@_MAX_SIG_DIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MAX_SIG_DIG",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MAX_SIG_DIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wchart",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "28",
      "line": "232",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wchart",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Wintt",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "30",
      "line": "234",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Wintt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7691@macro@_WCMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMIN",
    "location": {
      "column": "11",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7711@macro@_WIMIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMIN",
    "location": {
      "column": "11",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7736@macro@_WCMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WCMAX",
    "location": {
      "column": "9",
      "line": "253",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WCMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7768@macro@_WIMAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_WIMAX",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_WIMAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@7826@macro@_NULL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_NULL",
    "location": {
      "column": "9",
      "line": "257",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_NULL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@_Sizet",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "29",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Sizet",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@_Mbstatet",
    "What": "Struct",
    "defdec": "Def",
    "display": "_Mbstatet",
    "location": {
      "column": "16",
      "line": "263",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@_Mbstatet@FI@_Wchar",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wchar",
        "location": {
          "column": "18",
          "line": "266",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wchar",
        "origin": "user_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:@S@_Mbstatet@FI@_State",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_State",
        "location": {
          "column": "18",
          "line": "267",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_State",
        "origin": "user_include",
        "scope": "_Mbstatet"
      },
      {
        "ID": "c:yvals.h@T@_Mbstatet",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Mbstatet",
        "location": {
          "column": "3",
          "line": "299",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Mbstatet",
        "origin": "user_include",
        "scope": "_Mbstatet"
      }
    ],
    "name": "_Mbstatet",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9084@macro@_Mbstinit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_Mbstinit",
    "location": {
      "column": "11",
      "line": "303",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_Mbstinit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9153@macro@_HAS_PRAGMA_PRINTF_ARGS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_HAS_PRAGMA_PRINTF_ARGS",
    "location": {
      "column": "9",
      "line": "307",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_HAS_PRAGMA_PRINTF_ARGS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9276@macro@_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "location": {
      "column": "13",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_VA_LIST_STACK_MEMORY_ATTRIBUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__va_list",
    "What": "Struct",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "18",
      "line": "315",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@S@__va_list@FI@_Ap",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Ap",
        "location": {
          "column": "43",
          "line": "317",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Ap",
        "origin": "user_include",
        "scope": "__va_list"
      },
      {
        "ID": "c:yvals.h@T@__va_list",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct __va_list",
        "location": {
          "column": "5",
          "line": "318",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "__va_list",
        "origin": "user_include",
        "scope": "__va_list"
      }
    ],
    "name": "__va_list",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__Va_list",
    "What": "Typedef",
    "defdec": "Def",
    "display": "__va_list",
    "location": {
      "column": "21",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__Va_list",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@_Fpost",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "members": [
      {
        "ID": "c:@SA@_Fpost@FI@_Off",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Off",
        "location": {
          "column": "15",
          "line": "340",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Off",
        "origin": "user_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:@SA@_Fpost@FI@_Wstate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "_Wstate",
        "location": {
          "column": "13",
          "line": "344",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Wstate",
        "origin": "user_include",
        "scope": "_anonymous_yvals_h_337_9"
      },
      {
        "ID": "c:yvals.h@T@_Fpost",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct _Fpost",
        "location": {
          "column": "3",
          "line": "345",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
        },
        "name": "_Fpost",
        "origin": "user_include",
        "scope": "_anonymous_yvals_h_337_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@9928@macro@_FPOSOFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_FPOSOFF",
    "location": {
      "column": "11",
      "line": "348",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_FPOSOFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@10002@macro@_MULTI_THREAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_MULTI_THREAD",
    "location": {
      "column": "9",
      "line": "352",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "_MULTI_THREAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "358",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Malloc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "359",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Stream",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "360",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_Debug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Locksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Locksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "361",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Locksyslock_StaticGuard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Malloc",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Malloc(void)",
    "location": {
      "column": "28",
      "line": "362",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Malloc",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Stream",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Stream(void)",
    "location": {
      "column": "28",
      "line": "363",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Stream",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_Debug",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_Debug(void)",
    "location": {
      "column": "28",
      "line": "364",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_Debug",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlocksyslock_StaticGuard",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlocksyslock_StaticGuard(void)",
    "location": {
      "column": "28",
      "line": "365",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlocksyslock_StaticGuard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:yvals.h@T@__iar_Rmtx",
    "What": "Typedef",
    "defdec": "Def",
    "display": "void *",
    "location": {
      "column": "17",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Rmtx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Initdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Initdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "376",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Initdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Dstdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Dstdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "377",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Dstdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Lockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Lockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "378",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Lockdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_Unlockdynamiclock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void __iar_Unlockdynamiclock(__iar_Rmtx *)",
    "location": {
      "column": "28",
      "line": "379",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\yvals.h"
    },
    "name": "__iar_Unlockdynamiclock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@1310@macro@__STM32F4xx_DMA_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_DMA_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "__STM32F4xx_DMA_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DMA_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "members": [
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_Channel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_Channel",
        "location": {
          "column": "12",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_Channel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_PeripheralBaseAddr",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_PeripheralBaseAddr",
        "location": {
          "column": "12",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_PeripheralBaseAddr",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_Memory0BaseAddr",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_Memory0BaseAddr",
        "location": {
          "column": "12",
          "line": "61",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_Memory0BaseAddr",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_DIR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_DIR",
        "location": {
          "column": "12",
          "line": "65",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_DIR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_BufferSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_BufferSize",
        "location": {
          "column": "12",
          "line": "69",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_BufferSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_PeripheralInc",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_PeripheralInc",
        "location": {
          "column": "12",
          "line": "73",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_PeripheralInc",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_MemoryInc",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_MemoryInc",
        "location": {
          "column": "12",
          "line": "76",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_MemoryInc",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_PeripheralDataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_PeripheralDataSize",
        "location": {
          "column": "12",
          "line": "79",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_PeripheralDataSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_MemoryDataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_MemoryDataSize",
        "location": {
          "column": "12",
          "line": "82",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_MemoryDataSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_Mode",
        "location": {
          "column": "12",
          "line": "85",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_Priority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_Priority",
        "location": {
          "column": "12",
          "line": "90",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_Priority",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_FIFOMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_FIFOMode",
        "location": {
          "column": "12",
          "line": "93",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_FIFOMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_FIFOThreshold",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_FIFOThreshold",
        "location": {
          "column": "12",
          "line": "98",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_FIFOThreshold",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_MemoryBurst",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_MemoryBurst",
        "location": {
          "column": "12",
          "line": "101",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_MemoryBurst",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:@SA@DMA_InitTypeDef@FI@DMA_PeripheralBurst",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DMA_PeripheralBurst",
        "location": {
          "column": "12",
          "line": "106",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_PeripheralBurst",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      },
      {
        "ID": "c:stm32f4xx_dma.h@T@DMA_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DMA_InitTypeDef",
        "location": {
          "column": "2",
          "line": "110",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
        },
        "name": "DMA_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dma_h_54_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@6135@macro@IS_DMA_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7221@macro@IS_DMA_ALL_CONTROLLER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_ALL_CONTROLLER",
    "location": {
      "column": "9",
      "line": "135",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_ALL_CONTROLLER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7406@macro@DMA_Channel_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_0",
    "location": {
      "column": "9",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7472@macro@DMA_Channel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_1",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7538@macro@DMA_Channel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_2",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7604@macro@DMA_Channel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_3",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7670@macro@DMA_Channel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_4",
    "location": {
      "column": "9",
      "line": "145",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7736@macro@DMA_Channel_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_5",
    "location": {
      "column": "9",
      "line": "146",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7802@macro@DMA_Channel_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_6",
    "location": {
      "column": "9",
      "line": "147",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7868@macro@DMA_Channel_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Channel_7",
    "location": {
      "column": "9",
      "line": "148",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Channel_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@7936@macro@IS_DMA_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CHANNEL",
    "location": {
      "column": "9",
      "line": "150",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@8559@macro@DMA_DIR_PeripheralToMemory",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_DIR_PeripheralToMemory",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_DIR_PeripheralToMemory",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@8625@macro@DMA_DIR_MemoryToPeripheral",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_DIR_MemoryToPeripheral",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_DIR_MemoryToPeripheral",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@8692@macro@DMA_DIR_MemoryToMemory",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_DIR_MemoryToMemory",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_DIR_MemoryToMemory",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@8760@macro@IS_DMA_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_DIRECTION",
    "location": {
      "column": "9",
      "line": "170",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@9092@macro@IS_DMA_BUFFER_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_BUFFER_SIZE",
    "location": {
      "column": "9",
      "line": "181",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_BUFFER_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@9253@macro@DMA_PeripheralInc_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralInc_Enable",
    "location": {
      "column": "9",
      "line": "190",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralInc_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@9319@macro@DMA_PeripheralInc_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralInc_Disable",
    "location": {
      "column": "9",
      "line": "191",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralInc_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@9387@macro@IS_DMA_PERIPHERAL_INC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PERIPHERAL_INC_STATE",
    "location": {
      "column": "9",
      "line": "193",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_PERIPHERAL_INC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@9643@macro@DMA_MemoryInc_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryInc_Enable",
    "location": {
      "column": "9",
      "line": "203",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryInc_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@9709@macro@DMA_MemoryInc_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryInc_Disable",
    "location": {
      "column": "9",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryInc_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@9777@macro@IS_DMA_MEMORY_INC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MEMORY_INC_STATE",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_MEMORY_INC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10014@macro@DMA_PeripheralDataSize_Byte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralDataSize_Byte",
    "location": {
      "column": "9",
      "line": "216",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralDataSize_Byte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10081@macro@DMA_PeripheralDataSize_HalfWord",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralDataSize_HalfWord",
    "location": {
      "column": "9",
      "line": "217",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralDataSize_HalfWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10148@macro@DMA_PeripheralDataSize_Word",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralDataSize_Word",
    "location": {
      "column": "9",
      "line": "218",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralDataSize_Word",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10216@macro@IS_DMA_PERIPHERAL_DATA_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PERIPHERAL_DATA_SIZE",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_PERIPHERAL_DATA_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10560@macro@DMA_MemoryDataSize_Byte",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryDataSize_Byte",
    "location": {
      "column": "9",
      "line": "231",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryDataSize_Byte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10627@macro@DMA_MemoryDataSize_HalfWord",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryDataSize_HalfWord",
    "location": {
      "column": "9",
      "line": "232",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryDataSize_HalfWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10694@macro@DMA_MemoryDataSize_Word",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryDataSize_Word",
    "location": {
      "column": "9",
      "line": "233",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryDataSize_Word",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@10762@macro@IS_DMA_MEMORY_DATA_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MEMORY_DATA_SIZE",
    "location": {
      "column": "9",
      "line": "235",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_MEMORY_DATA_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11087@macro@DMA_Mode_Normal",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Mode_Normal",
    "location": {
      "column": "9",
      "line": "246",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Mode_Normal",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11154@macro@DMA_Mode_Circular",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Mode_Circular",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Mode_Circular",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11222@macro@IS_DMA_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MODE",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11418@macro@DMA_Priority_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_Low",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Priority_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11484@macro@DMA_Priority_Medium",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_Medium",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Priority_Medium",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11551@macro@DMA_Priority_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_High",
    "location": {
      "column": "9",
      "line": "261",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Priority_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11617@macro@DMA_Priority_VeryHigh",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Priority_VeryHigh",
    "location": {
      "column": "9",
      "line": "262",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Priority_VeryHigh",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@11685@macro@IS_DMA_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PRIORITY",
    "location": {
      "column": "9",
      "line": "264",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12068@macro@DMA_FIFOMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOMode_Disable",
    "location": {
      "column": "9",
      "line": "276",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12135@macro@DMA_FIFOMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOMode_Enable",
    "location": {
      "column": "9",
      "line": "277",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12203@macro@IS_DMA_FIFO_MODE_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_FIFO_MODE_STATE",
    "location": {
      "column": "9",
      "line": "279",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_FIFO_MODE_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12438@macro@DMA_FIFOThreshold_1QuarterFull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOThreshold_1QuarterFull",
    "location": {
      "column": "9",
      "line": "289",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOThreshold_1QuarterFull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12504@macro@DMA_FIFOThreshold_HalfFull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOThreshold_HalfFull",
    "location": {
      "column": "9",
      "line": "290",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOThreshold_HalfFull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12571@macro@DMA_FIFOThreshold_3QuartersFull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOThreshold_3QuartersFull",
    "location": {
      "column": "9",
      "line": "291",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOThreshold_3QuartersFull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12637@macro@DMA_FIFOThreshold_Full",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOThreshold_Full",
    "location": {
      "column": "9",
      "line": "292",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOThreshold_Full",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@12705@macro@IS_DMA_FIFO_THRESHOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_FIFO_THRESHOLD",
    "location": {
      "column": "9",
      "line": "294",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_FIFO_THRESHOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13153@macro@DMA_MemoryBurst_Single",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryBurst_Single",
    "location": {
      "column": "9",
      "line": "306",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryBurst_Single",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13219@macro@DMA_MemoryBurst_INC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryBurst_INC4",
    "location": {
      "column": "9",
      "line": "307",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryBurst_INC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13287@macro@DMA_MemoryBurst_INC8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryBurst_INC8",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryBurst_INC8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13353@macro@DMA_MemoryBurst_INC16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_MemoryBurst_INC16",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryBurst_INC16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13421@macro@IS_DMA_MEMORY_BURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_MEMORY_BURST",
    "location": {
      "column": "9",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_MEMORY_BURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13802@macro@DMA_PeripheralBurst_Single",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralBurst_Single",
    "location": {
      "column": "9",
      "line": "323",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralBurst_Single",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13868@macro@DMA_PeripheralBurst_INC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralBurst_INC4",
    "location": {
      "column": "9",
      "line": "324",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralBurst_INC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@13936@macro@DMA_PeripheralBurst_INC8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralBurst_INC8",
    "location": {
      "column": "9",
      "line": "325",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralBurst_INC8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14002@macro@DMA_PeripheralBurst_INC16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PeripheralBurst_INC16",
    "location": {
      "column": "9",
      "line": "326",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeripheralBurst_INC16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14070@macro@IS_DMA_PERIPHERAL_BURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PERIPHERAL_BURST",
    "location": {
      "column": "9",
      "line": "328",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_PERIPHERAL_BURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14483@macro@DMA_FIFOStatus_Less1QuarterFull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOStatus_Less1QuarterFull",
    "location": {
      "column": "9",
      "line": "340",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOStatus_Less1QuarterFull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14554@macro@DMA_FIFOStatus_1QuarterFull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOStatus_1QuarterFull",
    "location": {
      "column": "9",
      "line": "341",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOStatus_1QuarterFull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14625@macro@DMA_FIFOStatus_HalfFull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOStatus_HalfFull",
    "location": {
      "column": "9",
      "line": "342",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOStatus_HalfFull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14697@macro@DMA_FIFOStatus_3QuartersFull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOStatus_3QuartersFull",
    "location": {
      "column": "9",
      "line": "343",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOStatus_3QuartersFull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14768@macro@DMA_FIFOStatus_Empty",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOStatus_Empty",
    "location": {
      "column": "9",
      "line": "344",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOStatus_Empty",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14839@macro@DMA_FIFOStatus_Full",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FIFOStatus_Full",
    "location": {
      "column": "9",
      "line": "345",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FIFOStatus_Full",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@14912@macro@IS_DMA_FIFO_STATUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_FIFO_STATUS",
    "location": {
      "column": "9",
      "line": "347",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_FIFO_STATUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15504@macro@DMA_FLAG_FEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF0",
    "location": {
      "column": "9",
      "line": "360",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15570@macro@DMA_FLAG_DMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF0",
    "location": {
      "column": "9",
      "line": "361",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15636@macro@DMA_FLAG_TEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF0",
    "location": {
      "column": "9",
      "line": "362",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15702@macro@DMA_FLAG_HTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF0",
    "location": {
      "column": "9",
      "line": "363",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15768@macro@DMA_FLAG_TCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF0",
    "location": {
      "column": "9",
      "line": "364",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15834@macro@DMA_FLAG_FEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF1",
    "location": {
      "column": "9",
      "line": "365",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15900@macro@DMA_FLAG_DMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF1",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@15966@macro@DMA_FLAG_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF1",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16032@macro@DMA_FLAG_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF1",
    "location": {
      "column": "9",
      "line": "368",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16098@macro@DMA_FLAG_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF1",
    "location": {
      "column": "9",
      "line": "369",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16164@macro@DMA_FLAG_FEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF2",
    "location": {
      "column": "9",
      "line": "370",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16230@macro@DMA_FLAG_DMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF2",
    "location": {
      "column": "9",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16296@macro@DMA_FLAG_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF2",
    "location": {
      "column": "9",
      "line": "372",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16362@macro@DMA_FLAG_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF2",
    "location": {
      "column": "9",
      "line": "373",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16428@macro@DMA_FLAG_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF2",
    "location": {
      "column": "9",
      "line": "374",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16494@macro@DMA_FLAG_FEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF3",
    "location": {
      "column": "9",
      "line": "375",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16560@macro@DMA_FLAG_DMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF3",
    "location": {
      "column": "9",
      "line": "376",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16626@macro@DMA_FLAG_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF3",
    "location": {
      "column": "9",
      "line": "377",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16692@macro@DMA_FLAG_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF3",
    "location": {
      "column": "9",
      "line": "378",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16758@macro@DMA_FLAG_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF3",
    "location": {
      "column": "9",
      "line": "379",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16824@macro@DMA_FLAG_FEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF4",
    "location": {
      "column": "9",
      "line": "380",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16890@macro@DMA_FLAG_DMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF4",
    "location": {
      "column": "9",
      "line": "381",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@16956@macro@DMA_FLAG_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF4",
    "location": {
      "column": "9",
      "line": "382",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17022@macro@DMA_FLAG_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF4",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17088@macro@DMA_FLAG_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF4",
    "location": {
      "column": "9",
      "line": "384",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17154@macro@DMA_FLAG_FEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF5",
    "location": {
      "column": "9",
      "line": "385",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17220@macro@DMA_FLAG_DMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF5",
    "location": {
      "column": "9",
      "line": "386",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17286@macro@DMA_FLAG_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF5",
    "location": {
      "column": "9",
      "line": "387",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17352@macro@DMA_FLAG_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF5",
    "location": {
      "column": "9",
      "line": "388",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17418@macro@DMA_FLAG_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF5",
    "location": {
      "column": "9",
      "line": "389",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17484@macro@DMA_FLAG_FEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF6",
    "location": {
      "column": "9",
      "line": "390",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17550@macro@DMA_FLAG_DMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF6",
    "location": {
      "column": "9",
      "line": "391",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17616@macro@DMA_FLAG_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF6",
    "location": {
      "column": "9",
      "line": "392",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17682@macro@DMA_FLAG_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF6",
    "location": {
      "column": "9",
      "line": "393",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17748@macro@DMA_FLAG_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF6",
    "location": {
      "column": "9",
      "line": "394",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17814@macro@DMA_FLAG_FEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_FEIF7",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_FEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17880@macro@DMA_FLAG_DMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_DMEIF7",
    "location": {
      "column": "9",
      "line": "396",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_DMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@17946@macro@DMA_FLAG_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TEIF7",
    "location": {
      "column": "9",
      "line": "397",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@18012@macro@DMA_FLAG_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_HTIF7",
    "location": {
      "column": "9",
      "line": "398",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@18078@macro@DMA_FLAG_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FLAG_TCIF7",
    "location": {
      "column": "9",
      "line": "399",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FLAG_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@18146@macro@IS_DMA_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "401",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@18344@macro@IS_DMA_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_GET_FLAG",
    "location": {
      "column": "9",
      "line": "404",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20347@macro@DMA_IT_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TC",
    "location": {
      "column": "9",
      "line": "432",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20413@macro@DMA_IT_HT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HT",
    "location": {
      "column": "9",
      "line": "433",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20479@macro@DMA_IT_TE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TE",
    "location": {
      "column": "9",
      "line": "434",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20545@macro@DMA_IT_DME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DME",
    "location": {
      "column": "9",
      "line": "435",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20611@macro@DMA_IT_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FE",
    "location": {
      "column": "9",
      "line": "436",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20679@macro@IS_DMA_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "438",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20841@macro@DMA_IT_FEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF0",
    "location": {
      "column": "9",
      "line": "447",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20907@macro@DMA_IT_DMEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF0",
    "location": {
      "column": "9",
      "line": "448",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@20973@macro@DMA_IT_TEIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF0",
    "location": {
      "column": "9",
      "line": "449",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21039@macro@DMA_IT_HTIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF0",
    "location": {
      "column": "9",
      "line": "450",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21105@macro@DMA_IT_TCIF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF0",
    "location": {
      "column": "9",
      "line": "451",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21171@macro@DMA_IT_FEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF1",
    "location": {
      "column": "9",
      "line": "452",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21237@macro@DMA_IT_DMEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF1",
    "location": {
      "column": "9",
      "line": "453",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21303@macro@DMA_IT_TEIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF1",
    "location": {
      "column": "9",
      "line": "454",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21369@macro@DMA_IT_HTIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF1",
    "location": {
      "column": "9",
      "line": "455",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21435@macro@DMA_IT_TCIF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF1",
    "location": {
      "column": "9",
      "line": "456",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21501@macro@DMA_IT_FEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF2",
    "location": {
      "column": "9",
      "line": "457",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21567@macro@DMA_IT_DMEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF2",
    "location": {
      "column": "9",
      "line": "458",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21633@macro@DMA_IT_TEIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF2",
    "location": {
      "column": "9",
      "line": "459",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21699@macro@DMA_IT_HTIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF2",
    "location": {
      "column": "9",
      "line": "460",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21765@macro@DMA_IT_TCIF2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF2",
    "location": {
      "column": "9",
      "line": "461",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21831@macro@DMA_IT_FEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF3",
    "location": {
      "column": "9",
      "line": "462",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21897@macro@DMA_IT_DMEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF3",
    "location": {
      "column": "9",
      "line": "463",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@21963@macro@DMA_IT_TEIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF3",
    "location": {
      "column": "9",
      "line": "464",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22029@macro@DMA_IT_HTIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF3",
    "location": {
      "column": "9",
      "line": "465",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22095@macro@DMA_IT_TCIF3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF3",
    "location": {
      "column": "9",
      "line": "466",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22161@macro@DMA_IT_FEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF4",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22227@macro@DMA_IT_DMEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF4",
    "location": {
      "column": "9",
      "line": "468",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22293@macro@DMA_IT_TEIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF4",
    "location": {
      "column": "9",
      "line": "469",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22359@macro@DMA_IT_HTIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF4",
    "location": {
      "column": "9",
      "line": "470",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22425@macro@DMA_IT_TCIF4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF4",
    "location": {
      "column": "9",
      "line": "471",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22491@macro@DMA_IT_FEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF5",
    "location": {
      "column": "9",
      "line": "472",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22557@macro@DMA_IT_DMEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF5",
    "location": {
      "column": "9",
      "line": "473",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22623@macro@DMA_IT_TEIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF5",
    "location": {
      "column": "9",
      "line": "474",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22689@macro@DMA_IT_HTIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF5",
    "location": {
      "column": "9",
      "line": "475",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22755@macro@DMA_IT_TCIF5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF5",
    "location": {
      "column": "9",
      "line": "476",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22821@macro@DMA_IT_FEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF6",
    "location": {
      "column": "9",
      "line": "477",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22887@macro@DMA_IT_DMEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF6",
    "location": {
      "column": "9",
      "line": "478",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@22953@macro@DMA_IT_TEIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF6",
    "location": {
      "column": "9",
      "line": "479",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23019@macro@DMA_IT_HTIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF6",
    "location": {
      "column": "9",
      "line": "480",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23085@macro@DMA_IT_TCIF6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF6",
    "location": {
      "column": "9",
      "line": "481",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23151@macro@DMA_IT_FEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_FEIF7",
    "location": {
      "column": "9",
      "line": "482",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_FEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23217@macro@DMA_IT_DMEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_DMEIF7",
    "location": {
      "column": "9",
      "line": "483",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_DMEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23283@macro@DMA_IT_TEIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TEIF7",
    "location": {
      "column": "9",
      "line": "484",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TEIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23349@macro@DMA_IT_HTIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_HTIF7",
    "location": {
      "column": "9",
      "line": "485",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_HTIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23415@macro@DMA_IT_TCIF7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_IT_TCIF7",
    "location": {
      "column": "9",
      "line": "486",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_IT_TCIF7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23483@macro@IS_DMA_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "488",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@23697@macro@IS_DMA_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_GET_IT",
    "location": {
      "column": "9",
      "line": "492",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@25439@macro@DMA_PINCOS_Psize",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PINCOS_Psize",
    "location": {
      "column": "9",
      "line": "520",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PINCOS_Psize",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@25505@macro@DMA_PINCOS_WordAligned",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_PINCOS_WordAligned",
    "location": {
      "column": "9",
      "line": "521",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PINCOS_WordAligned",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@25573@macro@IS_DMA_PINCOS_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_PINCOS_SIZE",
    "location": {
      "column": "9",
      "line": "523",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_PINCOS_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@25800@macro@DMA_FlowCtrl_Memory",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FlowCtrl_Memory",
    "location": {
      "column": "9",
      "line": "533",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FlowCtrl_Memory",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@25866@macro@DMA_FlowCtrl_Peripheral",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_FlowCtrl_Peripheral",
    "location": {
      "column": "9",
      "line": "534",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FlowCtrl_Peripheral",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@25934@macro@IS_DMA_FLOW_CTRL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_FLOW_CTRL",
    "location": {
      "column": "9",
      "line": "536",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_FLOW_CTRL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@26160@macro@DMA_Memory_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Memory_0",
    "location": {
      "column": "9",
      "line": "546",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Memory_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@26226@macro@DMA_Memory_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DMA_Memory_1",
    "location": {
      "column": "9",
      "line": "547",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Memory_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dma.h@26294@macro@IS_DMA_CURRENT_MEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DMA_CURRENT_MEM",
    "location": {
      "column": "9",
      "line": "549",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "IS_DMA_CURRENT_MEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_DeInit(DMA_Stream_TypeDef *)",
    "location": {
      "column": "6",
      "line": "562",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_Init(DMA_Stream_TypeDef *, DMA_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "565",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_StructInit(DMA_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "566",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_Cmd(DMA_Stream_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "567",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_PeriphIncOffsetSizeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "570",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_PeriphIncOffsetSizeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_FlowControllerConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_FlowControllerConfig(DMA_Stream_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "571",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_FlowControllerConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_SetCurrDataCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_SetCurrDataCounter(DMA_Stream_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "574",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_SetCurrDataCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetCurrDataCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef *)",
    "location": {
      "column": "10",
      "line": "575",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_GetCurrDataCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_DoubleBufferModeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "578",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_DoubleBufferModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_DoubleBufferModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "580",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_DoubleBufferModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_MemoryTargetConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_MemoryTargetConfig(DMA_Stream_TypeDef *, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "581",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_MemoryTargetConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetCurrentMemoryTarget",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *)",
    "location": {
      "column": "10",
      "line": "583",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_GetCurrentMemoryTarget",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetCmdStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef *)",
    "location": {
      "column": "17",
      "line": "586",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_GetCmdStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetFIFOStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef *)",
    "location": {
      "column": "10",
      "line": "587",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_GetFIFOStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef *, uint32_t)",
    "location": {
      "column": "12",
      "line": "588",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_ClearFlag(DMA_Stream_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "589",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_ITConfig(DMA_Stream_TypeDef *, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "590",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus DMA_GetITStatus(DMA_Stream_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "591",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DMA_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DMA_ClearITPendingBit(DMA_Stream_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "592",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dma.h"
    },
    "name": "DMA_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@1309@macro@__STM32F4xx_SDIO_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_SDIO_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "__STM32F4xx_SDIO_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "50",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_InitTypeDef@FI@SDIO_ClockEdge",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_ClockEdge",
        "location": {
          "column": "12",
          "line": "52",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_ClockEdge",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_50_9"
      },
      {
        "ID": "c:@SA@SDIO_InitTypeDef@FI@SDIO_ClockBypass",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_ClockBypass",
        "location": {
          "column": "12",
          "line": "55",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_ClockBypass",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_50_9"
      },
      {
        "ID": "c:@SA@SDIO_InitTypeDef@FI@SDIO_ClockPowerSave",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_ClockPowerSave",
        "location": {
          "column": "12",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_ClockPowerSave",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_50_9"
      },
      {
        "ID": "c:@SA@SDIO_InitTypeDef@FI@SDIO_BusWide",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_BusWide",
        "location": {
          "column": "12",
          "line": "63",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_BusWide",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_50_9"
      },
      {
        "ID": "c:@SA@SDIO_InitTypeDef@FI@SDIO_HardwareFlowControl",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_HardwareFlowControl",
        "location": {
          "column": "12",
          "line": "66",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_HardwareFlowControl",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_50_9"
      },
      {
        "ID": "c:@SA@SDIO_InitTypeDef@FI@SDIO_ClockDiv",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_ClockDiv",
        "location": {
          "column": "11",
          "line": "69",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_ClockDiv",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_50_9"
      },
      {
        "ID": "c:stm32f4xx_sdio.h@T@SDIO_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SDIO_InitTypeDef",
        "location": {
          "column": "3",
          "line": "72",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_50_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_CmdInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "74",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_CmdInitTypeDef@FI@SDIO_Argument",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_Argument",
        "location": {
          "column": "12",
          "line": "76",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_Argument",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_74_9"
      },
      {
        "ID": "c:@SA@SDIO_CmdInitTypeDef@FI@SDIO_CmdIndex",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_CmdIndex",
        "location": {
          "column": "12",
          "line": "81",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_CmdIndex",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_74_9"
      },
      {
        "ID": "c:@SA@SDIO_CmdInitTypeDef@FI@SDIO_Response",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_Response",
        "location": {
          "column": "12",
          "line": "83",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_Response",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_74_9"
      },
      {
        "ID": "c:@SA@SDIO_CmdInitTypeDef@FI@SDIO_Wait",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_Wait",
        "location": {
          "column": "12",
          "line": "86",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_Wait",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_74_9"
      },
      {
        "ID": "c:@SA@SDIO_CmdInitTypeDef@FI@SDIO_CPSM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_CPSM",
        "location": {
          "column": "12",
          "line": "89",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_CPSM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_74_9"
      },
      {
        "ID": "c:stm32f4xx_sdio.h@T@SDIO_CmdInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SDIO_CmdInitTypeDef",
        "location": {
          "column": "3",
          "line": "92",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_CmdInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_74_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SDIO_DataInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "94",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "members": [
      {
        "ID": "c:@SA@SDIO_DataInitTypeDef@FI@SDIO_DataTimeOut",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_DataTimeOut",
        "location": {
          "column": "12",
          "line": "96",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_DataTimeOut",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_94_9"
      },
      {
        "ID": "c:@SA@SDIO_DataInitTypeDef@FI@SDIO_DataLength",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_DataLength",
        "location": {
          "column": "12",
          "line": "98",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_DataLength",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_94_9"
      },
      {
        "ID": "c:@SA@SDIO_DataInitTypeDef@FI@SDIO_DataBlockSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_DataBlockSize",
        "location": {
          "column": "12",
          "line": "100",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_DataBlockSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_94_9"
      },
      {
        "ID": "c:@SA@SDIO_DataInitTypeDef@FI@SDIO_TransferDir",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_TransferDir",
        "location": {
          "column": "12",
          "line": "103",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_TransferDir",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_94_9"
      },
      {
        "ID": "c:@SA@SDIO_DataInitTypeDef@FI@SDIO_TransferMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_TransferMode",
        "location": {
          "column": "12",
          "line": "107",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_TransferMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_94_9"
      },
      {
        "ID": "c:@SA@SDIO_DataInitTypeDef@FI@SDIO_DPSM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SDIO_DPSM",
        "location": {
          "column": "12",
          "line": "110",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_DPSM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_94_9"
      },
      {
        "ID": "c:stm32f4xx_sdio.h@T@SDIO_DataInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SDIO_DataInitTypeDef",
        "location": {
          "column": "3",
          "line": "113",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
        },
        "name": "SDIO_DataInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_sdio_h_94_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@5561@macro@SDIO_ClockEdge_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ClockEdge_Rising",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClockEdge_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@5629@macro@SDIO_ClockEdge_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ClockEdge_Falling",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClockEdge_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@5697@macro@IS_SDIO_CLOCK_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_CLOCK_EDGE",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_CLOCK_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@5913@macro@SDIO_ClockBypass_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ClockBypass_Disable",
    "location": {
      "column": "9",
      "line": "138",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClockBypass_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@5982@macro@SDIO_ClockBypass_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ClockBypass_Enable",
    "location": {
      "column": "9",
      "line": "139",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClockBypass_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6055@macro@IS_SDIO_CLOCK_BYPASS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_CLOCK_BYPASS",
    "location": {
      "column": "9",
      "line": "140",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_CLOCK_BYPASS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6291@macro@SDIO_ClockPowerSave_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ClockPowerSave_Disable",
    "location": {
      "column": "9",
      "line": "150",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClockPowerSave_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6359@macro@SDIO_ClockPowerSave_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ClockPowerSave_Enable",
    "location": {
      "column": "9",
      "line": "151",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClockPowerSave_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6428@macro@IS_SDIO_CLOCK_POWER_SAVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_CLOCK_POWER_SAVE",
    "location": {
      "column": "9",
      "line": "152",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_CLOCK_POWER_SAVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6662@macro@SDIO_BusWide_1b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BusWide_1b",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_BusWide_1b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6730@macro@SDIO_BusWide_4b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BusWide_4b",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_BusWide_4b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6798@macro@SDIO_BusWide_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_BusWide_8b",
    "location": {
      "column": "9",
      "line": "164",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_BusWide_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@6866@macro@IS_SDIO_BUS_WIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_BUS_WIDE",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_BUS_WIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7107@macro@SDIO_HardwareFlowControl_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_HardwareFlowControl_Disable",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_HardwareFlowControl_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7175@macro@SDIO_HardwareFlowControl_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_HardwareFlowControl_Enable",
    "location": {
      "column": "9",
      "line": "177",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_HardwareFlowControl_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7243@macro@IS_SDIO_HARDWARE_FLOW_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_HARDWARE_FLOW_CONTROL",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_HARDWARE_FLOW_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7512@macro@SDIO_PowerState_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_PowerState_OFF",
    "location": {
      "column": "9",
      "line": "188",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_PowerState_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7580@macro@SDIO_PowerState_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_PowerState_ON",
    "location": {
      "column": "9",
      "line": "189",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_PowerState_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7648@macro@IS_SDIO_POWER_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_POWER_STATE",
    "location": {
      "column": "9",
      "line": "190",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_POWER_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7832@macro@SDIO_IT_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_CCRCFAIL",
    "location": {
      "column": "9",
      "line": "200",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7900@macro@SDIO_IT_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_DCRCFAIL",
    "location": {
      "column": "9",
      "line": "201",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@7968@macro@SDIO_IT_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_CTIMEOUT",
    "location": {
      "column": "9",
      "line": "202",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8036@macro@SDIO_IT_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_DTIMEOUT",
    "location": {
      "column": "9",
      "line": "203",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8104@macro@SDIO_IT_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_TXUNDERR",
    "location": {
      "column": "9",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8172@macro@SDIO_IT_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_RXOVERR",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8240@macro@SDIO_IT_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_CMDREND",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8308@macro@SDIO_IT_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_CMDSENT",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8376@macro@SDIO_IT_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_DATAEND",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8444@macro@SDIO_IT_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_STBITERR",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8512@macro@SDIO_IT_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_DBCKEND",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8580@macro@SDIO_IT_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_CMDACT",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8648@macro@SDIO_IT_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_TXACT",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8716@macro@SDIO_IT_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_RXACT",
    "location": {
      "column": "9",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8784@macro@SDIO_IT_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_TXFIFOHE",
    "location": {
      "column": "9",
      "line": "214",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8852@macro@SDIO_IT_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_RXFIFOHF",
    "location": {
      "column": "9",
      "line": "215",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8920@macro@SDIO_IT_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_TXFIFOF",
    "location": {
      "column": "9",
      "line": "216",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@8988@macro@SDIO_IT_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_RXFIFOF",
    "location": {
      "column": "9",
      "line": "217",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9056@macro@SDIO_IT_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_TXFIFOE",
    "location": {
      "column": "9",
      "line": "218",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9124@macro@SDIO_IT_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_RXFIFOE",
    "location": {
      "column": "9",
      "line": "219",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9192@macro@SDIO_IT_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_TXDAVL",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9260@macro@SDIO_IT_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_RXDAVL",
    "location": {
      "column": "9",
      "line": "221",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9328@macro@SDIO_IT_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_SDIOIT",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9396@macro@SDIO_IT_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_IT_CEATAEND",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_IT_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9464@macro@IS_SDIO_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_IT",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9630@macro@IS_SDIO_CMD_INDEX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_CMD_INDEX",
    "location": {
      "column": "9",
      "line": "233",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_CMD_INDEX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9763@macro@SDIO_Response_No",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_Response_No",
    "location": {
      "column": "9",
      "line": "242",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_Response_No",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9831@macro@SDIO_Response_Short",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_Response_Short",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_Response_Short",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9899@macro@SDIO_Response_Long",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_Response_Long",
    "location": {
      "column": "9",
      "line": "244",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_Response_Long",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@9967@macro@IS_SDIO_RESPONSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_RESPONSE",
    "location": {
      "column": "9",
      "line": "245",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_RESPONSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@10271@macro@SDIO_Wait_No",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_Wait_No",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_Wait_No",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@10380@macro@SDIO_Wait_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_Wait_IT",
    "location": {
      "column": "9",
      "line": "257",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_Wait_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@10484@macro@SDIO_Wait_Pend",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_Wait_Pend",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_Wait_Pend",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@10586@macro@IS_SDIO_WAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_WAIT",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_WAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@10798@macro@SDIO_CPSM_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CPSM_Disable",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_CPSM_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@10867@macro@SDIO_CPSM_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_CPSM_Enable",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_CPSM_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@10936@macro@IS_SDIO_CPSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_CPSM",
    "location": {
      "column": "9",
      "line": "271",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_CPSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11105@macro@SDIO_RESP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP1",
    "location": {
      "column": "9",
      "line": "280",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_RESP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11173@macro@SDIO_RESP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP2",
    "location": {
      "column": "9",
      "line": "281",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_RESP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11241@macro@SDIO_RESP3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP3",
    "location": {
      "column": "9",
      "line": "282",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_RESP3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11309@macro@SDIO_RESP4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_RESP4",
    "location": {
      "column": "9",
      "line": "283",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_RESP4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11377@macro@IS_SDIO_RESP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_RESP",
    "location": {
      "column": "9",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_RESP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11609@macro@IS_SDIO_DATA_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_DATA_LENGTH",
    "location": {
      "column": "9",
      "line": "294",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_DATA_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11745@macro@SDIO_DataBlockSize_1b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_1b",
    "location": {
      "column": "9",
      "line": "303",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_1b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11813@macro@SDIO_DataBlockSize_2b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_2b",
    "location": {
      "column": "9",
      "line": "304",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_2b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11881@macro@SDIO_DataBlockSize_4b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_4b",
    "location": {
      "column": "9",
      "line": "305",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_4b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@11949@macro@SDIO_DataBlockSize_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_8b",
    "location": {
      "column": "9",
      "line": "306",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12017@macro@SDIO_DataBlockSize_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_16b",
    "location": {
      "column": "9",
      "line": "307",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12085@macro@SDIO_DataBlockSize_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_32b",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12153@macro@SDIO_DataBlockSize_64b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_64b",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_64b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12221@macro@SDIO_DataBlockSize_128b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_128b",
    "location": {
      "column": "9",
      "line": "310",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_128b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12289@macro@SDIO_DataBlockSize_256b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_256b",
    "location": {
      "column": "9",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_256b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12357@macro@SDIO_DataBlockSize_512b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_512b",
    "location": {
      "column": "9",
      "line": "312",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_512b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12425@macro@SDIO_DataBlockSize_1024b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_1024b",
    "location": {
      "column": "9",
      "line": "313",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_1024b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12493@macro@SDIO_DataBlockSize_2048b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_2048b",
    "location": {
      "column": "9",
      "line": "314",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_2048b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12561@macro@SDIO_DataBlockSize_4096b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_4096b",
    "location": {
      "column": "9",
      "line": "315",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_4096b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12629@macro@SDIO_DataBlockSize_8192b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_8192b",
    "location": {
      "column": "9",
      "line": "316",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_8192b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12697@macro@SDIO_DataBlockSize_16384b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DataBlockSize_16384b",
    "location": {
      "column": "9",
      "line": "317",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataBlockSize_16384b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@12765@macro@IS_SDIO_BLOCK_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_BLOCK_SIZE",
    "location": {
      "column": "9",
      "line": "318",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_BLOCK_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@13974@macro@SDIO_TransferDir_ToCard",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_TransferDir_ToCard",
    "location": {
      "column": "9",
      "line": "341",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_TransferDir_ToCard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14042@macro@SDIO_TransferDir_ToSDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_TransferDir_ToSDIO",
    "location": {
      "column": "9",
      "line": "342",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_TransferDir_ToSDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14110@macro@IS_SDIO_TRANSFER_DIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_TRANSFER_DIR",
    "location": {
      "column": "9",
      "line": "343",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_TRANSFER_DIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14330@macro@SDIO_TransferMode_Block",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_TransferMode_Block",
    "location": {
      "column": "9",
      "line": "353",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_TransferMode_Block",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14398@macro@SDIO_TransferMode_Stream",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_TransferMode_Stream",
    "location": {
      "column": "9",
      "line": "354",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_TransferMode_Stream",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14466@macro@IS_SDIO_TRANSFER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_TRANSFER_MODE",
    "location": {
      "column": "9",
      "line": "355",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_TRANSFER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14690@macro@SDIO_DPSM_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DPSM_Disable",
    "location": {
      "column": "9",
      "line": "365",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DPSM_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14759@macro@SDIO_DPSM_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_DPSM_Enable",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DPSM_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14828@macro@IS_SDIO_DPSM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_DPSM",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_DPSM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@14984@macro@SDIO_FLAG_CCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_CCRCFAIL",
    "location": {
      "column": "9",
      "line": "376",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_CCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15052@macro@SDIO_FLAG_DCRCFAIL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_DCRCFAIL",
    "location": {
      "column": "9",
      "line": "377",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_DCRCFAIL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15120@macro@SDIO_FLAG_CTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_CTIMEOUT",
    "location": {
      "column": "9",
      "line": "378",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_CTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15188@macro@SDIO_FLAG_DTIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_DTIMEOUT",
    "location": {
      "column": "9",
      "line": "379",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_DTIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15256@macro@SDIO_FLAG_TXUNDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_TXUNDERR",
    "location": {
      "column": "9",
      "line": "380",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_TXUNDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15324@macro@SDIO_FLAG_RXOVERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_RXOVERR",
    "location": {
      "column": "9",
      "line": "381",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_RXOVERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15392@macro@SDIO_FLAG_CMDREND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_CMDREND",
    "location": {
      "column": "9",
      "line": "382",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_CMDREND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15460@macro@SDIO_FLAG_CMDSENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_CMDSENT",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_CMDSENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15528@macro@SDIO_FLAG_DATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_DATAEND",
    "location": {
      "column": "9",
      "line": "384",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_DATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15596@macro@SDIO_FLAG_STBITERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_STBITERR",
    "location": {
      "column": "9",
      "line": "385",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_STBITERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15664@macro@SDIO_FLAG_DBCKEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_DBCKEND",
    "location": {
      "column": "9",
      "line": "386",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_DBCKEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15732@macro@SDIO_FLAG_CMDACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_CMDACT",
    "location": {
      "column": "9",
      "line": "387",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_CMDACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15800@macro@SDIO_FLAG_TXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_TXACT",
    "location": {
      "column": "9",
      "line": "388",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_TXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15868@macro@SDIO_FLAG_RXACT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_RXACT",
    "location": {
      "column": "9",
      "line": "389",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_RXACT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@15936@macro@SDIO_FLAG_TXFIFOHE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_TXFIFOHE",
    "location": {
      "column": "9",
      "line": "390",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_TXFIFOHE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16004@macro@SDIO_FLAG_RXFIFOHF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_RXFIFOHF",
    "location": {
      "column": "9",
      "line": "391",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_RXFIFOHF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16072@macro@SDIO_FLAG_TXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_TXFIFOF",
    "location": {
      "column": "9",
      "line": "392",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_TXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16140@macro@SDIO_FLAG_RXFIFOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_RXFIFOF",
    "location": {
      "column": "9",
      "line": "393",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_RXFIFOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16208@macro@SDIO_FLAG_TXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_TXFIFOE",
    "location": {
      "column": "9",
      "line": "394",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_TXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16276@macro@SDIO_FLAG_RXFIFOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_RXFIFOE",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_RXFIFOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16344@macro@SDIO_FLAG_TXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_TXDAVL",
    "location": {
      "column": "9",
      "line": "396",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_TXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16412@macro@SDIO_FLAG_RXDAVL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_RXDAVL",
    "location": {
      "column": "9",
      "line": "397",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_RXDAVL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16480@macro@SDIO_FLAG_SDIOIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_SDIOIT",
    "location": {
      "column": "9",
      "line": "398",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_SDIOIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16548@macro@SDIO_FLAG_CEATAEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_FLAG_CEATAEND",
    "location": {
      "column": "9",
      "line": "399",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_FLAG_CEATAEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@16616@macro@IS_SDIO_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_FLAG",
    "location": {
      "column": "9",
      "line": "400",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@18175@macro@IS_SDIO_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "425",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@18285@macro@IS_SDIO_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_GET_IT",
    "location": {
      "column": "9",
      "line": "427",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@19748@macro@IS_SDIO_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "452",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@19923@macro@SDIO_ReadWaitMode_DATA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ReadWaitMode_DATA2",
    "location": {
      "column": "9",
      "line": "462",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ReadWaitMode_DATA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@19991@macro@SDIO_ReadWaitMode_CLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SDIO_ReadWaitMode_CLK",
    "location": {
      "column": "9",
      "line": "463",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ReadWaitMode_CLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_sdio.h@20059@macro@IS_SDIO_READWAIT_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SDIO_READWAIT_MODE",
    "location": {
      "column": "9",
      "line": "464",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "IS_SDIO_READWAIT_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_DeInit(void)",
    "location": {
      "column": "6",
      "line": "477",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_Init(SDIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "480",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_StructInit(SDIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "481",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_ClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_ClockCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "482",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_SetPowerState",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_SetPowerState(uint32_t)",
    "location": {
      "column": "6",
      "line": "483",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_SetPowerState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_GetPowerState",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t SDIO_GetPowerState(void)",
    "location": {
      "column": "10",
      "line": "484",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_GetPowerState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_SendCommand",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_SendCommand(SDIO_CmdInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "487",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_SendCommand",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_CmdStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_CmdStructInit(SDIO_CmdInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "488",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_CmdStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_GetCommandResponse",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t SDIO_GetCommandResponse(void)",
    "location": {
      "column": "9",
      "line": "489",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_GetCommandResponse",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_GetResponse",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t SDIO_GetResponse(uint32_t)",
    "location": {
      "column": "10",
      "line": "490",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_GetResponse",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_DataConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_DataConfig(SDIO_DataInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "493",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_DataStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_DataStructInit(SDIO_DataInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "494",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DataStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_GetDataCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t SDIO_GetDataCounter(void)",
    "location": {
      "column": "10",
      "line": "495",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_GetDataCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_ReadData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t SDIO_ReadData(void)",
    "location": {
      "column": "10",
      "line": "496",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ReadData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_WriteData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_WriteData(uint32_t)",
    "location": {
      "column": "6",
      "line": "497",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_WriteData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_GetFIFOCount",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t SDIO_GetFIFOCount(void)",
    "location": {
      "column": "10",
      "line": "498",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_GetFIFOCount",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_StartSDIOReadWait",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_StartSDIOReadWait(FunctionalState)",
    "location": {
      "column": "6",
      "line": "501",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_StartSDIOReadWait",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_StopSDIOReadWait",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_StopSDIOReadWait(FunctionalState)",
    "location": {
      "column": "6",
      "line": "502",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_StopSDIOReadWait",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_SetSDIOReadWaitMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_SetSDIOReadWaitMode(uint32_t)",
    "location": {
      "column": "6",
      "line": "503",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_SetSDIOReadWaitMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_SetSDIOOperation",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_SetSDIOOperation(FunctionalState)",
    "location": {
      "column": "6",
      "line": "504",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_SetSDIOOperation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_SendSDIOSuspendCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_SendSDIOSuspendCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "505",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_SendSDIOSuspendCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_CommandCompletionCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_CommandCompletionCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "508",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_CommandCompletionCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_CEATAITCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_CEATAITCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "509",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_CEATAITCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_SendCEATACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_SendCEATACmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "510",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_SendCEATACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_DMACmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "513",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_ITConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "516",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SDIO_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "517",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "518",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus SDIO_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "519",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SDIO_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SDIO_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "520",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_sdio.h"
    },
    "name": "SDIO_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@1310@macro@__STM32F4xx_HASH_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_HASH_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "__STM32F4xx_HASH_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "53",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_InitTypeDef@FI@HASH_AlgoSelection",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_AlgoSelection",
        "location": {
          "column": "12",
          "line": "55",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_AlgoSelection",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_53_9"
      },
      {
        "ID": "c:@SA@HASH_InitTypeDef@FI@HASH_AlgoMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_AlgoMode",
        "location": {
          "column": "12",
          "line": "57",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_AlgoMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_53_9"
      },
      {
        "ID": "c:@SA@HASH_InitTypeDef@FI@HASH_DataType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_DataType",
        "location": {
          "column": "12",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_DataType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_53_9"
      },
      {
        "ID": "c:@SA@HASH_InitTypeDef@FI@HASH_HMACKeyType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_HMACKeyType",
        "location": {
          "column": "12",
          "line": "62",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_HMACKeyType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_53_9"
      },
      {
        "ID": "c:stm32f4xx_hash.h@T@HASH_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct HASH_InitTypeDef",
        "location": {
          "column": "2",
          "line": "64",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_53_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_MsgDigest",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "69",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_MsgDigest@FI@Data",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data",
        "location": {
          "column": "12",
          "line": "71",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "Data",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_69_9"
      },
      {
        "ID": "c:stm32f4xx_hash.h@T@HASH_MsgDigest",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct HASH_MsgDigest",
        "location": {
          "column": "3",
          "line": "75",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_MsgDigest",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_69_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@HASH_Context",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "80",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "members": [
      {
        "ID": "c:@SA@HASH_Context@FI@HASH_IMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_IMR",
        "location": {
          "column": "12",
          "line": "82",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_IMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_80_9"
      },
      {
        "ID": "c:@SA@HASH_Context@FI@HASH_STR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_STR",
        "location": {
          "column": "12",
          "line": "83",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_STR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_80_9"
      },
      {
        "ID": "c:@SA@HASH_Context@FI@HASH_CR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_CR",
        "location": {
          "column": "12",
          "line": "84",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_CR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_80_9"
      },
      {
        "ID": "c:@SA@HASH_Context@FI@HASH_CSR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HASH_CSR",
        "location": {
          "column": "12",
          "line": "85",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_CSR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_80_9"
      },
      {
        "ID": "c:stm32f4xx_hash.h@T@HASH_Context",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct HASH_Context",
        "location": {
          "column": "2",
          "line": "86",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
        },
        "name": "HASH_Context",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_hash_h_80_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@3363@macro@HASH_AlgoSelection_SHA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_AlgoSelection_SHA1",
    "location": {
      "column": "9",
      "line": "97",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_AlgoSelection_SHA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@3452@macro@HASH_AlgoSelection_SHA224",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_AlgoSelection_SHA224",
    "location": {
      "column": "9",
      "line": "98",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_AlgoSelection_SHA224",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@3541@macro@HASH_AlgoSelection_SHA256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_AlgoSelection_SHA256",
    "location": {
      "column": "9",
      "line": "99",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_AlgoSelection_SHA256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@3630@macro@HASH_AlgoSelection_MD5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_AlgoSelection_MD5",
    "location": {
      "column": "9",
      "line": "100",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_AlgoSelection_MD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@3721@macro@IS_HASH_ALGOSELECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_ALGOSELECTION",
    "location": {
      "column": "9",
      "line": "102",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_ALGOSELECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@4190@macro@HASH_AlgoMode_HASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_AlgoMode_HASH",
    "location": {
      "column": "9",
      "line": "113",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_AlgoMode_HASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@4276@macro@HASH_AlgoMode_HMAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_AlgoMode_HMAC",
    "location": {
      "column": "9",
      "line": "114",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_AlgoMode_HMAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@4363@macro@IS_HASH_ALGOMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_ALGOMODE",
    "location": {
      "column": "9",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_ALGOMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@4582@macro@HASH_DataType_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DataType_32b",
    "location": {
      "column": "9",
      "line": "125",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_DataType_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@4690@macro@HASH_DataType_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DataType_16b",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_DataType_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@4798@macro@HASH_DataType_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DataType_8b",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_DataType_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@4906@macro@HASH_DataType_1b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_DataType_1b",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_DataType_1b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@5016@macro@IS_HASH_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_DATATYPE",
    "location": {
      "column": "9",
      "line": "130",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@5403@macro@HASH_HMACKeyType_ShortKey",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_HMACKeyType_ShortKey",
    "location": {
      "column": "9",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_HMACKeyType_ShortKey",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@5498@macro@HASH_HMACKeyType_LongKey",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_HMACKeyType_LongKey",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_HMACKeyType_LongKey",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@5595@macro@IS_HASH_HMAC_KEYTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_HMAC_KEYTYPE",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_HMAC_KEYTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@5866@macro@IS_HASH_VALIDBITSNUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_VALIDBITSNUMBER",
    "location": {
      "column": "9",
      "line": "153",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_VALIDBITSNUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6016@macro@HASH_IT_DINI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IT_DINI",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_IT_DINI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6131@macro@HASH_IT_DCI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_IT_DCI",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_IT_DCI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6248@macro@IS_HASH_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_IT",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6344@macro@IS_HASH_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_GET_IT",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6508@macro@HASH_FLAG_DINIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_FLAG_DINIS",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_FLAG_DINIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6651@macro@HASH_FLAG_DCIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_FLAG_DCIS",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_FLAG_DCIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6794@macro@HASH_FLAG_DMAS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_FLAG_DMAS",
    "location": {
      "column": "9",
      "line": "177",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_FLAG_DMAS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@6937@macro@HASH_FLAG_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_FLAG_BUSY",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_FLAG_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@7080@macro@HASH_FLAG_DINNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "HASH_FLAG_DINNE",
    "location": {
      "column": "9",
      "line": "179",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_FLAG_DINNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@7225@macro@IS_HASH_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_GET_FLAG",
    "location": {
      "column": "9",
      "line": "181",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_hash.h@7554@macro@IS_HASH_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_HASH_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "187",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "IS_HASH_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_DeInit(void)",
    "location": {
      "column": "6",
      "line": "202",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_Init(HASH_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_StructInit(HASH_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_Reset",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_Reset(void)",
    "location": {
      "column": "6",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_DataIn",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_DataIn(uint32_t)",
    "location": {
      "column": "6",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_DataIn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_GetInFIFOWordsNbr",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t HASH_GetInFIFOWordsNbr(void)",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_GetInFIFOWordsNbr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_SetLastWordValidBitsNbr",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_SetLastWordValidBitsNbr(uint16_t)",
    "location": {
      "column": "6",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_SetLastWordValidBitsNbr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_StartDigest",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_StartDigest(void)",
    "location": {
      "column": "6",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_StartDigest",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_AutoStartDigest",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_AutoStartDigest(FunctionalState)",
    "location": {
      "column": "6",
      "line": "214",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_AutoStartDigest",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_GetDigest",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_GetDigest(HASH_MsgDigest *)",
    "location": {
      "column": "6",
      "line": "215",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_GetDigest",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_SaveContext",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_SaveContext(HASH_Context *)",
    "location": {
      "column": "6",
      "line": "218",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_SaveContext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_RestoreContext",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_RestoreContext(HASH_Context *)",
    "location": {
      "column": "6",
      "line": "219",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_RestoreContext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_DMACmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_ITConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus HASH_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "226",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "227",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus HASH_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "228",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void HASH_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "229",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_SHA1",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus HASH_SHA1(uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "232",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_SHA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HMAC_SHA1",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus HMAC_SHA1(uint8_t *, uint32_t, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "233",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HMAC_SHA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HASH_MD5",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus HASH_MD5(uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "238",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HASH_MD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@HMAC_MD5",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus HMAC_MD5(uint8_t *, uint32_t, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "239",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_hash.h"
    },
    "name": "HMAC_MD5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@1307@macro@__STM32F4xx_ADC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_ADC_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "__STM32F4xx_ADC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "53",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_Resolution",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_Resolution",
        "location": {
          "column": "12",
          "line": "55",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_Resolution",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_ScanConvMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_ScanConvMode",
        "location": {
          "column": "19",
          "line": "57",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_ScanConvMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_ContinuousConvMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_ContinuousConvMode",
        "location": {
          "column": "19",
          "line": "61",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_ContinuousConvMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_ExternalTrigConvEdge",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_ExternalTrigConvEdge",
        "location": {
          "column": "12",
          "line": "64",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_ExternalTrigConvEdge",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_ExternalTrigConv",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_ExternalTrigConv",
        "location": {
          "column": "12",
          "line": "68",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_ExternalTrigConv",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_DataAlign",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_DataAlign",
        "location": {
          "column": "12",
          "line": "72",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_DataAlign",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      },
      {
        "ID": "c:@SA@ADC_InitTypeDef@FI@ADC_NbrOfConversion",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_NbrOfConversion",
        "location": {
          "column": "12",
          "line": "75",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_NbrOfConversion",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      },
      {
        "ID": "c:stm32f4xx_adc.h@T@ADC_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_InitTypeDef",
        "location": {
          "column": "2",
          "line": "79",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_53_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@ADC_CommonInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "members": [
      {
        "ID": "c:@SA@ADC_CommonInitTypeDef@FI@ADC_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_Mode",
        "location": {
          "column": "12",
          "line": "86",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_84_9"
      },
      {
        "ID": "c:@SA@ADC_CommonInitTypeDef@FI@ADC_Prescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_Prescaler",
        "location": {
          "column": "12",
          "line": "89",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_Prescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_84_9"
      },
      {
        "ID": "c:@SA@ADC_CommonInitTypeDef@FI@ADC_DMAAccessMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_DMAAccessMode",
        "location": {
          "column": "12",
          "line": "92",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_DMAAccessMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_84_9"
      },
      {
        "ID": "c:@SA@ADC_CommonInitTypeDef@FI@ADC_TwoSamplingDelay",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ADC_TwoSamplingDelay",
        "location": {
          "column": "12",
          "line": "96",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_TwoSamplingDelay",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_84_9"
      },
      {
        "ID": "c:stm32f4xx_adc.h@T@ADC_CommonInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct ADC_CommonInitTypeDef",
        "location": {
          "column": "2",
          "line": "100",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
        },
        "name": "ADC_CommonInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_adc_h_84_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@5429@macro@IS_ADC_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "108",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@5656@macro@ADC_Mode_Independent",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Mode_Independent",
    "location": {
      "column": "9",
      "line": "115",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Mode_Independent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@5738@macro@ADC_DualMode_RegSimult_InjecSimult",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DualMode_RegSimult_InjecSimult",
    "location": {
      "column": "9",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DualMode_RegSimult_InjecSimult",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@5813@macro@ADC_DualMode_RegSimult_AlterTrig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DualMode_RegSimult_AlterTrig",
    "location": {
      "column": "9",
      "line": "117",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DualMode_RegSimult_AlterTrig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@5888@macro@ADC_DualMode_InjecSimult",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DualMode_InjecSimult",
    "location": {
      "column": "9",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DualMode_InjecSimult",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@5963@macro@ADC_DualMode_RegSimult",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DualMode_RegSimult",
    "location": {
      "column": "9",
      "line": "119",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DualMode_RegSimult",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6038@macro@ADC_DualMode_Interl",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DualMode_Interl",
    "location": {
      "column": "9",
      "line": "120",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DualMode_Interl",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6113@macro@ADC_DualMode_AlterTrig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DualMode_AlterTrig",
    "location": {
      "column": "9",
      "line": "121",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DualMode_AlterTrig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6188@macro@ADC_TripleMode_RegSimult_InjecSimult",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TripleMode_RegSimult_InjecSimult",
    "location": {
      "column": "9",
      "line": "122",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TripleMode_RegSimult_InjecSimult",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6263@macro@ADC_TripleMode_RegSimult_AlterTrig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TripleMode_RegSimult_AlterTrig",
    "location": {
      "column": "9",
      "line": "123",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TripleMode_RegSimult_AlterTrig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6338@macro@ADC_TripleMode_InjecSimult",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TripleMode_InjecSimult",
    "location": {
      "column": "9",
      "line": "124",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TripleMode_InjecSimult",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6413@macro@ADC_TripleMode_RegSimult",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TripleMode_RegSimult",
    "location": {
      "column": "9",
      "line": "125",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TripleMode_RegSimult",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6488@macro@ADC_TripleMode_Interl",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TripleMode_Interl",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TripleMode_Interl",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6563@macro@ADC_TripleMode_AlterTrig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TripleMode_AlterTrig",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TripleMode_AlterTrig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@6638@macro@IS_ADC_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_MODE",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@7639@macro@ADC_Prescaler_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Prescaler_Div2",
    "location": {
      "column": "9",
      "line": "149",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Prescaler_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@7714@macro@ADC_Prescaler_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Prescaler_Div4",
    "location": {
      "column": "9",
      "line": "150",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Prescaler_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@7789@macro@ADC_Prescaler_Div6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Prescaler_Div6",
    "location": {
      "column": "9",
      "line": "151",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Prescaler_Div6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@7864@macro@ADC_Prescaler_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Prescaler_Div8",
    "location": {
      "column": "9",
      "line": "152",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Prescaler_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@7939@macro@IS_ADC_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_PRESCALER",
    "location": {
      "column": "9",
      "line": "153",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@8351@macro@ADC_DMAAccessMode_Disabled",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DMAAccessMode_Disabled",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DMAAccessMode_Disabled",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@8443@macro@ADC_DMAAccessMode_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DMAAccessMode_1",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DMAAccessMode_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@8583@macro@ADC_DMAAccessMode_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DMAAccessMode_2",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DMAAccessMode_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@8727@macro@ADC_DMAAccessMode_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DMAAccessMode_3",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DMAAccessMode_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@8867@macro@IS_ADC_DMA_ACCESS_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_DMA_ACCESS_MODE",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_DMA_ACCESS_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9304@macro@ADC_TwoSamplingDelay_5Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_5Cycles",
    "location": {
      "column": "9",
      "line": "182",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_5Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9379@macro@ADC_TwoSamplingDelay_6Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_6Cycles",
    "location": {
      "column": "9",
      "line": "183",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_6Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9454@macro@ADC_TwoSamplingDelay_7Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_7Cycles",
    "location": {
      "column": "9",
      "line": "184",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_7Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9529@macro@ADC_TwoSamplingDelay_8Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_8Cycles",
    "location": {
      "column": "9",
      "line": "185",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_8Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9604@macro@ADC_TwoSamplingDelay_9Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_9Cycles",
    "location": {
      "column": "9",
      "line": "186",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_9Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9679@macro@ADC_TwoSamplingDelay_10Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_10Cycles",
    "location": {
      "column": "9",
      "line": "187",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_10Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9754@macro@ADC_TwoSamplingDelay_11Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_11Cycles",
    "location": {
      "column": "9",
      "line": "188",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_11Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9829@macro@ADC_TwoSamplingDelay_12Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_12Cycles",
    "location": {
      "column": "9",
      "line": "189",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_12Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9904@macro@ADC_TwoSamplingDelay_13Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_13Cycles",
    "location": {
      "column": "9",
      "line": "190",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_13Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@9979@macro@ADC_TwoSamplingDelay_14Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_14Cycles",
    "location": {
      "column": "9",
      "line": "191",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_14Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@10054@macro@ADC_TwoSamplingDelay_15Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_15Cycles",
    "location": {
      "column": "9",
      "line": "192",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_15Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@10129@macro@ADC_TwoSamplingDelay_16Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_16Cycles",
    "location": {
      "column": "9",
      "line": "193",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_16Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@10204@macro@ADC_TwoSamplingDelay_17Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_17Cycles",
    "location": {
      "column": "9",
      "line": "194",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_17Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@10279@macro@ADC_TwoSamplingDelay_18Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_18Cycles",
    "location": {
      "column": "9",
      "line": "195",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_18Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@10354@macro@ADC_TwoSamplingDelay_19Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_19Cycles",
    "location": {
      "column": "9",
      "line": "196",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_19Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@10429@macro@ADC_TwoSamplingDelay_20Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_TwoSamplingDelay_20Cycles",
    "location": {
      "column": "9",
      "line": "197",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TwoSamplingDelay_20Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@10504@macro@IS_ADC_SAMPLING_DELAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_SAMPLING_DELAY",
    "location": {
      "column": "9",
      "line": "198",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_SAMPLING_DELAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@11996@macro@ADC_Resolution_12b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_12b",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Resolution_12b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12071@macro@ADC_Resolution_10b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_10b",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Resolution_10b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12146@macro@ADC_Resolution_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_8b",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Resolution_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12221@macro@ADC_Resolution_6b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Resolution_6b",
    "location": {
      "column": "9",
      "line": "226",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Resolution_6b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12296@macro@IS_ADC_RESOLUTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_RESOLUTION",
    "location": {
      "column": "9",
      "line": "227",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_RESOLUTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12771@macro@ADC_ExternalTrigConvEdge_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConvEdge_None",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConvEdge_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12842@macro@ADC_ExternalTrigConvEdge_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConvEdge_Rising",
    "location": {
      "column": "9",
      "line": "241",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConvEdge_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12913@macro@ADC_ExternalTrigConvEdge_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConvEdge_Falling",
    "location": {
      "column": "9",
      "line": "242",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConvEdge_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@12984@macro@ADC_ExternalTrigConvEdge_RisingFalling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConvEdge_RisingFalling",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConvEdge_RisingFalling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13055@macro@IS_ADC_EXT_TRIG_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_EXT_TRIG_EDGE",
    "location": {
      "column": "9",
      "line": "244",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_EXT_TRIG_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13496@macro@ADC_ExternalTrigConv_T1_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC1",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13571@macro@ADC_ExternalTrigConv_T1_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC2",
    "location": {
      "column": "9",
      "line": "257",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13646@macro@ADC_ExternalTrigConv_T1_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T1_CC3",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T1_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13721@macro@ADC_ExternalTrigConv_T2_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T2_CC2",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T2_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13796@macro@ADC_ExternalTrigConv_T2_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T2_CC3",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T2_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13871@macro@ADC_ExternalTrigConv_T2_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T2_CC4",
    "location": {
      "column": "9",
      "line": "261",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T2_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@13946@macro@ADC_ExternalTrigConv_T2_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T2_TRGO",
    "location": {
      "column": "9",
      "line": "262",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T2_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14021@macro@ADC_ExternalTrigConv_T3_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T3_CC1",
    "location": {
      "column": "9",
      "line": "263",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T3_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14096@macro@ADC_ExternalTrigConv_T3_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T3_TRGO",
    "location": {
      "column": "9",
      "line": "264",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T3_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14171@macro@ADC_ExternalTrigConv_T4_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T4_CC4",
    "location": {
      "column": "9",
      "line": "265",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T4_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14246@macro@ADC_ExternalTrigConv_T5_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T5_CC1",
    "location": {
      "column": "9",
      "line": "266",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T5_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14321@macro@ADC_ExternalTrigConv_T5_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T5_CC2",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T5_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14396@macro@ADC_ExternalTrigConv_T5_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T5_CC3",
    "location": {
      "column": "9",
      "line": "268",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T5_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14471@macro@ADC_ExternalTrigConv_T8_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T8_CC1",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T8_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14546@macro@ADC_ExternalTrigConv_T8_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_T8_TRGO",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_T8_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14621@macro@ADC_ExternalTrigConv_Ext_IT11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigConv_Ext_IT11",
    "location": {
      "column": "9",
      "line": "271",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigConv_Ext_IT11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@14696@macro@IS_ADC_EXT_TRIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_EXT_TRIG",
    "location": {
      "column": "9",
      "line": "272",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_EXT_TRIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16095@macro@ADC_DataAlign_Right",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DataAlign_Right",
    "location": {
      "column": "9",
      "line": "296",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DataAlign_Right",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16170@macro@ADC_DataAlign_Left",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_DataAlign_Left",
    "location": {
      "column": "9",
      "line": "297",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DataAlign_Left",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16245@macro@IS_ADC_DATA_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_DATA_ALIGN",
    "location": {
      "column": "9",
      "line": "298",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_DATA_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16454@macro@ADC_Channel_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_0",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16523@macro@ADC_Channel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_1",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16592@macro@ADC_Channel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_2",
    "location": {
      "column": "9",
      "line": "310",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16661@macro@ADC_Channel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_3",
    "location": {
      "column": "9",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16730@macro@ADC_Channel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_4",
    "location": {
      "column": "9",
      "line": "312",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16799@macro@ADC_Channel_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_5",
    "location": {
      "column": "9",
      "line": "313",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16868@macro@ADC_Channel_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_6",
    "location": {
      "column": "9",
      "line": "314",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@16937@macro@ADC_Channel_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_7",
    "location": {
      "column": "9",
      "line": "315",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17006@macro@ADC_Channel_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_8",
    "location": {
      "column": "9",
      "line": "316",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17075@macro@ADC_Channel_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_9",
    "location": {
      "column": "9",
      "line": "317",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17144@macro@ADC_Channel_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_10",
    "location": {
      "column": "9",
      "line": "318",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17213@macro@ADC_Channel_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_11",
    "location": {
      "column": "9",
      "line": "319",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17282@macro@ADC_Channel_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_12",
    "location": {
      "column": "9",
      "line": "320",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17351@macro@ADC_Channel_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_13",
    "location": {
      "column": "9",
      "line": "321",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17420@macro@ADC_Channel_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_14",
    "location": {
      "column": "9",
      "line": "322",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17489@macro@ADC_Channel_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_15",
    "location": {
      "column": "9",
      "line": "323",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17558@macro@ADC_Channel_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_16",
    "location": {
      "column": "9",
      "line": "324",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17627@macro@ADC_Channel_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_17",
    "location": {
      "column": "9",
      "line": "325",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17696@macro@ADC_Channel_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_18",
    "location": {
      "column": "9",
      "line": "326",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@17849@macro@ADC_Channel_TempSensor",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_TempSensor",
    "location": {
      "column": "9",
      "line": "329",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_TempSensor",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@18303@macro@ADC_Channel_Vrefint",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_Vrefint",
    "location": {
      "column": "9",
      "line": "336",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_Vrefint",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@18382@macro@ADC_Channel_Vbat",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_Channel_Vbat",
    "location": {
      "column": "9",
      "line": "337",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Channel_Vbat",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@18463@macro@IS_ADC_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_CHANNEL",
    "location": {
      "column": "9",
      "line": "339",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@19834@macro@ADC_SampleTime_3Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_3Cycles",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_3Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@19901@macro@ADC_SampleTime_15Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_15Cycles",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_15Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@19968@macro@ADC_SampleTime_28Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_28Cycles",
    "location": {
      "column": "9",
      "line": "368",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_28Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@20035@macro@ADC_SampleTime_56Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_56Cycles",
    "location": {
      "column": "9",
      "line": "369",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_56Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@20102@macro@ADC_SampleTime_84Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_84Cycles",
    "location": {
      "column": "9",
      "line": "370",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_84Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@20169@macro@ADC_SampleTime_112Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_112Cycles",
    "location": {
      "column": "9",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_112Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@20236@macro@ADC_SampleTime_144Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_144Cycles",
    "location": {
      "column": "9",
      "line": "372",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_144Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@20303@macro@ADC_SampleTime_480Cycles",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_SampleTime_480Cycles",
    "location": {
      "column": "9",
      "line": "373",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SampleTime_480Cycles",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@20370@macro@IS_ADC_SAMPLE_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_SAMPLE_TIME",
    "location": {
      "column": "9",
      "line": "374",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_SAMPLE_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@21090@macro@ADC_ExternalTrigInjecConvEdge_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConvEdge_None",
    "location": {
      "column": "9",
      "line": "390",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConvEdge_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@21166@macro@ADC_ExternalTrigInjecConvEdge_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConvEdge_Rising",
    "location": {
      "column": "9",
      "line": "391",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConvEdge_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@21242@macro@ADC_ExternalTrigInjecConvEdge_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConvEdge_Falling",
    "location": {
      "column": "9",
      "line": "392",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConvEdge_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@21318@macro@ADC_ExternalTrigInjecConvEdge_RisingFalling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConvEdge_RisingFalling",
    "location": {
      "column": "9",
      "line": "393",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConvEdge_RisingFalling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@21394@macro@IS_ADC_EXT_INJEC_TRIG_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_EXT_INJEC_TRIG_EDGE",
    "location": {
      "column": "9",
      "line": "394",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_EXT_INJEC_TRIG_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@21947@macro@ADC_ExternalTrigInjecConv_T1_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T1_CC4",
    "location": {
      "column": "9",
      "line": "407",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T1_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22023@macro@ADC_ExternalTrigInjecConv_T1_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T1_TRGO",
    "location": {
      "column": "9",
      "line": "408",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T1_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22099@macro@ADC_ExternalTrigInjecConv_T2_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T2_CC1",
    "location": {
      "column": "9",
      "line": "409",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T2_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22175@macro@ADC_ExternalTrigInjecConv_T2_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T2_TRGO",
    "location": {
      "column": "9",
      "line": "410",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T2_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22251@macro@ADC_ExternalTrigInjecConv_T3_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T3_CC2",
    "location": {
      "column": "9",
      "line": "411",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T3_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22327@macro@ADC_ExternalTrigInjecConv_T3_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T3_CC4",
    "location": {
      "column": "9",
      "line": "412",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T3_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22403@macro@ADC_ExternalTrigInjecConv_T4_CC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T4_CC1",
    "location": {
      "column": "9",
      "line": "413",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T4_CC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22479@macro@ADC_ExternalTrigInjecConv_T4_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T4_CC2",
    "location": {
      "column": "9",
      "line": "414",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T4_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22555@macro@ADC_ExternalTrigInjecConv_T4_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T4_CC3",
    "location": {
      "column": "9",
      "line": "415",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T4_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22631@macro@ADC_ExternalTrigInjecConv_T4_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T4_TRGO",
    "location": {
      "column": "9",
      "line": "416",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T4_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22707@macro@ADC_ExternalTrigInjecConv_T5_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T5_CC4",
    "location": {
      "column": "9",
      "line": "417",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T5_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22783@macro@ADC_ExternalTrigInjecConv_T5_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T5_TRGO",
    "location": {
      "column": "9",
      "line": "418",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T5_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22859@macro@ADC_ExternalTrigInjecConv_T8_CC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T8_CC2",
    "location": {
      "column": "9",
      "line": "419",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T8_CC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@22935@macro@ADC_ExternalTrigInjecConv_T8_CC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T8_CC3",
    "location": {
      "column": "9",
      "line": "420",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T8_CC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@23011@macro@ADC_ExternalTrigInjecConv_T8_CC4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_T8_CC4",
    "location": {
      "column": "9",
      "line": "421",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_T8_CC4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@23087@macro@ADC_ExternalTrigInjecConv_Ext_IT15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_ExternalTrigInjecConv_Ext_IT15",
    "location": {
      "column": "9",
      "line": "422",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjecConv_Ext_IT15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@23163@macro@IS_ADC_EXT_INJEC_TRIG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_EXT_INJEC_TRIG",
    "location": {
      "column": "9",
      "line": "423",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_EXT_INJEC_TRIG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@24755@macro@ADC_InjectedChannel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_InjectedChannel_1",
    "location": {
      "column": "9",
      "line": "447",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_InjectedChannel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@24824@macro@ADC_InjectedChannel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_InjectedChannel_2",
    "location": {
      "column": "9",
      "line": "448",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_InjectedChannel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@24893@macro@ADC_InjectedChannel_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_InjectedChannel_3",
    "location": {
      "column": "9",
      "line": "449",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_InjectedChannel_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@24962@macro@ADC_InjectedChannel_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_InjectedChannel_4",
    "location": {
      "column": "9",
      "line": "450",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_InjectedChannel_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25031@macro@IS_ADC_INJECTED_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_INJECTED_CHANNEL",
    "location": {
      "column": "9",
      "line": "451",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_INJECTED_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25452@macro@ADC_AnalogWatchdog_SingleRegEnable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_SingleRegEnable",
    "location": {
      "column": "9",
      "line": "463",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdog_SingleRegEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25527@macro@ADC_AnalogWatchdog_SingleInjecEnable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_SingleInjecEnable",
    "location": {
      "column": "9",
      "line": "464",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdog_SingleInjecEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25602@macro@ADC_AnalogWatchdog_SingleRegOrInjecEnable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_SingleRegOrInjecEnable",
    "location": {
      "column": "9",
      "line": "465",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdog_SingleRegOrInjecEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25677@macro@ADC_AnalogWatchdog_AllRegEnable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_AllRegEnable",
    "location": {
      "column": "9",
      "line": "466",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdog_AllRegEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25752@macro@ADC_AnalogWatchdog_AllInjecEnable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_AllInjecEnable",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdog_AllInjecEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25827@macro@ADC_AnalogWatchdog_AllRegAllInjecEnable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_AllRegAllInjecEnable",
    "location": {
      "column": "9",
      "line": "468",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdog_AllRegAllInjecEnable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25902@macro@ADC_AnalogWatchdog_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_AnalogWatchdog_None",
    "location": {
      "column": "9",
      "line": "469",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdog_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@25977@macro@IS_ADC_ANALOG_WATCHDOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_ANALOG_WATCHDOG",
    "location": {
      "column": "9",
      "line": "470",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_ANALOG_WATCHDOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@26746@macro@ADC_IT_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_IT_EOC",
    "location": {
      "column": "9",
      "line": "485",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_IT_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@26819@macro@ADC_IT_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_IT_AWD",
    "location": {
      "column": "9",
      "line": "486",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_IT_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@26892@macro@ADC_IT_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_IT_JEOC",
    "location": {
      "column": "9",
      "line": "487",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_IT_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@26965@macro@ADC_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_IT_OVR",
    "location": {
      "column": "9",
      "line": "488",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27038@macro@IS_ADC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_IT",
    "location": {
      "column": "9",
      "line": "489",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27259@macro@ADC_FLAG_AWD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_AWD",
    "location": {
      "column": "9",
      "line": "499",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_FLAG_AWD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27327@macro@ADC_FLAG_EOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_EOC",
    "location": {
      "column": "9",
      "line": "500",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_FLAG_EOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27395@macro@ADC_FLAG_JEOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_JEOC",
    "location": {
      "column": "9",
      "line": "501",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_FLAG_JEOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27463@macro@ADC_FLAG_JSTRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_JSTRT",
    "location": {
      "column": "9",
      "line": "502",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_FLAG_JSTRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27531@macro@ADC_FLAG_STRT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_STRT",
    "location": {
      "column": "9",
      "line": "503",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_FLAG_STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27599@macro@ADC_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ADC_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "504",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27674@macro@IS_ADC_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "506",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@27767@macro@IS_ADC_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_GET_FLAG",
    "location": {
      "column": "9",
      "line": "507",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@28212@macro@IS_ADC_THRESHOLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_THRESHOLD",
    "location": {
      "column": "9",
      "line": "521",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_THRESHOLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@28347@macro@IS_ADC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_OFFSET",
    "location": {
      "column": "9",
      "line": "530",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@28473@macro@IS_ADC_INJECTED_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_INJECTED_LENGTH",
    "location": {
      "column": "9",
      "line": "539",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_INJECTED_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@28627@macro@IS_ADC_INJECTED_RANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_INJECTED_RANK",
    "location": {
      "column": "9",
      "line": "548",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_INJECTED_RANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@28774@macro@IS_ADC_REGULAR_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_REGULAR_LENGTH",
    "location": {
      "column": "9",
      "line": "557",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_REGULAR_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@28927@macro@IS_ADC_REGULAR_RANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_REGULAR_RANK",
    "location": {
      "column": "9",
      "line": "566",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_REGULAR_RANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_adc.h@29093@macro@IS_ADC_REGULAR_DISC_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ADC_REGULAR_DISC_NUMBER",
    "location": {
      "column": "9",
      "line": "575",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "IS_ADC_REGULAR_DISC_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "589",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_Init(ADC_TypeDef *, ADC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "592",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_StructInit(ADC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "593",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_CommonInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_CommonInit(ADC_CommonInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "594",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_CommonInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_CommonStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_CommonStructInit(ADC_CommonInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "595",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_CommonStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_Cmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "596",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_AnalogWatchdogCmd(ADC_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "599",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdogCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogThresholdsConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef *, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "600",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdogThresholdsConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AnalogWatchdogSingleChannelConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "601",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AnalogWatchdogSingleChannelConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_TempSensorVrefintCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_TempSensorVrefintCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "604",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_TempSensorVrefintCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_VBATCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_VBATCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "605",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_VBATCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_RegularChannelConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_RegularChannelConfig(ADC_TypeDef *, uint8_t, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "608",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_RegularChannelConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_SoftwareStartConv",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_SoftwareStartConv(ADC_TypeDef *)",
    "location": {
      "column": "6",
      "line": "609",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SoftwareStartConv",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetSoftwareStartConvStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef *)",
    "location": {
      "column": "12",
      "line": "610",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_GetSoftwareStartConvStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_EOCOnEachRegularChannelCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "611",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_EOCOnEachRegularChannelCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ContinuousModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ContinuousModeCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "612",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ContinuousModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DiscModeChannelCountConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_DiscModeChannelCountConfig(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "613",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DiscModeChannelCountConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DiscModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_DiscModeCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "614",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DiscModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetConversionValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t ADC_GetConversionValue(ADC_TypeDef *)",
    "location": {
      "column": "10",
      "line": "615",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_GetConversionValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetMultiModeConversionValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t ADC_GetMultiModeConversionValue(void)",
    "location": {
      "column": "10",
      "line": "616",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_GetMultiModeConversionValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_DMACmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "619",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_DMARequestAfterLastTransferCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "620",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_DMARequestAfterLastTransferCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_MultiModeDMARequestAfterLastTransferCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "621",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_MultiModeDMARequestAfterLastTransferCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_InjectedChannelConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_InjectedChannelConfig(ADC_TypeDef *, uint8_t, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "624",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_InjectedChannelConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_InjectedSequencerLengthConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_InjectedSequencerLengthConfig(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "625",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_InjectedSequencerLengthConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_SetInjectedOffset",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_SetInjectedOffset(ADC_TypeDef *, uint8_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "626",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SetInjectedOffset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ExternalTrigInjectedConvConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "627",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjectedConvConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ExternalTrigInjectedConvEdgeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "628",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ExternalTrigInjectedConvEdgeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_SoftwareStartInjectedConv",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_SoftwareStartInjectedConv(ADC_TypeDef *)",
    "location": {
      "column": "6",
      "line": "629",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_SoftwareStartInjectedConv",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetSoftwareStartInjectedConvCmdStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef *)",
    "location": {
      "column": "12",
      "line": "630",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_GetSoftwareStartInjectedConvCmdStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_AutoInjectedConvCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_AutoInjectedConvCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "631",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_AutoInjectedConvCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_InjectedDiscModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_InjectedDiscModeCmd(ADC_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "632",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_InjectedDiscModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetInjectedConversionValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "633",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_GetInjectedConversionValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ITConfig(ADC_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "636",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus ADC_GetFlagStatus(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "12",
      "line": "637",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ClearFlag(ADC_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "638",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus ADC_GetITStatus(ADC_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "639",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@ADC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void ADC_ClearITPendingBit(ADC_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "640",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_adc.h"
    },
    "name": "ADC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@98@macro@_STDINT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_STDINT",
    "location": {
      "column": "9",
      "line": "4",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "_STDINT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "19",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "20",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "24",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "30",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "34",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "35",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "signed char",
    "location": {
      "column": "36",
      "line": "40",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned char",
    "location": {
      "column": "35",
      "line": "41",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "short",
    "location": {
      "column": "36",
      "line": "43",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned short",
    "location": {
      "column": "35",
      "line": "44",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "47",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "51",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_least64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_least64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "54",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_least64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "60",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast8_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "61",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast8_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "63",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast16_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "64",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast16_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "66",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast32_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "67",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast32_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@int_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "70",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "int_fast64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uint_fast64_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "73",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uint_fast64_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "long long",
    "location": {
      "column": "36",
      "line": "77",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intmax_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintmax_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned long long",
    "location": {
      "column": "35",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintmax_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "36",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "intptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "35",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "uintptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2573@macro@__DATA_PTR_MEM_HELPER1__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DATA_PTR_MEM_HELPER1__",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__DATA_PTR_MEM_HELPER1__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_intptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_intptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@T@__data_uintptr_t",
    "What": "Typedef",
    "defdec": "Def",
    "display": "unsigned int",
    "location": {
      "column": "1",
      "line": "89",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "__data_uintptr_t",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2869@macro@INT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MAX",
    "location": {
      "column": "11",
      "line": "94",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2912@macro@INT8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_MIN",
    "location": {
      "column": "11",
      "line": "95",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@2955@macro@UINT8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_MAX",
    "location": {
      "column": "11",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3030@macro@INT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MAX",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3074@macro@INT16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_MIN",
    "location": {
      "column": "11",
      "line": "101",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3118@macro@UINT16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_MAX",
    "location": {
      "column": "11",
      "line": "102",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3194@macro@INT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MAX",
    "location": {
      "column": "11",
      "line": "106",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3238@macro@INT32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_MIN",
    "location": {
      "column": "11",
      "line": "107",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3282@macro@UINT32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_MAX",
    "location": {
      "column": "11",
      "line": "108",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3358@macro@INT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MAX",
    "location": {
      "column": "11",
      "line": "112",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3402@macro@INT64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_MIN",
    "location": {
      "column": "11",
      "line": "113",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3446@macro@UINT64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_MAX",
    "location": {
      "column": "11",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3496@macro@INT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "117",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3545@macro@INT_LEAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST8_MIN",
    "location": {
      "column": "9",
      "line": "118",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST8_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3594@macro@UINT_LEAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST8_MAX",
    "location": {
      "column": "9",
      "line": "119",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3644@macro@INT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3694@macro@INT_LEAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST16_MIN",
    "location": {
      "column": "9",
      "line": "122",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST16_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3744@macro@UINT_LEAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST16_MAX",
    "location": {
      "column": "9",
      "line": "123",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3795@macro@INT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "125",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3845@macro@INT_LEAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST32_MIN",
    "location": {
      "column": "9",
      "line": "126",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST32_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3895@macro@UINT_LEAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST32_MAX",
    "location": {
      "column": "9",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@3978@macro@INT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "130",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4028@macro@INT_LEAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_LEAST64_MIN",
    "location": {
      "column": "11",
      "line": "131",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_LEAST64_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4117@macro@UINT_LEAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_LEAST64_MAX",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_LEAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4173@macro@INT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "138",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4221@macro@INT_FAST8_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST8_MIN",
    "location": {
      "column": "9",
      "line": "139",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST8_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4269@macro@UINT_FAST8_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST8_MAX",
    "location": {
      "column": "9",
      "line": "140",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST8_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4318@macro@INT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "142",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4367@macro@INT_FAST16_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST16_MIN",
    "location": {
      "column": "9",
      "line": "143",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST16_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4416@macro@UINT_FAST16_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST16_MAX",
    "location": {
      "column": "9",
      "line": "144",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST16_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4466@macro@INT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "146",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4515@macro@INT_FAST32_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST32_MIN",
    "location": {
      "column": "9",
      "line": "147",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST32_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4564@macro@UINT_FAST32_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST32_MAX",
    "location": {
      "column": "9",
      "line": "148",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST32_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4645@macro@INT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "151",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4694@macro@INT_FAST64_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT_FAST64_MIN",
    "location": {
      "column": "11",
      "line": "152",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT_FAST64_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4781@macro@UINT_FAST64_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT_FAST64_MAX",
    "location": {
      "column": "11",
      "line": "156",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT_FAST64_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4836@macro@INTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MAX",
    "location": {
      "column": "9",
      "line": "159",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4881@macro@INTMAX_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_MIN",
    "location": {
      "column": "9",
      "line": "160",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4926@macro@UINTMAX_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_MAX",
    "location": {
      "column": "9",
      "line": "161",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@4972@macro@SIZE_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIZE_MAX",
    "location": {
      "column": "9",
      "line": "163",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIZE_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5015@macro@PTRDIFF_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MAX",
    "location": {
      "column": "9",
      "line": "165",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5060@macro@PTRDIFF_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "PTRDIFF_MIN",
    "location": {
      "column": "9",
      "line": "166",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "PTRDIFF_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5106@macro@INTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MAX",
    "location": {
      "column": "9",
      "line": "168",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5151@macro@INTPTR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTPTR_MIN",
    "location": {
      "column": "9",
      "line": "169",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTPTR_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5196@macro@UINTPTR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTPTR_MAX",
    "location": {
      "column": "9",
      "line": "170",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTPTR_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5242@macro@WCHAR_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MIN",
    "location": {
      "column": "9",
      "line": "172",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5276@macro@WCHAR_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WCHAR_MAX",
    "location": {
      "column": "9",
      "line": "173",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WCHAR_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5311@macro@WINT_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MIN",
    "location": {
      "column": "9",
      "line": "175",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5345@macro@WINT_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WINT_MAX",
    "location": {
      "column": "9",
      "line": "176",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "WINT_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5380@macro@SIG_ATOMIC_MIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5427@macro@SIG_ATOMIC_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SIG_ATOMIC_MAX",
    "location": {
      "column": "9",
      "line": "179",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "SIG_ATOMIC_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5546@macro@INT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT8_C",
    "location": {
      "column": "11",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT8_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5595@macro@UINT8_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT8_C",
    "location": {
      "column": "11",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT8_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5677@macro@INT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT16_C",
    "location": {
      "column": "11",
      "line": "189",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT16_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5727@macro@UINT16_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT16_C",
    "location": {
      "column": "11",
      "line": "190",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT16_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5810@macro@INT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT32_C",
    "location": {
      "column": "11",
      "line": "194",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT32_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5860@macro@UINT32_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT32_C",
    "location": {
      "column": "11",
      "line": "195",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT32_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@5949@macro@INT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INT64_C",
    "location": {
      "column": "11",
      "line": "199",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INT64_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6038@macro@UINT64_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINT64_C",
    "location": {
      "column": "11",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINT64_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6095@macro@INTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "INTMAX_C",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "INTMAX_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stdint.h@6146@macro@UINTMAX_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "UINTMAX_C",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\stdint.h"
    },
    "name": "UINTMAX_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@1311@macro@__STM32F4xx_GPIO_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_GPIO_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "__STM32F4xx_GPIO_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@1677@macro@IS_GPIO_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "50",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOMode_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_IN",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_IN",
        "location": {
          "column": "3",
          "line": "67",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Mode_IN",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_OUT",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_OUT",
        "location": {
          "column": "3",
          "line": "68",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Mode_OUT",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AF",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AF",
        "location": {
          "column": "3",
          "line": "69",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Mode_AF",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOMode_TypeDef@GPIO_Mode_AN",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Mode_AN",
        "location": {
          "column": "3",
          "line": "70",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Mode_AN",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "65",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@2675@macro@IS_GPIO_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_MODE",
    "location": {
      "column": "9",
      "line": "72",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOOType_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOOType_TypeDef@GPIO_OType_PP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_OType_PP",
        "location": {
          "column": "3",
          "line": "80",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_OType_PP",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOOType_TypeDef@GPIO_OType_OD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_OType_OD",
        "location": {
          "column": "3",
          "line": "81",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_OType_OD",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "78",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@2993@macro@IS_GPIO_OTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_OTYPE",
    "location": {
      "column": "9",
      "line": "83",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_OTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOSpeed_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Low_Speed",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Low_Speed",
        "location": {
          "column": "3",
          "line": "91",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Low_Speed",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Medium_Speed",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Medium_Speed",
        "location": {
          "column": "3",
          "line": "92",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Medium_Speed",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_Fast_Speed",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_Fast_Speed",
        "location": {
          "column": "3",
          "line": "93",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Fast_Speed",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOSpeed_TypeDef@GPIO_High_Speed",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_High_Speed",
        "location": {
          "column": "3",
          "line": "94",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_High_Speed",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "89",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@3431@macro@GPIO_Speed_2MHz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Speed_2MHz",
    "location": {
      "column": "10",
      "line": "98",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Speed_2MHz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@3479@macro@GPIO_Speed_25MHz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Speed_25MHz",
    "location": {
      "column": "10",
      "line": "99",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Speed_25MHz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@3527@macro@GPIO_Speed_50MHz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Speed_50MHz",
    "location": {
      "column": "10",
      "line": "100",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Speed_50MHz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@3573@macro@GPIO_Speed_100MHz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Speed_100MHz",
    "location": {
      "column": "10",
      "line": "101",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Speed_100MHz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@3623@macro@IS_GPIO_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_SPEED",
    "location": {
      "column": "9",
      "line": "103",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@GPIOPuPd_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@GPIOPuPd_TypeDef@GPIO_PuPd_NOPULL",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PuPd_NOPULL",
        "location": {
          "column": "3",
          "line": "111",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_PuPd_NOPULL",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOPuPd_TypeDef@GPIO_PuPd_UP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PuPd_UP",
        "location": {
          "column": "3",
          "line": "112",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_PuPd_UP",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@GPIOPuPd_TypeDef@GPIO_PuPd_DOWN",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "GPIO_PuPd_DOWN",
        "location": {
          "column": "3",
          "line": "113",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_PuPd_DOWN",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "109",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@4012@macro@IS_GPIO_PUPD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PUPD",
    "location": {
      "column": "9",
      "line": "115",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_PUPD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@BitAction",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@BitAction@Bit_RESET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "Bit_RESET",
        "location": {
          "column": "3",
          "line": "123",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "Bit_RESET",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@BitAction@Bit_SET",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "Bit_SET",
        "location": {
          "column": "3",
          "line": "124",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "Bit_SET",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "121",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@4288@macro@IS_GPIO_BIT_ACTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_BIT_ACTION",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_BIT_ACTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@GPIO_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "132",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "members": [
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Pin",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Pin",
        "location": {
          "column": "12",
          "line": "134",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Pin",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_gpio_h_132_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Mode",
        "location": {
          "column": "20",
          "line": "137",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_gpio_h_132_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_Speed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_Speed",
        "location": {
          "column": "21",
          "line": "140",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_Speed",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_gpio_h_132_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_OType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_OType",
        "location": {
          "column": "21",
          "line": "143",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_OType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_gpio_h_132_9"
      },
      {
        "ID": "c:@SA@GPIO_InitTypeDef@FI@GPIO_PuPd",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "GPIO_PuPd",
        "location": {
          "column": "20",
          "line": "146",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_PuPd",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_gpio_h_132_9"
      },
      {
        "ID": "c:stm32f4xx_gpio.h@T@GPIO_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct GPIO_InitTypeDef",
        "location": {
          "column": "2",
          "line": "148",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
        },
        "name": "GPIO_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_gpio_h_132_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@5631@macro@GPIO_Pin_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_0",
    "location": {
      "column": "9",
      "line": "159",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@5708@macro@GPIO_Pin_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_1",
    "location": {
      "column": "9",
      "line": "160",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@5785@macro@GPIO_Pin_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_2",
    "location": {
      "column": "9",
      "line": "161",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@5862@macro@GPIO_Pin_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_3",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@5939@macro@GPIO_Pin_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_4",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6016@macro@GPIO_Pin_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_5",
    "location": {
      "column": "9",
      "line": "164",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6093@macro@GPIO_Pin_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_6",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6170@macro@GPIO_Pin_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_7",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6247@macro@GPIO_Pin_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_8",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6324@macro@GPIO_Pin_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_9",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6401@macro@GPIO_Pin_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_10",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6479@macro@GPIO_Pin_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_11",
    "location": {
      "column": "9",
      "line": "170",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6557@macro@GPIO_Pin_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_12",
    "location": {
      "column": "9",
      "line": "171",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6635@macro@GPIO_Pin_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_13",
    "location": {
      "column": "9",
      "line": "172",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6713@macro@GPIO_Pin_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_14",
    "location": {
      "column": "9",
      "line": "173",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6791@macro@GPIO_Pin_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_15",
    "location": {
      "column": "9",
      "line": "174",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6869@macro@GPIO_Pin_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Pin_All",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Pin_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@6951@macro@GPIO_PIN_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PIN_MASK",
    "location": {
      "column": "9",
      "line": "177",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PIN_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@7041@macro@IS_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@7122@macro@IS_GET_GPIO_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GET_GPIO_PIN",
    "location": {
      "column": "9",
      "line": "179",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GET_GPIO_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8124@macro@GPIO_PinSource0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource0",
    "location": {
      "column": "9",
      "line": "203",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8176@macro@GPIO_PinSource1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource1",
    "location": {
      "column": "9",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8228@macro@GPIO_PinSource2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource2",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8280@macro@GPIO_PinSource3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource3",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8332@macro@GPIO_PinSource4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource4",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8384@macro@GPIO_PinSource5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource5",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8436@macro@GPIO_PinSource6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource6",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8488@macro@GPIO_PinSource7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource7",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8540@macro@GPIO_PinSource8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource8",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8592@macro@GPIO_PinSource9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource9",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8644@macro@GPIO_PinSource10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource10",
    "location": {
      "column": "9",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8696@macro@GPIO_PinSource11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource11",
    "location": {
      "column": "9",
      "line": "214",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8748@macro@GPIO_PinSource12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource12",
    "location": {
      "column": "9",
      "line": "215",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8800@macro@GPIO_PinSource13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource13",
    "location": {
      "column": "9",
      "line": "216",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8852@macro@GPIO_PinSource14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource14",
    "location": {
      "column": "9",
      "line": "217",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8904@macro@GPIO_PinSource15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_PinSource15",
    "location": {
      "column": "9",
      "line": "218",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinSource15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@8958@macro@IS_GPIO_PIN_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_PIN_SOURCE",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_PIN_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@10345@macro@GPIO_AF_RTC_50Hz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_RTC_50Hz",
    "location": {
      "column": "9",
      "line": "246",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_RTC_50Hz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@10435@macro@GPIO_AF_MCO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_MCO",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_MCO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@10536@macro@GPIO_AF_TAMPER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TAMPER",
    "location": {
      "column": "9",
      "line": "248",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TAMPER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@10648@macro@GPIO_AF_SWJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SWJ",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SWJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@10748@macro@GPIO_AF_TRACE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TRACE",
    "location": {
      "column": "9",
      "line": "250",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TRACE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11019@macro@GPIO_AF_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM1",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11105@macro@GPIO_AF_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM2",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11421@macro@GPIO_AF_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM3",
    "location": {
      "column": "9",
      "line": "266",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11507@macro@GPIO_AF_TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM4",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11593@macro@GPIO_AF_TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM5",
    "location": {
      "column": "9",
      "line": "268",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11725@macro@GPIO_AF_TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM8",
    "location": {
      "column": "9",
      "line": "273",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11811@macro@GPIO_AF_TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM9",
    "location": {
      "column": "9",
      "line": "274",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11897@macro@GPIO_AF_TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM10",
    "location": {
      "column": "9",
      "line": "275",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@11984@macro@GPIO_AF_TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM11",
    "location": {
      "column": "9",
      "line": "276",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@12400@macro@GPIO_AF_I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_I2C1",
    "location": {
      "column": "9",
      "line": "286",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@12486@macro@GPIO_AF_I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_I2C2",
    "location": {
      "column": "9",
      "line": "287",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@12572@macro@GPIO_AF_I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_I2C3",
    "location": {
      "column": "9",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13072@macro@GPIO_AF_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SPI1",
    "location": {
      "column": "9",
      "line": "299",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13163@macro@GPIO_AF_SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SPI2",
    "location": {
      "column": "9",
      "line": "300",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13254@macro@GPIO_AF5_SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF5_SPI3",
    "location": {
      "column": "9",
      "line": "301",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF5_SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13396@macro@GPIO_AF_SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SPI4",
    "location": {
      "column": "9",
      "line": "302",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13487@macro@GPIO_AF_SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SPI5",
    "location": {
      "column": "9",
      "line": "303",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13578@macro@GPIO_AF_SPI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SPI6",
    "location": {
      "column": "9",
      "line": "304",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SPI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13715@macro@GPIO_AF_SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SPI3",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13806@macro@GPIO_AF6_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF6_SPI1",
    "location": {
      "column": "9",
      "line": "310",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF6_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@13923@macro@GPIO_AF6_SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF6_SPI2",
    "location": {
      "column": "9",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF6_SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@14052@macro@GPIO_AF6_SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF6_SPI4",
    "location": {
      "column": "9",
      "line": "312",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF6_SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@14169@macro@GPIO_AF6_SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF6_SPI5",
    "location": {
      "column": "9",
      "line": "313",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF6_SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@14298@macro@GPIO_AF_SAI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SAI1",
    "location": {
      "column": "9",
      "line": "314",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SAI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@14389@macro@GPIO_AF_I2S2ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_I2S2ext",
    "location": {
      "column": "9",
      "line": "315",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_I2S2ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@14913@macro@GPIO_AF_USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_USART1",
    "location": {
      "column": "9",
      "line": "326",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15003@macro@GPIO_AF_USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_USART2",
    "location": {
      "column": "9",
      "line": "327",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15093@macro@GPIO_AF_USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_USART3",
    "location": {
      "column": "9",
      "line": "328",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15183@macro@GPIO_AF7_SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF7_SPI3",
    "location": {
      "column": "9",
      "line": "329",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF7_SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15576@macro@GPIO_AF_I2S3ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_I2S3ext",
    "location": {
      "column": "9",
      "line": "338",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_I2S3ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15663@macro@GPIO_AF_UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_UART4",
    "location": {
      "column": "9",
      "line": "343",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15751@macro@GPIO_AF_UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_UART5",
    "location": {
      "column": "9",
      "line": "344",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15839@macro@GPIO_AF_USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_USART6",
    "location": {
      "column": "9",
      "line": "345",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@15927@macro@GPIO_AF_UART7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_UART7",
    "location": {
      "column": "9",
      "line": "346",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_UART7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@16015@macro@GPIO_AF_UART8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_UART8",
    "location": {
      "column": "9",
      "line": "347",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_UART8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@16741@macro@GPIO_AF_CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_CAN1",
    "location": {
      "column": "9",
      "line": "361",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@16828@macro@GPIO_AF_CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_CAN2",
    "location": {
      "column": "9",
      "line": "362",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@16915@macro@GPIO_AF_TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM12",
    "location": {
      "column": "9",
      "line": "363",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@17002@macro@GPIO_AF_TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM13",
    "location": {
      "column": "9",
      "line": "364",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@17089@macro@GPIO_AF_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_TIM14",
    "location": {
      "column": "9",
      "line": "365",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@17176@macro@GPIO_AF9_I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF9_I2C2",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF9_I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@17345@macro@GPIO_AF9_I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF9_I2C3",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF9_I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@17644@macro@GPIO_AF9_LTDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF9_LTDC",
    "location": {
      "column": "9",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF9_LTDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@18308@macro@GPIO_AF_OTG_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_OTG_FS",
    "location": {
      "column": "9",
      "line": "382",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_OTG_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@18396@macro@GPIO_AF_OTG_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_OTG_HS",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_OTG_HS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@19460@macro@GPIO_AF_ETH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_ETH",
    "location": {
      "column": "9",
      "line": "401",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_ETH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@20190@macro@GPIO_AF_FSMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_FSMC",
    "location": {
      "column": "9",
      "line": "414",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_FSMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@20666@macro@GPIO_AF_OTG_HS_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_OTG_HS_FS",
    "location": {
      "column": "9",
      "line": "421",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_OTG_HS_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@20774@macro@GPIO_AF_SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_SDIO",
    "location": {
      "column": "9",
      "line": "422",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@20929@macro@GPIO_AF_DCMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_DCMI",
    "location": {
      "column": "9",
      "line": "427",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_DCMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@21204@macro@GPIO_AF_LTDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_LTDC",
    "location": {
      "column": "9",
      "line": "434",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_LTDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@21486@macro@GPIO_AF_EVENTOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_EVENTOUT",
    "location": {
      "column": "9",
      "line": "442",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_EVENTOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@21607@macro@IS_GPIO_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GPIO_AF",
    "location": {
      "column": "9",
      "line": "445",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "IS_GPIO_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@27450@macro@GPIO_Mode_AIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_Mode_AIN",
    "location": {
      "column": "9",
      "line": "539",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Mode_AIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@27498@macro@GPIO_AF_OTG1_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_OTG1_FS",
    "location": {
      "column": "9",
      "line": "541",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_OTG1_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@27546@macro@GPIO_AF_OTG2_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_OTG2_HS",
    "location": {
      "column": "9",
      "line": "542",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_OTG2_HS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_gpio.h@27594@macro@GPIO_AF_OTG2_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "GPIO_AF_OTG2_FS",
    "location": {
      "column": "9",
      "line": "543",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_AF_OTG2_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_DeInit(GPIO_TypeDef *)",
    "location": {
      "column": "6",
      "line": "557",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_Init(GPIO_TypeDef *, GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "560",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_StructInit(GPIO_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "561",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinLockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_PinLockConfig(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "562",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinLockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputDataBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "565",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_ReadInputDataBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadInputData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t GPIO_ReadInputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "566",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_ReadInputData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputDataBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "9",
      "line": "567",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_ReadOutputDataBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ReadOutputData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t GPIO_ReadOutputData(GPIO_TypeDef *)",
    "location": {
      "column": "10",
      "line": "568",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_ReadOutputData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_SetBits",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_SetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "569",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_SetBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ResetBits",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_ResetBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "570",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_ResetBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_WriteBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_WriteBit(GPIO_TypeDef *, uint16_t, BitAction)",
    "location": {
      "column": "6",
      "line": "571",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_WriteBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_Write",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_Write(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "572",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_Write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_ToggleBits",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_ToggleBits(GPIO_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "573",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_ToggleBits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@GPIO_PinAFConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void GPIO_PinAFConfig(GPIO_TypeDef *, uint16_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "576",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_gpio.h"
    },
    "name": "GPIO_PinAFConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@1292@macro@__STM32F4xx_RCC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_RCC_H",
    "location": {
      "column": "9",
      "line": "30",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "__STM32F4xx_RCC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RCC_ClocksTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "48",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@SYSCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SYSCLK_Frequency",
        "location": {
          "column": "12",
          "line": "50",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
        },
        "name": "SYSCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_48_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@HCLK_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "HCLK_Frequency",
        "location": {
          "column": "12",
          "line": "51",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
        },
        "name": "HCLK_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_48_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK1_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK1_Frequency",
        "location": {
          "column": "12",
          "line": "52",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
        },
        "name": "PCLK1_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_48_9"
      },
      {
        "ID": "c:@SA@RCC_ClocksTypeDef@FI@PCLK2_Frequency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "PCLK2_Frequency",
        "location": {
          "column": "12",
          "line": "53",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
        },
        "name": "PCLK2_Frequency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_48_9"
      },
      {
        "ID": "c:stm32f4xx_rcc.h@T@RCC_ClocksTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RCC_ClocksTypeDef",
        "location": {
          "column": "2",
          "line": "54",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
        },
        "name": "RCC_ClocksTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rcc_h_48_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2200@macro@RCC_HSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_OFF",
    "location": {
      "column": "9",
      "line": "65",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2258@macro@RCC_HSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_ON",
    "location": {
      "column": "9",
      "line": "66",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2316@macro@RCC_HSE_Bypass",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HSE_Bypass",
    "location": {
      "column": "9",
      "line": "67",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSE_Bypass",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2374@macro@IS_RCC_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HSE",
    "location": {
      "column": "9",
      "line": "68",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2585@macro@RCC_LSE_LOWPOWER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_LOWPOWER_MODE",
    "location": {
      "column": "9",
      "line": "77",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_LOWPOWER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2642@macro@RCC_LSE_HIGHDRIVE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_HIGHDRIVE_MODE",
    "location": {
      "column": "9",
      "line": "78",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_HIGHDRIVE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2699@macro@IS_RCC_LSE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_LSE_MODE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_LSE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2930@macro@RCC_PLLSAIDivR_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div2",
    "location": {
      "column": "9",
      "line": "88",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@2997@macro@RCC_PLLSAIDivR_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div4",
    "location": {
      "column": "9",
      "line": "89",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3064@macro@RCC_PLLSAIDivR_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div8",
    "location": {
      "column": "9",
      "line": "90",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3131@macro@RCC_PLLSAIDivR_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSAIDivR_Div16",
    "location": {
      "column": "9",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIDivR_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3198@macro@IS_RCC_PLLSAI_DIVR_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAI_DIVR_VALUE",
    "location": {
      "column": "9",
      "line": "92",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAI_DIVR_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3583@macro@RCC_PLLSource_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSI",
    "location": {
      "column": "9",
      "line": "103",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSource_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3648@macro@RCC_PLLSource_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_PLLSource_HSE",
    "location": {
      "column": "9",
      "line": "104",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSource_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3713@macro@IS_RCC_PLL_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLL_SOURCE",
    "location": {
      "column": "9",
      "line": "105",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLL_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3855@macro@IS_RCC_PLLM_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLM_VALUE",
    "location": {
      "column": "9",
      "line": "107",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLM_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3905@macro@IS_RCC_PLLN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLN_VALUE",
    "location": {
      "column": "9",
      "line": "108",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@3977@macro@IS_RCC_PLLP_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLP_VALUE",
    "location": {
      "column": "9",
      "line": "109",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLP_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4082@macro@IS_RCC_PLLQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLQ_VALUE",
    "location": {
      "column": "9",
      "line": "110",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4447@macro@IS_RCC_PLLI2SN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SN_VALUE",
    "location": {
      "column": "9",
      "line": "115",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4522@macro@IS_RCC_PLLI2SR_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SR_VALUE",
    "location": {
      "column": "9",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SR_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4595@macro@IS_RCC_PLLI2SM_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SM_VALUE",
    "location": {
      "column": "9",
      "line": "117",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SM_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@4669@macro@IS_RCC_PLLI2SQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2SQ_VALUE",
    "location": {
      "column": "9",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2SQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5129@macro@IS_RCC_PLLSAIN_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAIN_VALUE",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAIN_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5411@macro@IS_RCC_PLLSAIQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAIQ_VALUE",
    "location": {
      "column": "9",
      "line": "130",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAIQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5484@macro@IS_RCC_PLLSAIR_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAIR_VALUE",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAIR_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5560@macro@IS_RCC_PLLSAI_DIVQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLSAI_DIVQ_VALUE",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLSAI_DIVQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@5637@macro@IS_RCC_PLLI2S_DIVQ_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PLLI2S_DIVQ_VALUE",
    "location": {
      "column": "9",
      "line": "134",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PLLI2S_DIVQ_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@6975@macro@RCC_SYSCLKSource_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSI",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7040@macro@RCC_SYSCLKSource_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_HSE",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKSource_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7105@macro@RCC_SYSCLKSource_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLKSource_PLLCLK",
    "location": {
      "column": "9",
      "line": "164",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKSource_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7170@macro@IS_RCC_SYSCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SYSCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_SYSCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7612@macro@RCC_SYSCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div1",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7677@macro@RCC_SYSCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div2",
    "location": {
      "column": "9",
      "line": "177",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7742@macro@RCC_SYSCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div4",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7807@macro@RCC_SYSCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div8",
    "location": {
      "column": "9",
      "line": "179",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7872@macro@RCC_SYSCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div16",
    "location": {
      "column": "9",
      "line": "180",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@7937@macro@RCC_SYSCLK_Div64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div64",
    "location": {
      "column": "9",
      "line": "181",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8002@macro@RCC_SYSCLK_Div128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div128",
    "location": {
      "column": "9",
      "line": "182",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8067@macro@RCC_SYSCLK_Div256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div256",
    "location": {
      "column": "9",
      "line": "183",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8132@macro@RCC_SYSCLK_Div512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SYSCLK_Div512",
    "location": {
      "column": "9",
      "line": "184",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLK_Div512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8197@macro@IS_RCC_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_HCLK",
    "location": {
      "column": "9",
      "line": "185",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8710@macro@RCC_HCLK_Div1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div1",
    "location": {
      "column": "9",
      "line": "197",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8775@macro@RCC_HCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div2",
    "location": {
      "column": "9",
      "line": "198",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8840@macro@RCC_HCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div4",
    "location": {
      "column": "9",
      "line": "199",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8905@macro@RCC_HCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div8",
    "location": {
      "column": "9",
      "line": "200",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@8970@macro@RCC_HCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_HCLK_Div16",
    "location": {
      "column": "9",
      "line": "201",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9035@macro@IS_RCC_PCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_PCLK",
    "location": {
      "column": "9",
      "line": "202",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_PCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9342@macro@RCC_IT_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSIRDY",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9400@macro@RCC_IT_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_LSERDY",
    "location": {
      "column": "9",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9458@macro@RCC_IT_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSIRDY",
    "location": {
      "column": "9",
      "line": "214",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9516@macro@RCC_IT_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_HSERDY",
    "location": {
      "column": "9",
      "line": "215",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9574@macro@RCC_IT_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLRDY",
    "location": {
      "column": "9",
      "line": "216",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9632@macro@RCC_IT_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLI2SRDY",
    "location": {
      "column": "9",
      "line": "217",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9691@macro@RCC_IT_PLLSAIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_PLLSAIRDY",
    "location": {
      "column": "9",
      "line": "218",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_PLLSAIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9749@macro@RCC_IT_CSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_IT_CSS",
    "location": {
      "column": "9",
      "line": "219",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_IT_CSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9809@macro@IS_RCC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_IT",
    "location": {
      "column": "9",
      "line": "221",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@9885@macro@IS_RCC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_GET_IT",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10220@macro@IS_RCC_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "226",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10341@macro@RCC_LSE_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_OFF",
    "location": {
      "column": "9",
      "line": "235",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10399@macro@RCC_LSE_ON",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_ON",
    "location": {
      "column": "9",
      "line": "236",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_ON",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10457@macro@RCC_LSE_Bypass",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_LSE_Bypass",
    "location": {
      "column": "9",
      "line": "237",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSE_Bypass",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10515@macro@IS_RCC_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_LSE",
    "location": {
      "column": "9",
      "line": "238",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10721@macro@RCC_RTCCLKSource_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSE",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10786@macro@RCC_RTCCLKSource_LSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_LSI",
    "location": {
      "column": "9",
      "line": "248",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_LSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10851@macro@RCC_RTCCLKSource_HSE_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div2",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10916@macro@RCC_RTCCLKSource_HSE_Div3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div3",
    "location": {
      "column": "9",
      "line": "250",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@10981@macro@RCC_RTCCLKSource_HSE_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div4",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11046@macro@RCC_RTCCLKSource_HSE_Div5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div5",
    "location": {
      "column": "9",
      "line": "252",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11111@macro@RCC_RTCCLKSource_HSE_Div6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div6",
    "location": {
      "column": "9",
      "line": "253",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11176@macro@RCC_RTCCLKSource_HSE_Div7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div7",
    "location": {
      "column": "9",
      "line": "254",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11241@macro@RCC_RTCCLKSource_HSE_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div8",
    "location": {
      "column": "9",
      "line": "255",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11306@macro@RCC_RTCCLKSource_HSE_Div9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div9",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11371@macro@RCC_RTCCLKSource_HSE_Div10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div10",
    "location": {
      "column": "9",
      "line": "257",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11436@macro@RCC_RTCCLKSource_HSE_Div11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div11",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11501@macro@RCC_RTCCLKSource_HSE_Div12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div12",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11566@macro@RCC_RTCCLKSource_HSE_Div13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div13",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11631@macro@RCC_RTCCLKSource_HSE_Div14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div14",
    "location": {
      "column": "9",
      "line": "261",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11696@macro@RCC_RTCCLKSource_HSE_Div15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div15",
    "location": {
      "column": "9",
      "line": "262",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11761@macro@RCC_RTCCLKSource_HSE_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div16",
    "location": {
      "column": "9",
      "line": "263",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11826@macro@RCC_RTCCLKSource_HSE_Div17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div17",
    "location": {
      "column": "9",
      "line": "264",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11891@macro@RCC_RTCCLKSource_HSE_Div18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div18",
    "location": {
      "column": "9",
      "line": "265",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@11956@macro@RCC_RTCCLKSource_HSE_Div19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div19",
    "location": {
      "column": "9",
      "line": "266",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12021@macro@RCC_RTCCLKSource_HSE_Div20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div20",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12086@macro@RCC_RTCCLKSource_HSE_Div21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div21",
    "location": {
      "column": "9",
      "line": "268",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12151@macro@RCC_RTCCLKSource_HSE_Div22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div22",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12216@macro@RCC_RTCCLKSource_HSE_Div23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div23",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12281@macro@RCC_RTCCLKSource_HSE_Div24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div24",
    "location": {
      "column": "9",
      "line": "271",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12346@macro@RCC_RTCCLKSource_HSE_Div25",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div25",
    "location": {
      "column": "9",
      "line": "272",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div25",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12411@macro@RCC_RTCCLKSource_HSE_Div26",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div26",
    "location": {
      "column": "9",
      "line": "273",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div26",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12476@macro@RCC_RTCCLKSource_HSE_Div27",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div27",
    "location": {
      "column": "9",
      "line": "274",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div27",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12541@macro@RCC_RTCCLKSource_HSE_Div28",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div28",
    "location": {
      "column": "9",
      "line": "275",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div28",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12606@macro@RCC_RTCCLKSource_HSE_Div29",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div29",
    "location": {
      "column": "9",
      "line": "276",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div29",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12671@macro@RCC_RTCCLKSource_HSE_Div30",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div30",
    "location": {
      "column": "9",
      "line": "277",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div30",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12736@macro@RCC_RTCCLKSource_HSE_Div31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_RTCCLKSource_HSE_Div31",
    "location": {
      "column": "9",
      "line": "278",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKSource_HSE_Div31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@12801@macro@IS_RCC_RTCCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_RTCCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "279",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_RTCCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20758@macro@RCC_I2S2CLKSource_PLLI2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_I2S2CLKSource_PLLI2S",
    "location": {
      "column": "9",
      "line": "433",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_I2S2CLKSource_PLLI2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20820@macro@RCC_I2S2CLKSource_Ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_I2S2CLKSource_Ext",
    "location": {
      "column": "9",
      "line": "434",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_I2S2CLKSource_Ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@20884@macro@IS_RCC_I2SCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_I2SCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "436",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_I2SCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21113@macro@RCC_SAIACLKSource_PLLSAI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIACLKSource_PLLSAI",
    "location": {
      "column": "9",
      "line": "444",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIACLKSource_PLLSAI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21182@macro@RCC_SAIACLKSource_PLLI2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIACLKSource_PLLI2S",
    "location": {
      "column": "9",
      "line": "445",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIACLKSource_PLLI2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21251@macro@RCC_SAIACLKSource_Ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIACLKSource_Ext",
    "location": {
      "column": "9",
      "line": "446",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIACLKSource_Ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21322@macro@IS_RCC_SAIACLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SAIACLK_SOURCE",
    "location": {
      "column": "9",
      "line": "448",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_SAIACLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21644@macro@RCC_SAIBCLKSource_PLLSAI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIBCLKSource_PLLSAI",
    "location": {
      "column": "9",
      "line": "458",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBCLKSource_PLLSAI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21713@macro@RCC_SAIBCLKSource_PLLI2S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIBCLKSource_PLLI2S",
    "location": {
      "column": "9",
      "line": "459",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBCLKSource_PLLI2S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21782@macro@RCC_SAIBCLKSource_Ext",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_SAIBCLKSource_Ext",
    "location": {
      "column": "9",
      "line": "460",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBCLKSource_Ext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@21853@macro@IS_RCC_SAIBCLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_SAIBCLK_SOURCE",
    "location": {
      "column": "9",
      "line": "462",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_SAIBCLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@22291@macro@RCC_TIMPrescDesactivated",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_TIMPrescDesactivated",
    "location": {
      "column": "9",
      "line": "473",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_TIMPrescDesactivated",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@22353@macro@RCC_TIMPrescActivated",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_TIMPrescActivated",
    "location": {
      "column": "9",
      "line": "474",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_TIMPrescActivated",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@22417@macro@IS_RCC_TIMCLK_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_TIMCLK_PRESCALER",
    "location": {
      "column": "9",
      "line": "476",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_TIMCLK_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28407@macro@RCC_AHB1Periph_GPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOA",
    "location": {
      "column": "9",
      "line": "628",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28472@macro@RCC_AHB1Periph_GPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOB",
    "location": {
      "column": "9",
      "line": "629",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28537@macro@RCC_AHB1Periph_GPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOC",
    "location": {
      "column": "9",
      "line": "630",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28602@macro@RCC_AHB1Periph_GPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOD",
    "location": {
      "column": "9",
      "line": "631",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28667@macro@RCC_AHB1Periph_GPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOE",
    "location": {
      "column": "9",
      "line": "632",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28732@macro@RCC_AHB1Periph_GPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOF",
    "location": {
      "column": "9",
      "line": "633",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28797@macro@RCC_AHB1Periph_GPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOG",
    "location": {
      "column": "9",
      "line": "634",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28862@macro@RCC_AHB1Periph_GPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOH",
    "location": {
      "column": "9",
      "line": "635",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28927@macro@RCC_AHB1Periph_GPIOI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOI",
    "location": {
      "column": "9",
      "line": "636",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@28993@macro@RCC_AHB1Periph_GPIOJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOJ",
    "location": {
      "column": "9",
      "line": "637",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29058@macro@RCC_AHB1Periph_GPIOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_GPIOK",
    "location": {
      "column": "9",
      "line": "638",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_GPIOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29123@macro@RCC_AHB1Periph_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_CRC",
    "location": {
      "column": "9",
      "line": "639",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29188@macro@RCC_AHB1Periph_FLITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_FLITF",
    "location": {
      "column": "9",
      "line": "640",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_FLITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29253@macro@RCC_AHB1Periph_SRAM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_SRAM1",
    "location": {
      "column": "9",
      "line": "641",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_SRAM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29318@macro@RCC_AHB1Periph_SRAM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_SRAM2",
    "location": {
      "column": "9",
      "line": "642",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_SRAM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29383@macro@RCC_AHB1Periph_BKPSRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_BKPSRAM",
    "location": {
      "column": "9",
      "line": "643",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_BKPSRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29448@macro@RCC_AHB1Periph_SRAM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_SRAM3",
    "location": {
      "column": "9",
      "line": "644",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_SRAM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29513@macro@RCC_AHB1Periph_CCMDATARAMEN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_CCMDATARAMEN",
    "location": {
      "column": "9",
      "line": "645",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_CCMDATARAMEN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29578@macro@RCC_AHB1Periph_DMA1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_DMA1",
    "location": {
      "column": "9",
      "line": "646",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_DMA1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29643@macro@RCC_AHB1Periph_DMA2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_DMA2",
    "location": {
      "column": "9",
      "line": "647",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_DMA2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29708@macro@RCC_AHB1Periph_DMA2D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_DMA2D",
    "location": {
      "column": "9",
      "line": "648",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_DMA2D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29773@macro@RCC_AHB1Periph_ETH_MAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC",
    "location": {
      "column": "9",
      "line": "649",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29838@macro@RCC_AHB1Periph_ETH_MAC_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC_Tx",
    "location": {
      "column": "9",
      "line": "650",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29903@macro@RCC_AHB1Periph_ETH_MAC_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC_Rx",
    "location": {
      "column": "9",
      "line": "651",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@29968@macro@RCC_AHB1Periph_ETH_MAC_PTP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_ETH_MAC_PTP",
    "location": {
      "column": "9",
      "line": "652",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_ETH_MAC_PTP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30033@macro@RCC_AHB1Periph_OTG_HS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_OTG_HS",
    "location": {
      "column": "9",
      "line": "653",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_OTG_HS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30098@macro@RCC_AHB1Periph_OTG_HS_ULPI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB1Periph_OTG_HS_ULPI",
    "location": {
      "column": "9",
      "line": "654",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1Periph_OTG_HS_ULPI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30280@macro@IS_RCC_AHB1_CLOCK_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB1_CLOCK_PERIPH",
    "location": {
      "column": "9",
      "line": "658",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB1_CLOCK_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30380@macro@IS_RCC_AHB1_RESET_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB1_RESET_PERIPH",
    "location": {
      "column": "9",
      "line": "659",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB1_RESET_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30479@macro@IS_RCC_AHB1_LPMODE_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB1_LPMODE_PERIPH",
    "location": {
      "column": "9",
      "line": "660",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB1_LPMODE_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30659@macro@RCC_AHB2Periph_DCMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_DCMI",
    "location": {
      "column": "9",
      "line": "669",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_DCMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30724@macro@RCC_AHB2Periph_CRYP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_CRYP",
    "location": {
      "column": "9",
      "line": "670",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_CRYP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@30789@macro@RCC_AHB2Periph_HASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_HASH",
    "location": {
      "column": "9",
      "line": "671",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_HASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@31023@macro@RCC_AHB2Periph_RNG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_RNG",
    "location": {
      "column": "9",
      "line": "673",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_RNG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@31174@macro@RCC_AHB2Periph_OTG_FS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB2Periph_OTG_FS",
    "location": {
      "column": "9",
      "line": "675",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2Periph_OTG_FS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@31239@macro@IS_RCC_AHB2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB2_PERIPH",
    "location": {
      "column": "9",
      "line": "676",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@31438@macro@RCC_AHB3Periph_FSMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_AHB3Periph_FSMC",
    "location": {
      "column": "9",
      "line": "685",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3Periph_FSMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@31505@macro@IS_RCC_AHB3_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_AHB3_PERIPH",
    "location": {
      "column": "9",
      "line": "686",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_AHB3_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32639@macro@RCC_APB1Periph_TIM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM2",
    "location": {
      "column": "9",
      "line": "713",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32704@macro@RCC_APB1Periph_TIM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM3",
    "location": {
      "column": "9",
      "line": "714",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32769@macro@RCC_APB1Periph_TIM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM4",
    "location": {
      "column": "9",
      "line": "715",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32834@macro@RCC_APB1Periph_TIM5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM5",
    "location": {
      "column": "9",
      "line": "716",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32899@macro@RCC_APB1Periph_TIM6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM6",
    "location": {
      "column": "9",
      "line": "717",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@32964@macro@RCC_APB1Periph_TIM7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM7",
    "location": {
      "column": "9",
      "line": "718",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33029@macro@RCC_APB1Periph_TIM12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM12",
    "location": {
      "column": "9",
      "line": "719",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33094@macro@RCC_APB1Periph_TIM13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM13",
    "location": {
      "column": "9",
      "line": "720",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33159@macro@RCC_APB1Periph_TIM14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_TIM14",
    "location": {
      "column": "9",
      "line": "721",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_TIM14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33388@macro@RCC_APB1Periph_WWDG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_WWDG",
    "location": {
      "column": "9",
      "line": "725",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_WWDG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33453@macro@RCC_APB1Periph_SPI2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_SPI2",
    "location": {
      "column": "9",
      "line": "726",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_SPI2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33518@macro@RCC_APB1Periph_SPI3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_SPI3",
    "location": {
      "column": "9",
      "line": "727",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_SPI3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33701@macro@RCC_APB1Periph_USART2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_USART2",
    "location": {
      "column": "9",
      "line": "731",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_USART2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33766@macro@RCC_APB1Periph_USART3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_USART3",
    "location": {
      "column": "9",
      "line": "732",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_USART3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33831@macro@RCC_APB1Periph_UART4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART4",
    "location": {
      "column": "9",
      "line": "733",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33896@macro@RCC_APB1Periph_UART5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART5",
    "location": {
      "column": "9",
      "line": "734",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@33961@macro@RCC_APB1Periph_I2C1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C1",
    "location": {
      "column": "9",
      "line": "735",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34026@macro@RCC_APB1Periph_I2C2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C2",
    "location": {
      "column": "9",
      "line": "736",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34091@macro@RCC_APB1Periph_I2C3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_I2C3",
    "location": {
      "column": "9",
      "line": "737",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_I2C3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34383@macro@RCC_APB1Periph_CAN1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_CAN1",
    "location": {
      "column": "9",
      "line": "741",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_CAN1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34448@macro@RCC_APB1Periph_CAN2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_CAN2",
    "location": {
      "column": "9",
      "line": "742",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_CAN2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34756@macro@RCC_APB1Periph_PWR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_PWR",
    "location": {
      "column": "9",
      "line": "749",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_PWR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34821@macro@RCC_APB1Periph_DAC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_DAC",
    "location": {
      "column": "9",
      "line": "750",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_DAC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34886@macro@RCC_APB1Periph_UART7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART7",
    "location": {
      "column": "9",
      "line": "751",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@34951@macro@RCC_APB1Periph_UART8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB1Periph_UART8",
    "location": {
      "column": "9",
      "line": "752",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1Periph_UART8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35016@macro@IS_RCC_APB1_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB1_PERIPH",
    "location": {
      "column": "9",
      "line": "753",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_APB1_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35186@macro@RCC_APB2Periph_TIM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM1",
    "location": {
      "column": "9",
      "line": "761",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35251@macro@RCC_APB2Periph_TIM8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM8",
    "location": {
      "column": "9",
      "line": "762",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35316@macro@RCC_APB2Periph_USART1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_USART1",
    "location": {
      "column": "9",
      "line": "763",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_USART1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35381@macro@RCC_APB2Periph_USART6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_USART6",
    "location": {
      "column": "9",
      "line": "764",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_USART6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35446@macro@RCC_APB2Periph_ADC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC",
    "location": {
      "column": "9",
      "line": "765",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35511@macro@RCC_APB2Periph_ADC1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC1",
    "location": {
      "column": "9",
      "line": "766",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35576@macro@RCC_APB2Periph_ADC2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC2",
    "location": {
      "column": "9",
      "line": "767",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35641@macro@RCC_APB2Periph_ADC3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_ADC3",
    "location": {
      "column": "9",
      "line": "768",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_ADC3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35706@macro@RCC_APB2Periph_SDIO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SDIO",
    "location": {
      "column": "9",
      "line": "769",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SDIO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35771@macro@RCC_APB2Periph_SPI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI1",
    "location": {
      "column": "9",
      "line": "770",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35836@macro@RCC_APB2Periph_SPI4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI4",
    "location": {
      "column": "9",
      "line": "771",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35901@macro@RCC_APB2Periph_SYSCFG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SYSCFG",
    "location": {
      "column": "9",
      "line": "772",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SYSCFG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@35966@macro@RCC_APB2Periph_EXTIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_EXTIT",
    "location": {
      "column": "9",
      "line": "773",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_EXTIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36031@macro@RCC_APB2Periph_TIM9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM9",
    "location": {
      "column": "9",
      "line": "774",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36096@macro@RCC_APB2Periph_TIM10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM10",
    "location": {
      "column": "9",
      "line": "775",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36161@macro@RCC_APB2Periph_TIM11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_TIM11",
    "location": {
      "column": "9",
      "line": "776",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_TIM11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36226@macro@RCC_APB2Periph_SPI5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI5",
    "location": {
      "column": "9",
      "line": "777",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36291@macro@RCC_APB2Periph_SPI6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SPI6",
    "location": {
      "column": "9",
      "line": "778",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SPI6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36356@macro@RCC_APB2Periph_SAI1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_SAI1",
    "location": {
      "column": "9",
      "line": "779",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_SAI1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@36585@macro@RCC_APB2Periph_LTDC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_LTDC",
    "location": {
      "column": "9",
      "line": "783",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_LTDC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37218@macro@RCC_APB2Periph_DFSDM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_APB2Periph_DFSDM",
    "location": {
      "column": "9",
      "line": "797",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2Periph_DFSDM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37285@macro@IS_RCC_APB2_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB2_PERIPH",
    "location": {
      "column": "9",
      "line": "799",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_APB2_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37379@macro@IS_RCC_APB2_RESET_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_APB2_RESET_PERIPH",
    "location": {
      "column": "9",
      "line": "800",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_APB2_RESET_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37564@macro@RCC_MCO1Source_HSI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_HSI",
    "location": {
      "column": "9",
      "line": "809",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_HSI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37629@macro@RCC_MCO1Source_LSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_LSE",
    "location": {
      "column": "9",
      "line": "810",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_LSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37694@macro@RCC_MCO1Source_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_HSE",
    "location": {
      "column": "9",
      "line": "811",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37759@macro@RCC_MCO1Source_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Source_PLLCLK",
    "location": {
      "column": "9",
      "line": "812",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Source_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37824@macro@RCC_MCO1Div_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_1",
    "location": {
      "column": "9",
      "line": "813",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37889@macro@RCC_MCO1Div_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_2",
    "location": {
      "column": "9",
      "line": "814",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@37954@macro@RCC_MCO1Div_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_3",
    "location": {
      "column": "9",
      "line": "815",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38019@macro@RCC_MCO1Div_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_4",
    "location": {
      "column": "9",
      "line": "816",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38084@macro@RCC_MCO1Div_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO1Div_5",
    "location": {
      "column": "9",
      "line": "817",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Div_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38149@macro@IS_RCC_MCO1SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO1SOURCE",
    "location": {
      "column": "9",
      "line": "818",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO1SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38405@macro@IS_RCC_MCO1DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO1DIV",
    "location": {
      "column": "9",
      "line": "821",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO1DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38723@macro@RCC_MCO2Source_SYSCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_SYSCLK",
    "location": {
      "column": "9",
      "line": "831",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_SYSCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38788@macro@RCC_MCO2Source_PLLI2SCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_PLLI2SCLK",
    "location": {
      "column": "9",
      "line": "832",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_PLLI2SCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38853@macro@RCC_MCO2Source_HSE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_HSE",
    "location": {
      "column": "9",
      "line": "833",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_HSE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38918@macro@RCC_MCO2Source_PLLCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Source_PLLCLK",
    "location": {
      "column": "9",
      "line": "834",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Source_PLLCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@38983@macro@RCC_MCO2Div_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_1",
    "location": {
      "column": "9",
      "line": "835",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39048@macro@RCC_MCO2Div_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_2",
    "location": {
      "column": "9",
      "line": "836",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39113@macro@RCC_MCO2Div_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_3",
    "location": {
      "column": "9",
      "line": "837",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39178@macro@RCC_MCO2Div_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_4",
    "location": {
      "column": "9",
      "line": "838",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39243@macro@RCC_MCO2Div_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_MCO2Div_5",
    "location": {
      "column": "9",
      "line": "839",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Div_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39308@macro@IS_RCC_MCO2SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO2SOURCE",
    "location": {
      "column": "9",
      "line": "840",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO2SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39572@macro@IS_RCC_MCO2DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_MCO2DIV",
    "location": {
      "column": "9",
      "line": "843",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_MCO2DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39896@macro@RCC_FLAG_HSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSIRDY",
    "location": {
      "column": "9",
      "line": "853",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_HSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@39954@macro@RCC_FLAG_HSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_HSERDY",
    "location": {
      "column": "9",
      "line": "854",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_HSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40012@macro@RCC_FLAG_PLLRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLRDY",
    "location": {
      "column": "9",
      "line": "855",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PLLRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40070@macro@RCC_FLAG_PLLI2SRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLI2SRDY",
    "location": {
      "column": "9",
      "line": "856",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PLLI2SRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40128@macro@RCC_FLAG_PLLSAIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PLLSAIRDY",
    "location": {
      "column": "9",
      "line": "857",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PLLSAIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40186@macro@RCC_FLAG_LSERDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSERDY",
    "location": {
      "column": "9",
      "line": "858",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_LSERDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40244@macro@RCC_FLAG_LSIRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LSIRDY",
    "location": {
      "column": "9",
      "line": "859",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_LSIRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40302@macro@RCC_FLAG_BORRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_BORRST",
    "location": {
      "column": "9",
      "line": "860",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_BORRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40360@macro@RCC_FLAG_PINRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PINRST",
    "location": {
      "column": "9",
      "line": "861",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PINRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40418@macro@RCC_FLAG_PORRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_PORRST",
    "location": {
      "column": "9",
      "line": "862",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_PORRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40476@macro@RCC_FLAG_SFTRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_SFTRST",
    "location": {
      "column": "9",
      "line": "863",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_SFTRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40534@macro@RCC_FLAG_IWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_IWDGRST",
    "location": {
      "column": "9",
      "line": "864",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_IWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40592@macro@RCC_FLAG_WWDGRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_WWDGRST",
    "location": {
      "column": "9",
      "line": "865",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_WWDGRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40650@macro@RCC_FLAG_LPWRRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RCC_FLAG_LPWRRST",
    "location": {
      "column": "9",
      "line": "866",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_FLAG_LPWRRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@40710@macro@IS_RCC_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_FLAG",
    "location": {
      "column": "9",
      "line": "868",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rcc.h@41369@macro@IS_RCC_CALIBRATION_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RCC_CALIBRATION_VALUE",
    "location": {
      "column": "9",
      "line": "876",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "IS_RCC_CALIBRATION_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_DeInit(void)",
    "location": {
      "column": "13",
      "line": "889",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSEConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "892",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_WaitForHSEStartUp",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RCC_WaitForHSEStartUp(void)",
    "location": {
      "column": "13",
      "line": "893",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_WaitForHSEStartUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AdjustHSICalibrationValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AdjustHSICalibrationValue(uint8_t)",
    "location": {
      "column": "13",
      "line": "894",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AdjustHSICalibrationValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HSICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "895",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "896",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSEConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "897",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "899",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLConfig(uint32_t, uint32_t, uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "906",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLI2SCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "909",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLI2SCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLI2SConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLI2SConfig(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "912",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLI2SConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAICmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLSAICmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "924",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAICmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PLLSAIConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PLLSAIConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "932",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PLLSAIConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClockSecuritySystemCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClockSecuritySystemCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "935",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClockSecuritySystemCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCO1Config(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "936",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_MCO2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_MCO2Config(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "937",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_MCO2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SYSCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SYSCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "940",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SYSCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetSYSCLKSource",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t RCC_GetSYSCLKSource(void)",
    "location": {
      "column": "13",
      "line": "941",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetSYSCLKSource",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_HCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_HCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "942",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_HCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK1Config(uint32_t)",
    "location": {
      "column": "13",
      "line": "943",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PCLK1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_PCLK2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_PCLK2Config(uint32_t)",
    "location": {
      "column": "13",
      "line": "944",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_PCLK2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetClocksFreq",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_GetClocksFreq(RCC_ClocksTypeDef *)",
    "location": {
      "column": "13",
      "line": "945",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetClocksFreq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "948",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_RTCCLKCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_RTCCLKCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "949",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_RTCCLKCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_BackupResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_BackupResetCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "950",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_BackupResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_I2SCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_I2SCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "964",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_I2SCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockACLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIBlockACLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "968",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBlockACLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIBlockBCLKConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIBlockBCLKConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "969",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIBlockBCLKConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLI2SClkDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIPLLI2SClkDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "972",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIPLLI2SClkDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_SAIPLLSAIClkDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_SAIPLLSAIClkDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "973",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_SAIPLLSAIClkDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LTDCCLKDivConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LTDCCLKDivConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "980",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LTDCCLKDivConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_TIMCLKPresConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_TIMCLKPresConfig(uint32_t)",
    "location": {
      "column": "13",
      "line": "981",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_TIMCLKPresConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "983",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "984",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "985",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "986",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "987",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "989",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "990",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "991",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "992",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphResetCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "993",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "995",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB1PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "996",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB2PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_AHB3PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_AHB3PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "997",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_AHB3PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB1PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB1PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "998",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB1PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_APB2PeriphClockLPModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_APB2PeriphClockLPModeCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "999",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_APB2PeriphClockLPModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_LSEModeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_LSEModeConfig(uint8_t)",
    "location": {
      "column": "13",
      "line": "1002",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_LSEModeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "1046",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RCC_GetFlagStatus(uint8_t)",
    "location": {
      "column": "13",
      "line": "1047",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearFlag(void)",
    "location": {
      "column": "13",
      "line": "1048",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RCC_GetITStatus(uint8_t)",
    "location": {
      "column": "13",
      "line": "1049",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RCC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RCC_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "13",
      "line": "1050",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rcc.h"
    },
    "name": "RCC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@1316@macro@__STM32F4xx_SYSCFG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_SYSCFG_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "__STM32F4xx_SYSCFG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5169@macro@EXTI_PortSourceGPIOA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOA",
    "location": {
      "column": "9",
      "line": "164",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5221@macro@EXTI_PortSourceGPIOB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOB",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5273@macro@EXTI_PortSourceGPIOC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOC",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5325@macro@EXTI_PortSourceGPIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOD",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5377@macro@EXTI_PortSourceGPIOE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOE",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5429@macro@EXTI_PortSourceGPIOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOF",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5481@macro@EXTI_PortSourceGPIOG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOG",
    "location": {
      "column": "9",
      "line": "170",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5533@macro@EXTI_PortSourceGPIOH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOH",
    "location": {
      "column": "9",
      "line": "171",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5585@macro@EXTI_PortSourceGPIOI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOI",
    "location": {
      "column": "9",
      "line": "172",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5637@macro@EXTI_PortSourceGPIOJ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOJ",
    "location": {
      "column": "9",
      "line": "173",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOJ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5689@macro@EXTI_PortSourceGPIOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PortSourceGPIOK",
    "location": {
      "column": "9",
      "line": "174",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PortSourceGPIOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@5743@macro@IS_EXTI_PORT_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_PORT_SOURCE",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "IS_EXTI_PORT_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@6807@macro@EXTI_PinSource0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource0",
    "location": {
      "column": "9",
      "line": "196",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@6859@macro@EXTI_PinSource1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource1",
    "location": {
      "column": "9",
      "line": "197",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@6911@macro@EXTI_PinSource2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource2",
    "location": {
      "column": "9",
      "line": "198",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@6963@macro@EXTI_PinSource3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource3",
    "location": {
      "column": "9",
      "line": "199",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7015@macro@EXTI_PinSource4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource4",
    "location": {
      "column": "9",
      "line": "200",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7067@macro@EXTI_PinSource5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource5",
    "location": {
      "column": "9",
      "line": "201",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7119@macro@EXTI_PinSource6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource6",
    "location": {
      "column": "9",
      "line": "202",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7171@macro@EXTI_PinSource7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource7",
    "location": {
      "column": "9",
      "line": "203",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7223@macro@EXTI_PinSource8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource8",
    "location": {
      "column": "9",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7275@macro@EXTI_PinSource9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource9",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7327@macro@EXTI_PinSource10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource10",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7379@macro@EXTI_PinSource11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource11",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7431@macro@EXTI_PinSource12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource12",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7483@macro@EXTI_PinSource13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource13",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7535@macro@EXTI_PinSource14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource14",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7587@macro@EXTI_PinSource15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_PinSource15",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "EXTI_PinSource15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@7639@macro@IS_EXTI_PIN_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_PIN_SOURCE",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "IS_EXTI_PIN_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@8981@macro@SYSCFG_MemoryRemap_Flash",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_Flash",
    "location": {
      "column": "9",
      "line": "236",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_Flash",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@9037@macro@SYSCFG_MemoryRemap_SystemFlash",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_SystemFlash",
    "location": {
      "column": "9",
      "line": "237",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_SystemFlash",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@9093@macro@SYSCFG_MemoryRemap_SRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_SRAM",
    "location": {
      "column": "9",
      "line": "238",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_SRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@9149@macro@SYSCFG_MemoryRemap_SDRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_SDRAM",
    "location": {
      "column": "9",
      "line": "239",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_SDRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@9289@macro@SYSCFG_MemoryRemap_FSMC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_MemoryRemap_FSMC",
    "location": {
      "column": "9",
      "line": "242",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemap_FSMC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@9826@macro@IS_SYSCFG_MEMORY_REMAP_CONFING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSCFG_MEMORY_REMAP_CONFING",
    "location": {
      "column": "9",
      "line": "254",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "IS_SYSCFG_MEMORY_REMAP_CONFING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@12340@macro@SYSCFG_ETH_MediaInterface_MII",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_ETH_MediaInterface_MII",
    "location": {
      "column": "9",
      "line": "297",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_ETH_MediaInterface_MII",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@12405@macro@SYSCFG_ETH_MediaInterface_RMII",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SYSCFG_ETH_MediaInterface_RMII",
    "location": {
      "column": "9",
      "line": "298",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_ETH_MediaInterface_RMII",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_syscfg.h@12472@macro@IS_SYSCFG_ETH_MEDIA_INTERFACE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSCFG_ETH_MEDIA_INTERFACE",
    "location": {
      "column": "9",
      "line": "300",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "IS_SYSCFG_ETH_MEDIA_INTERFACE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_DeInit(void)",
    "location": {
      "column": "12",
      "line": "313",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_MemoryRemapConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_MemoryRemapConfig(uint8_t)",
    "location": {
      "column": "12",
      "line": "314",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_MemoryRemapConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_MemorySwappingBank",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_MemorySwappingBank(FunctionalState)",
    "location": {
      "column": "12",
      "line": "315",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_MemorySwappingBank",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_EXTILineConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_EXTILineConfig(uint8_t, uint8_t)",
    "location": {
      "column": "12",
      "line": "316",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_EXTILineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_ETH_MediaInterfaceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_ETH_MediaInterfaceConfig(uint32_t)",
    "location": {
      "column": "12",
      "line": "317",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_ETH_MediaInterfaceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_CompensationCellCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SYSCFG_CompensationCellCmd(FunctionalState)",
    "location": {
      "column": "12",
      "line": "318",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_CompensationCellCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SYSCFG_GetCompensationCellStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SYSCFG_GetCompensationCellStatus(void)",
    "location": {
      "column": "12",
      "line": "319",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_syscfg.h"
    },
    "name": "SYSCFG_GetCompensationCellStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@1320@macro@__STM32F4xx_USART_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_USART_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "__STM32F4xx_USART_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_BaudRate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_BaudRate",
        "location": {
          "column": "12",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_BaudRate",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_54_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_WordLength",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_WordLength",
        "location": {
          "column": "12",
          "line": "62",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_WordLength",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_54_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_StopBits",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_StopBits",
        "location": {
          "column": "12",
          "line": "65",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_StopBits",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_54_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_Parity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_Parity",
        "location": {
          "column": "12",
          "line": "68",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_Parity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_54_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_Mode",
        "location": {
          "column": "12",
          "line": "75",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_54_9"
      },
      {
        "ID": "c:@SA@USART_InitTypeDef@FI@USART_HardwareFlowControl",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_HardwareFlowControl",
        "location": {
          "column": "12",
          "line": "78",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_HardwareFlowControl",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_54_9"
      },
      {
        "ID": "c:stm32f4xx_usart.h@T@USART_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_InitTypeDef",
        "location": {
          "column": "3",
          "line": "81",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_54_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@USART_ClockInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "87",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "members": [
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_Clock",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_Clock",
        "location": {
          "column": "12",
          "line": "90",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_Clock",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_87_9"
      },
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_CPOL",
        "location": {
          "column": "12",
          "line": "93",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_87_9"
      },
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_CPHA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_CPHA",
        "location": {
          "column": "12",
          "line": "96",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_CPHA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_87_9"
      },
      {
        "ID": "c:@SA@USART_ClockInitTypeDef@FI@USART_LastBit",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "USART_LastBit",
        "location": {
          "column": "12",
          "line": "99",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_LastBit",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_87_9"
      },
      {
        "ID": "c:stm32f4xx_usart.h@T@USART_ClockInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct USART_ClockInitTypeDef",
        "location": {
          "column": "3",
          "line": "102",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
        },
        "name": "USART_ClockInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_usart_h_87_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@4965@macro@IS_USART_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "110",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@5604@macro@IS_USART_1236_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_1236_PERIPH",
    "location": {
      "column": "9",
      "line": "121",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_1236_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@5915@macro@USART_WordLength_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WordLength_8b",
    "location": {
      "column": "9",
      "line": "130",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_WordLength_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@5980@macro@USART_WordLength_9b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WordLength_9b",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_WordLength_9b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@6083@macro@IS_USART_WORD_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_WORD_LENGTH",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_WORD_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@6308@macro@USART_StopBits_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_1",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_StopBits_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@6373@macro@USART_StopBits_0_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_0_5",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_StopBits_0_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@6438@macro@USART_StopBits_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_2",
    "location": {
      "column": "9",
      "line": "145",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_StopBits_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@6503@macro@USART_StopBits_1_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_StopBits_1_5",
    "location": {
      "column": "9",
      "line": "146",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_StopBits_1_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@6568@macro@IS_USART_STOPBITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_STOPBITS",
    "location": {
      "column": "9",
      "line": "147",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_STOPBITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@6942@macro@USART_Parity_No",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Parity_No",
    "location": {
      "column": "9",
      "line": "159",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Parity_No",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7007@macro@USART_Parity_Even",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Parity_Even",
    "location": {
      "column": "9",
      "line": "160",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Parity_Even",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7072@macro@USART_Parity_Odd",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Parity_Odd",
    "location": {
      "column": "9",
      "line": "161",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Parity_Odd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7138@macro@IS_USART_PARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_PARITY",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_PARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7412@macro@USART_Mode_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Mode_Rx",
    "location": {
      "column": "9",
      "line": "173",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Mode_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7477@macro@USART_Mode_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Mode_Tx",
    "location": {
      "column": "9",
      "line": "174",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Mode_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7542@macro@IS_USART_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_MODE",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7722@macro@USART_HardwareFlowControl_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_None",
    "location": {
      "column": "9",
      "line": "183",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_HardwareFlowControl_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7787@macro@USART_HardwareFlowControl_RTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_RTS",
    "location": {
      "column": "9",
      "line": "184",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_HardwareFlowControl_RTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7852@macro@USART_HardwareFlowControl_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_CTS",
    "location": {
      "column": "9",
      "line": "185",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_HardwareFlowControl_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7917@macro@USART_HardwareFlowControl_RTS_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_HardwareFlowControl_RTS_CTS",
    "location": {
      "column": "9",
      "line": "186",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_HardwareFlowControl_RTS_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@7982@macro@IS_USART_HARDWARE_FLOW_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_HARDWARE_FLOW_CONTROL",
    "location": {
      "column": "9",
      "line": "187",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_HARDWARE_FLOW_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@8426@macro@USART_Clock_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Clock_Disable",
    "location": {
      "column": "9",
      "line": "199",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Clock_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@8491@macro@USART_Clock_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_Clock_Enable",
    "location": {
      "column": "9",
      "line": "200",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Clock_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@8556@macro@IS_USART_CLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CLOCK",
    "location": {
      "column": "9",
      "line": "201",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_CLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@8768@macro@USART_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPOL_Low",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@8833@macro@USART_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPOL_High",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@8898@macro@IS_USART_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CPOL",
    "location": {
      "column": "9",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9060@macro@USART_CPHA_1Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPHA_1Edge",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_CPHA_1Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9125@macro@USART_CPHA_2Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_CPHA_2Edge",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_CPHA_2Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9190@macro@IS_USART_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CPHA",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9351@macro@USART_LastBit_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LastBit_Disable",
    "location": {
      "column": "9",
      "line": "235",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_LastBit_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9416@macro@USART_LastBit_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LastBit_Enable",
    "location": {
      "column": "9",
      "line": "236",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_LastBit_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9481@macro@IS_USART_LASTBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_LASTBIT",
    "location": {
      "column": "9",
      "line": "237",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_LASTBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9715@macro@USART_IT_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_PE",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9780@macro@USART_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_TXE",
    "location": {
      "column": "9",
      "line": "248",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9845@macro@USART_IT_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_TC",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9910@macro@USART_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_RXNE",
    "location": {
      "column": "9",
      "line": "250",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@9975@macro@USART_IT_ORE_RX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_ORE_RX",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_ORE_RX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10102@macro@USART_IT_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_IDLE",
    "location": {
      "column": "9",
      "line": "252",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10167@macro@USART_IT_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_LBD",
    "location": {
      "column": "9",
      "line": "253",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10232@macro@USART_IT_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_CTS",
    "location": {
      "column": "9",
      "line": "254",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10297@macro@USART_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_ERR",
    "location": {
      "column": "9",
      "line": "255",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10362@macro@USART_IT_ORE_ER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_ORE_ER",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_ORE_ER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10486@macro@USART_IT_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_NE",
    "location": {
      "column": "9",
      "line": "257",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10551@macro@USART_IT_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_FE",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10661@macro@USART_IT_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IT_ORE",
    "location": {
      "column": "9",
      "line": "263",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IT_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@10760@macro@IS_USART_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "268",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@11104@macro@IS_USART_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_GET_IT",
    "location": {
      "column": "9",
      "line": "272",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@11608@macro@IS_USART_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "278",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@11848@macro@USART_DMAReq_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DMAReq_Tx",
    "location": {
      "column": "9",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_DMAReq_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@11913@macro@USART_DMAReq_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_DMAReq_Rx",
    "location": {
      "column": "9",
      "line": "289",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_DMAReq_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@11978@macro@IS_USART_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_DMAREQ",
    "location": {
      "column": "9",
      "line": "290",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@12161@macro@USART_WakeUp_IdleLine",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WakeUp_IdleLine",
    "location": {
      "column": "9",
      "line": "300",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_WakeUp_IdleLine",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@12226@macro@USART_WakeUp_AddressMark",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_WakeUp_AddressMark",
    "location": {
      "column": "9",
      "line": "301",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_WakeUp_AddressMark",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@12291@macro@IS_USART_WAKEUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_WAKEUP",
    "location": {
      "column": "9",
      "line": "302",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_WAKEUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@12528@macro@USART_LINBreakDetectLength_10b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LINBreakDetectLength_10b",
    "location": {
      "column": "9",
      "line": "312",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_LINBreakDetectLength_10b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@12592@macro@USART_LINBreakDetectLength_11b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_LINBreakDetectLength_11b",
    "location": {
      "column": "9",
      "line": "313",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_LINBreakDetectLength_11b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@12656@macro@IS_USART_LIN_BREAK_DETECT_LENGTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_LIN_BREAK_DETECT_LENGTH",
    "location": {
      "column": "9",
      "line": "314",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_LIN_BREAK_DETECT_LENGTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@12944@macro@USART_IrDAMode_LowPower",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IrDAMode_LowPower",
    "location": {
      "column": "9",
      "line": "325",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IrDAMode_LowPower",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13009@macro@USART_IrDAMode_Normal",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_IrDAMode_Normal",
    "location": {
      "column": "9",
      "line": "326",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IrDAMode_Normal",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13074@macro@IS_USART_IRDA_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_IRDA_MODE",
    "location": {
      "column": "9",
      "line": "327",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_IRDA_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13286@macro@USART_FLAG_CTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_CTS",
    "location": {
      "column": "9",
      "line": "337",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_CTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13351@macro@USART_FLAG_LBD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_LBD",
    "location": {
      "column": "9",
      "line": "338",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_LBD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13416@macro@USART_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "339",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13481@macro@USART_FLAG_TC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_TC",
    "location": {
      "column": "9",
      "line": "340",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_TC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13546@macro@USART_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "341",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13611@macro@USART_FLAG_IDLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_IDLE",
    "location": {
      "column": "9",
      "line": "342",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_IDLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13676@macro@USART_FLAG_ORE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_ORE",
    "location": {
      "column": "9",
      "line": "343",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_ORE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13741@macro@USART_FLAG_NE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_NE",
    "location": {
      "column": "9",
      "line": "344",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_NE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13806@macro@USART_FLAG_FE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_FE",
    "location": {
      "column": "9",
      "line": "345",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_FE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13871@macro@USART_FLAG_PE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "USART_FLAG_PE",
    "location": {
      "column": "9",
      "line": "346",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_FLAG_PE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@13936@macro@IS_USART_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_FLAG",
    "location": {
      "column": "9",
      "line": "347",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@14422@macro@IS_USART_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "353",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@14529@macro@IS_USART_BAUDRATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_BAUDRATE",
    "location": {
      "column": "9",
      "line": "355",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_BAUDRATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@14611@macro@IS_USART_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_ADDRESS",
    "location": {
      "column": "9",
      "line": "356",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_usart.h@14665@macro@IS_USART_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_USART_DATA",
    "location": {
      "column": "9",
      "line": "357",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "IS_USART_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_DeInit(USART_TypeDef *)",
    "location": {
      "column": "6",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_Init(USART_TypeDef *, USART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "374",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_StructInit(USART_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "375",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClockInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClockInit(USART_TypeDef *, USART_ClockInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "376",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_ClockInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClockStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClockStructInit(USART_ClockInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "377",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_ClockStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_Cmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "378",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SetPrescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SetPrescaler(USART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "379",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_SetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_OverSampling8Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_OverSampling8Cmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "380",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_OverSampling8Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_OneBitMethodCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_OneBitMethodCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "381",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_OneBitMethodCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SendData(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "384",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t USART_ReceiveData(USART_TypeDef *)",
    "location": {
      "column": "10",
      "line": "385",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SetAddress",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SetAddress(USART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "388",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_SetAddress",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_WakeUpConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_WakeUpConfig(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "389",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_WakeUpConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ReceiverWakeUpCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ReceiverWakeUpCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "390",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_ReceiverWakeUpCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_LINBreakDetectLengthConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_LINBreakDetectLengthConfig(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "393",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_LINBreakDetectLengthConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_LINCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_LINCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "394",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_LINCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SendBreak",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SendBreak(USART_TypeDef *)",
    "location": {
      "column": "6",
      "line": "395",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_SendBreak",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_HalfDuplexCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_HalfDuplexCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "398",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_HalfDuplexCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SmartCardCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SmartCardCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "401",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_SmartCardCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SmartCardNACKCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SmartCardNACKCmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "402",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_SmartCardNACKCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_SetGuardTime",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_SetGuardTime(USART_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "403",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_SetGuardTime",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_IrDAConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_IrDAConfig(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "406",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IrDAConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_IrDACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_IrDACmd(USART_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "407",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_IrDACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_DMACmd(USART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "410",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ITConfig(USART_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "413",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus USART_GetFlagStatus(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "414",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClearFlag(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "415",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus USART_GetITStatus(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "10",
      "line": "416",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@USART_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void USART_ClearITPendingBit(USART_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "417",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_usart.h"
    },
    "name": "USART_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@1307@macro@__STM32F4xx_DAC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_DAC_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "__STM32F4xx_DAC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DAC_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "members": [
      {
        "ID": "c:@SA@DAC_InitTypeDef@FI@DAC_Trigger",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAC_Trigger",
        "location": {
          "column": "12",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
        },
        "name": "DAC_Trigger",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dac_h_54_9"
      },
      {
        "ID": "c:@SA@DAC_InitTypeDef@FI@DAC_WaveGeneration",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAC_WaveGeneration",
        "location": {
          "column": "12",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
        },
        "name": "DAC_WaveGeneration",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dac_h_54_9"
      },
      {
        "ID": "c:@SA@DAC_InitTypeDef@FI@DAC_LFSRUnmask_TriangleAmplitude",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAC_LFSRUnmask_TriangleAmplitude",
        "location": {
          "column": "12",
          "line": "63",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
        },
        "name": "DAC_LFSRUnmask_TriangleAmplitude",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dac_h_54_9"
      },
      {
        "ID": "c:@SA@DAC_InitTypeDef@FI@DAC_OutputBuffer",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DAC_OutputBuffer",
        "location": {
          "column": "12",
          "line": "67",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
        },
        "name": "DAC_OutputBuffer",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dac_h_54_9"
      },
      {
        "ID": "c:stm32f4xx_dac.h@T@DAC_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DAC_InitTypeDef",
        "location": {
          "column": "2",
          "line": "69",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
        },
        "name": "DAC_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dac_h_54_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@3090@macro@DAC_Trigger_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_None",
    "location": {
      "column": "9",
      "line": "81",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@3338@macro@DAC_Trigger_T2_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_T2_TRGO",
    "location": {
      "column": "9",
      "line": "83",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_T2_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@3479@macro@DAC_Trigger_T4_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_T4_TRGO",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_T4_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@3620@macro@DAC_Trigger_T5_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_T5_TRGO",
    "location": {
      "column": "9",
      "line": "85",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_T5_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@3761@macro@DAC_Trigger_T6_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_T6_TRGO",
    "location": {
      "column": "9",
      "line": "86",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_T6_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@3902@macro@DAC_Trigger_T7_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_T7_TRGO",
    "location": {
      "column": "9",
      "line": "87",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_T7_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@4043@macro@DAC_Trigger_T8_TRGO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_T8_TRGO",
    "location": {
      "column": "9",
      "line": "88",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_T8_TRGO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@4257@macro@DAC_Trigger_Ext_IT9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_Ext_IT9",
    "location": {
      "column": "9",
      "line": "90",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_Ext_IT9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@4405@macro@DAC_Trigger_Software",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Trigger_Software",
    "location": {
      "column": "9",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Trigger_Software",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@4537@macro@IS_DAC_TRIGGER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_TRIGGER",
    "location": {
      "column": "9",
      "line": "93",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_TRIGGER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@5272@macro@DAC_WaveGeneration_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_WaveGeneration_None",
    "location": {
      "column": "9",
      "line": "111",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_WaveGeneration_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@5339@macro@DAC_WaveGeneration_Noise",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_WaveGeneration_Noise",
    "location": {
      "column": "9",
      "line": "112",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_WaveGeneration_Noise",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@5406@macro@DAC_WaveGeneration_Triangle",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_WaveGeneration_Triangle",
    "location": {
      "column": "9",
      "line": "113",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_WaveGeneration_Triangle",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@5473@macro@IS_DAC_GENERATE_WAVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_GENERATE_WAVE",
    "location": {
      "column": "9",
      "line": "114",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_GENERATE_WAVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@5793@macro@DAC_LFSRUnmask_Bit0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bit0",
    "location": {
      "column": "9",
      "line": "125",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bit0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@5923@macro@DAC_LFSRUnmask_Bits1_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits1_0",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits1_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6057@macro@DAC_LFSRUnmask_Bits2_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits2_0",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits2_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6191@macro@DAC_LFSRUnmask_Bits3_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits3_0",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits3_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6325@macro@DAC_LFSRUnmask_Bits4_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits4_0",
    "location": {
      "column": "9",
      "line": "129",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits4_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6459@macro@DAC_LFSRUnmask_Bits5_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits5_0",
    "location": {
      "column": "9",
      "line": "130",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits5_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6593@macro@DAC_LFSRUnmask_Bits6_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits6_0",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits6_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6727@macro@DAC_LFSRUnmask_Bits7_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits7_0",
    "location": {
      "column": "9",
      "line": "132",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits7_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6861@macro@DAC_LFSRUnmask_Bits8_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits8_0",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits8_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@6995@macro@DAC_LFSRUnmask_Bits9_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits9_0",
    "location": {
      "column": "9",
      "line": "134",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits9_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7129@macro@DAC_LFSRUnmask_Bits10_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits10_0",
    "location": {
      "column": "9",
      "line": "135",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits10_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7264@macro@DAC_LFSRUnmask_Bits11_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_LFSRUnmask_Bits11_0",
    "location": {
      "column": "9",
      "line": "136",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_LFSRUnmask_Bits11_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7399@macro@DAC_TriangleAmplitude_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_1",
    "location": {
      "column": "9",
      "line": "137",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7509@macro@DAC_TriangleAmplitude_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_3",
    "location": {
      "column": "9",
      "line": "138",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7619@macro@DAC_TriangleAmplitude_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_7",
    "location": {
      "column": "9",
      "line": "139",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7729@macro@DAC_TriangleAmplitude_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_15",
    "location": {
      "column": "9",
      "line": "140",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7840@macro@DAC_TriangleAmplitude_31",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_31",
    "location": {
      "column": "9",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_31",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@7951@macro@DAC_TriangleAmplitude_63",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_63",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_63",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@8062@macro@DAC_TriangleAmplitude_127",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_127",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_127",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@8174@macro@DAC_TriangleAmplitude_255",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_255",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_255",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@8286@macro@DAC_TriangleAmplitude_511",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_511",
    "location": {
      "column": "9",
      "line": "145",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_511",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@8398@macro@DAC_TriangleAmplitude_1023",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_1023",
    "location": {
      "column": "9",
      "line": "146",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_1023",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@8511@macro@DAC_TriangleAmplitude_2047",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_2047",
    "location": {
      "column": "9",
      "line": "147",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_2047",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@8624@macro@DAC_TriangleAmplitude_4095",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_TriangleAmplitude_4095",
    "location": {
      "column": "9",
      "line": "148",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_TriangleAmplitude_4095",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@8739@macro@IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE",
    "location": {
      "column": "9",
      "line": "150",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11139@macro@DAC_OutputBuffer_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_OutputBuffer_Enable",
    "location": {
      "column": "9",
      "line": "182",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_OutputBuffer_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11206@macro@DAC_OutputBuffer_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_OutputBuffer_Disable",
    "location": {
      "column": "9",
      "line": "183",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_OutputBuffer_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11273@macro@IS_DAC_OUTPUT_BUFFER_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_OUTPUT_BUFFER_STATE",
    "location": {
      "column": "9",
      "line": "184",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_OUTPUT_BUFFER_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11517@macro@DAC_Channel_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Channel_1",
    "location": {
      "column": "9",
      "line": "194",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Channel_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11584@macro@DAC_Channel_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Channel_2",
    "location": {
      "column": "9",
      "line": "195",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Channel_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11651@macro@IS_DAC_CHANNEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_CHANNEL",
    "location": {
      "column": "9",
      "line": "196",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_CHANNEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11856@macro@DAC_Align_12b_R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Align_12b_R",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Align_12b_R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11923@macro@DAC_Align_12b_L",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Align_12b_L",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Align_12b_L",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@11990@macro@DAC_Align_8b_R",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Align_8b_R",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Align_8b_R",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12057@macro@IS_DAC_ALIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_ALIGN",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_ALIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12317@macro@DAC_Wave_Noise",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Wave_Noise",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Wave_Noise",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12384@macro@DAC_Wave_Triangle",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_Wave_Triangle",
    "location": {
      "column": "9",
      "line": "221",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Wave_Triangle",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12451@macro@IS_DAC_WAVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_WAVE",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_WAVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12632@macro@IS_DAC_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_DATA",
    "location": {
      "column": "9",
      "line": "232",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12761@macro@DAC_IT_DMAUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_IT_DMAUDR",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_IT_DMAUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12830@macro@IS_DAC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_IT",
    "location": {
      "column": "9",
      "line": "241",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@12960@macro@DAC_FLAG_DMAUDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DAC_FLAG_DMAUDR",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_FLAG_DMAUDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dac.h@13029@macro@IS_DAC_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DAC_FLAG",
    "location": {
      "column": "9",
      "line": "252",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "IS_DAC_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_DeInit(void)",
    "location": {
      "column": "6",
      "line": "266",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_Init(uint32_t, DAC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_StructInit(DAC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_Cmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "271",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_SoftwareTriggerCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_SoftwareTriggerCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "272",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_SoftwareTriggerCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_DualSoftwareTriggerCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_DualSoftwareTriggerCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "273",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_DualSoftwareTriggerCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_WaveGenerationCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_WaveGenerationCmd(uint32_t, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "274",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_WaveGenerationCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_SetChannel1Data",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_SetChannel1Data(uint32_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "275",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_SetChannel1Data",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_SetChannel2Data",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_SetChannel2Data(uint32_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "276",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_SetChannel2Data",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_SetDualChannelData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_SetDualChannelData(uint32_t, uint16_t, uint16_t)",
    "location": {
      "column": "6",
      "line": "277",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_SetDualChannelData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_GetDataOutputValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t DAC_GetDataOutputValue(uint32_t)",
    "location": {
      "column": "10",
      "line": "278",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_GetDataOutputValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_DMACmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "281",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_ITConfig(uint32_t, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus DAC_GetFlagStatus(uint32_t, uint32_t)",
    "location": {
      "column": "12",
      "line": "285",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_ClearFlag(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "286",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus DAC_GetITStatus(uint32_t, uint32_t)",
    "location": {
      "column": "10",
      "line": "287",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DAC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DAC_ClearITPendingBit(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dac.h"
    },
    "name": "DAC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@790@macro@__CMSIS_IAR_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CMSIS_IAR_H__",
    "location": {
      "column": "9",
      "line": "20",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__CMSIS_IAR_H__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1295@macro@__IAR_FT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_FT",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__IAR_FT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1370@macro@__ALIGNED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ALIGNED",
    "location": {
      "column": "11",
      "line": "40",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ALIGNED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@1993@macro@__ARM_ARCH_7EM__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ARM_ARCH_7EM__",
    "location": {
      "column": "17",
      "line": "57",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ARM_ARCH_7EM__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2337@macro@__IAR_M0_FAMILY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__IAR_M0_FAMILY",
    "location": {
      "column": "11",
      "line": "71",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__IAR_M0_FAMILY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2492@macro@__NO_RETURN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_RETURN",
    "location": {
      "column": "11",
      "line": "84",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__NO_RETURN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2567@macro@__PACKED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED",
    "location": {
      "column": "11",
      "line": "88",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PACKED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2656@macro@__PACKED_STRUCT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_STRUCT",
    "location": {
      "column": "11",
      "line": "92",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PACKED_STRUCT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2758@macro@__PACKED_UNION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PACKED_UNION",
    "location": {
      "column": "11",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PACKED_UNION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@2854@macro@__RESTRICT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RESTRICT",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__RESTRICT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __iar_uint16_read(const void *)",
    "location": {
      "column": "21",
      "line": "110",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint16_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3177@macro@__UNALIGNED_UINT16_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_READ",
    "location": {
      "column": "11",
      "line": "114",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT16_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint16_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint16_write(const void *, uint16_t)",
    "location": {
      "column": "17",
      "line": "121",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint16_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3471@macro@__UNALIGNED_UINT16_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT16_WRITE",
    "location": {
      "column": "11",
      "line": "125",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT16_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_read",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __iar_uint32_read(const void *)",
    "location": {
      "column": "21",
      "line": "131",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint32_read",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@3762@macro@__UNALIGNED_UINT32_READ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_READ",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32_READ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__iar_uint32_write",
    "What": "Function",
    "defdec": "Def",
    "display": "void __iar_uint32_write(const void *, uint32_t)",
    "location": {
      "column": "17",
      "line": "141",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__iar_uint32_write",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4055@macro@__UNALIGNED_UINT32_WRITE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32_WRITE",
    "location": {
      "column": "11",
      "line": "145",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32_WRITE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@S@__iar_u32",
    "What": "Struct",
    "defdec": "Def",
    "display": "__iar_u32",
    "location": {
      "column": "20",
      "line": "151",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "members": [
      {
        "ID": "c:@S@__iar_u32@FI@v",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "v",
        "location": {
          "column": "41",
          "line": "151",
          "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
        },
        "name": "v",
        "origin": "user_include",
        "scope": "__iar_u32"
      }
    ],
    "name": "__iar_u32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4306@macro@__UNALIGNED_UINT32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UNALIGNED_UINT32",
    "location": {
      "column": "11",
      "line": "153",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UNALIGNED_UINT32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4398@macro@__USED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USED",
    "location": {
      "column": "11",
      "line": "157",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4753@macro@__disable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_fault_irq",
    "location": {
      "column": "9",
      "line": "183",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__disable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4807@macro@__disable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__disable_irq",
    "location": {
      "column": "9",
      "line": "184",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__disable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4867@macro@__enable_fault_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_fault_irq",
    "location": {
      "column": "9",
      "line": "185",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__enable_fault_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4920@macro@__enable_irq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__enable_irq",
    "location": {
      "column": "9",
      "line": "186",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__enable_irq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@4979@macro@__arm_rsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_rsr",
    "location": {
      "column": "9",
      "line": "187",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__arm_rsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5022@macro@__arm_wsr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__arm_wsr",
    "location": {
      "column": "9",
      "line": "188",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__arm_wsr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5067@macro@__get_APSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_APSR",
    "location": {
      "column": "9",
      "line": "191",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_APSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5123@macro@__get_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_BASEPRI",
    "location": {
      "column": "9",
      "line": "192",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5182@macro@__get_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_CONTROL",
    "location": {
      "column": "9",
      "line": "193",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5241@macro@__get_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FAULTMASK",
    "location": {
      "column": "9",
      "line": "194",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5323@macro@__get_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_FPSCR",
    "location": {
      "column": "11",
      "line": "197",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5434@macro@__get_IPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_IPSR",
    "location": {
      "column": "9",
      "line": "202",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_IPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5490@macro@__get_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSP",
    "location": {
      "column": "9",
      "line": "203",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5545@macro@__get_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_MSPLIM",
    "location": {
      "column": "9",
      "line": "204",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5603@macro@__get_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PRIMASK",
    "location": {
      "column": "9",
      "line": "205",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5662@macro@__get_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSP",
    "location": {
      "column": "9",
      "line": "206",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5717@macro@__get_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_PSPLIM",
    "location": {
      "column": "9",
      "line": "207",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5775@macro@__get_xPSR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__get_xPSR",
    "location": {
      "column": "9",
      "line": "208",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__get_xPSR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5832@macro@__set_BASEPRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI",
    "location": {
      "column": "9",
      "line": "210",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_BASEPRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5900@macro@__set_BASEPRI_MAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_BASEPRI_MAX",
    "location": {
      "column": "9",
      "line": "211",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_BASEPRI_MAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@5972@macro@__set_CONTROL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_CONTROL",
    "location": {
      "column": "9",
      "line": "212",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_CONTROL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6040@macro@__set_FAULTMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FAULTMASK",
    "location": {
      "column": "9",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_FAULTMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6110@macro@__set_FPSCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_FPSCR",
    "location": {
      "column": "9",
      "line": "214",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_FPSCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6176@macro@__set_MSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSP",
    "location": {
      "column": "9",
      "line": "215",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_MSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6240@macro@__set_MSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_MSPLIM",
    "location": {
      "column": "9",
      "line": "216",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_MSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6307@macro@__set_PRIMASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PRIMASK",
    "location": {
      "column": "9",
      "line": "217",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_PRIMASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6375@macro@__set_PSP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSP",
    "location": {
      "column": "9",
      "line": "218",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_PSP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6439@macro@__set_PSPLIM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__set_PSPLIM",
    "location": {
      "column": "9",
      "line": "219",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__set_PSPLIM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6507@macro@__TZ_get_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_CONTROL_NS",
    "location": {
      "column": "9",
      "line": "221",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6569@macro@__TZ_set_CONTROL_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_CONTROL_NS",
    "location": {
      "column": "9",
      "line": "222",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_CONTROL_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6640@macro@__TZ_get_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSP_NS",
    "location": {
      "column": "9",
      "line": "223",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6698@macro@__TZ_set_PSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSP_NS",
    "location": {
      "column": "9",
      "line": "224",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_PSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6765@macro@__TZ_get_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSP_NS",
    "location": {
      "column": "9",
      "line": "225",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6823@macro@__TZ_set_MSP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSP_NS",
    "location": {
      "column": "9",
      "line": "226",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_MSP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6890@macro@__TZ_get_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_SP_NS",
    "location": {
      "column": "9",
      "line": "227",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@6947@macro@__TZ_set_SP_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_SP_NS",
    "location": {
      "column": "9",
      "line": "228",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_SP_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7013@macro@__TZ_get_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PRIMASK_NS",
    "location": {
      "column": "9",
      "line": "229",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7075@macro@__TZ_set_PRIMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PRIMASK_NS",
    "location": {
      "column": "9",
      "line": "230",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_PRIMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7146@macro@__TZ_get_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_BASEPRI_NS",
    "location": {
      "column": "9",
      "line": "231",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7208@macro@__TZ_set_BASEPRI_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_BASEPRI_NS",
    "location": {
      "column": "9",
      "line": "232",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_BASEPRI_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7279@macro@__TZ_get_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_FAULTMASK_NS",
    "location": {
      "column": "9",
      "line": "233",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7343@macro@__TZ_set_FAULTMASK_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_FAULTMASK_NS",
    "location": {
      "column": "9",
      "line": "234",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_FAULTMASK_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7416@macro@__TZ_get_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_PSPLIM_NS",
    "location": {
      "column": "9",
      "line": "235",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7477@macro@__TZ_set_PSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_PSPLIM_NS",
    "location": {
      "column": "9",
      "line": "236",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_PSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7547@macro@__TZ_get_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_get_MSPLIM_NS",
    "location": {
      "column": "9",
      "line": "237",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_get_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7608@macro@__TZ_set_MSPLIM_NS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__TZ_set_MSPLIM_NS",
    "location": {
      "column": "9",
      "line": "238",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__TZ_set_MSPLIM_NS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7679@macro@__NOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NOP",
    "location": {
      "column": "9",
      "line": "240",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__NOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7724@macro@__CLREX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CLREX",
    "location": {
      "column": "9",
      "line": "242",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__CLREX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__CLZ",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __CLZ(uint32_t)",
    "location": {
      "column": "20",
      "line": "245",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__CLZ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7867@macro@__DMB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DMB",
    "location": {
      "column": "9",
      "line": "250",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__DMB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7901@macro@__DSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__DSB",
    "location": {
      "column": "9",
      "line": "251",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__DSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7935@macro@__ISB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ISB",
    "location": {
      "column": "9",
      "line": "252",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ISB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@7970@macro@__LDREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXB",
    "location": {
      "column": "9",
      "line": "254",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8009@macro@__LDREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXH",
    "location": {
      "column": "9",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8048@macro@__LDREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__LDREXW",
    "location": {
      "column": "9",
      "line": "256",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8087@macro@__RBIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RBIT",
    "location": {
      "column": "9",
      "line": "258",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__RBIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8124@macro@__REV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV",
    "location": {
      "column": "9",
      "line": "259",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__REV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8160@macro@__REV16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__REV16",
    "location": {
      "column": "9",
      "line": "260",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__REV16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__REVSH",
    "What": "Function",
    "defdec": "Def",
    "display": "int32_t __REVSH(int32_t)",
    "location": {
      "column": "18",
      "line": "262",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__REVSH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8286@macro@__ROR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__ROR",
    "location": {
      "column": "9",
      "line": "266",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__ROR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8322@macro@__RRX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__RRX",
    "location": {
      "column": "9",
      "line": "267",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__RRX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8359@macro@__SEV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEV",
    "location": {
      "column": "9",
      "line": "269",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SEV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8419@macro@__SSAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT",
    "location": {
      "column": "11",
      "line": "272",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8464@macro@__STREXB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXB",
    "location": {
      "column": "9",
      "line": "275",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STREXB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8503@macro@__STREXH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXH",
    "location": {
      "column": "9",
      "line": "276",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STREXH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8542@macro@__STREXW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STREXW",
    "location": {
      "column": "9",
      "line": "277",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STREXW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8604@macro@__USAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT",
    "location": {
      "column": "11",
      "line": "280",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8649@macro@__WFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFE",
    "location": {
      "column": "9",
      "line": "283",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__WFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8685@macro@__WFI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WFI",
    "location": {
      "column": "9",
      "line": "284",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__WFI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8742@macro@__SADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD8",
    "location": {
      "column": "11",
      "line": "287",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8782@macro@__QADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD8",
    "location": {
      "column": "11",
      "line": "288",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8822@macro@__SHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD8",
    "location": {
      "column": "11",
      "line": "289",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8863@macro@__UADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD8",
    "location": {
      "column": "11",
      "line": "290",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8903@macro@__UQADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD8",
    "location": {
      "column": "11",
      "line": "291",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8944@macro@__UHADD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD8",
    "location": {
      "column": "11",
      "line": "292",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHADD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@8985@macro@__SSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB8",
    "location": {
      "column": "11",
      "line": "293",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9025@macro@__QSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB8",
    "location": {
      "column": "11",
      "line": "294",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9065@macro@__SHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB8",
    "location": {
      "column": "11",
      "line": "295",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9106@macro@__USUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB8",
    "location": {
      "column": "11",
      "line": "296",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9146@macro@__UQSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB8",
    "location": {
      "column": "11",
      "line": "297",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9187@macro@__UHSUB8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB8",
    "location": {
      "column": "11",
      "line": "298",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHSUB8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9228@macro@__SADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SADD16",
    "location": {
      "column": "11",
      "line": "299",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9269@macro@__QADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD16",
    "location": {
      "column": "11",
      "line": "300",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9310@macro@__SHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHADD16",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9352@macro@__UADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UADD16",
    "location": {
      "column": "11",
      "line": "302",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9393@macro@__UQADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQADD16",
    "location": {
      "column": "11",
      "line": "303",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9435@macro@__UHADD16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHADD16",
    "location": {
      "column": "11",
      "line": "304",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHADD16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9477@macro@__SSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSUB16",
    "location": {
      "column": "11",
      "line": "305",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9518@macro@__QSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB16",
    "location": {
      "column": "11",
      "line": "306",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9559@macro@__SHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSUB16",
    "location": {
      "column": "11",
      "line": "307",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9601@macro@__USUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USUB16",
    "location": {
      "column": "11",
      "line": "308",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9642@macro@__UQSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSUB16",
    "location": {
      "column": "11",
      "line": "309",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9684@macro@__UHSUB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSUB16",
    "location": {
      "column": "11",
      "line": "310",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHSUB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9726@macro@__SASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SASX",
    "location": {
      "column": "11",
      "line": "311",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9765@macro@__QASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QASX",
    "location": {
      "column": "11",
      "line": "312",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9804@macro@__SHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHASX",
    "location": {
      "column": "11",
      "line": "313",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9844@macro@__UASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UASX",
    "location": {
      "column": "11",
      "line": "314",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9883@macro@__UQASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQASX",
    "location": {
      "column": "11",
      "line": "315",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9923@macro@__UHASX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHASX",
    "location": {
      "column": "11",
      "line": "316",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHASX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@9963@macro@__SSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAX",
    "location": {
      "column": "11",
      "line": "317",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10002@macro@__QSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSAX",
    "location": {
      "column": "11",
      "line": "318",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10041@macro@__SHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SHSAX",
    "location": {
      "column": "11",
      "line": "319",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10081@macro@__USAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAX",
    "location": {
      "column": "11",
      "line": "320",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10120@macro@__UQSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UQSAX",
    "location": {
      "column": "11",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UQSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10160@macro@__UHSAX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UHSAX",
    "location": {
      "column": "11",
      "line": "322",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UHSAX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10200@macro@__USAD8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAD8",
    "location": {
      "column": "11",
      "line": "323",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAD8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10240@macro@__USADA8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USADA8",
    "location": {
      "column": "11",
      "line": "324",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USADA8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10281@macro@__SSAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SSAT16",
    "location": {
      "column": "11",
      "line": "325",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SSAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10322@macro@__USAT16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__USAT16",
    "location": {
      "column": "11",
      "line": "326",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__USAT16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10363@macro@__UXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTB16",
    "location": {
      "column": "11",
      "line": "327",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10404@macro@__UXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__UXTAB16",
    "location": {
      "column": "11",
      "line": "328",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__UXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10446@macro@__SXTB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTB16",
    "location": {
      "column": "11",
      "line": "329",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SXTB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10487@macro@__SXTAB16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SXTAB16",
    "location": {
      "column": "11",
      "line": "330",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SXTAB16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10529@macro@__SMUAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUAD",
    "location": {
      "column": "11",
      "line": "331",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10569@macro@__SMUADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUADX",
    "location": {
      "column": "11",
      "line": "332",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10610@macro@__SMMLA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMMLA",
    "location": {
      "column": "11",
      "line": "333",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMMLA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10650@macro@__SMLAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLAD",
    "location": {
      "column": "11",
      "line": "334",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10690@macro@__SMLADX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLADX",
    "location": {
      "column": "11",
      "line": "335",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLADX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10731@macro@__SMLALD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALD",
    "location": {
      "column": "11",
      "line": "336",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLALD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10772@macro@__SMLALDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLALDX",
    "location": {
      "column": "11",
      "line": "337",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLALDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10814@macro@__SMUSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSD",
    "location": {
      "column": "11",
      "line": "338",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10854@macro@__SMUSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMUSDX",
    "location": {
      "column": "11",
      "line": "339",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMUSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10895@macro@__SMLSD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSD",
    "location": {
      "column": "11",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10935@macro@__SMLSDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSDX",
    "location": {
      "column": "11",
      "line": "341",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@10976@macro@__SMLSLD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLD",
    "location": {
      "column": "11",
      "line": "342",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSLD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11017@macro@__SMLSLDX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SMLSLDX",
    "location": {
      "column": "11",
      "line": "343",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SMLSLDX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11059@macro@__SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SEL",
    "location": {
      "column": "11",
      "line": "344",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11097@macro@__QADD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QADD",
    "location": {
      "column": "11",
      "line": "345",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QADD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11136@macro@__QSUB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__QSUB",
    "location": {
      "column": "11",
      "line": "346",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__QSUB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11175@macro@__PKHBT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHBT",
    "location": {
      "column": "11",
      "line": "347",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PKHBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11215@macro@__PKHTB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__PKHTB",
    "location": {
      "column": "11",
      "line": "348",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__PKHTB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@11261@macro@__BKPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__BKPT",
    "location": {
      "column": "9",
      "line": "351",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__BKPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint8_t __LDRBT(volatile uint8_t *)",
    "location": {
      "column": "20",
      "line": "396",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDRBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12313@F@__LDRBT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "397",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint16_t __LDRHT(volatile uint16_t *)",
    "location": {
      "column": "21",
      "line": "402",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDRHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12484@F@__LDRHT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "403",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__LDRT",
    "What": "Function",
    "defdec": "Def",
    "display": "uint32_t __LDRT(volatile uint32_t *)",
    "location": {
      "column": "21",
      "line": "408",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__LDRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:cmsis_iar.h@12655@F@__LDRT@res",
    "What": "Variable",
    "defdec": "Def",
    "display": "res",
    "location": {
      "column": "14",
      "line": "409",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "res",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRBT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRBT(uint8_t, volatile uint8_t *)",
    "location": {
      "column": "17",
      "line": "414",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STRBT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRHT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRHT(uint16_t, volatile uint16_t *)",
    "location": {
      "column": "17",
      "line": "418",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STRHT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@__STRT",
    "What": "Function",
    "defdec": "Def",
    "display": "void __STRT(uint32_t, volatile uint32_t *)",
    "location": {
      "column": "17",
      "line": "422",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\cmsis_iar.h"
    },
    "name": "__STRT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_crc.h@1307@macro@__STM32F4xx_CRC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CRC_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_crc.h"
    },
    "name": "__STM32F4xx_CRC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_ResetDR",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRC_ResetDR(void)",
    "location": {
      "column": "6",
      "line": "62",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_crc.h"
    },
    "name": "CRC_ResetDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_CalcCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t CRC_CalcCRC(uint32_t)",
    "location": {
      "column": "10",
      "line": "63",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_crc.h"
    },
    "name": "CRC_CalcCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_CalcBlockCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t CRC_CalcBlockCRC(uint32_t *, uint32_t)",
    "location": {
      "column": "10",
      "line": "64",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_crc.h"
    },
    "name": "CRC_CalcBlockCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_GetCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t CRC_GetCRC(void)",
    "location": {
      "column": "10",
      "line": "65",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_crc.h"
    },
    "name": "CRC_GetCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_SetIDRegister",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRC_SetIDRegister(uint8_t)",
    "location": {
      "column": "6",
      "line": "66",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_crc.h"
    },
    "name": "CRC_SetIDRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRC_GetIDRegister",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CRC_GetIDRegister(void)",
    "location": {
      "column": "9",
      "line": "67",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_crc.h"
    },
    "name": "CRC_GetIDRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@1313@macro@__STM32F4xx_FLASH_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_FLASH_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "__STM32F4xx_FLASH_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@FLASH_Status",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@FLASH_Status@FLASH_BUSY",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_BUSY",
        "location": {
          "column": "3",
          "line": "54",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_BUSY",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_RD",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_RD",
        "location": {
          "column": "3",
          "line": "55",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_ERROR_RD",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_PGS",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_PGS",
        "location": {
          "column": "3",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_ERROR_PGS",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_PGP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_PGP",
        "location": {
          "column": "3",
          "line": "57",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_ERROR_PGP",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_PGA",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_PGA",
        "location": {
          "column": "3",
          "line": "58",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_ERROR_PGA",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_WRP",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_WRP",
        "location": {
          "column": "3",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_ERROR_WRP",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_PROGRAM",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_PROGRAM",
        "location": {
          "column": "3",
          "line": "60",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_ERROR_PROGRAM",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_ERROR_OPERATION",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_ERROR_OPERATION",
        "location": {
          "column": "3",
          "line": "61",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_ERROR_OPERATION",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@FLASH_Status@FLASH_COMPLETE",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "FLASH_COMPLETE",
        "location": {
          "column": "3",
          "line": "62",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
        },
        "name": "FLASH_COMPLETE",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "52",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2128@macro@FLASH_Latency_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_0",
    "location": {
      "column": "9",
      "line": "74",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2225@macro@FLASH_Latency_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_1",
    "location": {
      "column": "9",
      "line": "75",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2322@macro@FLASH_Latency_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_2",
    "location": {
      "column": "9",
      "line": "76",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2419@macro@FLASH_Latency_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_3",
    "location": {
      "column": "9",
      "line": "77",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2516@macro@FLASH_Latency_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_4",
    "location": {
      "column": "9",
      "line": "78",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2613@macro@FLASH_Latency_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_5",
    "location": {
      "column": "9",
      "line": "79",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2710@macro@FLASH_Latency_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_6",
    "location": {
      "column": "9",
      "line": "80",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2807@macro@FLASH_Latency_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_7",
    "location": {
      "column": "9",
      "line": "81",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@2904@macro@FLASH_Latency_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_8",
    "location": {
      "column": "9",
      "line": "82",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3001@macro@FLASH_Latency_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_9",
    "location": {
      "column": "9",
      "line": "83",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3098@macro@FLASH_Latency_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_10",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3195@macro@FLASH_Latency_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_11",
    "location": {
      "column": "9",
      "line": "85",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3292@macro@FLASH_Latency_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_12",
    "location": {
      "column": "9",
      "line": "86",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3389@macro@FLASH_Latency_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_13",
    "location": {
      "column": "9",
      "line": "87",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3486@macro@FLASH_Latency_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_14",
    "location": {
      "column": "9",
      "line": "88",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3583@macro@FLASH_Latency_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Latency_15",
    "location": {
      "column": "9",
      "line": "89",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Latency_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@3684@macro@IS_FLASH_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_LATENCY",
    "location": {
      "column": "9",
      "line": "92",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_FLASH_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@4921@macro@VoltageRange_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VoltageRange_1",
    "location": {
      "column": "9",
      "line": "115",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "VoltageRange_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5014@macro@VoltageRange_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VoltageRange_2",
    "location": {
      "column": "9",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "VoltageRange_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5106@macro@VoltageRange_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VoltageRange_3",
    "location": {
      "column": "9",
      "line": "117",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "VoltageRange_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5198@macro@VoltageRange_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "VoltageRange_4",
    "location": {
      "column": "9",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "VoltageRange_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5307@macro@IS_VOLTAGERANGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_VOLTAGERANGE",
    "location": {
      "column": "9",
      "line": "120",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_VOLTAGERANGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5628@macro@FLASH_Sector_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_0",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5701@macro@FLASH_Sector_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_1",
    "location": {
      "column": "9",
      "line": "132",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5774@macro@FLASH_Sector_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_2",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5847@macro@FLASH_Sector_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_3",
    "location": {
      "column": "9",
      "line": "134",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5920@macro@FLASH_Sector_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_4",
    "location": {
      "column": "9",
      "line": "135",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@5993@macro@FLASH_Sector_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_5",
    "location": {
      "column": "9",
      "line": "136",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6066@macro@FLASH_Sector_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_6",
    "location": {
      "column": "9",
      "line": "137",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6139@macro@FLASH_Sector_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_7",
    "location": {
      "column": "9",
      "line": "138",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6212@macro@FLASH_Sector_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_8",
    "location": {
      "column": "9",
      "line": "139",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6285@macro@FLASH_Sector_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_9",
    "location": {
      "column": "9",
      "line": "140",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6358@macro@FLASH_Sector_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_10",
    "location": {
      "column": "9",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6431@macro@FLASH_Sector_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_11",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6504@macro@FLASH_Sector_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_12",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6577@macro@FLASH_Sector_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_13",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6650@macro@FLASH_Sector_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_14",
    "location": {
      "column": "9",
      "line": "145",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6723@macro@FLASH_Sector_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_15",
    "location": {
      "column": "9",
      "line": "146",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6796@macro@FLASH_Sector_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_16",
    "location": {
      "column": "9",
      "line": "147",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6869@macro@FLASH_Sector_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_17",
    "location": {
      "column": "9",
      "line": "148",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@6942@macro@FLASH_Sector_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_18",
    "location": {
      "column": "9",
      "line": "149",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@7015@macro@FLASH_Sector_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_19",
    "location": {
      "column": "9",
      "line": "150",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@7088@macro@FLASH_Sector_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_20",
    "location": {
      "column": "9",
      "line": "151",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@7161@macro@FLASH_Sector_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_21",
    "location": {
      "column": "9",
      "line": "152",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@7234@macro@FLASH_Sector_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_22",
    "location": {
      "column": "9",
      "line": "153",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@7307@macro@FLASH_Sector_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_Sector_23",
    "location": {
      "column": "9",
      "line": "154",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Sector_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@7382@macro@IS_FLASH_SECTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_SECTOR",
    "location": {
      "column": "9",
      "line": "156",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_FLASH_SECTOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@9022@macro@IS_FLASH_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_ADDRESS",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_FLASH_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@10372@macro@OB_WRP_Sector_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_0",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@10466@macro@OB_WRP_Sector_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_1",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@10560@macro@OB_WRP_Sector_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_2",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@10654@macro@OB_WRP_Sector_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_3",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@10748@macro@OB_WRP_Sector_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_4",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@10842@macro@OB_WRP_Sector_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_5",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@10936@macro@OB_WRP_Sector_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_6",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11030@macro@OB_WRP_Sector_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_7",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11124@macro@OB_WRP_Sector_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_8",
    "location": {
      "column": "9",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11218@macro@OB_WRP_Sector_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_9",
    "location": {
      "column": "9",
      "line": "214",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11312@macro@OB_WRP_Sector_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_10",
    "location": {
      "column": "9",
      "line": "215",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11406@macro@OB_WRP_Sector_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_11",
    "location": {
      "column": "9",
      "line": "216",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11500@macro@OB_WRP_Sector_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_12",
    "location": {
      "column": "9",
      "line": "217",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11594@macro@OB_WRP_Sector_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_13",
    "location": {
      "column": "9",
      "line": "218",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11688@macro@OB_WRP_Sector_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_14",
    "location": {
      "column": "9",
      "line": "219",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11782@macro@OB_WRP_Sector_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_15",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11876@macro@OB_WRP_Sector_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_16",
    "location": {
      "column": "9",
      "line": "221",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@11970@macro@OB_WRP_Sector_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_17",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12064@macro@OB_WRP_Sector_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_18",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12158@macro@OB_WRP_Sector_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_19",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12252@macro@OB_WRP_Sector_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_20",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12346@macro@OB_WRP_Sector_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_21",
    "location": {
      "column": "9",
      "line": "226",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12440@macro@OB_WRP_Sector_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_22",
    "location": {
      "column": "9",
      "line": "227",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12534@macro@OB_WRP_Sector_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_23",
    "location": {
      "column": "9",
      "line": "228",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12628@macro@OB_WRP_Sector_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_WRP_Sector_All",
    "location": {
      "column": "9",
      "line": "229",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_WRP_Sector_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12724@macro@IS_OB_WRP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_WRP",
    "location": {
      "column": "9",
      "line": "231",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_WRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@12907@macro@OB_PcROP_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PcROP_Disable",
    "location": {
      "column": "9",
      "line": "239",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PcROP_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13024@macro@OB_PcROP_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PcROP_Enable",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PcROP_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13141@macro@IS_OB_PCROP_SELECT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_PCROP_SELECT",
    "location": {
      "column": "9",
      "line": "241",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_PCROP_SELECT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13329@macro@OB_PCROP_Sector_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_0",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13435@macro@OB_PCROP_Sector_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_1",
    "location": {
      "column": "9",
      "line": "250",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13541@macro@OB_PCROP_Sector_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_2",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13647@macro@OB_PCROP_Sector_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_3",
    "location": {
      "column": "9",
      "line": "252",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13753@macro@OB_PCROP_Sector_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_4",
    "location": {
      "column": "9",
      "line": "253",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13859@macro@OB_PCROP_Sector_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_5",
    "location": {
      "column": "9",
      "line": "254",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@13965@macro@OB_PCROP_Sector_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_6",
    "location": {
      "column": "9",
      "line": "255",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14071@macro@OB_PCROP_Sector_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_7",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14177@macro@OB_PCROP_Sector_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_8",
    "location": {
      "column": "9",
      "line": "257",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14283@macro@OB_PCROP_Sector_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_9",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14389@macro@OB_PCROP_Sector_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_10",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14495@macro@OB_PCROP_Sector_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_11",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14601@macro@OB_PCROP_Sector_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_12",
    "location": {
      "column": "9",
      "line": "261",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14707@macro@OB_PCROP_Sector_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_13",
    "location": {
      "column": "9",
      "line": "262",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14813@macro@OB_PCROP_Sector_14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_14",
    "location": {
      "column": "9",
      "line": "263",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@14919@macro@OB_PCROP_Sector_15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_15",
    "location": {
      "column": "9",
      "line": "264",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15025@macro@OB_PCROP_Sector_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_16",
    "location": {
      "column": "9",
      "line": "265",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15131@macro@OB_PCROP_Sector_17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_17",
    "location": {
      "column": "9",
      "line": "266",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15237@macro@OB_PCROP_Sector_18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_18",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15343@macro@OB_PCROP_Sector_19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_19",
    "location": {
      "column": "9",
      "line": "268",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15449@macro@OB_PCROP_Sector_20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_20",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15555@macro@OB_PCROP_Sector_21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_21",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15661@macro@OB_PCROP_Sector_22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_22",
    "location": {
      "column": "9",
      "line": "271",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15767@macro@OB_PCROP_Sector_23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_23",
    "location": {
      "column": "9",
      "line": "272",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15873@macro@OB_PCROP_Sector_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_PCROP_Sector_All",
    "location": {
      "column": "9",
      "line": "273",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_PCROP_Sector_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@15981@macro@IS_OB_PCROP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_PCROP",
    "location": {
      "column": "9",
      "line": "275",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_PCROP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@16175@macro@OB_RDP_Level_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_RDP_Level_0",
    "location": {
      "column": "9",
      "line": "283",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_RDP_Level_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@16217@macro@OB_RDP_Level_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_RDP_Level_1",
    "location": {
      "column": "9",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_RDP_Level_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@16461@macro@IS_OB_RDP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_RDP",
    "location": {
      "column": "9",
      "line": "287",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_RDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@16720@macro@OB_IWDG_SW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_IWDG_SW",
    "location": {
      "column": "9",
      "line": "297",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_IWDG_SW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@16808@macro@OB_IWDG_HW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_IWDG_HW",
    "location": {
      "column": "9",
      "line": "298",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_IWDG_HW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@16896@macro@IS_OB_IWDG_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_IWDG_SOURCE",
    "location": {
      "column": "9",
      "line": "299",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_IWDG_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17068@macro@OB_STOP_NoRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STOP_NoRST",
    "location": {
      "column": "9",
      "line": "307",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_STOP_NoRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17173@macro@OB_STOP_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STOP_RST",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_STOP_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17275@macro@IS_OB_STOP_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_STOP_SOURCE",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_STOP_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17454@macro@OB_STDBY_NoRST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STDBY_NoRST",
    "location": {
      "column": "9",
      "line": "318",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_STDBY_NoRST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17562@macro@OB_STDBY_RST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_STDBY_RST",
    "location": {
      "column": "9",
      "line": "319",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_STDBY_RST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17667@macro@IS_OB_STDBY_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_STDBY_SOURCE",
    "location": {
      "column": "9",
      "line": "320",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_STDBY_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17841@macro@OB_BOR_LEVEL3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_BOR_LEVEL3",
    "location": {
      "column": "9",
      "line": "328",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_BOR_LEVEL3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@17940@macro@OB_BOR_LEVEL2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_BOR_LEVEL2",
    "location": {
      "column": "9",
      "line": "329",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_BOR_LEVEL2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18039@macro@OB_BOR_LEVEL1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_BOR_LEVEL1",
    "location": {
      "column": "9",
      "line": "330",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_BOR_LEVEL1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18138@macro@OB_BOR_OFF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_BOR_OFF",
    "location": {
      "column": "9",
      "line": "331",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_BOR_OFF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18237@macro@IS_OB_BOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_BOR",
    "location": {
      "column": "9",
      "line": "332",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_BOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18475@macro@OB_Dual_BootEnabled",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_Dual_BootEnabled",
    "location": {
      "column": "9",
      "line": "341",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_Dual_BootEnabled",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18580@macro@OB_Dual_BootDisabled",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OB_Dual_BootDisabled",
    "location": {
      "column": "9",
      "line": "342",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OB_Dual_BootDisabled",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18685@macro@IS_OB_BOOT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_OB_BOOT",
    "location": {
      "column": "9",
      "line": "343",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_OB_BOOT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18850@macro@FLASH_IT_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_IT_EOP",
    "location": {
      "column": "9",
      "line": "351",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_IT_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@18962@macro@FLASH_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_IT_ERR",
    "location": {
      "column": "9",
      "line": "352",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19057@macro@IS_FLASH_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_IT",
    "location": {
      "column": "9",
      "line": "353",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_FLASH_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19219@macro@FLASH_FLAG_EOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_EOP",
    "location": {
      "column": "9",
      "line": "361",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_EOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19333@macro@FLASH_FLAG_OPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_OPERR",
    "location": {
      "column": "9",
      "line": "362",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_OPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19447@macro@FLASH_FLAG_WRPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_WRPERR",
    "location": {
      "column": "9",
      "line": "363",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_WRPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19561@macro@FLASH_FLAG_PGAERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_PGAERR",
    "location": {
      "column": "9",
      "line": "364",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_PGAERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19675@macro@FLASH_FLAG_PGPERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_PGPERR",
    "location": {
      "column": "9",
      "line": "365",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_PGPERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19789@macro@FLASH_FLAG_PGSERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_PGSERR",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_PGSERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@19903@macro@FLASH_FLAG_RDERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_RDERR",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_RDERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20017@macro@FLASH_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_FLAG_BSY",
    "location": {
      "column": "9",
      "line": "368",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20132@macro@IS_FLASH_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "369",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_FLASH_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20243@macro@IS_FLASH_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FLASH_GET_FLAG",
    "location": {
      "column": "9",
      "line": "370",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "IS_FLASH_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20729@macro@FLASH_PSIZE_BYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_PSIZE_BYTE",
    "location": {
      "column": "9",
      "line": "381",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_PSIZE_BYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20788@macro@FLASH_PSIZE_HALF_WORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_PSIZE_HALF_WORD",
    "location": {
      "column": "9",
      "line": "382",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_PSIZE_HALF_WORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20847@macro@FLASH_PSIZE_WORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_PSIZE_WORD",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_PSIZE_WORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20906@macro@FLASH_PSIZE_DOUBLE_WORD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_PSIZE_DOUBLE_WORD",
    "location": {
      "column": "9",
      "line": "384",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_PSIZE_DOUBLE_WORD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@20965@macro@CR_PSIZE_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CR_PSIZE_MASK",
    "location": {
      "column": "9",
      "line": "385",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "CR_PSIZE_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21088@macro@RDP_KEY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RDP_KEY",
    "location": {
      "column": "9",
      "line": "393",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "RDP_KEY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21141@macro@FLASH_KEY1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY1",
    "location": {
      "column": "9",
      "line": "394",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_KEY1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21198@macro@FLASH_KEY2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_KEY2",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_KEY2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21255@macro@FLASH_OPT_KEY1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPT_KEY1",
    "location": {
      "column": "9",
      "line": "396",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OPT_KEY1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21312@macro@FLASH_OPT_KEY2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FLASH_OPT_KEY2",
    "location": {
      "column": "9",
      "line": "397",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OPT_KEY2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21465@macro@ACR_BYTE0_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "ACR_BYTE0_ADDRESS",
    "location": {
      "column": "9",
      "line": "405",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "ACR_BYTE0_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21602@macro@OPTCR_BYTE0_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTCR_BYTE0_ADDRESS",
    "location": {
      "column": "9",
      "line": "409",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OPTCR_BYTE0_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21739@macro@OPTCR_BYTE1_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTCR_BYTE1_ADDRESS",
    "location": {
      "column": "9",
      "line": "413",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OPTCR_BYTE1_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@21877@macro@OPTCR_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTCR_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "417",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OPTCR_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@22015@macro@OPTCR_BYTE3_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTCR_BYTE3_ADDRESS",
    "location": {
      "column": "9",
      "line": "421",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OPTCR_BYTE3_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_flash.h@22154@macro@OPTCR1_BYTE2_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "OPTCR1_BYTE2_ADDRESS",
    "location": {
      "column": "9",
      "line": "426",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "OPTCR1_BYTE2_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_SetLatency",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_SetLatency(uint32_t)",
    "location": {
      "column": "6",
      "line": "436",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_SetLatency",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_PrefetchBufferCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_PrefetchBufferCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "437",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_PrefetchBufferCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_InstructionCacheCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_InstructionCacheCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "438",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_InstructionCacheCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_DataCacheCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_DataCacheCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "439",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_DataCacheCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_InstructionCacheReset",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_InstructionCacheReset(void)",
    "location": {
      "column": "6",
      "line": "440",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_InstructionCacheReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_DataCacheReset",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_DataCacheReset(void)",
    "location": {
      "column": "6",
      "line": "441",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_DataCacheReset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_Unlock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_Unlock(void)",
    "location": {
      "column": "14",
      "line": "444",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Unlock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_Lock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_Lock(void)",
    "location": {
      "column": "14",
      "line": "445",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_Lock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseSector",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_EraseSector(uint32_t, uint8_t)",
    "location": {
      "column": "14",
      "line": "446",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_EraseSector",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseAllSectors",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_EraseAllSectors(uint8_t)",
    "location": {
      "column": "14",
      "line": "447",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_EraseAllSectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseAllBank1Sectors",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_EraseAllBank1Sectors(uint8_t)",
    "location": {
      "column": "14",
      "line": "448",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_EraseAllBank1Sectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_EraseAllBank2Sectors",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_EraseAllBank2Sectors(uint8_t)",
    "location": {
      "column": "14",
      "line": "449",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_EraseAllBank2Sectors",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramDoubleWord",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ProgramDoubleWord(uint32_t, uint64_t)",
    "location": {
      "column": "14",
      "line": "450",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_ProgramDoubleWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramWord",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ProgramWord(uint32_t, uint32_t)",
    "location": {
      "column": "14",
      "line": "451",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_ProgramWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramHalfWord",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ProgramHalfWord(uint32_t, uint16_t)",
    "location": {
      "column": "14",
      "line": "452",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_ProgramHalfWord",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ProgramByte",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_ProgramByte(uint32_t, uint8_t)",
    "location": {
      "column": "14",
      "line": "453",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_ProgramByte",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_Unlock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_Unlock(void)",
    "location": {
      "column": "14",
      "line": "456",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_Unlock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_Lock",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_Lock(void)",
    "location": {
      "column": "14",
      "line": "457",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_Lock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_WRPConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_WRPConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "14",
      "line": "458",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_WRPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_WRP1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_WRP1Config(uint32_t, FunctionalState)",
    "location": {
      "column": "14",
      "line": "459",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_WRP1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_PCROPSelectionConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_PCROPSelectionConfig(uint8_t)",
    "location": {
      "column": "14",
      "line": "460",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_PCROPSelectionConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_PCROPConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_PCROPConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "14",
      "line": "461",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_PCROPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_PCROP1Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_PCROP1Config(uint32_t, FunctionalState)",
    "location": {
      "column": "14",
      "line": "462",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_PCROP1Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_RDPConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_RDPConfig(uint8_t)",
    "location": {
      "column": "14",
      "line": "463",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_RDPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_UserConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_UserConfig(uint8_t, uint8_t, uint8_t)",
    "location": {
      "column": "14",
      "line": "464",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_UserConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_BORConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_BORConfig(uint8_t)",
    "location": {
      "column": "14",
      "line": "465",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_BORConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_BootConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_OB_BootConfig(uint8_t)",
    "location": {
      "column": "14",
      "line": "466",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_BootConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_Launch",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_OB_Launch(void)",
    "location": {
      "column": "14",
      "line": "467",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_Launch",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_GetUser",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t FLASH_OB_GetUser(void)",
    "location": {
      "column": "14",
      "line": "468",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_GetUser",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_GetWRP",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t FLASH_OB_GetWRP(void)",
    "location": {
      "column": "14",
      "line": "469",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_GetWRP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_GetWRP1",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t FLASH_OB_GetWRP1(void)",
    "location": {
      "column": "14",
      "line": "470",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_GetWRP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_GetPCROP",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t FLASH_OB_GetPCROP(void)",
    "location": {
      "column": "14",
      "line": "471",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_GetPCROP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_GetPCROP1",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t FLASH_OB_GetPCROP1(void)",
    "location": {
      "column": "14",
      "line": "472",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_GetPCROP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_GetRDP",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus FLASH_OB_GetRDP(void)",
    "location": {
      "column": "14",
      "line": "473",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_GetRDP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_OB_GetBOR",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t FLASH_OB_GetBOR(void)",
    "location": {
      "column": "14",
      "line": "474",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_OB_GetBOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_ITConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "14",
      "line": "477",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus FLASH_GetFlagStatus(uint32_t)",
    "location": {
      "column": "14",
      "line": "478",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FLASH_ClearFlag(uint32_t)",
    "location": {
      "column": "14",
      "line": "479",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_GetStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_GetStatus(void)",
    "location": {
      "column": "14",
      "line": "480",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_GetStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FLASH_WaitForLastOperation",
    "What": "Function",
    "defdec": "Dec",
    "display": "FLASH_Status FLASH_WaitForLastOperation(void)",
    "location": {
      "column": "14",
      "line": "481",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_flash.h"
    },
    "name": "FLASH_WaitForLastOperation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@1310@macro@__STM32F4xx_I2C_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_I2C_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "__STM32F4xx_I2C_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2C_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_ClockSpeed",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_ClockSpeed",
        "location": {
          "column": "12",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
        },
        "name": "I2C_ClockSpeed",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_i2c_h_54_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_Mode",
        "location": {
          "column": "12",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
        },
        "name": "I2C_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_i2c_h_54_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_DutyCycle",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_DutyCycle",
        "location": {
          "column": "12",
          "line": "62",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
        },
        "name": "I2C_DutyCycle",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_i2c_h_54_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_OwnAddress1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_OwnAddress1",
        "location": {
          "column": "12",
          "line": "65",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
        },
        "name": "I2C_OwnAddress1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_i2c_h_54_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_Ack",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_Ack",
        "location": {
          "column": "12",
          "line": "68",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
        },
        "name": "I2C_Ack",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_i2c_h_54_9"
      },
      {
        "ID": "c:@SA@I2C_InitTypeDef@FI@I2C_AcknowledgedAddress",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2C_AcknowledgedAddress",
        "location": {
          "column": "12",
          "line": "71",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
        },
        "name": "I2C_AcknowledgedAddress",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_i2c_h_54_9"
      },
      {
        "ID": "c:stm32f4xx_i2c.h@T@I2C_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2C_InitTypeDef",
        "location": {
          "column": "2",
          "line": "73",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
        },
        "name": "I2C_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_i2c_h_54_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3011@macro@IS_I2C_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "81",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3237@macro@IS_I2C_DIGITAL_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_DIGITAL_FILTER",
    "location": {
      "column": "9",
      "line": "88",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_DIGITAL_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3367@macro@I2C_Mode_I2C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_I2C",
    "location": {
      "column": "9",
      "line": "98",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Mode_I2C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3427@macro@I2C_Mode_SMBusDevice",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_SMBusDevice",
    "location": {
      "column": "9",
      "line": "99",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Mode_SMBusDevice",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3489@macro@I2C_Mode_SMBusHost",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Mode_SMBusHost",
    "location": {
      "column": "9",
      "line": "100",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Mode_SMBusHost",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3549@macro@IS_I2C_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_MODE",
    "location": {
      "column": "9",
      "line": "101",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3814@macro@I2C_DutyCycle_16_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DutyCycle_16_9",
    "location": {
      "column": "9",
      "line": "112",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_DutyCycle_16_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@3914@macro@I2C_DutyCycle_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_DutyCycle_2",
    "location": {
      "column": "9",
      "line": "113",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_DutyCycle_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4011@macro@IS_I2C_DUTY_CYCLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_DUTY_CYCLE",
    "location": {
      "column": "9",
      "line": "114",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_DUTY_CYCLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4221@macro@I2C_Ack_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Ack_Enable",
    "location": {
      "column": "9",
      "line": "124",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Ack_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4281@macro@I2C_Ack_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Ack_Disable",
    "location": {
      "column": "9",
      "line": "125",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Ack_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4341@macro@IS_I2C_ACK_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ACK_STATE",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_ACK_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4549@macro@I2C_Direction_Transmitter",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Direction_Transmitter",
    "location": {
      "column": "10",
      "line": "136",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Direction_Transmitter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4606@macro@I2C_Direction_Receiver",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Direction_Receiver",
    "location": {
      "column": "10",
      "line": "137",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Direction_Receiver",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4662@macro@IS_I2C_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_DIRECTION",
    "location": {
      "column": "9",
      "line": "138",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4905@macro@I2C_AcknowledgedAddress_7bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_AcknowledgedAddress_7bit",
    "location": {
      "column": "9",
      "line": "148",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_AcknowledgedAddress_7bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@4965@macro@I2C_AcknowledgedAddress_10bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_AcknowledgedAddress_10bit",
    "location": {
      "column": "9",
      "line": "149",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_AcknowledgedAddress_10bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5025@macro@IS_I2C_ACKNOWLEDGE_ADDRESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_ACKNOWLEDGE_ADDRESS",
    "location": {
      "column": "9",
      "line": "150",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_ACKNOWLEDGE_ADDRESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5280@macro@I2C_Register_CR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_CR1",
    "location": {
      "column": "9",
      "line": "160",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_CR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5337@macro@I2C_Register_CR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_CR2",
    "location": {
      "column": "9",
      "line": "161",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_CR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5394@macro@I2C_Register_OAR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_OAR1",
    "location": {
      "column": "9",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_OAR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5451@macro@I2C_Register_OAR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_OAR2",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_OAR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5508@macro@I2C_Register_DR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_DR",
    "location": {
      "column": "9",
      "line": "164",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_DR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5565@macro@I2C_Register_SR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_SR1",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_SR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5622@macro@I2C_Register_SR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_SR2",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_SR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5679@macro@I2C_Register_CCR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_CCR",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_CCR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5736@macro@I2C_Register_TRISE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_Register_TRISE",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Register_TRISE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@5793@macro@IS_I2C_REGISTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_REGISTER",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_REGISTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@6529@macro@I2C_NACKPosition_Next",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_NACKPosition_Next",
    "location": {
      "column": "9",
      "line": "186",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_NACKPosition_Next",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@6589@macro@I2C_NACKPosition_Current",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_NACKPosition_Current",
    "location": {
      "column": "9",
      "line": "187",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_NACKPosition_Current",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@6649@macro@IS_I2C_NACK_POSITION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_NACK_POSITION",
    "location": {
      "column": "9",
      "line": "188",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_NACK_POSITION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@6898@macro@I2C_SMBusAlert_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SMBusAlert_Low",
    "location": {
      "column": "9",
      "line": "198",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_SMBusAlert_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@6958@macro@I2C_SMBusAlert_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_SMBusAlert_High",
    "location": {
      "column": "9",
      "line": "199",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_SMBusAlert_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7018@macro@IS_I2C_SMBUS_ALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_SMBUS_ALERT",
    "location": {
      "column": "9",
      "line": "200",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_SMBUS_ALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7231@macro@I2C_PECPosition_Next",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_PECPosition_Next",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_PECPosition_Next",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7291@macro@I2C_PECPosition_Current",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_PECPosition_Current",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_PECPosition_Current",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7351@macro@IS_I2C_PEC_POSITION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_PEC_POSITION",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_PEC_POSITION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7594@macro@I2C_IT_BUF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_BUF",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_BUF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7654@macro@I2C_IT_EVT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_EVT",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_EVT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7714@macro@I2C_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ERR",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7774@macro@IS_I2C_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@7940@macro@I2C_IT_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_SMBALERT",
    "location": {
      "column": "9",
      "line": "234",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8004@macro@I2C_IT_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_TIMEOUT",
    "location": {
      "column": "9",
      "line": "235",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8068@macro@I2C_IT_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_PECERR",
    "location": {
      "column": "9",
      "line": "236",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8132@macro@I2C_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_OVR",
    "location": {
      "column": "9",
      "line": "237",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8196@macro@I2C_IT_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_AF",
    "location": {
      "column": "9",
      "line": "238",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8260@macro@I2C_IT_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ARLO",
    "location": {
      "column": "9",
      "line": "239",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8324@macro@I2C_IT_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_BERR",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8388@macro@I2C_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_TXE",
    "location": {
      "column": "9",
      "line": "241",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8452@macro@I2C_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_RXNE",
    "location": {
      "column": "9",
      "line": "242",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8516@macro@I2C_IT_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_STOPF",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8580@macro@I2C_IT_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ADD10",
    "location": {
      "column": "9",
      "line": "244",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8644@macro@I2C_IT_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_BTF",
    "location": {
      "column": "9",
      "line": "245",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8708@macro@I2C_IT_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_ADDR",
    "location": {
      "column": "9",
      "line": "246",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8772@macro@I2C_IT_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_IT_SB",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_IT_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8838@macro@IS_I2C_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@8935@macro@IS_I2C_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_GET_IT",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@9617@macro@I2C_FLAG_DUALF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_DUALF",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_DUALF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@9681@macro@I2C_FLAG_SMBHOST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SMBHOST",
    "location": {
      "column": "9",
      "line": "271",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_SMBHOST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@9745@macro@I2C_FLAG_SMBDEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SMBDEFAULT",
    "location": {
      "column": "9",
      "line": "272",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_SMBDEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@9809@macro@I2C_FLAG_GENCALL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_GENCALL",
    "location": {
      "column": "9",
      "line": "273",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_GENCALL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@9873@macro@I2C_FLAG_TRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TRA",
    "location": {
      "column": "9",
      "line": "274",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_TRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@9937@macro@I2C_FLAG_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_BUSY",
    "location": {
      "column": "9",
      "line": "275",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10001@macro@I2C_FLAG_MSL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_MSL",
    "location": {
      "column": "9",
      "line": "276",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_MSL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10115@macro@I2C_FLAG_SMBALERT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SMBALERT",
    "location": {
      "column": "9",
      "line": "282",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_SMBALERT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10179@macro@I2C_FLAG_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TIMEOUT",
    "location": {
      "column": "9",
      "line": "283",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10243@macro@I2C_FLAG_PECERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_PECERR",
    "location": {
      "column": "9",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_PECERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10307@macro@I2C_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "285",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10371@macro@I2C_FLAG_AF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_AF",
    "location": {
      "column": "9",
      "line": "286",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_AF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10435@macro@I2C_FLAG_ARLO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_ARLO",
    "location": {
      "column": "9",
      "line": "287",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_ARLO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10499@macro@I2C_FLAG_BERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_BERR",
    "location": {
      "column": "9",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_BERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10563@macro@I2C_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "289",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10627@macro@I2C_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "290",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10691@macro@I2C_FLAG_STOPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_STOPF",
    "location": {
      "column": "9",
      "line": "291",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_STOPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10755@macro@I2C_FLAG_ADD10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_ADD10",
    "location": {
      "column": "9",
      "line": "292",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_ADD10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10819@macro@I2C_FLAG_BTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_BTF",
    "location": {
      "column": "9",
      "line": "293",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_BTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10883@macro@I2C_FLAG_ADDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_ADDR",
    "location": {
      "column": "9",
      "line": "294",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_ADDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@10947@macro@I2C_FLAG_SB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_FLAG_SB",
    "location": {
      "column": "9",
      "line": "295",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FLAG_SB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@11013@macro@IS_I2C_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "297",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@11118@macro@IS_I2C_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_GET_FLAG",
    "location": {
      "column": "9",
      "line": "299",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@12752@macro@I2C_EVENT_MASTER_MODE_SELECT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_MODE_SELECT",
    "location": {
      "column": "10",
      "line": "333",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_MODE_SELECT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@14139@macro@I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED",
    "location": {
      "column": "10",
      "line": "361",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@14264@macro@I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED",
    "location": {
      "column": "10",
      "line": "362",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@14392@macro@I2C_EVENT_MASTER_MODE_ADDRESS10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_MODE_ADDRESS10",
    "location": {
      "column": "10",
      "line": "364",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_MODE_ADDRESS10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@16017@macro@I2C_EVENT_MASTER_BYTE_RECEIVED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_BYTE_RECEIVED",
    "location": {
      "column": "10",
      "line": "397",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_BYTE_RECEIVED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@16203@macro@I2C_EVENT_MASTER_BYTE_TRANSMITTING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_BYTE_TRANSMITTING",
    "location": {
      "column": "9",
      "line": "401",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_BYTE_TRANSMITTING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@16334@macro@I2C_EVENT_MASTER_BYTE_TRANSMITTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_MASTER_BYTE_TRANSMITTED",
    "location": {
      "column": "10",
      "line": "403",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_MASTER_BYTE_TRANSMITTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@18212@macro@I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "440",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@18321@macro@I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "441",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@18494@macro@I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "444",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@18605@macro@I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "445",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@18781@macro@I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED",
    "location": {
      "column": "10",
      "line": "448",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@20398@macro@I2C_EVENT_SLAVE_BYTE_RECEIVED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_BYTE_RECEIVED",
    "location": {
      "column": "10",
      "line": "479",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_BYTE_RECEIVED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@20522@macro@I2C_EVENT_SLAVE_STOP_DETECTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_STOP_DETECTED",
    "location": {
      "column": "10",
      "line": "481",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_STOP_DETECTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@20691@macro@I2C_EVENT_SLAVE_BYTE_TRANSMITTED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_BYTE_TRANSMITTED",
    "location": {
      "column": "10",
      "line": "485",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_BYTE_TRANSMITTED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@20810@macro@I2C_EVENT_SLAVE_BYTE_TRANSMITTING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_BYTE_TRANSMITTING",
    "location": {
      "column": "10",
      "line": "486",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_BYTE_TRANSMITTING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@20939@macro@I2C_EVENT_SLAVE_ACK_FAILURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2C_EVENT_SLAVE_ACK_FAILURE",
    "location": {
      "column": "10",
      "line": "488",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_EVENT_SLAVE_ACK_FAILURE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@21266@macro@IS_I2C_EVENT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_EVENT",
    "location": {
      "column": "9",
      "line": "496",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_EVENT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@23088@macro@IS_I2C_OWN_ADDRESS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_OWN_ADDRESS1",
    "location": {
      "column": "9",
      "line": "524",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_OWN_ADDRESS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_i2c.h@23218@macro@IS_I2C_CLOCK_SPEED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2C_CLOCK_SPEED",
    "location": {
      "column": "9",
      "line": "533",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "IS_I2C_CLOCK_SPEED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DeInit(I2C_TypeDef *)",
    "location": {
      "column": "6",
      "line": "546",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Init(I2C_TypeDef *, I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "549",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_StructInit(I2C_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "550",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Cmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "551",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DigitalFilterConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DigitalFilterConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "552",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_DigitalFilterConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_AnalogFilterCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_AnalogFilterCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "553",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_AnalogFilterCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTART",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GenerateSTART(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "554",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_GenerateSTART",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GenerateSTOP",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GenerateSTOP(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "555",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_GenerateSTOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_Send7bitAddress",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_Send7bitAddress(I2C_TypeDef *, uint8_t, uint8_t)",
    "location": {
      "column": "6",
      "line": "556",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_Send7bitAddress",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_AcknowledgeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_AcknowledgeConfig(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "557",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_AcknowledgeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_OwnAddress2Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_OwnAddress2Config(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "558",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_OwnAddress2Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DualAddressCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DualAddressCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "559",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_DualAddressCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GeneralCallCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_GeneralCallCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "560",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_GeneralCallCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SoftwareResetCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_SoftwareResetCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "561",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_SoftwareResetCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_StretchClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_StretchClockCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "562",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_StretchClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_FastModeDutyCycleConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_FastModeDutyCycleConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "563",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_FastModeDutyCycleConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_NACKPositionConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_NACKPositionConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "564",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_NACKPositionConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SMBusAlertConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_SMBusAlertConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "565",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_SMBusAlertConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ARPCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ARPCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "566",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_ARPCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_SendData(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "569",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t I2C_ReceiveData(I2C_TypeDef *)",
    "location": {
      "column": "9",
      "line": "570",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_TransmitPEC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_TransmitPEC(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "573",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_TransmitPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_PECPositionConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_PECPositionConfig(I2C_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "574",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_PECPositionConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_CalculatePEC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_CalculatePEC(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "575",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_CalculatePEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetPEC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t I2C_GetPEC(I2C_TypeDef *)",
    "location": {
      "column": "9",
      "line": "576",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_GetPEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DMACmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "579",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_DMALastTransferCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_DMALastTransferCmd(I2C_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "580",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_DMALastTransferCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ReadRegister",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t I2C_ReadRegister(I2C_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "583",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_ReadRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ITConfig(I2C_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "584",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_CheckEvent",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus I2C_CheckEvent(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "13",
      "line": "676",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_CheckEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetLastEvent",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t I2C_GetLastEvent(I2C_TypeDef *)",
    "location": {
      "column": "10",
      "line": "682",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_GetLastEvent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus I2C_GetFlagStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "12",
      "line": "688",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ClearFlag(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "691",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus I2C_GetITStatus(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "692",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2C_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2C_ClearITPendingBit(I2C_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "693",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_i2c.h"
    },
    "name": "I2C_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@1307@macro@__STM32F4xx_RTC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_RTC_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "__STM32F4xx_RTC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "53",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_InitTypeDef@FI@RTC_HourFormat",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_HourFormat",
        "location": {
          "column": "12",
          "line": "55",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_HourFormat",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_53_9"
      },
      {
        "ID": "c:@SA@RTC_InitTypeDef@FI@RTC_AsynchPrediv",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_AsynchPrediv",
        "location": {
          "column": "12",
          "line": "58",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_AsynchPrediv",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_53_9"
      },
      {
        "ID": "c:@SA@RTC_InitTypeDef@FI@RTC_SynchPrediv",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_SynchPrediv",
        "location": {
          "column": "12",
          "line": "61",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_SynchPrediv",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_53_9"
      },
      {
        "ID": "c:stm32f4xx_rtc.h@T@RTC_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_InitTypeDef",
        "location": {
          "column": "2",
          "line": "63",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_53_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_TimeTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "68",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_TimeTypeDef@FI@RTC_Hours",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_Hours",
        "location": {
          "column": "11",
          "line": "70",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_Hours",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_68_9"
      },
      {
        "ID": "c:@SA@RTC_TimeTypeDef@FI@RTC_Minutes",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_Minutes",
        "location": {
          "column": "11",
          "line": "75",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_Minutes",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_68_9"
      },
      {
        "ID": "c:@SA@RTC_TimeTypeDef@FI@RTC_Seconds",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_Seconds",
        "location": {
          "column": "11",
          "line": "78",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_Seconds",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_68_9"
      },
      {
        "ID": "c:@SA@RTC_TimeTypeDef@FI@RTC_H12",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_H12",
        "location": {
          "column": "11",
          "line": "81",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_H12",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_68_9"
      },
      {
        "ID": "c:stm32f4xx_rtc.h@T@RTC_TimeTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_TimeTypeDef",
        "location": {
          "column": "2",
          "line": "83",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_TimeTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_68_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_DateTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "88",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_DateTypeDef@FI@RTC_WeekDay",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_WeekDay",
        "location": {
          "column": "11",
          "line": "90",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_WeekDay",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_88_9"
      },
      {
        "ID": "c:@SA@RTC_DateTypeDef@FI@RTC_Month",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_Month",
        "location": {
          "column": "11",
          "line": "93",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_Month",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_88_9"
      },
      {
        "ID": "c:@SA@RTC_DateTypeDef@FI@RTC_Date",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_Date",
        "location": {
          "column": "11",
          "line": "96",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_Date",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_88_9"
      },
      {
        "ID": "c:@SA@RTC_DateTypeDef@FI@RTC_Year",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_Year",
        "location": {
          "column": "11",
          "line": "99",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_Year",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_88_9"
      },
      {
        "ID": "c:stm32f4xx_rtc.h@T@RTC_DateTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_DateTypeDef",
        "location": {
          "column": "2",
          "line": "101",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_DateTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_88_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@RTC_AlarmTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "106",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "members": [
      {
        "ID": "c:@SA@RTC_AlarmTypeDef@FI@RTC_AlarmTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_AlarmTime",
        "location": {
          "column": "19",
          "line": "108",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_AlarmTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_106_9"
      },
      {
        "ID": "c:@SA@RTC_AlarmTypeDef@FI@RTC_AlarmMask",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_AlarmMask",
        "location": {
          "column": "12",
          "line": "110",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_AlarmMask",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_106_9"
      },
      {
        "ID": "c:@SA@RTC_AlarmTypeDef@FI@RTC_AlarmDateWeekDaySel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_AlarmDateWeekDaySel",
        "location": {
          "column": "12",
          "line": "113",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_AlarmDateWeekDaySel",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_106_9"
      },
      {
        "ID": "c:@SA@RTC_AlarmTypeDef@FI@RTC_AlarmDateWeekDay",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTC_AlarmDateWeekDay",
        "location": {
          "column": "11",
          "line": "116",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_AlarmDateWeekDay",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_106_9"
      },
      {
        "ID": "c:stm32f4xx_rtc.h@T@RTC_AlarmTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct RTC_AlarmTypeDef",
        "location": {
          "column": "2",
          "line": "121",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
        },
        "name": "RTC_AlarmTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_rtc_h_106_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@4996@macro@RTC_HourFormat_24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_HourFormat_24",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_HourFormat_24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5059@macro@RTC_HourFormat_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_HourFormat_12",
    "location": {
      "column": "9",
      "line": "134",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_HourFormat_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5122@macro@IS_RTC_HOUR_FORMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_HOUR_FORMAT",
    "location": {
      "column": "9",
      "line": "135",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_HOUR_FORMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5355@macro@IS_RTC_ASYNCH_PREDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ASYNCH_PREDIV",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_ASYNCH_PREDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5499@macro@IS_RTC_SYNCH_PREDIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_SYNCH_PREDIV",
    "location": {
      "column": "9",
      "line": "154",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_SYNCH_PREDIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5636@macro@IS_RTC_HOUR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_HOUR12",
    "location": {
      "column": "9",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_HOUR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5709@macro@IS_RTC_HOUR24",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_HOUR24",
    "location": {
      "column": "9",
      "line": "164",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_HOUR24",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5764@macro@IS_RTC_MINUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_MINUTES",
    "location": {
      "column": "9",
      "line": "165",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_MINUTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5822@macro@IS_RTC_SECONDS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_SECONDS",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_SECONDS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@5957@macro@RTC_H12_AM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_H12_AM",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_H12_AM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6013@macro@RTC_H12_PM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_H12_PM",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_H12_PM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6069@macro@IS_RTC_H12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_H12",
    "location": {
      "column": "9",
      "line": "177",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_H12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6221@macro@IS_RTC_YEAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_YEAR",
    "location": {
      "column": "9",
      "line": "186",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_YEAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6387@macro@RTC_Month_January",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_January",
    "location": {
      "column": "9",
      "line": "197",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_January",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6443@macro@RTC_Month_February",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_February",
    "location": {
      "column": "9",
      "line": "198",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_February",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6499@macro@RTC_Month_March",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_March",
    "location": {
      "column": "9",
      "line": "199",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_March",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6555@macro@RTC_Month_April",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_April",
    "location": {
      "column": "9",
      "line": "200",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_April",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6611@macro@RTC_Month_May",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_May",
    "location": {
      "column": "9",
      "line": "201",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_May",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6667@macro@RTC_Month_June",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_June",
    "location": {
      "column": "9",
      "line": "202",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_June",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6723@macro@RTC_Month_July",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_July",
    "location": {
      "column": "9",
      "line": "203",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_July",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6779@macro@RTC_Month_August",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_August",
    "location": {
      "column": "9",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_August",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6835@macro@RTC_Month_September",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_September",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_September",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6891@macro@RTC_Month_October",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_October",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_October",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@6947@macro@RTC_Month_November",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_November",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_November",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7003@macro@RTC_Month_December",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Month_December",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Month_December",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7059@macro@IS_RTC_MONTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_MONTH",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_MONTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7135@macro@IS_RTC_DATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_DATE",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_DATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7292@macro@RTC_Weekday_Monday",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Weekday_Monday",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Weekday_Monday",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7348@macro@RTC_Weekday_Tuesday",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Weekday_Tuesday",
    "location": {
      "column": "9",
      "line": "221",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Weekday_Tuesday",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7404@macro@RTC_Weekday_Wednesday",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Weekday_Wednesday",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Weekday_Wednesday",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7460@macro@RTC_Weekday_Thursday",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Weekday_Thursday",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Weekday_Thursday",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7516@macro@RTC_Weekday_Friday",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Weekday_Friday",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Weekday_Friday",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7572@macro@RTC_Weekday_Saturday",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Weekday_Saturday",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Weekday_Saturday",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7628@macro@RTC_Weekday_Sunday",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Weekday_Sunday",
    "location": {
      "column": "9",
      "line": "226",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Weekday_Sunday",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@7684@macro@IS_RTC_WEEKDAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_WEEKDAY",
    "location": {
      "column": "9",
      "line": "227",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_WEEKDAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@8275@macro@IS_RTC_ALARM_DATE_WEEKDAY_DATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALARM_DATE_WEEKDAY_DATE",
    "location": {
      "column": "9",
      "line": "242",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_ALARM_DATE_WEEKDAY_DATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@8354@macro@IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9092@macro@RTC_AlarmDateWeekDaySel_Date",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmDateWeekDaySel_Date",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmDateWeekDaySel_Date",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9158@macro@RTC_AlarmDateWeekDaySel_WeekDay",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmDateWeekDaySel_WeekDay",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmDateWeekDaySel_WeekDay",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9226@macro@IS_RTC_ALARM_DATE_WEEKDAY_SEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALARM_DATE_WEEKDAY_SEL",
    "location": {
      "column": "9",
      "line": "262",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_ALARM_DATE_WEEKDAY_SEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9488@macro@RTC_AlarmMask_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmMask_None",
    "location": {
      "column": "9",
      "line": "273",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmMask_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9554@macro@RTC_AlarmMask_DateWeekDay",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmMask_DateWeekDay",
    "location": {
      "column": "9",
      "line": "274",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmMask_DateWeekDay",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9620@macro@RTC_AlarmMask_Hours",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmMask_Hours",
    "location": {
      "column": "9",
      "line": "275",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmMask_Hours",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9686@macro@RTC_AlarmMask_Minutes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmMask_Minutes",
    "location": {
      "column": "9",
      "line": "276",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmMask_Minutes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9752@macro@RTC_AlarmMask_Seconds",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmMask_Seconds",
    "location": {
      "column": "9",
      "line": "277",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmMask_Seconds",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9818@macro@RTC_AlarmMask_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmMask_All",
    "location": {
      "column": "9",
      "line": "278",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmMask_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@9884@macro@IS_ALARM_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_ALARM_MASK",
    "location": {
      "column": "9",
      "line": "279",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_ALARM_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@10035@macro@RTC_Alarm_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Alarm_A",
    "location": {
      "column": "9",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Alarm_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@10101@macro@RTC_Alarm_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Alarm_B",
    "location": {
      "column": "9",
      "line": "289",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Alarm_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@10167@macro@IS_RTC_ALARM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALARM",
    "location": {
      "column": "9",
      "line": "290",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_ALARM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@10255@macro@IS_RTC_CMD_ALARM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_CMD_ALARM",
    "location": {
      "column": "9",
      "line": "291",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_CMD_ALARM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@10445@macro@RTC_AlarmSubSecondMask_All",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_All",
    "location": {
      "column": "9",
      "line": "300",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_All",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@10746@macro@RTC_AlarmSubSecondMask_SS14_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_1",
    "location": {
      "column": "9",
      "line": "303",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@10963@macro@RTC_AlarmSubSecondMask_SS14_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_2",
    "location": {
      "column": "9",
      "line": "305",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@11182@macro@RTC_AlarmSubSecondMask_SS14_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_3",
    "location": {
      "column": "9",
      "line": "307",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@11401@macro@RTC_AlarmSubSecondMask_SS14_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_4",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@11620@macro@RTC_AlarmSubSecondMask_SS14_5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_5",
    "location": {
      "column": "9",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@11839@macro@RTC_AlarmSubSecondMask_SS14_6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_6",
    "location": {
      "column": "9",
      "line": "313",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@12058@macro@RTC_AlarmSubSecondMask_SS14_7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_7",
    "location": {
      "column": "9",
      "line": "315",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@12277@macro@RTC_AlarmSubSecondMask_SS14_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_8",
    "location": {
      "column": "9",
      "line": "317",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@12496@macro@RTC_AlarmSubSecondMask_SS14_9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_9",
    "location": {
      "column": "9",
      "line": "319",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@12715@macro@RTC_AlarmSubSecondMask_SS14_10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_10",
    "location": {
      "column": "9",
      "line": "321",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@12935@macro@RTC_AlarmSubSecondMask_SS14_11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_11",
    "location": {
      "column": "9",
      "line": "323",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@13156@macro@RTC_AlarmSubSecondMask_SS14_12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_12",
    "location": {
      "column": "9",
      "line": "325",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@13376@macro@RTC_AlarmSubSecondMask_SS14_13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14_13",
    "location": {
      "column": "9",
      "line": "327",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14_13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@13597@macro@RTC_AlarmSubSecondMask_SS14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_SS14",
    "location": {
      "column": "9",
      "line": "329",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_SS14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@13813@macro@RTC_AlarmSubSecondMask_None",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_AlarmSubSecondMask_None",
    "location": {
      "column": "9",
      "line": "331",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondMask_None",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@14017@macro@IS_RTC_ALARM_SUB_SECOND_MASK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALARM_SUB_SECOND_MASK",
    "location": {
      "column": "9",
      "line": "333",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_ALARM_SUB_SECOND_MASK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@15596@macro@IS_RTC_ALARM_SUB_SECOND_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_ALARM_SUB_SECOND_VALUE",
    "location": {
      "column": "9",
      "line": "357",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_ALARM_SUB_SECOND_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@15750@macro@RTC_WakeUpClock_RTCCLK_Div16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WakeUpClock_RTCCLK_Div16",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpClock_RTCCLK_Div16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@15818@macro@RTC_WakeUpClock_RTCCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WakeUpClock_RTCCLK_Div8",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpClock_RTCCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@15886@macro@RTC_WakeUpClock_RTCCLK_Div4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WakeUpClock_RTCCLK_Div4",
    "location": {
      "column": "9",
      "line": "368",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpClock_RTCCLK_Div4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@15954@macro@RTC_WakeUpClock_RTCCLK_Div2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WakeUpClock_RTCCLK_Div2",
    "location": {
      "column": "9",
      "line": "369",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpClock_RTCCLK_Div2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@16022@macro@RTC_WakeUpClock_CK_SPRE_16bits",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WakeUpClock_CK_SPRE_16bits",
    "location": {
      "column": "9",
      "line": "370",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpClock_CK_SPRE_16bits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@16090@macro@RTC_WakeUpClock_CK_SPRE_17bits",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_WakeUpClock_CK_SPRE_17bits",
    "location": {
      "column": "9",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpClock_CK_SPRE_17bits",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@16158@macro@IS_RTC_WAKEUP_CLOCK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_WAKEUP_CLOCK",
    "location": {
      "column": "9",
      "line": "372",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_WAKEUP_CLOCK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@16659@macro@IS_RTC_WAKEUP_COUNTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_WAKEUP_COUNTER",
    "location": {
      "column": "9",
      "line": "378",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_WAKEUP_COUNTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@16808@macro@RTC_TimeStampEdge_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TimeStampEdge_Rising",
    "location": {
      "column": "9",
      "line": "386",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStampEdge_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@16874@macro@RTC_TimeStampEdge_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TimeStampEdge_Falling",
    "location": {
      "column": "9",
      "line": "387",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStampEdge_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@16940@macro@IS_RTC_TIMESTAMP_EDGE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TIMESTAMP_EDGE",
    "location": {
      "column": "9",
      "line": "388",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TIMESTAMP_EDGE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17183@macro@RTC_Output_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Output_Disable",
    "location": {
      "column": "9",
      "line": "397",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Output_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17246@macro@RTC_Output_AlarmA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Output_AlarmA",
    "location": {
      "column": "9",
      "line": "398",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Output_AlarmA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17309@macro@RTC_Output_AlarmB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Output_AlarmB",
    "location": {
      "column": "9",
      "line": "399",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Output_AlarmB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17372@macro@RTC_Output_WakeUp",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Output_WakeUp",
    "location": {
      "column": "9",
      "line": "400",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Output_WakeUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17438@macro@IS_RTC_OUTPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_OUTPUT",
    "location": {
      "column": "9",
      "line": "402",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_OUTPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17798@macro@RTC_OutputPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_OutputPolarity_High",
    "location": {
      "column": "9",
      "line": "414",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_OutputPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17864@macro@RTC_OutputPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_OutputPolarity_Low",
    "location": {
      "column": "9",
      "line": "415",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_OutputPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@17930@macro@IS_RTC_OUTPUT_POL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_OUTPUT_POL",
    "location": {
      "column": "9",
      "line": "416",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_OUTPUT_POL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18162@macro@RTC_CalibSign_Positive",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CalibSign_Positive",
    "location": {
      "column": "9",
      "line": "426",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CalibSign_Positive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18229@macro@RTC_CalibSign_Negative",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CalibSign_Negative",
    "location": {
      "column": "9",
      "line": "427",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CalibSign_Negative",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18295@macro@IS_RTC_CALIB_SIGN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_CALIB_SIGN",
    "location": {
      "column": "9",
      "line": "428",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_CALIB_SIGN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18439@macro@IS_RTC_CALIB_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_CALIB_VALUE",
    "location": {
      "column": "9",
      "line": "430",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_CALIB_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18586@macro@RTC_CalibOutput_512Hz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CalibOutput_512Hz",
    "location": {
      "column": "9",
      "line": "439",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CalibOutput_512Hz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18652@macro@RTC_CalibOutput_1Hz",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_CalibOutput_1Hz",
    "location": {
      "column": "9",
      "line": "440",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CalibOutput_1Hz",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18717@macro@IS_RTC_CALIB_OUTPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_CALIB_OUTPUT",
    "location": {
      "column": "9",
      "line": "441",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_CALIB_OUTPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@18960@macro@RTC_SmoothCalibPeriod_32sec",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SmoothCalibPeriod_32sec",
    "location": {
      "column": "9",
      "line": "450",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SmoothCalibPeriod_32sec",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@19176@macro@RTC_SmoothCalibPeriod_16sec",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SmoothCalibPeriod_16sec",
    "location": {
      "column": "9",
      "line": "452",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SmoothCalibPeriod_16sec",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@19393@macro@RTC_SmoothCalibPeriod_8sec",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SmoothCalibPeriod_8sec",
    "location": {
      "column": "9",
      "line": "454",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SmoothCalibPeriod_8sec",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@19608@macro@IS_RTC_SMOOTH_CALIB_PERIOD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_SMOOTH_CALIB_PERIOD",
    "location": {
      "column": "9",
      "line": "456",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_SMOOTH_CALIB_PERIOD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@20019@macro@RTC_SmoothCalibPlusPulses_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SmoothCalibPlusPulses_Set",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SmoothCalibPlusPulses_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@20346@macro@RTC_SmoothCalibPlusPulses_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_SmoothCalibPlusPulses_Reset",
    "location": {
      "column": "9",
      "line": "470",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SmoothCalibPlusPulses_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@20566@macro@IS_RTC_SMOOTH_CALIB_PLUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_SMOOTH_CALIB_PLUS",
    "location": {
      "column": "9",
      "line": "472",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_SMOOTH_CALIB_PLUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@20839@macro@IS_RTC_SMOOTH_CALIB_MINUS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_SMOOTH_CALIB_MINUS",
    "location": {
      "column": "10",
      "line": "482",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_SMOOTH_CALIB_MINUS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@20990@macro@RTC_DayLightSaving_SUB1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DayLightSaving_SUB1H",
    "location": {
      "column": "9",
      "line": "491",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_DayLightSaving_SUB1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21049@macro@RTC_DayLightSaving_ADD1H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DayLightSaving_ADD1H",
    "location": {
      "column": "9",
      "line": "492",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_DayLightSaving_ADD1H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21108@macro@IS_RTC_DAYLIGHT_SAVING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_DAYLIGHT_SAVING",
    "location": {
      "column": "9",
      "line": "493",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_DAYLIGHT_SAVING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21268@macro@RTC_StoreOperation_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_StoreOperation_Reset",
    "location": {
      "column": "9",
      "line": "496",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_StoreOperation_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21332@macro@RTC_StoreOperation_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_StoreOperation_Set",
    "location": {
      "column": "9",
      "line": "497",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_StoreOperation_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21396@macro@IS_RTC_STORE_OPERATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_STORE_OPERATION",
    "location": {
      "column": "9",
      "line": "498",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_STORE_OPERATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21656@macro@RTC_TamperTrigger_RisingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperTrigger_RisingEdge",
    "location": {
      "column": "9",
      "line": "507",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperTrigger_RisingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21728@macro@RTC_TamperTrigger_FallingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperTrigger_FallingEdge",
    "location": {
      "column": "9",
      "line": "508",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperTrigger_FallingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21800@macro@RTC_TamperTrigger_LowLevel",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperTrigger_LowLevel",
    "location": {
      "column": "9",
      "line": "509",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperTrigger_LowLevel",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21872@macro@RTC_TamperTrigger_HighLevel",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperTrigger_HighLevel",
    "location": {
      "column": "9",
      "line": "510",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperTrigger_HighLevel",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@21944@macro@IS_RTC_TAMPER_TRIGGER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TAMPER_TRIGGER",
    "location": {
      "column": "9",
      "line": "511",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TAMPER_TRIGGER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@22384@macro@RTC_TamperFilter_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperFilter_Disable",
    "location": {
      "column": "9",
      "line": "523",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperFilter_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@22479@macro@RTC_TamperFilter_2Sample",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperFilter_2Sample",
    "location": {
      "column": "9",
      "line": "525",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperFilter_2Sample",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@22674@macro@RTC_TamperFilter_4Sample",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperFilter_4Sample",
    "location": {
      "column": "9",
      "line": "527",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperFilter_4Sample",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@22869@macro@RTC_TamperFilter_8Sample",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperFilter_8Sample",
    "location": {
      "column": "9",
      "line": "529",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperFilter_8Sample",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@23065@macro@IS_RTC_TAMPER_FILTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TAMPER_FILTER",
    "location": {
      "column": "9",
      "line": "531",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TAMPER_FILTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@23490@macro@RTC_TamperSamplingFreq_RTCCLK_Div32768",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div32768",
    "location": {
      "column": "9",
      "line": "542",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div32768",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@23719@macro@RTC_TamperSamplingFreq_RTCCLK_Div16384",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div16384",
    "location": {
      "column": "9",
      "line": "544",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div16384",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@23950@macro@RTC_TamperSamplingFreq_RTCCLK_Div8192",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div8192",
    "location": {
      "column": "9",
      "line": "546",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div8192",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@24179@macro@RTC_TamperSamplingFreq_RTCCLK_Div4096",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div4096",
    "location": {
      "column": "9",
      "line": "548",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div4096",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@24408@macro@RTC_TamperSamplingFreq_RTCCLK_Div2048",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div2048",
    "location": {
      "column": "9",
      "line": "550",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div2048",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@24637@macro@RTC_TamperSamplingFreq_RTCCLK_Div1024",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div1024",
    "location": {
      "column": "9",
      "line": "552",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div1024",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@24866@macro@RTC_TamperSamplingFreq_RTCCLK_Div512",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div512",
    "location": {
      "column": "9",
      "line": "554",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div512",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@25095@macro@RTC_TamperSamplingFreq_RTCCLK_Div256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperSamplingFreq_RTCCLK_Div256",
    "location": {
      "column": "9",
      "line": "556",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreq_RTCCLK_Div256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@25324@macro@IS_RTC_TAMPER_SAMPLING_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TAMPER_SAMPLING_FREQ",
    "location": {
      "column": "9",
      "line": "558",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TAMPER_SAMPLING_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@26206@macro@RTC_TamperPrechargeDuration_1RTCCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPrechargeDuration_1RTCCLK",
    "location": {
      "column": "9",
      "line": "574",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPrechargeDuration_1RTCCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@26424@macro@RTC_TamperPrechargeDuration_2RTCCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPrechargeDuration_2RTCCLK",
    "location": {
      "column": "9",
      "line": "576",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPrechargeDuration_2RTCCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@26643@macro@RTC_TamperPrechargeDuration_4RTCCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPrechargeDuration_4RTCCLK",
    "location": {
      "column": "9",
      "line": "578",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPrechargeDuration_4RTCCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@26862@macro@RTC_TamperPrechargeDuration_8RTCCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPrechargeDuration_8RTCCLK",
    "location": {
      "column": "9",
      "line": "580",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPrechargeDuration_8RTCCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@27083@macro@IS_RTC_TAMPER_PRECHARGE_DURATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TAMPER_PRECHARGE_DURATION",
    "location": {
      "column": "9",
      "line": "583",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TAMPER_PRECHARGE_DURATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@27599@macro@RTC_Tamper_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Tamper_1",
    "location": {
      "column": "9",
      "line": "594",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Tamper_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@27638@macro@RTC_Tamper_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Tamper_2",
    "location": {
      "column": "9",
      "line": "595",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Tamper_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@27677@macro@IS_RTC_TAMPER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TAMPER",
    "location": {
      "column": "9",
      "line": "596",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TAMPER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@27846@macro@RTC_TamperPin_Default",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPin_Default",
    "location": {
      "column": "9",
      "line": "605",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPin_Default",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@27906@macro@RTC_TamperPin_Pos1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPin_Pos1",
    "location": {
      "column": "9",
      "line": "606",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPin_Pos1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@27966@macro@IS_RTC_TAMPER_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TAMPER_PIN",
    "location": {
      "column": "9",
      "line": "607",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TAMPER_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28132@macro@RTC_TamperPin_PC13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPin_PC13",
    "location": {
      "column": "9",
      "line": "610",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPin_PC13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28192@macro@RTC_TamperPin_PI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TamperPin_PI8",
    "location": {
      "column": "9",
      "line": "611",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPin_PI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28330@macro@RTC_TimeStampPin_PC13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TimeStampPin_PC13",
    "location": {
      "column": "9",
      "line": "619",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStampPin_PC13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28397@macro@RTC_TimeStampPin_PI8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_TimeStampPin_PI8",
    "location": {
      "column": "9",
      "line": "620",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStampPin_PI8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28464@macro@IS_RTC_TIMESTAMP_PIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_TIMESTAMP_PIN",
    "location": {
      "column": "9",
      "line": "621",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_TIMESTAMP_PIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28688@macro@RTC_OutputType_OpenDrain",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_OutputType_OpenDrain",
    "location": {
      "column": "9",
      "line": "631",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_OutputType_OpenDrain",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28755@macro@RTC_OutputType_PushPull",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_OutputType_PushPull",
    "location": {
      "column": "9",
      "line": "632",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_OutputType_PushPull",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@28822@macro@IS_RTC_OUTPUT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_OUTPUT_TYPE",
    "location": {
      "column": "9",
      "line": "633",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_OUTPUT_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29064@macro@RTC_ShiftAdd1S_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ShiftAdd1S_Reset",
    "location": {
      "column": "9",
      "line": "643",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_ShiftAdd1S_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29122@macro@RTC_ShiftAdd1S_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_ShiftAdd1S_Set",
    "location": {
      "column": "9",
      "line": "644",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_ShiftAdd1S_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29180@macro@IS_RTC_SHIFT_ADD1S",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_SHIFT_ADD1S",
    "location": {
      "column": "9",
      "line": "645",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_SHIFT_ADD1S",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29407@macro@IS_RTC_SHIFT_SUBFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_SHIFT_SUBFS",
    "location": {
      "column": "9",
      "line": "654",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_SHIFT_SUBFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29548@macro@RTC_BKP_DR0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR0",
    "location": {
      "column": "9",
      "line": "664",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29614@macro@RTC_BKP_DR1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR1",
    "location": {
      "column": "9",
      "line": "665",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29680@macro@RTC_BKP_DR2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR2",
    "location": {
      "column": "9",
      "line": "666",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29746@macro@RTC_BKP_DR3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR3",
    "location": {
      "column": "9",
      "line": "667",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29812@macro@RTC_BKP_DR4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR4",
    "location": {
      "column": "9",
      "line": "668",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29878@macro@RTC_BKP_DR5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR5",
    "location": {
      "column": "9",
      "line": "669",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@29944@macro@RTC_BKP_DR6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR6",
    "location": {
      "column": "9",
      "line": "670",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30010@macro@RTC_BKP_DR7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR7",
    "location": {
      "column": "9",
      "line": "671",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30076@macro@RTC_BKP_DR8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR8",
    "location": {
      "column": "9",
      "line": "672",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30142@macro@RTC_BKP_DR9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR9",
    "location": {
      "column": "9",
      "line": "673",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30208@macro@RTC_BKP_DR10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR10",
    "location": {
      "column": "9",
      "line": "674",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30274@macro@RTC_BKP_DR11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR11",
    "location": {
      "column": "9",
      "line": "675",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30340@macro@RTC_BKP_DR12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR12",
    "location": {
      "column": "9",
      "line": "676",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30406@macro@RTC_BKP_DR13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR13",
    "location": {
      "column": "9",
      "line": "677",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30472@macro@RTC_BKP_DR14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR14",
    "location": {
      "column": "9",
      "line": "678",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30538@macro@RTC_BKP_DR15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR15",
    "location": {
      "column": "9",
      "line": "679",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30604@macro@RTC_BKP_DR16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR16",
    "location": {
      "column": "9",
      "line": "680",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30670@macro@RTC_BKP_DR17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR17",
    "location": {
      "column": "9",
      "line": "681",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30736@macro@RTC_BKP_DR18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR18",
    "location": {
      "column": "9",
      "line": "682",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30802@macro@RTC_BKP_DR19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_BKP_DR19",
    "location": {
      "column": "9",
      "line": "683",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BKP_DR19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@30868@macro@IS_RTC_BKP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_BKP",
    "location": {
      "column": "9",
      "line": "684",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_BKP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32406@macro@RTC_Format_BIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Format_BIN",
    "location": {
      "column": "9",
      "line": "711",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Format_BIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32473@macro@RTC_Format_BCD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_Format_BCD",
    "location": {
      "column": "9",
      "line": "712",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Format_BCD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32540@macro@IS_RTC_FORMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_FORMAT",
    "location": {
      "column": "9",
      "line": "713",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_FORMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32711@macro@RTC_FLAG_RECALPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_RECALPF",
    "location": {
      "column": "9",
      "line": "722",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_RECALPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32777@macro@RTC_FLAG_TAMP1F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_TAMP1F",
    "location": {
      "column": "9",
      "line": "723",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_TAMP1F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32843@macro@RTC_FLAG_TAMP2F",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_TAMP2F",
    "location": {
      "column": "9",
      "line": "724",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_TAMP2F",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32910@macro@RTC_FLAG_TSOVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_TSOVF",
    "location": {
      "column": "9",
      "line": "725",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_TSOVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@32976@macro@RTC_FLAG_TSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_TSF",
    "location": {
      "column": "9",
      "line": "726",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_TSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33042@macro@RTC_FLAG_WUTF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_WUTF",
    "location": {
      "column": "9",
      "line": "727",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_WUTF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33108@macro@RTC_FLAG_ALRBF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_ALRBF",
    "location": {
      "column": "9",
      "line": "728",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_ALRBF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33174@macro@RTC_FLAG_ALRAF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_ALRAF",
    "location": {
      "column": "9",
      "line": "729",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_ALRAF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33240@macro@RTC_FLAG_INITF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_INITF",
    "location": {
      "column": "9",
      "line": "730",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_INITF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33306@macro@RTC_FLAG_RSF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_RSF",
    "location": {
      "column": "9",
      "line": "731",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_RSF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33372@macro@RTC_FLAG_INITS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_INITS",
    "location": {
      "column": "9",
      "line": "732",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_INITS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33438@macro@RTC_FLAG_SHPF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_SHPF",
    "location": {
      "column": "9",
      "line": "733",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_SHPF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33504@macro@RTC_FLAG_WUTWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_WUTWF",
    "location": {
      "column": "9",
      "line": "734",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_WUTWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33570@macro@RTC_FLAG_ALRBWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_ALRBWF",
    "location": {
      "column": "9",
      "line": "735",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_ALRBWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33636@macro@RTC_FLAG_ALRAWF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_FLAG_ALRAWF",
    "location": {
      "column": "9",
      "line": "736",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_FLAG_ALRAWF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@33702@macro@IS_RTC_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_GET_FLAG",
    "location": {
      "column": "9",
      "line": "737",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34356@macro@IS_RTC_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "744",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34545@macro@RTC_IT_TS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_IT_TS",
    "location": {
      "column": "9",
      "line": "752",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_IT_TS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34611@macro@RTC_IT_WUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_IT_WUT",
    "location": {
      "column": "9",
      "line": "753",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_IT_WUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34677@macro@RTC_IT_ALRB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_IT_ALRB",
    "location": {
      "column": "9",
      "line": "754",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_IT_ALRB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34743@macro@RTC_IT_ALRA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_IT_ALRA",
    "location": {
      "column": "9",
      "line": "755",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_IT_ALRA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34809@macro@RTC_IT_TAMP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_IT_TAMP",
    "location": {
      "column": "9",
      "line": "756",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_IT_TAMP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34922@macro@RTC_IT_TAMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_IT_TAMP1",
    "location": {
      "column": "9",
      "line": "757",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_IT_TAMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@34988@macro@RTC_IT_TAMP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_IT_TAMP2",
    "location": {
      "column": "9",
      "line": "758",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_IT_TAMP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@35056@macro@IS_RTC_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "760",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@35158@macro@IS_RTC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_GET_IT",
    "location": {
      "column": "9",
      "line": "761",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@35393@macro@IS_RTC_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RTC_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "764",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "IS_RTC_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@35560@macro@RTC_DigitalCalibConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DigitalCalibConfig",
    "location": {
      "column": "9",
      "line": "773",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_DigitalCalibConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rtc.h@35615@macro@RTC_DigitalCalibCmd",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RTC_DigitalCalibCmd",
    "location": {
      "column": "9",
      "line": "774",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_DigitalCalibCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_DeInit(void)",
    "location": {
      "column": "13",
      "line": "788",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_Init(RTC_InitTypeDef *)",
    "location": {
      "column": "13",
      "line": "791",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_StructInit(RTC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "792",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_WriteProtectionCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_WriteProtectionCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "793",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WriteProtectionCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_EnterInitMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_EnterInitMode(void)",
    "location": {
      "column": "13",
      "line": "794",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_EnterInitMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_ExitInitMode",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_ExitInitMode(void)",
    "location": {
      "column": "6",
      "line": "795",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_ExitInitMode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_WaitForSynchro",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_WaitForSynchro(void)",
    "location": {
      "column": "13",
      "line": "796",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WaitForSynchro",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_RefClockCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_RefClockCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "797",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_RefClockCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_BypassShadowCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_BypassShadowCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "798",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_BypassShadowCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_SetTime",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_SetTime(uint32_t, RTC_TimeTypeDef *)",
    "location": {
      "column": "13",
      "line": "801",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SetTime",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TimeStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TimeStructInit(RTC_TimeTypeDef *)",
    "location": {
      "column": "6",
      "line": "802",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetTime",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_GetTime(uint32_t, RTC_TimeTypeDef *)",
    "location": {
      "column": "6",
      "line": "803",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetTime",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetSubSecond",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t RTC_GetSubSecond(void)",
    "location": {
      "column": "10",
      "line": "804",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetSubSecond",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_SetDate",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_SetDate(uint32_t, RTC_DateTypeDef *)",
    "location": {
      "column": "13",
      "line": "805",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SetDate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_DateStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_DateStructInit(RTC_DateTypeDef *)",
    "location": {
      "column": "6",
      "line": "806",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_DateStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetDate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_GetDate(uint32_t, RTC_DateTypeDef *)",
    "location": {
      "column": "6",
      "line": "807",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetDate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_SetAlarm",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_SetAlarm(uint32_t, uint32_t, RTC_AlarmTypeDef *)",
    "location": {
      "column": "6",
      "line": "810",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SetAlarm",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_AlarmStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_AlarmStructInit(RTC_AlarmTypeDef *)",
    "location": {
      "column": "6",
      "line": "811",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetAlarm",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_GetAlarm(uint32_t, uint32_t, RTC_AlarmTypeDef *)",
    "location": {
      "column": "6",
      "line": "812",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetAlarm",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_AlarmCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_AlarmCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "13",
      "line": "813",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_AlarmSubSecondConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_AlarmSubSecondConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "814",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_AlarmSubSecondConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetAlarmSubSecond",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t RTC_GetAlarmSubSecond(uint32_t)",
    "location": {
      "column": "10",
      "line": "815",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetAlarmSubSecond",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_WakeUpClockConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_WakeUpClockConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "818",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpClockConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_SetWakeUpCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_SetWakeUpCounter(uint32_t)",
    "location": {
      "column": "6",
      "line": "819",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SetWakeUpCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetWakeUpCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t RTC_GetWakeUpCounter(void)",
    "location": {
      "column": "10",
      "line": "820",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetWakeUpCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_WakeUpCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_WakeUpCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "821",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WakeUpCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_DayLightSavingConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_DayLightSavingConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "824",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_DayLightSavingConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetStoreOperation",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t RTC_GetStoreOperation(void)",
    "location": {
      "column": "10",
      "line": "825",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetStoreOperation",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_OutputConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_OutputConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "828",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_OutputConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_CoarseCalibConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_CoarseCalibConfig(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "831",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CoarseCalibConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_CoarseCalibCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_CoarseCalibCmd(FunctionalState)",
    "location": {
      "column": "13",
      "line": "832",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CoarseCalibCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_CalibOutputCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_CalibOutputCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "833",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CalibOutputCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_CalibOutputConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_CalibOutputConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "834",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_CalibOutputConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_SmoothCalibConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_SmoothCalibConfig(uint32_t, uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "835",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SmoothCalibConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TimeStampCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TimeStampCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "840",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStampCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetTimeStamp",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_GetTimeStamp(uint32_t, RTC_TimeTypeDef *, RTC_DateTypeDef *)",
    "location": {
      "column": "6",
      "line": "841",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetTimeStamp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetTimeStampSubSecond",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t RTC_GetTimeStampSubSecond(void)",
    "location": {
      "column": "10",
      "line": "843",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetTimeStampSubSecond",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TamperTriggerConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TamperTriggerConfig(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "846",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperTriggerConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TamperCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TamperCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "847",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TamperFilterConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TamperFilterConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "848",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperFilterConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TamperSamplingFreqConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TamperSamplingFreqConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "849",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperSamplingFreqConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TamperPinsPrechargeDuration",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TamperPinsPrechargeDuration(uint32_t)",
    "location": {
      "column": "6",
      "line": "850",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPinsPrechargeDuration",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TimeStampOnTamperDetectionCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TimeStampOnTamperDetectionCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "851",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStampOnTamperDetectionCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TamperPullUpCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TamperPullUpCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "852",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPullUpCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_WriteBackupRegister",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_WriteBackupRegister(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "855",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_WriteBackupRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_ReadBackupRegister",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t RTC_ReadBackupRegister(uint32_t)",
    "location": {
      "column": "10",
      "line": "856",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_ReadBackupRegister",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TamperPinSelection",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TamperPinSelection(uint32_t)",
    "location": {
      "column": "6",
      "line": "860",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TamperPinSelection",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_TimeStampPinSelection",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_TimeStampPinSelection(uint32_t)",
    "location": {
      "column": "6",
      "line": "861",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_TimeStampPinSelection",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_OutputTypeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_OutputTypeConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "862",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_OutputTypeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_SynchroShiftConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus RTC_SynchroShiftConfig(uint32_t, uint32_t)",
    "location": {
      "column": "13",
      "line": "865",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_SynchroShiftConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_ITConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "868",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RTC_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "869",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "870",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RTC_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "871",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RTC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RTC_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "872",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rtc.h"
    },
    "name": "RTC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@1311@macro@__STM32F4xx_SPI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_SPI_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "__STM32F4xx_SPI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@SPI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "members": [
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_Direction",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_Direction",
        "location": {
          "column": "12",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_Direction",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_Mode",
        "location": {
          "column": "12",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_DataSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_DataSize",
        "location": {
          "column": "12",
          "line": "62",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_DataSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPOL",
        "location": {
          "column": "12",
          "line": "65",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CPHA",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CPHA",
        "location": {
          "column": "12",
          "line": "68",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_CPHA",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_NSS",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_NSS",
        "location": {
          "column": "12",
          "line": "71",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_NSS",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_BaudRatePrescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_BaudRatePrescaler",
        "location": {
          "column": "12",
          "line": "75",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_BaudRatePrescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_FirstBit",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_FirstBit",
        "location": {
          "column": "12",
          "line": "81",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_FirstBit",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:@SA@SPI_InitTypeDef@FI@SPI_CRCPolynomial",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "SPI_CRCPolynomial",
        "location": {
          "column": "12",
          "line": "84",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_CRCPolynomial",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      },
      {
        "ID": "c:stm32f4xx_spi.h@T@SPI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct SPI_InitTypeDef",
        "location": {
          "column": "2",
          "line": "85",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "SPI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_54_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@I2S_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "members": [
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_Mode",
        "location": {
          "column": "12",
          "line": "94",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_91_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_Standard",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_Standard",
        "location": {
          "column": "12",
          "line": "97",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_Standard",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_91_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_DataFormat",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_DataFormat",
        "location": {
          "column": "12",
          "line": "100",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_DataFormat",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_91_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_MCLKOutput",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_MCLKOutput",
        "location": {
          "column": "12",
          "line": "103",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_MCLKOutput",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_91_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_AudioFreq",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_AudioFreq",
        "location": {
          "column": "12",
          "line": "106",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_AudioFreq",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_91_9"
      },
      {
        "ID": "c:@SA@I2S_InitTypeDef@FI@I2S_CPOL",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "I2S_CPOL",
        "location": {
          "column": "12",
          "line": "109",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_CPOL",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_91_9"
      },
      {
        "ID": "c:stm32f4xx_spi.h@T@I2S_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct I2S_InitTypeDef",
        "location": {
          "column": "2",
          "line": "111",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
        },
        "name": "I2S_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_spi_h_91_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@5119@macro@IS_SPI_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "119",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@5477@macro@IS_SPI_ALL_PERIPH_EXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_ALL_PERIPH_EXT",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_ALL_PERIPH_EXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6011@macro@IS_SPI_23_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_23_PERIPH",
    "location": {
      "column": "9",
      "line": "135",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_23_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6129@macro@IS_SPI_23_PERIPH_EXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_23_PERIPH_EXT",
    "location": {
      "column": "9",
      "line": "138",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_23_PERIPH_EXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6395@macro@IS_I2S_EXT_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_EXT_PERIPH",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_EXT_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6576@macro@SPI_Direction_2Lines_FullDuplex",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_2Lines_FullDuplex",
    "location": {
      "column": "9",
      "line": "151",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_2Lines_FullDuplex",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6636@macro@SPI_Direction_2Lines_RxOnly",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_2Lines_RxOnly",
    "location": {
      "column": "9",
      "line": "152",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_2Lines_RxOnly",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6696@macro@SPI_Direction_1Line_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_1Line_Rx",
    "location": {
      "column": "9",
      "line": "153",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_1Line_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6756@macro@SPI_Direction_1Line_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_1Line_Tx",
    "location": {
      "column": "9",
      "line": "154",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_1Line_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@6816@macro@IS_SPI_DIRECTION_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DIRECTION_MODE",
    "location": {
      "column": "9",
      "line": "155",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_DIRECTION_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7200@macro@SPI_Mode_Master",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Master",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Mode_Master",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7260@macro@SPI_Mode_Slave",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Mode_Slave",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Mode_Slave",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7320@macro@IS_SPI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_MODE",
    "location": {
      "column": "9",
      "line": "169",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7504@macro@SPI_DataSize_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_16b",
    "location": {
      "column": "9",
      "line": "179",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DataSize_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7564@macro@SPI_DataSize_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DataSize_8b",
    "location": {
      "column": "9",
      "line": "180",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DataSize_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7624@macro@IS_SPI_DATASIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DATASIZE",
    "location": {
      "column": "9",
      "line": "181",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_DATASIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7840@macro@SPI_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_Low",
    "location": {
      "column": "9",
      "line": "191",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7900@macro@SPI_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPOL_High",
    "location": {
      "column": "9",
      "line": "192",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@7960@macro@IS_SPI_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPOL",
    "location": {
      "column": "9",
      "line": "193",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8142@macro@SPI_CPHA_1Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_1Edge",
    "location": {
      "column": "9",
      "line": "203",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPHA_1Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8202@macro@SPI_CPHA_2Edge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CPHA_2Edge",
    "location": {
      "column": "9",
      "line": "204",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CPHA_2Edge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8262@macro@IS_SPI_CPHA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CPHA",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CPHA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8459@macro@SPI_NSS_Soft",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Soft",
    "location": {
      "column": "9",
      "line": "215",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSS_Soft",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8519@macro@SPI_NSS_Hard",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSS_Hard",
    "location": {
      "column": "9",
      "line": "216",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSS_Hard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8579@macro@IS_SPI_NSS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS",
    "location": {
      "column": "9",
      "line": "217",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_NSS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8762@macro@SPI_BaudRatePrescaler_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_2",
    "location": {
      "column": "9",
      "line": "227",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8822@macro@SPI_BaudRatePrescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_4",
    "location": {
      "column": "9",
      "line": "228",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8882@macro@SPI_BaudRatePrescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_8",
    "location": {
      "column": "9",
      "line": "229",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@8942@macro@SPI_BaudRatePrescaler_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_16",
    "location": {
      "column": "9",
      "line": "230",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9002@macro@SPI_BaudRatePrescaler_32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_32",
    "location": {
      "column": "9",
      "line": "231",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9062@macro@SPI_BaudRatePrescaler_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_64",
    "location": {
      "column": "9",
      "line": "232",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9122@macro@SPI_BaudRatePrescaler_128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_128",
    "location": {
      "column": "9",
      "line": "233",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9182@macro@SPI_BaudRatePrescaler_256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_BaudRatePrescaler_256",
    "location": {
      "column": "9",
      "line": "234",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BaudRatePrescaler_256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@9242@macro@IS_SPI_BAUDRATE_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_BAUDRATE_PRESCALER",
    "location": {
      "column": "9",
      "line": "235",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_BAUDRATE_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10068@macro@SPI_FirstBit_MSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_MSB",
    "location": {
      "column": "9",
      "line": "251",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FirstBit_MSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10128@macro@SPI_FirstBit_LSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FirstBit_LSB",
    "location": {
      "column": "9",
      "line": "252",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FirstBit_LSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10188@macro@IS_SPI_FIRST_BIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_FIRST_BIT",
    "location": {
      "column": "9",
      "line": "253",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_FIRST_BIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10380@macro@I2S_Mode_SlaveTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_SlaveTx",
    "location": {
      "column": "9",
      "line": "263",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_SlaveTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10440@macro@I2S_Mode_SlaveRx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_SlaveRx",
    "location": {
      "column": "9",
      "line": "264",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_SlaveRx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10500@macro@I2S_Mode_MasterTx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_MasterTx",
    "location": {
      "column": "9",
      "line": "265",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_MasterTx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10560@macro@I2S_Mode_MasterRx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Mode_MasterRx",
    "location": {
      "column": "9",
      "line": "266",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Mode_MasterRx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10620@macro@IS_I2S_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_MODE",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10939@macro@I2S_Standard_Phillips",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_Phillips",
    "location": {
      "column": "9",
      "line": "280",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_Phillips",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@10999@macro@I2S_Standard_MSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_MSB",
    "location": {
      "column": "9",
      "line": "281",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_MSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11059@macro@I2S_Standard_LSB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_LSB",
    "location": {
      "column": "9",
      "line": "282",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_LSB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11119@macro@I2S_Standard_PCMShort",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_PCMShort",
    "location": {
      "column": "9",
      "line": "283",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_PCMShort",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11179@macro@I2S_Standard_PCMLong",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_Standard_PCMLong",
    "location": {
      "column": "9",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Standard_PCMLong",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11239@macro@IS_I2S_STANDARD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_STANDARD",
    "location": {
      "column": "9",
      "line": "285",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_STANDARD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11694@macro@I2S_DataFormat_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_16b",
    "location": {
      "column": "9",
      "line": "298",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11754@macro@I2S_DataFormat_16bextended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_16bextended",
    "location": {
      "column": "9",
      "line": "299",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_16bextended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11814@macro@I2S_DataFormat_24b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_24b",
    "location": {
      "column": "9",
      "line": "300",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_24b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11874@macro@I2S_DataFormat_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_DataFormat_32b",
    "location": {
      "column": "9",
      "line": "301",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_DataFormat_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@11934@macro@IS_I2S_DATA_FORMAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_DATA_FORMAT",
    "location": {
      "column": "9",
      "line": "302",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_DATA_FORMAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12311@macro@I2S_MCLKOutput_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_MCLKOutput_Enable",
    "location": {
      "column": "9",
      "line": "314",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_MCLKOutput_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12371@macro@I2S_MCLKOutput_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_MCLKOutput_Disable",
    "location": {
      "column": "9",
      "line": "315",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_MCLKOutput_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12431@macro@IS_I2S_MCLK_OUTPUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_MCLK_OUTPUT",
    "location": {
      "column": "9",
      "line": "316",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_MCLK_OUTPUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12661@macro@I2S_AudioFreq_192k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_192k",
    "location": {
      "column": "9",
      "line": "326",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_192k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12722@macro@I2S_AudioFreq_96k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_96k",
    "location": {
      "column": "9",
      "line": "327",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_96k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12782@macro@I2S_AudioFreq_48k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_48k",
    "location": {
      "column": "9",
      "line": "328",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_48k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12842@macro@I2S_AudioFreq_44k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_44k",
    "location": {
      "column": "9",
      "line": "329",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_44k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12902@macro@I2S_AudioFreq_32k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_32k",
    "location": {
      "column": "9",
      "line": "330",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_32k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@12962@macro@I2S_AudioFreq_22k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_22k",
    "location": {
      "column": "9",
      "line": "331",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_22k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13022@macro@I2S_AudioFreq_16k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_16k",
    "location": {
      "column": "9",
      "line": "332",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_16k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13082@macro@I2S_AudioFreq_11k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_11k",
    "location": {
      "column": "9",
      "line": "333",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_11k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13142@macro@I2S_AudioFreq_8k",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_8k",
    "location": {
      "column": "9",
      "line": "334",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_8k",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13201@macro@I2S_AudioFreq_Default",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_AudioFreq_Default",
    "location": {
      "column": "9",
      "line": "335",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_AudioFreq_Default",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13259@macro@IS_I2S_AUDIO_FREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_AUDIO_FREQ",
    "location": {
      "column": "9",
      "line": "337",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_AUDIO_FREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13556@macro@I2S_CPOL_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_CPOL_Low",
    "location": {
      "column": "9",
      "line": "348",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_CPOL_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13616@macro@I2S_CPOL_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_CPOL_High",
    "location": {
      "column": "9",
      "line": "349",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_CPOL_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13676@macro@IS_I2S_CPOL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_I2S_CPOL",
    "location": {
      "column": "9",
      "line": "350",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_I2S_CPOL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13872@macro@SPI_I2S_DMAReq_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_DMAReq_Tx",
    "location": {
      "column": "9",
      "line": "360",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DMAReq_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13932@macro@SPI_I2S_DMAReq_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_DMAReq_Rx",
    "location": {
      "column": "9",
      "line": "361",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DMAReq_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@13992@macro@IS_SPI_I2S_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_DMAREQ",
    "location": {
      "column": "9",
      "line": "362",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14181@macro@SPI_NSSInternalSoft_Set",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Set",
    "location": {
      "column": "9",
      "line": "371",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Set",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14241@macro@SPI_NSSInternalSoft_Reset",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_NSSInternalSoft_Reset",
    "location": {
      "column": "9",
      "line": "372",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSSInternalSoft_Reset",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14301@macro@IS_SPI_NSS_INTERNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_NSS_INTERNAL",
    "location": {
      "column": "9",
      "line": "373",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_NSS_INTERNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14547@macro@SPI_CRC_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRC_Tx",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CRC_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14604@macro@SPI_CRC_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_CRC_Rx",
    "location": {
      "column": "9",
      "line": "384",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CRC_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14661@macro@IS_SPI_CRC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CRC",
    "location": {
      "column": "9",
      "line": "385",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14819@macro@SPI_Direction_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Rx",
    "location": {
      "column": "9",
      "line": "394",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14879@macro@SPI_Direction_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_Direction_Tx",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Direction_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@14939@macro@IS_SPI_DIRECTION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_DIRECTION",
    "location": {
      "column": "9",
      "line": "396",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_DIRECTION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15172@macro@SPI_I2S_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_TXE",
    "location": {
      "column": "9",
      "line": "406",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15229@macro@SPI_I2S_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_RXNE",
    "location": {
      "column": "9",
      "line": "407",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15286@macro@SPI_I2S_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_ERR",
    "location": {
      "column": "9",
      "line": "408",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15343@macro@I2S_IT_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_IT_UDR",
    "location": {
      "column": "9",
      "line": "409",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_IT_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15400@macro@SPI_I2S_IT_TIFRFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_TIFRFE",
    "location": {
      "column": "9",
      "line": "410",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_TIFRFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15459@macro@IS_SPI_I2S_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "412",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15653@macro@SPI_I2S_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_IT_OVR",
    "location": {
      "column": "9",
      "line": "416",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15710@macro@SPI_IT_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_MODF",
    "location": {
      "column": "9",
      "line": "417",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15767@macro@SPI_IT_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_CRCERR",
    "location": {
      "column": "9",
      "line": "418",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15826@macro@IS_SPI_I2S_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "420",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@15887@macro@IS_SPI_I2S_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_GET_IT",
    "location": {
      "column": "9",
      "line": "422",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16288@macro@SPI_I2S_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "434",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16348@macro@SPI_I2S_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "435",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16408@macro@I2S_FLAG_CHSIDE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_FLAG_CHSIDE",
    "location": {
      "column": "9",
      "line": "436",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_FLAG_CHSIDE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16468@macro@I2S_FLAG_UDR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "I2S_FLAG_UDR",
    "location": {
      "column": "9",
      "line": "437",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_FLAG_UDR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16528@macro@SPI_FLAG_CRCERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_CRCERR",
    "location": {
      "column": "9",
      "line": "438",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_CRCERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16588@macro@SPI_FLAG_MODF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_MODF",
    "location": {
      "column": "9",
      "line": "439",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_MODF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16648@macro@SPI_I2S_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "440",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16708@macro@SPI_I2S_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_BSY",
    "location": {
      "column": "9",
      "line": "441",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16768@macro@SPI_I2S_FLAG_TIFRFE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_I2S_FLAG_TIFRFE",
    "location": {
      "column": "9",
      "line": "442",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_FLAG_TIFRFE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16830@macro@IS_SPI_I2S_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "444",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@16897@macro@IS_SPI_I2S_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_I2S_GET_FLAG",
    "location": {
      "column": "9",
      "line": "445",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_I2S_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17437@macro@IS_SPI_CRC_POLYNOMIAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SPI_CRC_POLYNOMIAL",
    "location": {
      "column": "9",
      "line": "458",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "IS_SPI_CRC_POLYNOMIAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17570@macro@SPI_DMAReq_Tx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DMAReq_Tx",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DMAReq_Tx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17626@macro@SPI_DMAReq_Rx",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DMAReq_Rx",
    "location": {
      "column": "9",
      "line": "468",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DMAReq_Rx",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17682@macro@SPI_IT_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_TXE",
    "location": {
      "column": "9",
      "line": "469",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17735@macro@SPI_IT_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_RXNE",
    "location": {
      "column": "9",
      "line": "470",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17789@macro@SPI_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_ERR",
    "location": {
      "column": "9",
      "line": "471",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17842@macro@SPI_IT_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_IT_OVR",
    "location": {
      "column": "9",
      "line": "472",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_IT_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17895@macro@SPI_FLAG_RXNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_RXNE",
    "location": {
      "column": "9",
      "line": "473",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_RXNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@17951@macro@SPI_FLAG_TXE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_TXE",
    "location": {
      "column": "9",
      "line": "474",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_TXE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18006@macro@SPI_FLAG_OVR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_OVR",
    "location": {
      "column": "9",
      "line": "475",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_OVR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18061@macro@SPI_FLAG_BSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_FLAG_BSY",
    "location": {
      "column": "9",
      "line": "476",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_FLAG_BSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18116@macro@SPI_DeInit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DeInit",
    "location": {
      "column": "9",
      "line": "477",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18169@macro@SPI_ITConfig",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ITConfig",
    "location": {
      "column": "9",
      "line": "478",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18224@macro@SPI_DMACmd",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_DMACmd",
    "location": {
      "column": "9",
      "line": "479",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18277@macro@SPI_SendData",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_SendData",
    "location": {
      "column": "9",
      "line": "480",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18332@macro@SPI_ReceiveData",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ReceiveData",
    "location": {
      "column": "9",
      "line": "481",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18390@macro@SPI_GetFlagStatus",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GetFlagStatus",
    "location": {
      "column": "9",
      "line": "482",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18450@macro@SPI_ClearFlag",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ClearFlag",
    "location": {
      "column": "9",
      "line": "483",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18506@macro@SPI_GetITStatus",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_GetITStatus",
    "location": {
      "column": "9",
      "line": "484",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_spi.h@18564@macro@SPI_ClearITPendingBit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SPI_ClearITPendingBit",
    "location": {
      "column": "9",
      "line": "485",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DeInit(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "498",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Init(SPI_TypeDef *, SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "501",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Init(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "502",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_StructInit(SPI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "503",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_StructInit(I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "504",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "505",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_Cmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "506",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_DataSizeConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_DataSizeConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "507",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_DataSizeConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_BiDirectionalLineConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_BiDirectionalLineConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "508",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_BiDirectionalLineConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_NSSInternalSoftwareConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_NSSInternalSoftwareConfig(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "509",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_NSSInternalSoftwareConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_SSOutputCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_SSOutputCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "510",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_SSOutputCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TIModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_TIModeCmd(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "511",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_TIModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@I2S_FullDuplexConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void I2S_FullDuplexConfig(SPI_TypeDef *, I2S_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "513",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "I2S_FullDuplexConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_SendData",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_SendData(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "516",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_SendData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ReceiveData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_I2S_ReceiveData(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "517",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ReceiveData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_CalculateCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_CalculateCRC(SPI_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "520",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_CalculateCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_TransmitCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_TransmitCRC(SPI_TypeDef *)",
    "location": {
      "column": "6",
      "line": "521",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_TransmitCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRC(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "522",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetCRC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_GetCRCPolynomial",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint16_t SPI_GetCRCPolynomial(SPI_TypeDef *)",
    "location": {
      "column": "10",
      "line": "523",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_GetCRCPolynomial",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_DMACmd(SPI_TypeDef *, uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "526",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ITConfig(SPI_TypeDef *, uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "529",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "12",
      "line": "530",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearFlag(SPI_TypeDef *, uint16_t)",
    "location": {
      "column": "6",
      "line": "531",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus SPI_I2S_GetITStatus(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "10",
      "line": "532",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SPI_I2S_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SPI_I2S_ClearITPendingBit(SPI_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "533",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_spi.h"
    },
    "name": "SPI_I2S_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@1334@macro@__STM32F4xx_CRYP_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CRYP_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "__STM32F4xx_CRYP_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRYP_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "53",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRYP_InitTypeDef@FI@CRYP_AlgoDir",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_AlgoDir",
        "location": {
          "column": "12",
          "line": "55",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_AlgoDir",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_53_9"
      },
      {
        "ID": "c:@SA@CRYP_InitTypeDef@FI@CRYP_AlgoMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_AlgoMode",
        "location": {
          "column": "12",
          "line": "57",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_AlgoMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_53_9"
      },
      {
        "ID": "c:@SA@CRYP_InitTypeDef@FI@CRYP_DataType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_DataType",
        "location": {
          "column": "12",
          "line": "60",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_DataType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_53_9"
      },
      {
        "ID": "c:@SA@CRYP_InitTypeDef@FI@CRYP_KeySize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_KeySize",
        "location": {
          "column": "12",
          "line": "62",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_KeySize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_53_9"
      },
      {
        "ID": "c:stm32f4xx_cryp.h@T@CRYP_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRYP_InitTypeDef",
        "location": {
          "column": "2",
          "line": "65",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_53_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRYP_KeyInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "70",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key0Left",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key0Left",
        "location": {
          "column": "12",
          "line": "72",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key0Left",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key0Right",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key0Right",
        "location": {
          "column": "12",
          "line": "73",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key0Right",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key1Left",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key1Left",
        "location": {
          "column": "12",
          "line": "74",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key1Left",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key1Right",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key1Right",
        "location": {
          "column": "12",
          "line": "75",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key1Right",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key2Left",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key2Left",
        "location": {
          "column": "12",
          "line": "76",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key2Left",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key2Right",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key2Right",
        "location": {
          "column": "12",
          "line": "77",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key2Right",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key3Left",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key3Left",
        "location": {
          "column": "12",
          "line": "78",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key3Left",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:@SA@CRYP_KeyInitTypeDef@FI@CRYP_Key3Right",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_Key3Right",
        "location": {
          "column": "12",
          "line": "79",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Key3Right",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      },
      {
        "ID": "c:stm32f4xx_cryp.h@T@CRYP_KeyInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRYP_KeyInitTypeDef",
        "location": {
          "column": "2",
          "line": "80",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_KeyInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_70_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRYP_IVInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "84",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRYP_IVInitTypeDef@FI@CRYP_IV0Left",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV0Left",
        "location": {
          "column": "12",
          "line": "86",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV0Left",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_84_9"
      },
      {
        "ID": "c:@SA@CRYP_IVInitTypeDef@FI@CRYP_IV0Right",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV0Right",
        "location": {
          "column": "12",
          "line": "87",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV0Right",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_84_9"
      },
      {
        "ID": "c:@SA@CRYP_IVInitTypeDef@FI@CRYP_IV1Left",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV1Left",
        "location": {
          "column": "12",
          "line": "88",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV1Left",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_84_9"
      },
      {
        "ID": "c:@SA@CRYP_IVInitTypeDef@FI@CRYP_IV1Right",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV1Right",
        "location": {
          "column": "12",
          "line": "89",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV1Right",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_84_9"
      },
      {
        "ID": "c:stm32f4xx_cryp.h@T@CRYP_IVInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRYP_IVInitTypeDef",
        "location": {
          "column": "2",
          "line": "90",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IVInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_84_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CRYP_Context",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "95",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "members": [
      {
        "ID": "c:@SA@CRYP_Context@FI@CR_CurrentConfig",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CR_CurrentConfig",
        "location": {
          "column": "12",
          "line": "98",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CR_CurrentConfig",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_IV0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV0LR",
        "location": {
          "column": "12",
          "line": "100",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_IV0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV0RR",
        "location": {
          "column": "12",
          "line": "101",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_IV1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV1LR",
        "location": {
          "column": "12",
          "line": "102",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_IV1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_IV1RR",
        "location": {
          "column": "12",
          "line": "103",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_IV1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K0LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K0LR",
        "location": {
          "column": "12",
          "line": "105",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K0LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K0RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K0RR",
        "location": {
          "column": "12",
          "line": "106",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K0RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K1LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K1LR",
        "location": {
          "column": "12",
          "line": "107",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K1LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K1RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K1RR",
        "location": {
          "column": "12",
          "line": "108",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K1RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K2LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K2LR",
        "location": {
          "column": "12",
          "line": "109",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K2LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K2RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K2RR",
        "location": {
          "column": "12",
          "line": "110",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K2RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K3LR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K3LR",
        "location": {
          "column": "12",
          "line": "111",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K3LR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_K3RR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_K3RR",
        "location": {
          "column": "12",
          "line": "112",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_K3RR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_CSGCMCCMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_CSGCMCCMR",
        "location": {
          "column": "12",
          "line": "113",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_CSGCMCCMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:@SA@CRYP_Context@FI@CRYP_CSGCMR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CRYP_CSGCMR",
        "location": {
          "column": "12",
          "line": "114",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_CSGCMR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      },
      {
        "ID": "c:stm32f4xx_cryp.h@T@CRYP_Context",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CRYP_Context",
        "location": {
          "column": "2",
          "line": "115",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
        },
        "name": "CRYP_Context",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_cryp_h_95_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4182@macro@CRYP_AlgoDir_Encrypt",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoDir_Encrypt",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoDir_Encrypt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4236@macro@CRYP_AlgoDir_Decrypt",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoDir_Decrypt",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoDir_Decrypt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4290@macro@IS_CRYP_ALGODIR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_ALGODIR",
    "location": {
      "column": "9",
      "line": "129",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_ALGODIR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4535@macro@CRYP_AlgoMode_TDES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_TDES_ECB",
    "location": {
      "column": "9",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_TDES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4593@macro@CRYP_AlgoMode_TDES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_TDES_CBC",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_TDES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4672@macro@CRYP_AlgoMode_DES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_DES_ECB",
    "location": {
      "column": "9",
      "line": "145",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_DES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4730@macro@CRYP_AlgoMode_DES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_DES_CBC",
    "location": {
      "column": "9",
      "line": "146",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_DES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4809@macro@CRYP_AlgoMode_AES_ECB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_AES_ECB",
    "location": {
      "column": "9",
      "line": "149",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_AES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4867@macro@CRYP_AlgoMode_AES_CBC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_AES_CBC",
    "location": {
      "column": "9",
      "line": "150",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_AES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4925@macro@CRYP_AlgoMode_AES_CTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_AES_CTR",
    "location": {
      "column": "9",
      "line": "151",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_AES_CTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@4983@macro@CRYP_AlgoMode_AES_Key",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_AES_Key",
    "location": {
      "column": "9",
      "line": "152",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_AES_Key",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@5041@macro@CRYP_AlgoMode_AES_GCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_AES_GCM",
    "location": {
      "column": "9",
      "line": "153",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_AES_GCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@5099@macro@CRYP_AlgoMode_AES_CCM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_AlgoMode_AES_CCM",
    "location": {
      "column": "9",
      "line": "154",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AlgoMode_AES_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@5159@macro@IS_CRYP_ALGOMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_ALGOMODE",
    "location": {
      "column": "9",
      "line": "156",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_ALGOMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6077@macro@CRYP_Phase_Init",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_Phase_Init",
    "location": {
      "column": "9",
      "line": "175",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_Phase_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6135@macro@CRYP_Phase_Header",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_Phase_Header",
    "location": {
      "column": "9",
      "line": "176",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_Phase_Header",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6190@macro@CRYP_Phase_Payload",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_Phase_Payload",
    "location": {
      "column": "9",
      "line": "177",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_Phase_Payload",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6245@macro@CRYP_Phase_Final",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_Phase_Final",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_Phase_Final",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6300@macro@IS_CRYP_PHASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_PHASE",
    "location": {
      "column": "9",
      "line": "180",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_PHASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6635@macro@CRYP_DataType_32b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DataType_32b",
    "location": {
      "column": "9",
      "line": "192",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DataType_32b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6689@macro@CRYP_DataType_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DataType_16b",
    "location": {
      "column": "9",
      "line": "193",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DataType_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6743@macro@CRYP_DataType_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DataType_8b",
    "location": {
      "column": "9",
      "line": "194",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DataType_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6797@macro@CRYP_DataType_1b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DataType_1b",
    "location": {
      "column": "9",
      "line": "195",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DataType_1b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@6851@macro@IS_CRYP_DATATYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_DATATYPE",
    "location": {
      "column": "9",
      "line": "196",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_DATATYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@7264@macro@CRYP_KeySize_128b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_KeySize_128b",
    "location": {
      "column": "9",
      "line": "207",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_KeySize_128b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@7318@macro@CRYP_KeySize_192b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_KeySize_192b",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_KeySize_192b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@7372@macro@CRYP_KeySize_256b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_KeySize_256b",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_KeySize_256b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@7426@macro@IS_CRYP_KEYSIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_KEYSIZE",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_KEYSIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@7712@macro@CRYP_FLAG_BUSY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_FLAG_BUSY",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FLAG_BUSY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@8043@macro@CRYP_FLAG_IFEM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_FLAG_IFEM",
    "location": {
      "column": "9",
      "line": "224",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FLAG_IFEM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@8120@macro@CRYP_FLAG_IFNF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_FLAG_IFNF",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FLAG_IFNF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@8203@macro@CRYP_FLAG_INRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_FLAG_INRIS",
    "location": {
      "column": "9",
      "line": "226",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FLAG_INRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@8285@macro@CRYP_FLAG_OFNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_FLAG_OFNE",
    "location": {
      "column": "9",
      "line": "227",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FLAG_OFNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@8443@macro@CRYP_FLAG_OFFU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_FLAG_OFFU",
    "location": {
      "column": "9",
      "line": "229",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FLAG_OFFU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@8523@macro@CRYP_FLAG_OUTRIS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_FLAG_OUTRIS",
    "location": {
      "column": "9",
      "line": "230",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FLAG_OUTRIS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@8684@macro@IS_CRYP_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_GET_FLAG",
    "location": {
      "column": "9",
      "line": "233",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9220@macro@CRYP_IT_INI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IT_INI",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_IT_INI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9297@macro@CRYP_IT_OUTI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_IT_OUTI",
    "location": {
      "column": "9",
      "line": "248",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_IT_OUTI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9375@macro@IS_CRYP_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9459@macro@IS_CRYP_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_GET_IT",
    "location": {
      "column": "9",
      "line": "250",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9634@macro@MODE_ENCRYPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODE_ENCRYPT",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "MODE_ENCRYPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9684@macro@MODE_DECRYPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "MODE_DECRYPT",
    "location": {
      "column": "9",
      "line": "260",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "MODE_DECRYPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9814@macro@CRYP_DMAReq_DataIN",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMAReq_DataIN",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DMAReq_DataIN",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9870@macro@CRYP_DMAReq_DataOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CRYP_DMAReq_DataOUT",
    "location": {
      "column": "9",
      "line": "270",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DMAReq_DataOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_cryp.h@9926@macro@IS_CRYP_DMAREQ",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CRYP_DMAREQ",
    "location": {
      "column": "9",
      "line": "271",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "IS_CRYP_DMAREQ",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_DeInit(void)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_Init(CRYP_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "287",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_StructInit(CRYP_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_KeyInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_KeyInit(CRYP_KeyInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "289",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_KeyInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_KeyStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_KeyStructInit(CRYP_KeyInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "290",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_KeyStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_IVInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_IVInit(CRYP_IVInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "291",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_IVInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_IVStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_IVStructInit(CRYP_IVInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "292",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_IVStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_Cmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "293",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_PhaseConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_PhaseConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "294",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_PhaseConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_FIFOFlush",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_FIFOFlush(void)",
    "location": {
      "column": "6",
      "line": "295",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_FIFOFlush",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_DataIn",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_DataIn(uint32_t)",
    "location": {
      "column": "6",
      "line": "297",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DataIn",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_DataOut",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t CRYP_DataOut(void)",
    "location": {
      "column": "10",
      "line": "298",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DataOut",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_SaveContext",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_SaveContext(CRYP_Context *, CRYP_KeyInitTypeDef *)",
    "location": {
      "column": "13",
      "line": "301",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_SaveContext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_RestoreContext",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_RestoreContext(CRYP_Context *)",
    "location": {
      "column": "6",
      "line": "303",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_RestoreContext",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_DMACmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_DMACmd(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "306",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DMACmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CRYP_ITConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus CRYP_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "310",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_GetCmdStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FunctionalState CRYP_GetCmdStatus(void)",
    "location": {
      "column": "17",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_GetCmdStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus CRYP_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "312",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_AES_ECB",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_AES_ECB(uint8_t, uint8_t *, uint16_t, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "315",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_AES_CBC",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_AES_CBC(uint8_t, uint8_t *, uint8_t *, uint16_t, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "320",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_AES_CTR",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_AES_CTR(uint8_t, uint8_t *, uint8_t *, uint16_t, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "326",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AES_CTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_AES_GCM",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_AES_GCM(uint8_t, uint8_t *, uint8_t *, uint16_t, uint8_t *, uint32_t, uint8_t *, uint32_t, uint8_t *, uint8_t *)",
    "location": {
      "column": "13",
      "line": "332",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AES_GCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_AES_CCM",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_AES_CCM(uint8_t, uint8_t *, uint32_t, uint8_t *, uint16_t, uint8_t *, uint32_t, uint8_t *, uint32_t, uint8_t *, uint8_t *, uint8_t *, uint32_t)",
    "location": {
      "column": "13",
      "line": "338",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_AES_CCM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_TDES_ECB",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_TDES_ECB(uint8_t, uint8_t *, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "347",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_TDES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_TDES_CBC",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_TDES_CBC(uint8_t, uint8_t *, uint8_t *, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "352",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_TDES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_DES_ECB",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_DES_ECB(uint8_t, uint8_t *, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "359",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DES_ECB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CRYP_DES_CBC",
    "What": "Function",
    "defdec": "Dec",
    "display": "ErrorStatus CRYP_DES_CBC(uint8_t, uint8_t *, uint8_t *, uint8_t *, uint32_t, uint8_t *)",
    "location": {
      "column": "13",
      "line": "364",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_cryp.h"
    },
    "name": "CRYP_DES_CBC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@1307@macro@__STM32F4xx_CAN_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CAN_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "__STM32F4xx_CAN_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@1881@macro@IS_CAN_ALL_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_ALL_PERIPH",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_ALL_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "61",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_Prescaler",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_Prescaler",
        "location": {
          "column": "12",
          "line": "63",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_Prescaler",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_Mode",
        "location": {
          "column": "11",
          "line": "66",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_SJW",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_SJW",
        "location": {
          "column": "11",
          "line": "69",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_SJW",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_BS1",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_BS1",
        "location": {
          "column": "11",
          "line": "74",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_BS1",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_BS2",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_BS2",
        "location": {
          "column": "11",
          "line": "78",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_BS2",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_TTCM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_TTCM",
        "location": {
          "column": "19",
          "line": "81",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_TTCM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_ABOM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_ABOM",
        "location": {
          "column": "19",
          "line": "84",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_ABOM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_AWUM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_AWUM",
        "location": {
          "column": "19",
          "line": "87",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_AWUM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_NART",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_NART",
        "location": {
          "column": "19",
          "line": "90",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_NART",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_RFLM",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_RFLM",
        "location": {
          "column": "19",
          "line": "93",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_RFLM",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:@SA@CAN_InitTypeDef@FI@CAN_TXFP",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_TXFP",
        "location": {
          "column": "19",
          "line": "96",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_TXFP",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      },
      {
        "ID": "c:stm32f4xx_can.h@T@CAN_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CAN_InitTypeDef",
        "location": {
          "column": "3",
          "line": "98",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_61_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CAN_FilterInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "103",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "members": [
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterIdHigh",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterIdHigh",
        "location": {
          "column": "12",
          "line": "105",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterIdHigh",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterIdLow",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterIdLow",
        "location": {
          "column": "12",
          "line": "109",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterIdLow",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterMaskIdHigh",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterMaskIdHigh",
        "location": {
          "column": "12",
          "line": "113",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterMaskIdHigh",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterMaskIdLow",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterMaskIdLow",
        "location": {
          "column": "12",
          "line": "118",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterMaskIdLow",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterFIFOAssignment",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterFIFOAssignment",
        "location": {
          "column": "12",
          "line": "123",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterFIFOAssignment",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterNumber",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterNumber",
        "location": {
          "column": "11",
          "line": "126",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterNumber",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterMode",
        "location": {
          "column": "11",
          "line": "128",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterScale",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterScale",
        "location": {
          "column": "11",
          "line": "131",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterScale",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:@SA@CAN_FilterInitTypeDef@FI@CAN_FilterActivation",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "CAN_FilterActivation",
        "location": {
          "column": "19",
          "line": "134",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterActivation",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      },
      {
        "ID": "c:stm32f4xx_can.h@T@CAN_FilterInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CAN_FilterInitTypeDef",
        "location": {
          "column": "3",
          "line": "136",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CAN_FilterInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_103_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CanTxMsg",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "141",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "members": [
      {
        "ID": "c:@SA@CanTxMsg@FI@StdId",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "StdId",
        "location": {
          "column": "12",
          "line": "143",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "StdId",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_141_9"
      },
      {
        "ID": "c:@SA@CanTxMsg@FI@ExtId",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ExtId",
        "location": {
          "column": "12",
          "line": "146",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "ExtId",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_141_9"
      },
      {
        "ID": "c:@SA@CanTxMsg@FI@IDE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDE",
        "location": {
          "column": "11",
          "line": "149",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "IDE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_141_9"
      },
      {
        "ID": "c:@SA@CanTxMsg@FI@RTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTR",
        "location": {
          "column": "11",
          "line": "153",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "RTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_141_9"
      },
      {
        "ID": "c:@SA@CanTxMsg@FI@DLC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DLC",
        "location": {
          "column": "11",
          "line": "157",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "DLC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_141_9"
      },
      {
        "ID": "c:@SA@CanTxMsg@FI@Data",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data",
        "location": {
          "column": "11",
          "line": "161",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "Data",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_141_9"
      },
      {
        "ID": "c:stm32f4xx_can.h@T@CanTxMsg",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CanTxMsg",
        "location": {
          "column": "3",
          "line": "163",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CanTxMsg",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_141_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@CanRxMsg",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "members": [
      {
        "ID": "c:@SA@CanRxMsg@FI@StdId",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "StdId",
        "location": {
          "column": "12",
          "line": "170",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "StdId",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      },
      {
        "ID": "c:@SA@CanRxMsg@FI@ExtId",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "ExtId",
        "location": {
          "column": "12",
          "line": "173",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "ExtId",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      },
      {
        "ID": "c:@SA@CanRxMsg@FI@IDE",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "IDE",
        "location": {
          "column": "11",
          "line": "176",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "IDE",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      },
      {
        "ID": "c:@SA@CanRxMsg@FI@RTR",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "RTR",
        "location": {
          "column": "11",
          "line": "180",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "RTR",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      },
      {
        "ID": "c:@SA@CanRxMsg@FI@DLC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DLC",
        "location": {
          "column": "11",
          "line": "184",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "DLC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      },
      {
        "ID": "c:@SA@CanRxMsg@FI@Data",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "Data",
        "location": {
          "column": "11",
          "line": "187",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "Data",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      },
      {
        "ID": "c:@SA@CanRxMsg@FI@FMI",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FMI",
        "location": {
          "column": "11",
          "line": "190",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "FMI",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      },
      {
        "ID": "c:stm32f4xx_can.h@T@CanRxMsg",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct CanRxMsg",
        "location": {
          "column": "3",
          "line": "193",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
        },
        "name": "CanRxMsg",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_can_h_168_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9313@macro@CAN_InitStatus_Failed",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_InitStatus_Failed",
    "location": {
      "column": "9",
      "line": "205",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_InitStatus_Failed",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9407@macro@CAN_InitStatus_Success",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_InitStatus_Success",
    "location": {
      "column": "9",
      "line": "206",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_InitStatus_Success",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9523@macro@CANINITFAILED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANINITFAILED",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANINITFAILED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9571@macro@CANINITOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANINITOK",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANINITOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9692@macro@CAN_Mode_Normal",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Mode_Normal",
    "location": {
      "column": "9",
      "line": "220",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Mode_Normal",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9766@macro@CAN_Mode_LoopBack",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Mode_LoopBack",
    "location": {
      "column": "9",
      "line": "221",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Mode_LoopBack",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9842@macro@CAN_Mode_Silent",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Mode_Silent",
    "location": {
      "column": "9",
      "line": "222",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Mode_Silent",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@9916@macro@CAN_Mode_Silent_LoopBack",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Mode_Silent_LoopBack",
    "location": {
      "column": "9",
      "line": "223",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Mode_Silent_LoopBack",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@10015@macro@IS_CAN_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_MODE",
    "location": {
      "column": "9",
      "line": "225",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@10345@macro@CAN_OperatingMode_Initialization",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_OperatingMode_Initialization",
    "location": {
      "column": "9",
      "line": "238",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_OperatingMode_Initialization",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@10432@macro@CAN_OperatingMode_Normal",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_OperatingMode_Normal",
    "location": {
      "column": "9",
      "line": "239",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_OperatingMode_Normal",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@10511@macro@CAN_OperatingMode_Sleep",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_OperatingMode_Sleep",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_OperatingMode_Sleep",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@10593@macro@IS_CAN_OPERATING_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_OPERATING_MODE",
    "location": {
      "column": "9",
      "line": "243",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_OPERATING_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@10901@macro@CAN_ModeStatus_Failed",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ModeStatus_Failed",
    "location": {
      "column": "9",
      "line": "255",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ModeStatus_Failed",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11012@macro@CAN_ModeStatus_Success",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ModeStatus_Success",
    "location": {
      "column": "9",
      "line": "256",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ModeStatus_Success",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11211@macro@CAN_SJW_1tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_SJW_1tq",
    "location": {
      "column": "9",
      "line": "264",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_SJW_1tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11288@macro@CAN_SJW_2tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_SJW_2tq",
    "location": {
      "column": "9",
      "line": "265",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_SJW_2tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11365@macro@CAN_SJW_3tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_SJW_3tq",
    "location": {
      "column": "9",
      "line": "266",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_SJW_3tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11442@macro@CAN_SJW_4tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_SJW_4tq",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_SJW_4tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11521@macro@IS_CAN_SJW",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_SJW",
    "location": {
      "column": "9",
      "line": "269",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_SJW",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11761@macro@CAN_BS1_1tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_1tq",
    "location": {
      "column": "9",
      "line": "278",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_1tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11838@macro@CAN_BS1_2tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_2tq",
    "location": {
      "column": "9",
      "line": "279",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_2tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11915@macro@CAN_BS1_3tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_3tq",
    "location": {
      "column": "9",
      "line": "280",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_3tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@11992@macro@CAN_BS1_4tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_4tq",
    "location": {
      "column": "9",
      "line": "281",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_4tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12069@macro@CAN_BS1_5tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_5tq",
    "location": {
      "column": "9",
      "line": "282",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_5tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12146@macro@CAN_BS1_6tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_6tq",
    "location": {
      "column": "9",
      "line": "283",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_6tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12223@macro@CAN_BS1_7tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_7tq",
    "location": {
      "column": "9",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_7tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12300@macro@CAN_BS1_8tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_8tq",
    "location": {
      "column": "9",
      "line": "285",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_8tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12377@macro@CAN_BS1_9tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_9tq",
    "location": {
      "column": "9",
      "line": "286",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_9tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12454@macro@CAN_BS1_10tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_10tq",
    "location": {
      "column": "9",
      "line": "287",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_10tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12532@macro@CAN_BS1_11tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_11tq",
    "location": {
      "column": "9",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_11tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12610@macro@CAN_BS1_12tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_12tq",
    "location": {
      "column": "9",
      "line": "289",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_12tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12688@macro@CAN_BS1_13tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_13tq",
    "location": {
      "column": "9",
      "line": "290",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_13tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12766@macro@CAN_BS1_14tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_14tq",
    "location": {
      "column": "9",
      "line": "291",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_14tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12844@macro@CAN_BS1_15tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_15tq",
    "location": {
      "column": "9",
      "line": "292",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_15tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@12922@macro@CAN_BS1_16tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS1_16tq",
    "location": {
      "column": "9",
      "line": "293",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS1_16tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13002@macro@IS_CAN_BS1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_BS1",
    "location": {
      "column": "9",
      "line": "295",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_BS1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13136@macro@CAN_BS2_1tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_1tq",
    "location": {
      "column": "9",
      "line": "303",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_1tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13213@macro@CAN_BS2_2tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_2tq",
    "location": {
      "column": "9",
      "line": "304",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_2tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13290@macro@CAN_BS2_3tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_3tq",
    "location": {
      "column": "9",
      "line": "305",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_3tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13367@macro@CAN_BS2_4tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_4tq",
    "location": {
      "column": "9",
      "line": "306",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_4tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13444@macro@CAN_BS2_5tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_5tq",
    "location": {
      "column": "9",
      "line": "307",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_5tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13521@macro@CAN_BS2_6tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_6tq",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_6tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13598@macro@CAN_BS2_7tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_7tq",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_7tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13675@macro@CAN_BS2_8tq",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_BS2_8tq",
    "location": {
      "column": "9",
      "line": "310",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_BS2_8tq",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13754@macro@IS_CAN_BS2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_BS2",
    "location": {
      "column": "9",
      "line": "312",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_BS2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@13873@macro@IS_CAN_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_PRESCALER",
    "location": {
      "column": "9",
      "line": "320",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14025@macro@IS_CAN_FILTER_NUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_FILTER_NUMBER",
    "location": {
      "column": "9",
      "line": "328",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_FILTER_NUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14147@macro@CAN_FilterMode_IdMask",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FilterMode_IdMask",
    "location": {
      "column": "9",
      "line": "336",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FilterMode_IdMask",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14230@macro@CAN_FilterMode_IdList",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FilterMode_IdList",
    "location": {
      "column": "9",
      "line": "337",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FilterMode_IdList",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14315@macro@IS_CAN_FILTER_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_FILTER_MODE",
    "location": {
      "column": "9",
      "line": "339",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_FILTER_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14527@macro@CAN_FilterScale_16bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FilterScale_16bit",
    "location": {
      "column": "9",
      "line": "348",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FilterScale_16bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14607@macro@CAN_FilterScale_32bit",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FilterScale_32bit",
    "location": {
      "column": "9",
      "line": "349",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FilterScale_32bit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14688@macro@IS_CAN_FILTER_SCALE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_FILTER_SCALE",
    "location": {
      "column": "9",
      "line": "351",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_FILTER_SCALE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@14904@macro@CAN_Filter_FIFO0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Filter_FIFO0",
    "location": {
      "column": "9",
      "line": "360",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Filter_FIFO0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15005@macro@CAN_Filter_FIFO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Filter_FIFO1",
    "location": {
      "column": "9",
      "line": "361",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Filter_FIFO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15106@macro@IS_CAN_FILTER_FIFO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_FILTER_FIFO",
    "location": {
      "column": "9",
      "line": "362",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_FILTER_FIFO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15262@macro@CAN_FilterFIFO0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FilterFIFO0",
    "location": {
      "column": "9",
      "line": "366",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FilterFIFO0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15305@macro@CAN_FilterFIFO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FilterFIFO1",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FilterFIFO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15435@macro@IS_CAN_BANKNUMBER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_BANKNUMBER",
    "location": {
      "column": "9",
      "line": "375",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_BANKNUMBER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15578@macro@IS_CAN_TRANSMITMAILBOX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_TRANSMITMAILBOX",
    "location": {
      "column": "9",
      "line": "383",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_TRANSMITMAILBOX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15666@macro@IS_CAN_STDID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_STDID",
    "location": {
      "column": "9",
      "line": "384",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_STDID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15728@macro@IS_CAN_EXTID",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_EXTID",
    "location": {
      "column": "9",
      "line": "385",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_EXTID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15795@macro@IS_CAN_DLC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_DLC",
    "location": {
      "column": "9",
      "line": "386",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_DLC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@15924@macro@CAN_Id_Standard",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Id_Standard",
    "location": {
      "column": "9",
      "line": "394",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Id_Standard",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16005@macro@CAN_Id_Extended",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Id_Extended",
    "location": {
      "column": "9",
      "line": "395",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Id_Extended",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16086@macro@IS_CAN_IDTYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_IDTYPE",
    "location": {
      "column": "9",
      "line": "396",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_IDTYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16240@macro@CAN_ID_STD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ID_STD",
    "location": {
      "column": "9",
      "line": "400",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ID_STD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16292@macro@CAN_ID_EXT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ID_EXT",
    "location": {
      "column": "9",
      "line": "401",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ID_EXT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16416@macro@CAN_RTR_Data",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RTR_Data",
    "location": {
      "column": "9",
      "line": "409",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_RTR_Data",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16496@macro@CAN_RTR_Remote",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RTR_Remote",
    "location": {
      "column": "9",
      "line": "410",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_RTR_Remote",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16578@macro@IS_CAN_RTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_RTR",
    "location": {
      "column": "9",
      "line": "411",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_RTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16682@macro@CAN_RTR_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RTR_DATA",
    "location": {
      "column": "9",
      "line": "414",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_RTR_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16730@macro@CAN_RTR_REMOTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_RTR_REMOTE",
    "location": {
      "column": "9",
      "line": "415",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_RTR_REMOTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16845@macro@CAN_TxStatus_Failed",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TxStatus_Failed",
    "location": {
      "column": "9",
      "line": "423",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_TxStatus_Failed",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@16929@macro@CAN_TxStatus_Ok",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TxStatus_Ok",
    "location": {
      "column": "9",
      "line": "424",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_TxStatus_Ok",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17017@macro@CAN_TxStatus_Pending",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TxStatus_Pending",
    "location": {
      "column": "9",
      "line": "425",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_TxStatus_Pending",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17103@macro@CAN_TxStatus_NoMailBox",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_TxStatus_NoMailBox",
    "location": {
      "column": "9",
      "line": "426",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_TxStatus_NoMailBox",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17288@macro@CANTXFAILED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANTXFAILED",
    "location": {
      "column": "9",
      "line": "429",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANTXFAILED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17346@macro@CANTXOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANTXOK",
    "location": {
      "column": "9",
      "line": "430",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANTXOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17400@macro@CANTXPENDING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANTXPENDING",
    "location": {
      "column": "9",
      "line": "431",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANTXPENDING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17459@macro@CAN_NO_MB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_NO_MB",
    "location": {
      "column": "9",
      "line": "432",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_NO_MB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17605@macro@CAN_FIFO0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FIFO0",
    "location": {
      "column": "9",
      "line": "440",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FIFO0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17691@macro@CAN_FIFO1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FIFO1",
    "location": {
      "column": "9",
      "line": "441",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FIFO1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17779@macro@IS_CAN_FIFO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_FIFO",
    "location": {
      "column": "9",
      "line": "443",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_FIFO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@17926@macro@CAN_Sleep_Failed",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Sleep_Failed",
    "location": {
      "column": "9",
      "line": "451",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Sleep_Failed",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18013@macro@CAN_Sleep_Ok",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_Sleep_Ok",
    "location": {
      "column": "9",
      "line": "452",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Sleep_Ok",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18119@macro@CANSLEEPFAILED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANSLEEPFAILED",
    "location": {
      "column": "9",
      "line": "455",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANSLEEPFAILED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18162@macro@CANSLEEPOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANSLEEPOK",
    "location": {
      "column": "9",
      "line": "456",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANSLEEPOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18274@macro@CAN_WakeUp_Failed",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_WakeUp_Failed",
    "location": {
      "column": "9",
      "line": "464",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_WakeUp_Failed",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18365@macro@CAN_WakeUp_Ok",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_WakeUp_Ok",
    "location": {
      "column": "9",
      "line": "465",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_WakeUp_Ok",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18473@macro@CANWAKEUPFAILED",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANWAKEUPFAILED",
    "location": {
      "column": "9",
      "line": "468",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANWAKEUPFAILED",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18526@macro@CANWAKEUPOK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CANWAKEUPOK",
    "location": {
      "column": "9",
      "line": "469",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CANWAKEUPOK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18712@macro@CAN_ErrorCode_NoErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_NoErr",
    "location": {
      "column": "9",
      "line": "478",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_NoErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18785@macro@CAN_ErrorCode_StuffErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_StuffErr",
    "location": {
      "column": "9",
      "line": "479",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_StuffErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18861@macro@CAN_ErrorCode_FormErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_FormErr",
    "location": {
      "column": "9",
      "line": "480",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_FormErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@18936@macro@CAN_ErrorCode_ACKErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_ACKErr",
    "location": {
      "column": "9",
      "line": "481",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_ACKErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19021@macro@CAN_ErrorCode_BitRecessiveErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_BitRecessiveErr",
    "location": {
      "column": "9",
      "line": "482",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_BitRecessiveErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19105@macro@CAN_ErrorCode_BitDominantErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_BitDominantErr",
    "location": {
      "column": "9",
      "line": "483",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_BitDominantErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19188@macro@CAN_ErrorCode_CRCErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_CRCErr",
    "location": {
      "column": "9",
      "line": "484",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_CRCErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19263@macro@CAN_ErrorCode_SoftwareSetErr",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_ErrorCode_SoftwareSetErr",
    "location": {
      "column": "9",
      "line": "485",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ErrorCode_SoftwareSetErr",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19663@macro@CAN_FLAG_RQCP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_RQCP0",
    "location": {
      "column": "9",
      "line": "499",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_RQCP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19752@macro@CAN_FLAG_RQCP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_RQCP1",
    "location": {
      "column": "9",
      "line": "500",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_RQCP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19841@macro@CAN_FLAG_RQCP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_RQCP2",
    "location": {
      "column": "9",
      "line": "501",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_RQCP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@19953@macro@CAN_FLAG_FMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_FMP0",
    "location": {
      "column": "9",
      "line": "504",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_FMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20048@macro@CAN_FLAG_FF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_FF0",
    "location": {
      "column": "9",
      "line": "505",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_FF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20143@macro@CAN_FLAG_FOV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_FOV0",
    "location": {
      "column": "9",
      "line": "506",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_FOV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20238@macro@CAN_FLAG_FMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_FMP1",
    "location": {
      "column": "9",
      "line": "507",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_FMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20333@macro@CAN_FLAG_FF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_FF1",
    "location": {
      "column": "9",
      "line": "508",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_FF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20428@macro@CAN_FLAG_FOV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_FOV1",
    "location": {
      "column": "9",
      "line": "509",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_FOV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20553@macro@CAN_FLAG_WKU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_WKU",
    "location": {
      "column": "9",
      "line": "512",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_WKU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20633@macro@CAN_FLAG_SLAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_SLAK",
    "location": {
      "column": "9",
      "line": "513",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_SLAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20884@macro@CAN_FLAG_EWG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_EWG",
    "location": {
      "column": "9",
      "line": "518",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_EWG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@20972@macro@CAN_FLAG_EPV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_EPV",
    "location": {
      "column": "9",
      "line": "519",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_EPV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@21060@macro@CAN_FLAG_BOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_BOF",
    "location": {
      "column": "9",
      "line": "520",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_BOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@21148@macro@CAN_FLAG_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_FLAG_LEC",
    "location": {
      "column": "9",
      "line": "521",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FLAG_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@21238@macro@IS_CAN_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_GET_FLAG",
    "location": {
      "column": "9",
      "line": "523",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@21951@macro@IS_CAN_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "532",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@22483@macro@CAN_IT_TME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_TME",
    "location": {
      "column": "9",
      "line": "545",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_TME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@22611@macro@CAN_IT_FMP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_FMP0",
    "location": {
      "column": "9",
      "line": "548",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_FMP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@22711@macro@CAN_IT_FF0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_FF0",
    "location": {
      "column": "9",
      "line": "549",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_FF0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@22800@macro@CAN_IT_FOV0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_FOV0",
    "location": {
      "column": "9",
      "line": "550",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_FOV0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@22892@macro@CAN_IT_FMP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_FMP1",
    "location": {
      "column": "9",
      "line": "551",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_FMP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@22992@macro@CAN_IT_FF1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_FF1",
    "location": {
      "column": "9",
      "line": "552",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_FF1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23081@macro@CAN_IT_FOV1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_FOV1",
    "location": {
      "column": "9",
      "line": "553",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_FOV1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23208@macro@CAN_IT_WKU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_WKU",
    "location": {
      "column": "9",
      "line": "556",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_WKU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23293@macro@CAN_IT_SLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_SLK",
    "location": {
      "column": "9",
      "line": "557",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_SLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23414@macro@CAN_IT_EWG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_EWG",
    "location": {
      "column": "9",
      "line": "560",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_EWG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23505@macro@CAN_IT_EPV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_EPV",
    "location": {
      "column": "9",
      "line": "561",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_EPV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23596@macro@CAN_IT_BOF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_BOF",
    "location": {
      "column": "9",
      "line": "562",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_BOF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23681@macro@CAN_IT_LEC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_LEC",
    "location": {
      "column": "9",
      "line": "563",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_LEC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23774@macro@CAN_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_ERR",
    "location": {
      "column": "9",
      "line": "564",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23925@macro@CAN_IT_RQCP0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_RQCP0",
    "location": {
      "column": "9",
      "line": "567",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_RQCP0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23960@macro@CAN_IT_RQCP1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_RQCP1",
    "location": {
      "column": "9",
      "line": "568",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_RQCP1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@23995@macro@CAN_IT_RQCP2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN_IT_RQCP2",
    "location": {
      "column": "9",
      "line": "569",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_IT_RQCP2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@24034@macro@IS_CAN_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_IT",
    "location": {
      "column": "9",
      "line": "572",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_can.h@24605@macro@IS_CAN_CLEAR_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_CAN_CLEAR_IT",
    "location": {
      "column": "9",
      "line": "580",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "IS_CAN_CLEAR_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_DeInit(CAN_TypeDef *)",
    "location": {
      "column": "6",
      "line": "598",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_Init(CAN_TypeDef *, CAN_InitTypeDef *)",
    "location": {
      "column": "9",
      "line": "601",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_FilterInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_FilterInit(CAN_FilterInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "605",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FilterInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_StructInit(CAN_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "607",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_SlaveStartBank",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_SlaveStartBank(uint8_t)",
    "location": {
      "column": "6",
      "line": "611",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_SlaveStartBank",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_DBGFreeze",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_DBGFreeze(CAN_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "613",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_DBGFreeze",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_TTComModeCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_TTComModeCmd(CAN_TypeDef *, FunctionalState)",
    "location": {
      "column": "6",
      "line": "614",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_TTComModeCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_Transmit",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_Transmit(CAN_TypeDef *, CanTxMsg *)",
    "location": {
      "column": "9",
      "line": "617",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Transmit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_TransmitStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_TransmitStatus(CAN_TypeDef *, uint8_t)",
    "location": {
      "column": "9",
      "line": "618",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_TransmitStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_CancelTransmit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_CancelTransmit(CAN_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "619",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_CancelTransmit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_Receive",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_Receive(CAN_TypeDef *, uint8_t, CanRxMsg *)",
    "location": {
      "column": "6",
      "line": "622",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Receive",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_FIFORelease",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_FIFORelease(CAN_TypeDef *, uint8_t)",
    "location": {
      "column": "6",
      "line": "623",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_FIFORelease",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_MessagePending",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_MessagePending(CAN_TypeDef *, uint8_t)",
    "location": {
      "column": "9",
      "line": "624",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_MessagePending",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_OperatingModeRequest",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_OperatingModeRequest(CAN_TypeDef *, uint8_t)",
    "location": {
      "column": "9",
      "line": "627",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_OperatingModeRequest",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_Sleep",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_Sleep(CAN_TypeDef *)",
    "location": {
      "column": "9",
      "line": "628",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_Sleep",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_WakeUp",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_WakeUp(CAN_TypeDef *)",
    "location": {
      "column": "9",
      "line": "629",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_WakeUp",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_GetLastErrorCode",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_GetLastErrorCode(CAN_TypeDef *)",
    "location": {
      "column": "9",
      "line": "632",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_GetLastErrorCode",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_GetReceiveErrorCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef *)",
    "location": {
      "column": "9",
      "line": "633",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_GetReceiveErrorCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_GetLSBTransmitErrorCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef *)",
    "location": {
      "column": "9",
      "line": "634",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_GetLSBTransmitErrorCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_ITConfig(CAN_TypeDef *, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "637",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus CAN_GetFlagStatus(CAN_TypeDef *, uint32_t)",
    "location": {
      "column": "12",
      "line": "638",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_ClearFlag(CAN_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "639",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus CAN_GetITStatus(CAN_TypeDef *, uint32_t)",
    "location": {
      "column": "10",
      "line": "640",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_ClearITPendingBit(CAN_TypeDef *, uint32_t)",
    "location": {
      "column": "6",
      "line": "641",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_can.h"
    },
    "name": "CAN_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@1310@macro@__STM32F4xx_FSMC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_FSMC_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "__STM32F4xx_FSMC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "53",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_AddressSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AddressSetupTime",
        "location": {
          "column": "12",
          "line": "55",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_AddressSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_AddressHoldTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AddressHoldTime",
        "location": {
          "column": "12",
          "line": "60",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_AddressHoldTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_DataSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_DataSetupTime",
        "location": {
          "column": "12",
          "line": "65",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_DataSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_BusTurnAroundDuration",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_BusTurnAroundDuration",
        "location": {
          "column": "12",
          "line": "70",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_BusTurnAroundDuration",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_CLKDivision",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_CLKDivision",
        "location": {
          "column": "12",
          "line": "75",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_CLKDivision",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_DataLatency",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_DataLatency",
        "location": {
          "column": "12",
          "line": "79",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_DataLatency",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMTimingInitTypeDef@FI@FSMC_AccessMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AccessMode",
        "location": {
          "column": "12",
          "line": "87",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_AccessMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      },
      {
        "ID": "c:stm32f4xx_fsmc.h@T@FSMC_NORSRAMTimingInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NORSRAMTimingInitTypeDef",
        "location": {
          "column": "2",
          "line": "89",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_NORSRAMTimingInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_53_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NORSRAMInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "94",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_Bank",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Bank",
        "location": {
          "column": "12",
          "line": "96",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_Bank",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_DataAddressMux",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_DataAddressMux",
        "location": {
          "column": "12",
          "line": "99",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_DataAddressMux",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_MemoryType",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_MemoryType",
        "location": {
          "column": "12",
          "line": "103",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_MemoryType",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_MemoryDataWidth",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_MemoryDataWidth",
        "location": {
          "column": "12",
          "line": "107",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_MemoryDataWidth",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_BurstAccessMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_BurstAccessMode",
        "location": {
          "column": "12",
          "line": "110",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_BurstAccessMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_AsynchronousWait",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AsynchronousWait",
        "location": {
          "column": "12",
          "line": "114",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_AsynchronousWait",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WaitSignalPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSignalPolarity",
        "location": {
          "column": "12",
          "line": "118",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WaitSignalPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WrapMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WrapMode",
        "location": {
          "column": "12",
          "line": "122",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WrapMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WaitSignalActive",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSignalActive",
        "location": {
          "column": "12",
          "line": "126",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WaitSignalActive",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WriteOperation",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WriteOperation",
        "location": {
          "column": "12",
          "line": "131",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WriteOperation",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WaitSignal",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSignal",
        "location": {
          "column": "12",
          "line": "134",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WaitSignal",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_ExtendedMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ExtendedMode",
        "location": {
          "column": "12",
          "line": "138",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_ExtendedMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WriteBurst",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WriteBurst",
        "location": {
          "column": "12",
          "line": "141",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WriteBurst",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_ReadWriteTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ReadWriteTimingStruct",
        "location": {
          "column": "34",
          "line": "144",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_ReadWriteTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:@SA@FSMC_NORSRAMInitTypeDef@FI@FSMC_WriteTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WriteTimingStruct",
        "location": {
          "column": "34",
          "line": "146",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WriteTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      },
      {
        "ID": "c:stm32f4xx_fsmc.h@T@FSMC_NORSRAMInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NORSRAMInitTypeDef",
        "location": {
          "column": "2",
          "line": "147",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_NORSRAMInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_94_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "152",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_SetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_SetupTime",
        "location": {
          "column": "12",
          "line": "154",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_SetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_152_9"
      },
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_WaitSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_WaitSetupTime",
        "location": {
          "column": "12",
          "line": "160",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_WaitSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_152_9"
      },
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_HoldSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_HoldSetupTime",
        "location": {
          "column": "12",
          "line": "166",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_HoldSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_152_9"
      },
      {
        "ID": "c:@SA@FSMC_NAND_PCCARDTimingInitTypeDef@FI@FSMC_HiZSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_HiZSetupTime",
        "location": {
          "column": "12",
          "line": "173",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_HiZSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_152_9"
      },
      {
        "ID": "c:stm32f4xx_fsmc.h@T@FSMC_NAND_PCCARDTimingInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NAND_PCCARDTimingInitTypeDef",
        "location": {
          "column": "2",
          "line": "178",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_NAND_PCCARDTimingInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_152_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_NANDInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "183",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_Bank",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Bank",
        "location": {
          "column": "12",
          "line": "185",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_Bank",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_Waitfeature",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Waitfeature",
        "location": {
          "column": "12",
          "line": "188",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_Waitfeature",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_MemoryDataWidth",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_MemoryDataWidth",
        "location": {
          "column": "12",
          "line": "191",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_MemoryDataWidth",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_ECC",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ECC",
        "location": {
          "column": "12",
          "line": "194",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_ECC",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_ECCPageSize",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_ECCPageSize",
        "location": {
          "column": "12",
          "line": "197",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_ECCPageSize",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_TCLRSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TCLRSetupTime",
        "location": {
          "column": "12",
          "line": "200",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_TCLRSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_TARSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TARSetupTime",
        "location": {
          "column": "12",
          "line": "204",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_TARSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_CommonSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_CommonSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "208",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_CommonSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:@SA@FSMC_NANDInitTypeDef@FI@FSMC_AttributeSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AttributeSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "210",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_AttributeSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      },
      {
        "ID": "c:stm32f4xx_fsmc.h@T@FSMC_NANDInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_NANDInitTypeDef",
        "location": {
          "column": "2",
          "line": "211",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_NANDInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_183_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@FSMC_PCCARDInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "217",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "members": [
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_Waitfeature",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_Waitfeature",
        "location": {
          "column": "12",
          "line": "219",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_Waitfeature",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_TCLRSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TCLRSetupTime",
        "location": {
          "column": "12",
          "line": "222",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_TCLRSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_TARSetupTime",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_TARSetupTime",
        "location": {
          "column": "12",
          "line": "226",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_TARSetupTime",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_CommonSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_CommonSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "231",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_CommonSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_AttributeSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_AttributeSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "233",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_AttributeSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_217_9"
      },
      {
        "ID": "c:@SA@FSMC_PCCARDInitTypeDef@FI@FSMC_IOSpaceTimingStruct",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "FSMC_IOSpaceTimingStruct",
        "location": {
          "column": "39",
          "line": "235",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_IOSpaceTimingStruct",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_217_9"
      },
      {
        "ID": "c:stm32f4xx_fsmc.h@T@FSMC_PCCARDInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct FSMC_PCCARDInitTypeDef",
        "location": {
          "column": "2",
          "line": "236",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
        },
        "name": "FSMC_PCCARDInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_fsmc_h_217_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@13696@macro@FSMC_Bank1_NORSRAM1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM1",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@13769@macro@FSMC_Bank1_NORSRAM2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM2",
    "location": {
      "column": "9",
      "line": "248",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@13842@macro@FSMC_Bank1_NORSRAM3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM3",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@13915@macro@FSMC_Bank1_NORSRAM4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank1_NORSRAM4",
    "location": {
      "column": "9",
      "line": "250",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Bank1_NORSRAM4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@14056@macro@FSMC_Bank2_NAND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank2_NAND",
    "location": {
      "column": "9",
      "line": "258",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Bank2_NAND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@14129@macro@FSMC_Bank3_NAND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank3_NAND",
    "location": {
      "column": "9",
      "line": "259",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Bank3_NAND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@14274@macro@FSMC_Bank4_PCCARD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Bank4_PCCARD",
    "location": {
      "column": "9",
      "line": "267",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Bank4_PCCARD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@14368@macro@IS_FSMC_NORSRAM_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_NORSRAM_BANK",
    "location": {
      "column": "9",
      "line": "272",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_NORSRAM_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@14662@macro@IS_FSMC_NAND_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_NAND_BANK",
    "location": {
      "column": "9",
      "line": "277",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_NAND_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@14794@macro@IS_FSMC_GETFLAG_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_GETFLAG_BANK",
    "location": {
      "column": "9",
      "line": "280",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_GETFLAG_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15004@macro@IS_FSMC_IT_BANK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_IT_BANK",
    "location": {
      "column": "9",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_IT_BANK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15323@macro@FSMC_DataAddressMux_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_DataAddressMux_Disable",
    "location": {
      "column": "9",
      "line": "296",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_DataAddressMux_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15398@macro@FSMC_DataAddressMux_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_DataAddressMux_Enable",
    "location": {
      "column": "9",
      "line": "297",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_DataAddressMux_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15473@macro@IS_FSMC_MUX",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_MUX",
    "location": {
      "column": "9",
      "line": "298",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_MUX",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15680@macro@FSMC_MemoryType_SRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryType_SRAM",
    "location": {
      "column": "9",
      "line": "308",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_MemoryType_SRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15753@macro@FSMC_MemoryType_PSRAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryType_PSRAM",
    "location": {
      "column": "9",
      "line": "309",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_MemoryType_PSRAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15826@macro@FSMC_MemoryType_NOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryType_NOR",
    "location": {
      "column": "9",
      "line": "310",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_MemoryType_NOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@15899@macro@IS_FSMC_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_MEMORY",
    "location": {
      "column": "9",
      "line": "311",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@16182@macro@FSMC_MemoryDataWidth_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryDataWidth_8b",
    "location": {
      "column": "9",
      "line": "322",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_MemoryDataWidth_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@16255@macro@FSMC_MemoryDataWidth_16b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_MemoryDataWidth_16b",
    "location": {
      "column": "9",
      "line": "323",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_MemoryDataWidth_16b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@16328@macro@IS_FSMC_MEMORY_WIDTH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_MEMORY_WIDTH",
    "location": {
      "column": "9",
      "line": "324",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_MEMORY_WIDTH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@16561@macro@FSMC_BurstAccessMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BurstAccessMode_Disable",
    "location": {
      "column": "9",
      "line": "334",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_BurstAccessMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@16635@macro@FSMC_BurstAccessMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_BurstAccessMode_Enable",
    "location": {
      "column": "9",
      "line": "335",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_BurstAccessMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@16708@macro@IS_FSMC_BURSTMODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_BURSTMODE",
    "location": {
      "column": "9",
      "line": "336",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_BURSTMODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@16944@macro@FSMC_AsynchronousWait_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AsynchronousWait_Disable",
    "location": {
      "column": "9",
      "line": "345",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_AsynchronousWait_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17017@macro@FSMC_AsynchronousWait_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AsynchronousWait_Enable",
    "location": {
      "column": "9",
      "line": "346",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_AsynchronousWait_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17090@macro@IS_FSMC_ASYNWAIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ASYNWAIT",
    "location": {
      "column": "9",
      "line": "347",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_ASYNWAIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17326@macro@FSMC_WaitSignalPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalPolarity_Low",
    "location": {
      "column": "9",
      "line": "356",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WaitSignalPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17399@macro@FSMC_WaitSignalPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalPolarity_High",
    "location": {
      "column": "9",
      "line": "357",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WaitSignalPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17472@macro@IS_FSMC_WAIT_POLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_POLARITY",
    "location": {
      "column": "9",
      "line": "358",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_POLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17717@macro@FSMC_WrapMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WrapMode_Disable",
    "location": {
      "column": "9",
      "line": "367",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WrapMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17790@macro@FSMC_WrapMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WrapMode_Enable",
    "location": {
      "column": "9",
      "line": "368",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WrapMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@17864@macro@IS_FSMC_WRAP_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WRAP_MODE",
    "location": {
      "column": "9",
      "line": "369",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WRAP_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@18073@macro@FSMC_WaitSignalActive_BeforeWaitState",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalActive_BeforeWaitState",
    "location": {
      "column": "9",
      "line": "378",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WaitSignalActive_BeforeWaitState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@18146@macro@FSMC_WaitSignalActive_DuringWaitState",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignalActive_DuringWaitState",
    "location": {
      "column": "9",
      "line": "379",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WaitSignalActive_DuringWaitState",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@18220@macro@IS_FSMC_WAIT_SIGNAL_ACTIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_SIGNAL_ACTIVE",
    "location": {
      "column": "9",
      "line": "380",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_SIGNAL_ACTIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@18492@macro@FSMC_WriteOperation_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteOperation_Disable",
    "location": {
      "column": "9",
      "line": "389",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WriteOperation_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@18572@macro@FSMC_WriteOperation_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteOperation_Enable",
    "location": {
      "column": "9",
      "line": "390",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WriteOperation_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@18652@macro@IS_FSMC_WRITE_OPERATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WRITE_OPERATION",
    "location": {
      "column": "9",
      "line": "391",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WRITE_OPERATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@18930@macro@FSMC_WaitSignal_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignal_Disable",
    "location": {
      "column": "9",
      "line": "400",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WaitSignal_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19003@macro@FSMC_WaitSignal_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WaitSignal_Enable",
    "location": {
      "column": "9",
      "line": "401",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WaitSignal_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19077@macro@IS_FSMC_WAITE_SIGNAL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAITE_SIGNAL",
    "location": {
      "column": "9",
      "line": "402",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WAITE_SIGNAL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19306@macro@FSMC_ExtendedMode_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ExtendedMode_Disable",
    "location": {
      "column": "9",
      "line": "411",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ExtendedMode_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19379@macro@FSMC_ExtendedMode_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ExtendedMode_Enable",
    "location": {
      "column": "9",
      "line": "412",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ExtendedMode_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19454@macro@IS_FSMC_EXTENDED_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_EXTENDED_MODE",
    "location": {
      "column": "9",
      "line": "414",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_EXTENDED_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19682@macro@FSMC_WriteBurst_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteBurst_Disable",
    "location": {
      "column": "9",
      "line": "424",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WriteBurst_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19755@macro@FSMC_WriteBurst_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_WriteBurst_Enable",
    "location": {
      "column": "9",
      "line": "425",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_WriteBurst_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@19829@macro@IS_FSMC_WRITE_BURST",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WRITE_BURST",
    "location": {
      "column": "9",
      "line": "426",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WRITE_BURST",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20057@macro@IS_FSMC_ADDRESS_SETUP_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ADDRESS_SETUP_TIME",
    "location": {
      "column": "9",
      "line": "435",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_ADDRESS_SETUP_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20189@macro@IS_FSMC_ADDRESS_HOLD_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ADDRESS_HOLD_TIME",
    "location": {
      "column": "9",
      "line": "443",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_ADDRESS_HOLD_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20318@macro@IS_FSMC_DATASETUP_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_DATASETUP_TIME",
    "location": {
      "column": "9",
      "line": "451",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_DATASETUP_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20472@macro@IS_FSMC_TURNAROUND_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_TURNAROUND_TIME",
    "location": {
      "column": "9",
      "line": "459",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_TURNAROUND_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20596@macro@IS_FSMC_CLK_DIV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_CLK_DIV",
    "location": {
      "column": "9",
      "line": "467",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_CLK_DIV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20710@macro@IS_FSMC_DATA_LATENCY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_DATA_LATENCY",
    "location": {
      "column": "9",
      "line": "475",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_DATA_LATENCY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20836@macro@FSMC_AccessMode_A",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_A",
    "location": {
      "column": "9",
      "line": "483",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_AccessMode_A",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20909@macro@FSMC_AccessMode_B",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_B",
    "location": {
      "column": "9",
      "line": "484",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_AccessMode_B",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@20983@macro@FSMC_AccessMode_C",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_C",
    "location": {
      "column": "9",
      "line": "485",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_AccessMode_C",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@21056@macro@FSMC_AccessMode_D",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_AccessMode_D",
    "location": {
      "column": "9",
      "line": "486",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_AccessMode_D",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@21129@macro@IS_FSMC_ACCESS_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ACCESS_MODE",
    "location": {
      "column": "9",
      "line": "487",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_ACCESS_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@21561@macro@FSMC_Waitfeature_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Waitfeature_Disable",
    "location": {
      "column": "9",
      "line": "506",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Waitfeature_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@21634@macro@FSMC_Waitfeature_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_Waitfeature_Enable",
    "location": {
      "column": "9",
      "line": "507",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_Waitfeature_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@21707@macro@IS_FSMC_WAIT_FEATURE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_FEATURE",
    "location": {
      "column": "9",
      "line": "508",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_FEATURE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@21934@macro@FSMC_ECC_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECC_Disable",
    "location": {
      "column": "9",
      "line": "518",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECC_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22007@macro@FSMC_ECC_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECC_Enable",
    "location": {
      "column": "9",
      "line": "519",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECC_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22080@macro@IS_FSMC_ECC_STATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ECC_STATE",
    "location": {
      "column": "9",
      "line": "520",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_ECC_STATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22285@macro@FSMC_ECCPageSize_256Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_256Bytes",
    "location": {
      "column": "9",
      "line": "529",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_256Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22358@macro@FSMC_ECCPageSize_512Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_512Bytes",
    "location": {
      "column": "9",
      "line": "530",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_512Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22431@macro@FSMC_ECCPageSize_1024Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_1024Bytes",
    "location": {
      "column": "9",
      "line": "531",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_1024Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22504@macro@FSMC_ECCPageSize_2048Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_2048Bytes",
    "location": {
      "column": "9",
      "line": "532",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_2048Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22577@macro@FSMC_ECCPageSize_4096Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_4096Bytes",
    "location": {
      "column": "9",
      "line": "533",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_4096Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22650@macro@FSMC_ECCPageSize_8192Bytes",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_ECCPageSize_8192Bytes",
    "location": {
      "column": "9",
      "line": "534",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ECCPageSize_8192Bytes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@22723@macro@IS_FSMC_ECCPAGE_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_ECCPAGE_SIZE",
    "location": {
      "column": "9",
      "line": "535",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_ECCPAGE_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@23275@macro@IS_FSMC_TCLR_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_TCLR_TIME",
    "location": {
      "column": "9",
      "line": "548",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_TCLR_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@23396@macro@IS_FSMC_TAR_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_TAR_TIME",
    "location": {
      "column": "9",
      "line": "556",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_TAR_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@23512@macro@IS_FSMC_SETUP_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_SETUP_TIME",
    "location": {
      "column": "9",
      "line": "564",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_SETUP_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@23635@macro@IS_FSMC_WAIT_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_WAIT_TIME",
    "location": {
      "column": "9",
      "line": "572",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_WAIT_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@23757@macro@IS_FSMC_HOLD_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_HOLD_TIME",
    "location": {
      "column": "9",
      "line": "580",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_HOLD_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@23878@macro@IS_FSMC_HIZ_TIME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_HIZ_TIME",
    "location": {
      "column": "9",
      "line": "588",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_HIZ_TIME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24001@macro@FSMC_IT_RisingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_IT_RisingEdge",
    "location": {
      "column": "9",
      "line": "596",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_IT_RisingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24074@macro@FSMC_IT_Level",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_IT_Level",
    "location": {
      "column": "9",
      "line": "597",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_IT_Level",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24147@macro@FSMC_IT_FallingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_IT_FallingEdge",
    "location": {
      "column": "9",
      "line": "598",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_IT_FallingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24220@macro@IS_FSMC_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_IT",
    "location": {
      "column": "9",
      "line": "599",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24316@macro@IS_FSMC_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_GET_IT",
    "location": {
      "column": "9",
      "line": "600",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24560@macro@FSMC_FLAG_RisingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_RisingEdge",
    "location": {
      "column": "9",
      "line": "610",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_FLAG_RisingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24633@macro@FSMC_FLAG_Level",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_Level",
    "location": {
      "column": "9",
      "line": "611",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_FLAG_Level",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24706@macro@FSMC_FLAG_FallingEdge",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_FallingEdge",
    "location": {
      "column": "9",
      "line": "612",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_FLAG_FallingEdge",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24779@macro@FSMC_FLAG_FEMPT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "FSMC_FLAG_FEMPT",
    "location": {
      "column": "9",
      "line": "613",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_FLAG_FEMPT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@24852@macro@IS_FSMC_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_GET_FLAG",
    "location": {
      "column": "9",
      "line": "614",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_fsmc.h@25125@macro@IS_FSMC_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_FSMC_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "619",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "IS_FSMC_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMDeInit(uint32_t)",
    "location": {
      "column": "6",
      "line": "636",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NORSRAMDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "637",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NORSRAMInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "638",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NORSRAMStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NORSRAMCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NORSRAMCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "639",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NORSRAMCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDDeInit(uint32_t)",
    "location": {
      "column": "6",
      "line": "642",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NANDDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDInit(FSMC_NANDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "643",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NANDInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "644",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NANDStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "645",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NANDCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_NANDECCCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_NANDECCCmd(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "646",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_NANDECCCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_GetECC",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t FSMC_GetECC(uint32_t)",
    "location": {
      "column": "10",
      "line": "647",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_GetECC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDDeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDDeInit(void)",
    "location": {
      "column": "6",
      "line": "650",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_PCCARDDeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "651",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_PCCARDInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDStructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "652",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_PCCARDStructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_PCCARDCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_PCCARDCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "653",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_PCCARDCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_ITConfig(uint32_t, uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "656",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus FSMC_GetFlagStatus(uint32_t, uint32_t)",
    "location": {
      "column": "12",
      "line": "657",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_ClearFlag(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "658",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus FSMC_GetITStatus(uint32_t, uint32_t)",
    "location": {
      "column": "10",
      "line": "659",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@FSMC_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void FSMC_ClearITPendingBit(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "660",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_fsmc.h"
    },
    "name": "FSMC_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@1141@macro@_DLIB_DEFAULTS_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEFAULTS_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEFAULTS_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@2953@macro@_DLIB_FILE_DESCRIPTOR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FILE_DESCRIPTOR",
    "location": {
      "column": "11",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FILE_DESCRIPTOR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@3351@macro@_DLIB_STDOUT_USES_STATIC_BUFFER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "location": {
      "column": "11",
      "line": "100",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STDOUT_USES_STATIC_BUFFER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4347@macro@_DLIB_FULL_LOCALE_SUPPORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FULL_LOCALE_SUPPORT",
    "location": {
      "column": "11",
      "line": "127",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FULL_LOCALE_SUPPORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@4517@macro@_DLIB_LOCALE_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_LOCALE_TABLE_MEMORY",
    "location": {
      "column": "11",
      "line": "135",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_LOCALE_TABLE_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@5331@macro@_DLIB_FORMATTED_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FORMATTED_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "165",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FORMATTED_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@6764@macro@_DLIB_PRINTF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "213",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@7654@macro@_DLIB_PRINTF_INT_TYPE_IS_INT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "location": {
      "column": "11",
      "line": "238",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_INT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@8240@macro@_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "location": {
      "column": "11",
      "line": "255",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_INT_TYPE_IS_LONG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9064@macro@_DLIB_PRINTF_CHAR_BY_CHAR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "location": {
      "column": "11",
      "line": "277",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_PRINTF_CHAR_BY_CHAR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@9727@macro@_DLIB_SCANF_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SCANF_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "301",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_SCANF_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10355@macro@_DLIB_STRFTIME_MULTIBYTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRFTIME_MULTIBYTE",
    "location": {
      "column": "11",
      "line": "321",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_STRFTIME_MULTIBYTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@10920@macro@_DLIB_QSORT_USE_BUBBLE_SORT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "location": {
      "column": "11",
      "line": "340",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_QSORT_USE_BUBBLE_SORT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11459@macro@_DLIB_RAND_USE_SIMPLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_RAND_USE_SIMPLE",
    "location": {
      "column": "11",
      "line": "365",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_RAND_USE_SIMPLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@11636@macro@_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "location": {
      "column": "11",
      "line": "374",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DEBUG_BREAK_FUNCTION_ATTRIBUTE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12339@macro@_DLIB_DATA_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_DATA_ATTR",
    "location": {
      "column": "11",
      "line": "390",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_DATA_ATTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@12425@macro@_DLIB_CONST_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONST_ATTR",
    "location": {
      "column": "13",
      "line": "395",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_CONST_ATTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13017@macro@_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "location": {
      "column": "15",
      "line": "421",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_MBSTATET_USES_UNSIGNED_LONG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13192@macro@_DLIB_TIME_USES_LONG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_LONG",
    "location": {
      "column": "15",
      "line": "429",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_LONG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@13725@macro@_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "location": {
      "column": "13",
      "line": "443",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_AEABI_DIFUNC_CONTAINS_OFFSETS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@14311@macro@_DLIB_FAST_FMA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_FAST_FMA",
    "location": {
      "column": "11",
      "line": "471",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_FAST_FMA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15181@macro@_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "location": {
      "column": "13",
      "line": "501",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_INCLUDE_DLMALLOC_ALTERNATIVE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15546@macro@_DLIB_TIME_ALLOW_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_ALLOW_64",
    "location": {
      "column": "13",
      "line": "523",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_ALLOW_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15735@macro@_DLIB_TIME_USES_64_DEFAULT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_TIME_USES_64_DEFAULT",
    "location": {
      "column": "11",
      "line": "537",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_TIME_USES_64_DEFAULT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@15978@macro@_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "location": {
      "column": "11",
      "line": "548",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "_DLIB_ALLOW_LARGE_CONSTANT_TABLES_FOR_MATH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16361@macro@__WEAK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK",
    "location": {
      "column": "11",
      "line": "565",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Defaults.h@16415@macro@__WEAK_DEFS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__WEAK_DEFS",
    "location": {
      "column": "11",
      "line": "566",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Defaults.h"
    },
    "name": "__WEAK_DEFS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@1309@macro@__STM32F4xx_EXTI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_EXTI_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "__STM32F4xx_EXTI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@EXTIMode_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@EXTIMode_TypeDef@EXTI_Mode_Interrupt",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Mode_Interrupt",
        "location": {
          "column": "3",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Mode_Interrupt",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTIMode_TypeDef@EXTI_Mode_Event",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Mode_Event",
        "location": {
          "column": "3",
          "line": "57",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Mode_Event",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@1821@macro@IS_EXTI_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_MODE",
    "location": {
      "column": "9",
      "line": "60",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "IS_EXTI_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@EA@EXTITrigger_TypeDef",
    "What": "Enum",
    "defdec": "Def",
    "display": "",
    "fields": [
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Rising",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Rising",
        "location": {
          "column": "3",
          "line": "68",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Trigger_Rising",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Falling",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Falling",
        "location": {
          "column": "3",
          "line": "69",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Trigger_Falling",
        "origin": "user_include",
        "scope": null
      },
      {
        "ID": "c:@EA@EXTITrigger_TypeDef@EXTI_Trigger_Rising_Falling",
        "What": "Enumerator",
        "defdec": "Def",
        "display": "EXTI_Trigger_Rising_Falling",
        "location": {
          "column": "3",
          "line": "70",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Trigger_Rising_Falling",
        "origin": "user_include",
        "scope": null
      }
    ],
    "location": {
      "column": "9",
      "line": "66",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@2115@macro@IS_EXTI_TRIGGER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_TRIGGER",
    "location": {
      "column": "9",
      "line": "73",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "IS_EXTI_TRIGGER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@EXTI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "80",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "members": [
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Line",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Line",
        "location": {
          "column": "12",
          "line": "82",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Line",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_exti_h_80_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Mode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Mode",
        "location": {
          "column": "20",
          "line": "85",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Mode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_exti_h_80_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_Trigger",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_Trigger",
        "location": {
          "column": "23",
          "line": "88",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_Trigger",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_exti_h_80_9"
      },
      {
        "ID": "c:@SA@EXTI_InitTypeDef@FI@EXTI_LineCmd",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "EXTI_LineCmd",
        "location": {
          "column": "19",
          "line": "91",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_LineCmd",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_exti_h_80_9"
      },
      {
        "ID": "c:stm32f4xx_exti.h@T@EXTI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct EXTI_InitTypeDef",
        "location": {
          "column": "2",
          "line": "93",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
        },
        "name": "EXTI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_exti_h_80_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@3420@macro@EXTI_Line0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line0",
    "location": {
      "column": "9",
      "line": "105",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@3504@macro@EXTI_Line1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line1",
    "location": {
      "column": "9",
      "line": "106",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@3588@macro@EXTI_Line2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line2",
    "location": {
      "column": "9",
      "line": "107",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@3672@macro@EXTI_Line3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line3",
    "location": {
      "column": "9",
      "line": "108",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@3756@macro@EXTI_Line4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line4",
    "location": {
      "column": "9",
      "line": "109",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@3840@macro@EXTI_Line5",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line5",
    "location": {
      "column": "9",
      "line": "110",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line5",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@3924@macro@EXTI_Line6",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line6",
    "location": {
      "column": "9",
      "line": "111",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line6",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4008@macro@EXTI_Line7",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line7",
    "location": {
      "column": "9",
      "line": "112",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line7",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4092@macro@EXTI_Line8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line8",
    "location": {
      "column": "9",
      "line": "113",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4176@macro@EXTI_Line9",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line9",
    "location": {
      "column": "9",
      "line": "114",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line9",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4260@macro@EXTI_Line10",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line10",
    "location": {
      "column": "9",
      "line": "115",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line10",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4345@macro@EXTI_Line11",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line11",
    "location": {
      "column": "9",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line11",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4430@macro@EXTI_Line12",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line12",
    "location": {
      "column": "9",
      "line": "117",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line12",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4515@macro@EXTI_Line13",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line13",
    "location": {
      "column": "9",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line13",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4600@macro@EXTI_Line14",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line14",
    "location": {
      "column": "9",
      "line": "119",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line14",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4685@macro@EXTI_Line15",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line15",
    "location": {
      "column": "9",
      "line": "120",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line15",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4770@macro@EXTI_Line16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line16",
    "location": {
      "column": "9",
      "line": "121",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@4883@macro@EXTI_Line17",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line17",
    "location": {
      "column": "9",
      "line": "122",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line17",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@5001@macro@EXTI_Line18",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line18",
    "location": {
      "column": "9",
      "line": "123",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line18",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@5176@macro@EXTI_Line19",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line19",
    "location": {
      "column": "9",
      "line": "124",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line19",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@5300@macro@EXTI_Line20",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line20",
    "location": {
      "column": "9",
      "line": "125",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line20",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@5446@macro@EXTI_Line21",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line21",
    "location": {
      "column": "9",
      "line": "126",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line21",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@5628@macro@EXTI_Line22",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line22",
    "location": {
      "column": "9",
      "line": "127",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line22",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@5747@macro@EXTI_Line23",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "EXTI_Line23",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Line23",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@5914@macro@IS_EXTI_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_EXTI_LINE",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "IS_EXTI_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_exti.h@6018@macro@IS_GET_EXTI_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_GET_EXTI_LINE",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "IS_GET_EXTI_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_DeInit(void)",
    "location": {
      "column": "6",
      "line": "158",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_Init(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "161",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_StructInit(EXTI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GenerateSWInterrupt",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_GenerateSWInterrupt(uint32_t)",
    "location": {
      "column": "6",
      "line": "163",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_GenerateSWInterrupt",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus EXTI_GetFlagStatus(uint32_t)",
    "location": {
      "column": "12",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_ClearFlag(uint32_t)",
    "location": {
      "column": "6",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus EXTI_GetITStatus(uint32_t)",
    "location": {
      "column": "10",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@EXTI_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void EXTI_ClearITPendingBit(uint32_t)",
    "location": {
      "column": "6",
      "line": "169",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_exti.h"
    },
    "name": "EXTI_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@1336@macro@__MISC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__MISC_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "__MISC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@NVIC_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "members": [
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannel",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannel",
        "location": {
          "column": "11",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannel",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_54_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelPreemptionPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelPreemptionPriority",
        "location": {
          "column": "11",
          "line": "61",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannelPreemptionPriority",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_54_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelSubPriority",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelSubPriority",
        "location": {
          "column": "11",
          "line": "66",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannelSubPriority",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_54_9"
      },
      {
        "ID": "c:@SA@NVIC_InitTypeDef@FI@NVIC_IRQChannelCmd",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "NVIC_IRQChannelCmd",
        "location": {
          "column": "19",
          "line": "71",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
        },
        "name": "NVIC_IRQChannelCmd",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_54_9"
      },
      {
        "ID": "c:misc.h@T@NVIC_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct NVIC_InitTypeDef",
        "location": {
          "column": "3",
          "line": "74",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
        },
        "name": "NVIC_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_misc_h_54_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@3614@macro@NVIC_VectTab_RAM",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_VectTab_RAM",
    "location": {
      "column": "9",
      "line": "86",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_VectTab_RAM",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@3675@macro@NVIC_VectTab_FLASH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_VectTab_FLASH",
    "location": {
      "column": "9",
      "line": "87",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_VectTab_FLASH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@3736@macro@IS_NVIC_VECTTAB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_VECTTAB",
    "location": {
      "column": "9",
      "line": "88",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "IS_NVIC_VECTTAB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@3953@macro@NVIC_LP_SEVONPEND",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SEVONPEND",
    "location": {
      "column": "9",
      "line": "98",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_LP_SEVONPEND",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@4007@macro@NVIC_LP_SLEEPDEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SLEEPDEEP",
    "location": {
      "column": "9",
      "line": "99",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_LP_SLEEPDEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@4061@macro@NVIC_LP_SLEEPONEXIT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_LP_SLEEPONEXIT",
    "location": {
      "column": "9",
      "line": "100",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_LP_SLEEPONEXIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@4115@macro@IS_NVIC_LP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_LP",
    "location": {
      "column": "9",
      "line": "101",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "IS_NVIC_LP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@4371@macro@NVIC_PriorityGroup_0",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_0",
    "location": {
      "column": "9",
      "line": "112",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_0",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@4551@macro@NVIC_PriorityGroup_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_1",
    "location": {
      "column": "9",
      "line": "114",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@4731@macro@NVIC_PriorityGroup_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_2",
    "location": {
      "column": "9",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@4911@macro@NVIC_PriorityGroup_3",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_3",
    "location": {
      "column": "9",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_3",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5091@macro@NVIC_PriorityGroup_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "NVIC_PriorityGroup_4",
    "location": {
      "column": "9",
      "line": "120",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroup_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5273@macro@IS_NVIC_PRIORITY_GROUP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_PRIORITY_GROUP",
    "location": {
      "column": "9",
      "line": "123",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "IS_NVIC_PRIORITY_GROUP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5666@macro@IS_NVIC_PREEMPTION_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_PREEMPTION_PRIORITY",
    "location": {
      "column": "9",
      "line": "129",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "IS_NVIC_PREEMPTION_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5736@macro@IS_NVIC_SUB_PRIORITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_SUB_PRIORITY",
    "location": {
      "column": "9",
      "line": "131",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "IS_NVIC_SUB_PRIORITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5799@macro@IS_NVIC_OFFSET",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_NVIC_OFFSET",
    "location": {
      "column": "9",
      "line": "133",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "IS_NVIC_OFFSET",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@5937@macro@SysTick_CLKSource_HCLK_Div8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CLKSource_HCLK_Div8",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "SysTick_CLKSource_HCLK_Div8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6000@macro@SysTick_CLKSource_HCLK",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "SysTick_CLKSource_HCLK",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "SysTick_CLKSource_HCLK",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:misc.h@6063@macro@IS_SYSTICK_CLK_SOURCE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_SYSTICK_CLK_SOURCE",
    "location": {
      "column": "9",
      "line": "145",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "IS_SYSTICK_CLK_SOURCE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_PriorityGroupConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_PriorityGroupConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "158",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_PriorityGroupConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_Init(NVIC_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "159",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SetVectorTable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_SetVectorTable(uint32_t, uint32_t)",
    "location": {
      "column": "6",
      "line": "160",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_SetVectorTable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@NVIC_SystemLPConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void NVIC_SystemLPConfig(uint8_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "161",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "NVIC_SystemLPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SysTick_CLKSourceConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SysTick_CLKSourceConfig(uint32_t)",
    "location": {
      "column": "6",
      "line": "162",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\misc.h"
    },
    "name": "SysTick_CLKSourceConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@1295@macro@__STM32F4xx_DCMI_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_DCMI_H",
    "location": {
      "column": "9",
      "line": "30",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "__STM32F4xx_DCMI_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DCMI_InitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "51",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "members": [
      {
        "ID": "c:@SA@DCMI_InitTypeDef@FI@DCMI_CaptureMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_CaptureMode",
        "location": {
          "column": "12",
          "line": "53",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_CaptureMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      },
      {
        "ID": "c:@SA@DCMI_InitTypeDef@FI@DCMI_SynchroMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_SynchroMode",
        "location": {
          "column": "12",
          "line": "56",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_SynchroMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      },
      {
        "ID": "c:@SA@DCMI_InitTypeDef@FI@DCMI_PCKPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_PCKPolarity",
        "location": {
          "column": "12",
          "line": "59",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_PCKPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      },
      {
        "ID": "c:@SA@DCMI_InitTypeDef@FI@DCMI_VSPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_VSPolarity",
        "location": {
          "column": "12",
          "line": "62",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_VSPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      },
      {
        "ID": "c:@SA@DCMI_InitTypeDef@FI@DCMI_HSPolarity",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_HSPolarity",
        "location": {
          "column": "12",
          "line": "65",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_HSPolarity",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      },
      {
        "ID": "c:@SA@DCMI_InitTypeDef@FI@DCMI_CaptureRate",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_CaptureRate",
        "location": {
          "column": "12",
          "line": "68",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_CaptureRate",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      },
      {
        "ID": "c:@SA@DCMI_InitTypeDef@FI@DCMI_ExtendedDataMode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_ExtendedDataMode",
        "location": {
          "column": "12",
          "line": "71",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_ExtendedDataMode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      },
      {
        "ID": "c:stm32f4xx_dcmi.h@T@DCMI_InitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DCMI_InitTypeDef",
        "location": {
          "column": "3",
          "line": "73",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_InitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_51_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DCMI_CROPInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "78",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "members": [
      {
        "ID": "c:@SA@DCMI_CROPInitTypeDef@FI@DCMI_VerticalStartLine",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_VerticalStartLine",
        "location": {
          "column": "12",
          "line": "80",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_VerticalStartLine",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_78_9"
      },
      {
        "ID": "c:@SA@DCMI_CROPInitTypeDef@FI@DCMI_HorizontalOffsetCount",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_HorizontalOffsetCount",
        "location": {
          "column": "12",
          "line": "83",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_HorizontalOffsetCount",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_78_9"
      },
      {
        "ID": "c:@SA@DCMI_CROPInitTypeDef@FI@DCMI_VerticalLineCount",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_VerticalLineCount",
        "location": {
          "column": "12",
          "line": "86",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_VerticalLineCount",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_78_9"
      },
      {
        "ID": "c:@SA@DCMI_CROPInitTypeDef@FI@DCMI_CaptureCount",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_CaptureCount",
        "location": {
          "column": "12",
          "line": "89",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_CaptureCount",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_78_9"
      },
      {
        "ID": "c:stm32f4xx_dcmi.h@T@DCMI_CROPInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DCMI_CROPInitTypeDef",
        "location": {
          "column": "3",
          "line": "92",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_CROPInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_78_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SA@DCMI_CodesInitTypeDef",
    "What": "Struct",
    "defdec": "Def",
    "display": "",
    "location": {
      "column": "9",
      "line": "97",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "members": [
      {
        "ID": "c:@SA@DCMI_CodesInitTypeDef@FI@DCMI_FrameStartCode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_FrameStartCode",
        "location": {
          "column": "11",
          "line": "99",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_FrameStartCode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_97_9"
      },
      {
        "ID": "c:@SA@DCMI_CodesInitTypeDef@FI@DCMI_LineStartCode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_LineStartCode",
        "location": {
          "column": "11",
          "line": "100",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_LineStartCode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_97_9"
      },
      {
        "ID": "c:@SA@DCMI_CodesInitTypeDef@FI@DCMI_LineEndCode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_LineEndCode",
        "location": {
          "column": "11",
          "line": "101",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_LineEndCode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_97_9"
      },
      {
        "ID": "c:@SA@DCMI_CodesInitTypeDef@FI@DCMI_FrameEndCode",
        "What": "FieldDecl",
        "defdec": "Def",
        "display": "DCMI_FrameEndCode",
        "location": {
          "column": "11",
          "line": "102",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_FrameEndCode",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_97_9"
      },
      {
        "ID": "c:stm32f4xx_dcmi.h@T@DCMI_CodesInitTypeDef",
        "What": "TypedefDecl",
        "defdec": "Def",
        "display": "struct DCMI_CodesInitTypeDef",
        "location": {
          "column": "3",
          "line": "103",
          "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
        },
        "name": "DCMI_CodesInitTypeDef",
        "origin": "user_include",
        "scope": "_anonymous_stm32f4xx_dcmi_h_97_9"
      }
    ],
    "name": "",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@4927@macro@DCMI_CaptureMode_Continuous",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CaptureMode_Continuous",
    "location": {
      "column": "9",
      "line": "114",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CaptureMode_Continuous",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@5150@macro@DCMI_CaptureMode_SnapShot",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CaptureMode_SnapShot",
    "location": {
      "column": "9",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CaptureMode_SnapShot",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@5391@macro@IS_DCMI_CAPTURE_MODE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_CAPTURE_MODE",
    "location": {
      "column": "9",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_CAPTURE_MODE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@5627@macro@DCMI_SynchroMode_Hardware",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SynchroMode_Hardware",
    "location": {
      "column": "9",
      "line": "128",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_SynchroMode_Hardware",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@5861@macro@DCMI_SynchroMode_Embedded",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_SynchroMode_Embedded",
    "location": {
      "column": "9",
      "line": "130",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_SynchroMode_Embedded",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@6096@macro@IS_DCMI_SYNCHRO",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_SYNCHRO",
    "location": {
      "column": "9",
      "line": "132",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_SYNCHRO",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@6315@macro@DCMI_PCKPolarity_Falling",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_PCKPolarity_Falling",
    "location": {
      "column": "9",
      "line": "142",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_PCKPolarity_Falling",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@6414@macro@DCMI_PCKPolarity_Rising",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_PCKPolarity_Rising",
    "location": {
      "column": "9",
      "line": "143",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_PCKPolarity_Rising",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@6512@macro@IS_DCMI_PCKPOLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_PCKPOLARITY",
    "location": {
      "column": "9",
      "line": "144",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_PCKPOLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@6752@macro@DCMI_VSPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_VSPolarity_Low",
    "location": {
      "column": "9",
      "line": "154",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_VSPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@6848@macro@DCMI_VSPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_VSPolarity_High",
    "location": {
      "column": "9",
      "line": "155",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_VSPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@6945@macro@IS_DCMI_VSPOLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_VSPOLARITY",
    "location": {
      "column": "9",
      "line": "156",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_VSPOLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@7175@macro@DCMI_HSPolarity_Low",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_HSPolarity_Low",
    "location": {
      "column": "9",
      "line": "166",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_HSPolarity_Low",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@7273@macro@DCMI_HSPolarity_High",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_HSPolarity_High",
    "location": {
      "column": "9",
      "line": "167",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_HSPolarity_High",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@7372@macro@IS_DCMI_HSPOLARITY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_HSPOLARITY",
    "location": {
      "column": "9",
      "line": "168",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_HSPOLARITY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@7600@macro@DCMI_CaptureRate_All_Frame",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CaptureRate_All_Frame",
    "location": {
      "column": "9",
      "line": "178",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CaptureRate_All_Frame",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@7691@macro@DCMI_CaptureRate_1of2_Frame",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CaptureRate_1of2_Frame",
    "location": {
      "column": "9",
      "line": "179",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CaptureRate_1of2_Frame",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@7789@macro@DCMI_CaptureRate_1of4_Frame",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_CaptureRate_1of4_Frame",
    "location": {
      "column": "9",
      "line": "180",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CaptureRate_1of4_Frame",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@7887@macro@IS_DCMI_CAPTURE_RATE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_CAPTURE_RATE",
    "location": {
      "column": "9",
      "line": "181",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_CAPTURE_RATE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@8206@macro@DCMI_ExtendedDataMode_8b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ExtendedDataMode_8b",
    "location": {
      "column": "9",
      "line": "192",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ExtendedDataMode_8b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@8322@macro@DCMI_ExtendedDataMode_10b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ExtendedDataMode_10b",
    "location": {
      "column": "9",
      "line": "193",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ExtendedDataMode_10b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@8439@macro@DCMI_ExtendedDataMode_12b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ExtendedDataMode_12b",
    "location": {
      "column": "9",
      "line": "194",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ExtendedDataMode_12b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@8556@macro@DCMI_ExtendedDataMode_14b",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_ExtendedDataMode_14b",
    "location": {
      "column": "9",
      "line": "195",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ExtendedDataMode_14b",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@8673@macro@IS_DCMI_EXTENDED_DATA",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_EXTENDED_DATA",
    "location": {
      "column": "9",
      "line": "196",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_EXTENDED_DATA",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9064@macro@DCMI_IT_FRAME",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IT_FRAME",
    "location": {
      "column": "9",
      "line": "208",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_IT_FRAME",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9109@macro@DCMI_IT_OVF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IT_OVF",
    "location": {
      "column": "9",
      "line": "209",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_IT_OVF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9154@macro@DCMI_IT_ERR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IT_ERR",
    "location": {
      "column": "9",
      "line": "210",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_IT_ERR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9199@macro@DCMI_IT_VSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IT_VSYNC",
    "location": {
      "column": "9",
      "line": "211",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_IT_VSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9244@macro@DCMI_IT_LINE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_IT_LINE",
    "location": {
      "column": "9",
      "line": "212",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_IT_LINE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9289@macro@IS_DCMI_CONFIG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_CONFIG_IT",
    "location": {
      "column": "9",
      "line": "213",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_CONFIG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9380@macro@IS_DCMI_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_GET_IT",
    "location": {
      "column": "9",
      "line": "214",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9773@macro@DCMI_FLAG_HSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_HSYNC",
    "location": {
      "column": "9",
      "line": "230",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_HSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9821@macro@DCMI_FLAG_VSYNC",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_VSYNC",
    "location": {
      "column": "9",
      "line": "231",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_VSYNC",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9869@macro@DCMI_FLAG_FNE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_FNE",
    "location": {
      "column": "9",
      "line": "232",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_FNE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@9965@macro@DCMI_FLAG_FRAMERI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_FRAMERI",
    "location": {
      "column": "9",
      "line": "236",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_FRAMERI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10014@macro@DCMI_FLAG_OVFRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_OVFRI",
    "location": {
      "column": "9",
      "line": "237",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_OVFRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10063@macro@DCMI_FLAG_ERRRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_ERRRI",
    "location": {
      "column": "9",
      "line": "238",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_ERRRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10112@macro@DCMI_FLAG_VSYNCRI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_VSYNCRI",
    "location": {
      "column": "9",
      "line": "239",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_VSYNCRI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10161@macro@DCMI_FLAG_LINERI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_LINERI",
    "location": {
      "column": "9",
      "line": "240",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_LINERI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10258@macro@DCMI_FLAG_FRAMEMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_FRAMEMI",
    "location": {
      "column": "9",
      "line": "244",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_FRAMEMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10307@macro@DCMI_FLAG_OVFMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_OVFMI",
    "location": {
      "column": "9",
      "line": "245",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_OVFMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10356@macro@DCMI_FLAG_ERRMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_ERRMI",
    "location": {
      "column": "9",
      "line": "246",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_ERRMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10405@macro@DCMI_FLAG_VSYNCMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_VSYNCMI",
    "location": {
      "column": "9",
      "line": "247",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_VSYNCMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10454@macro@DCMI_FLAG_LINEMI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DCMI_FLAG_LINEMI",
    "location": {
      "column": "9",
      "line": "248",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_FLAG_LINEMI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@10503@macro@IS_DCMI_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_GET_FLAG",
    "location": {
      "column": "9",
      "line": "249",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dcmi.h@11399@macro@IS_DCMI_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DCMI_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "263",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "IS_DCMI_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_DeInit(void)",
    "location": {
      "column": "6",
      "line": "276",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_Init(DCMI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "279",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_Init",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_StructInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_StructInit(DCMI_InitTypeDef *)",
    "location": {
      "column": "6",
      "line": "280",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_StructInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_CROPConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_CROPConfig(DCMI_CROPInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "281",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CROPConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_CROPCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_CROPCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "282",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CROPCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_SetEmbeddedSynchroCodes",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef *)",
    "location": {
      "column": "6",
      "line": "283",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_SetEmbeddedSynchroCodes",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_JPEGCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_JPEGCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "284",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_JPEGCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_Cmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "287",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_CaptureCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_CaptureCmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "288",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_CaptureCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_ReadData",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t DCMI_ReadData(void)",
    "location": {
      "column": "10",
      "line": "289",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ReadData",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_ITConfig(uint16_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "292",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus DCMI_GetFlagStatus(uint16_t)",
    "location": {
      "column": "12",
      "line": "293",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_ClearFlag(uint16_t)",
    "location": {
      "column": "6",
      "line": "294",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus DCMI_GetITStatus(uint16_t)",
    "location": {
      "column": "10",
      "line": "295",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DCMI_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DCMI_ClearITPendingBit(uint16_t)",
    "location": {
      "column": "6",
      "line": "296",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dcmi.h"
    },
    "name": "DCMI_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@1309@macro@__STM32F4xx_WWDG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_WWDG_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "__STM32F4xx_WWDG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@1864@macro@WWDG_Prescaler_1",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_1",
    "location": {
      "column": "9",
      "line": "59",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_Prescaler_1",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@1916@macro@WWDG_Prescaler_2",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_2",
    "location": {
      "column": "9",
      "line": "60",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_Prescaler_2",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@1968@macro@WWDG_Prescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_4",
    "location": {
      "column": "9",
      "line": "61",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_Prescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@2020@macro@WWDG_Prescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "WWDG_Prescaler_8",
    "location": {
      "column": "9",
      "line": "62",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_Prescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@2072@macro@IS_WWDG_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_PRESCALER",
    "location": {
      "column": "9",
      "line": "63",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "IS_WWDG_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@2380@macro@IS_WWDG_WINDOW_VALUE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_WINDOW_VALUE",
    "location": {
      "column": "9",
      "line": "67",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "IS_WWDG_WINDOW_VALUE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_wwdg.h@2435@macro@IS_WWDG_COUNTER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_WWDG_COUNTER",
    "location": {
      "column": "9",
      "line": "68",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "IS_WWDG_COUNTER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_DeInit(void)",
    "location": {
      "column": "6",
      "line": "82",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetPrescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_SetPrescaler(uint32_t)",
    "location": {
      "column": "6",
      "line": "85",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_SetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetWindowValue",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_SetWindowValue(uint8_t)",
    "location": {
      "column": "6",
      "line": "86",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_SetWindowValue",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_EnableIT",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_EnableIT(void)",
    "location": {
      "column": "6",
      "line": "87",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_EnableIT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_SetCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_SetCounter(uint8_t)",
    "location": {
      "column": "6",
      "line": "88",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_SetCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_Enable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_Enable(uint8_t)",
    "location": {
      "column": "6",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus WWDG_GetFlagStatus(void)",
    "location": {
      "column": "12",
      "line": "94",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@WWDG_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void WWDG_ClearFlag(void)",
    "location": {
      "column": "6",
      "line": "95",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_wwdg.h"
    },
    "name": "WWDG_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_conf.h@1265@macro@__STM32F4xx_CONF_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_CONF_H",
    "location": {
      "column": "9",
      "line": "30",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx_conf.h"
    },
    "name": "__STM32F4xx_CONF_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_conf.h@4306@macro@assert_param",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "assert_param",
    "location": {
      "column": "11",
      "line": "117",
      "path": "E:\\iar_project\\stm32f407_reg\\stm32f4xx_conf.h"
    },
    "name": "assert_param",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@1301@macro@__STM32F4xx_DBGMCU_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_DBGMCU_H",
    "location": {
      "column": "9",
      "line": "30",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "__STM32F4xx_DBGMCU_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@1809@macro@DBGMCU_SLEEP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_SLEEP",
    "location": {
      "column": "9",
      "line": "53",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_SLEEP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@1870@macro@DBGMCU_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_STOP",
    "location": {
      "column": "9",
      "line": "54",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@1931@macro@DBGMCU_STANDBY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_STANDBY",
    "location": {
      "column": "9",
      "line": "55",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_STANDBY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@1992@macro@IS_DBGMCU_PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DBGMCU_PERIPH",
    "location": {
      "column": "9",
      "line": "56",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "IS_DBGMCU_PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2086@macro@DBGMCU_TIM2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM2_STOP",
    "location": {
      "column": "9",
      "line": "58",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2147@macro@DBGMCU_TIM3_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM3_STOP",
    "location": {
      "column": "9",
      "line": "59",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM3_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2208@macro@DBGMCU_TIM4_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM4_STOP",
    "location": {
      "column": "9",
      "line": "60",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM4_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2269@macro@DBGMCU_TIM5_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM5_STOP",
    "location": {
      "column": "9",
      "line": "61",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM5_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2330@macro@DBGMCU_TIM6_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM6_STOP",
    "location": {
      "column": "9",
      "line": "62",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM6_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2391@macro@DBGMCU_TIM7_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM7_STOP",
    "location": {
      "column": "9",
      "line": "63",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM7_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2452@macro@DBGMCU_TIM12_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM12_STOP",
    "location": {
      "column": "9",
      "line": "64",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM12_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2513@macro@DBGMCU_TIM13_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM13_STOP",
    "location": {
      "column": "9",
      "line": "65",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM13_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2574@macro@DBGMCU_TIM14_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM14_STOP",
    "location": {
      "column": "9",
      "line": "66",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM14_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2635@macro@DBGMCU_RTC_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_RTC_STOP",
    "location": {
      "column": "9",
      "line": "67",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_RTC_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2696@macro@DBGMCU_WWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_WWDG_STOP",
    "location": {
      "column": "9",
      "line": "68",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_WWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2757@macro@DBGMCU_IWDG_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_IWDG_STOP",
    "location": {
      "column": "9",
      "line": "69",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_IWDG_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2818@macro@DBGMCU_I2C1_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_I2C1_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "70",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_I2C1_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2879@macro@DBGMCU_I2C2_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_I2C2_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "71",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_I2C2_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@2940@macro@DBGMCU_I2C3_SMBUS_TIMEOUT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_I2C3_SMBUS_TIMEOUT",
    "location": {
      "column": "9",
      "line": "72",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_I2C3_SMBUS_TIMEOUT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3001@macro@DBGMCU_CAN1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CAN1_STOP",
    "location": {
      "column": "9",
      "line": "73",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_CAN1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3062@macro@DBGMCU_CAN2_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_CAN2_STOP",
    "location": {
      "column": "9",
      "line": "74",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_CAN2_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3123@macro@IS_DBGMCU_APB1PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DBGMCU_APB1PERIPH",
    "location": {
      "column": "9",
      "line": "75",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "IS_DBGMCU_APB1PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3221@macro@DBGMCU_TIM1_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM1_STOP",
    "location": {
      "column": "9",
      "line": "77",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM1_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3282@macro@DBGMCU_TIM8_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM8_STOP",
    "location": {
      "column": "9",
      "line": "78",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM8_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3343@macro@DBGMCU_TIM9_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM9_STOP",
    "location": {
      "column": "9",
      "line": "79",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM9_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3404@macro@DBGMCU_TIM10_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM10_STOP",
    "location": {
      "column": "9",
      "line": "80",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM10_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3465@macro@DBGMCU_TIM11_STOP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "DBGMCU_TIM11_STOP",
    "location": {
      "column": "9",
      "line": "81",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_TIM11_STOP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_dbgmcu.h@3526@macro@IS_DBGMCU_APB2PERIPH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_DBGMCU_APB2PERIPH",
    "location": {
      "column": "9",
      "line": "82",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "IS_DBGMCU_APB2PERIPH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DBGMCU_GetREVID",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t DBGMCU_GetREVID(void)",
    "location": {
      "column": "10",
      "line": "89",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_GetREVID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DBGMCU_GetDEVID",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t DBGMCU_GetDEVID(void)",
    "location": {
      "column": "10",
      "line": "90",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_GetDEVID",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DBGMCU_Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DBGMCU_Config(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DBGMCU_APB1PeriphConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DBGMCU_APB1PeriphConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "92",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_APB1PeriphConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@DBGMCU_APB2PeriphConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void DBGMCU_APB2PeriphConfig(uint32_t, FunctionalState)",
    "location": {
      "column": "6",
      "line": "93",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_dbgmcu.h"
    },
    "name": "DBGMCU_APB2PeriphConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@1310@macro@__STM32F4xx_IWDG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_IWDG_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "__STM32F4xx_IWDG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@1860@macro@IWDG_WriteAccess_Enable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_WriteAccess_Enable",
    "location": {
      "column": "9",
      "line": "58",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_WriteAccess_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@1916@macro@IWDG_WriteAccess_Disable",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_WriteAccess_Disable",
    "location": {
      "column": "9",
      "line": "59",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_WriteAccess_Disable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@1972@macro@IS_IWDG_WRITE_ACCESS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_WRITE_ACCESS",
    "location": {
      "column": "9",
      "line": "60",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IS_IWDG_WRITE_ACCESS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2199@macro@IWDG_Prescaler_4",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_4",
    "location": {
      "column": "9",
      "line": "69",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Prescaler_4",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2252@macro@IWDG_Prescaler_8",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_8",
    "location": {
      "column": "9",
      "line": "70",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Prescaler_8",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2305@macro@IWDG_Prescaler_16",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_16",
    "location": {
      "column": "9",
      "line": "71",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Prescaler_16",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2358@macro@IWDG_Prescaler_32",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_32",
    "location": {
      "column": "9",
      "line": "72",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Prescaler_32",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2411@macro@IWDG_Prescaler_64",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_64",
    "location": {
      "column": "9",
      "line": "73",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Prescaler_64",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2464@macro@IWDG_Prescaler_128",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_128",
    "location": {
      "column": "9",
      "line": "74",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Prescaler_128",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2517@macro@IWDG_Prescaler_256",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_Prescaler_256",
    "location": {
      "column": "9",
      "line": "75",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Prescaler_256",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@2570@macro@IS_IWDG_PRESCALER",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_PRESCALER",
    "location": {
      "column": "9",
      "line": "76",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IS_IWDG_PRESCALER",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@3181@macro@IWDG_FLAG_PVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_FLAG_PVU",
    "location": {
      "column": "9",
      "line": "90",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_FLAG_PVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@3237@macro@IWDG_FLAG_RVU",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IWDG_FLAG_RVU",
    "location": {
      "column": "9",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_FLAG_RVU",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@3293@macro@IS_IWDG_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_FLAG",
    "location": {
      "column": "9",
      "line": "92",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IS_IWDG_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_iwdg.h@3378@macro@IS_IWDG_RELOAD",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_IWDG_RELOAD",
    "location": {
      "column": "9",
      "line": "93",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IS_IWDG_RELOAD",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_WriteAccessCmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_WriteAccessCmd(uint16_t)",
    "location": {
      "column": "6",
      "line": "106",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_WriteAccessCmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_SetPrescaler",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_SetPrescaler(uint8_t)",
    "location": {
      "column": "6",
      "line": "107",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_SetPrescaler",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_SetReload",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_SetReload(uint16_t)",
    "location": {
      "column": "6",
      "line": "108",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_SetReload",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_ReloadCounter",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_ReloadCounter(void)",
    "location": {
      "column": "6",
      "line": "109",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_ReloadCounter",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_Enable",
    "What": "Function",
    "defdec": "Dec",
    "display": "void IWDG_Enable(void)",
    "location": {
      "column": "6",
      "line": "112",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_Enable",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@IWDG_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus IWDG_GetFlagStatus(uint16_t)",
    "location": {
      "column": "12",
      "line": "115",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_iwdg.h"
    },
    "name": "IWDG_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@1332@macro@__STM32F4xx_RNG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__STM32F4xx_RNG_H",
    "location": {
      "column": "9",
      "line": "31",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "__STM32F4xx_RNG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2075@macro@RNG_FLAG_DRDY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_FLAG_DRDY",
    "location": {
      "column": "9",
      "line": "58",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_FLAG_DRDY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2149@macro@RNG_FLAG_CECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_FLAG_CECS",
    "location": {
      "column": "9",
      "line": "59",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_FLAG_CECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2239@macro@RNG_FLAG_SECS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_FLAG_SECS",
    "location": {
      "column": "9",
      "line": "60",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_FLAG_SECS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2330@macro@IS_RNG_GET_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RNG_GET_FLAG",
    "location": {
      "column": "9",
      "line": "62",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "IS_RNG_GET_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2539@macro@IS_RNG_CLEAR_FLAG",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RNG_CLEAR_FLAG",
    "location": {
      "column": "9",
      "line": "65",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "IS_RNG_CLEAR_FLAG",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2762@macro@RNG_IT_CEI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_IT_CEI",
    "location": {
      "column": "9",
      "line": "74",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_IT_CEI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2845@macro@RNG_IT_SEI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "RNG_IT_SEI",
    "location": {
      "column": "9",
      "line": "75",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_IT_SEI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@2929@macro@IS_RNG_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RNG_IT",
    "location": {
      "column": "9",
      "line": "77",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "IS_RNG_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:stm32f4xx_rng.h@3005@macro@IS_RNG_GET_IT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "IS_RNG_GET_IT",
    "location": {
      "column": "9",
      "line": "78",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "IS_RNG_GET_IT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_DeInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RNG_DeInit(void)",
    "location": {
      "column": "6",
      "line": "91",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_DeInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_Cmd",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RNG_Cmd(FunctionalState)",
    "location": {
      "column": "6",
      "line": "94",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_Cmd",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_GetRandomNumber",
    "What": "Function",
    "defdec": "Dec",
    "display": "uint32_t RNG_GetRandomNumber(void)",
    "location": {
      "column": "10",
      "line": "97",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_GetRandomNumber",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_ITConfig",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RNG_ITConfig(FunctionalState)",
    "location": {
      "column": "6",
      "line": "100",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_ITConfig",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_GetFlagStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "FlagStatus RNG_GetFlagStatus(uint8_t)",
    "location": {
      "column": "12",
      "line": "101",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_GetFlagStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_ClearFlag",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RNG_ClearFlag(uint8_t)",
    "location": {
      "column": "6",
      "line": "102",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_ClearFlag",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_GetITStatus",
    "What": "Function",
    "defdec": "Dec",
    "display": "ITStatus RNG_GetITStatus(uint8_t)",
    "location": {
      "column": "10",
      "line": "103",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_GetITStatus",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@RNG_ClearITPendingBit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void RNG_ClearITPendingBit(uint8_t)",
    "location": {
      "column": "6",
      "line": "104",
      "path": "E:\\iar_project\\stm32f407_reg\\inc\\stm32f4xx_rng.h"
    },
    "name": "RNG_ClearITPendingBit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@F@CAN1_Mode_Init",
    "What": "Function",
    "defdec": "Dec",
    "display": "u8 CAN1_Mode_Init(u8, u8, u8, u16, u8)",
    "location": {
      "column": "11",
      "line": "4",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN1_Mode_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_Config",
    "What": "Function",
    "defdec": "Def",
    "display": "void CAN_Config(void)",
    "location": {
      "column": "6",
      "line": "6",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN_Config",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@F@CAN1_Mode_Init",
    "What": "Function",
    "defdec": "Def",
    "display": "u8 CAN1_Mode_Init(u8, u8, u8, u16, u8)",
    "location": {
      "column": "4",
      "line": "13",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN1_Mode_Init",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@448@F@CAN1_Mode_Init@GPIO_InitStructure",
    "What": "Variable",
    "defdec": "Def",
    "display": "GPIO_InitStructure",
    "location": {
      "column": "19",
      "line": "16",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "GPIO_InitStructure",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@488@F@CAN1_Mode_Init@CAN_InitStructure",
    "What": "Variable",
    "defdec": "Def",
    "display": "CAN_InitStructure",
    "location": {
      "column": "25",
      "line": "17",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN_InitStructure",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@532@F@CAN1_Mode_Init@CAN_FilterInitStructure",
    "What": "Variable",
    "defdec": "Def",
    "display": "CAN_FilterInitStructure",
    "location": {
      "column": "25",
      "line": "18",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN_FilterInitStructure",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@611@F@CAN1_Mode_Init@NVIC_InitStructure",
    "What": "Variable",
    "defdec": "Def",
    "display": "NVIC_InitStructure",
    "location": {
      "column": "23",
      "line": "20",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "NVIC_InitStructure",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CAN1_RX0_IRQHandler",
    "What": "Function",
    "defdec": "Def",
    "display": "void CAN1_RX0_IRQHandler(void)",
    "location": {
      "column": "6",
      "line": "80",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN1_RX0_IRQHandler",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@3683@F@CAN1_RX0_IRQHandler@RxMessage",
    "What": "Variable",
    "defdec": "Def",
    "display": "RxMessage",
    "location": {
      "column": "13",
      "line": "82",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "RxMessage",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CAN1_Send_Msg",
    "What": "Function",
    "defdec": "Def",
    "display": "u8 CAN1_Send_Msg(u8 *, u8)",
    "location": {
      "column": "4",
      "line": "93",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN1_Send_Msg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@4029@F@CAN1_Send_Msg@mbox",
    "What": "Variable",
    "defdec": "Def",
    "display": "mbox",
    "location": {
      "column": "5",
      "line": "95",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "mbox",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@4040@F@CAN1_Send_Msg@i",
    "What": "Variable",
    "defdec": "Def",
    "display": "i",
    "location": {
      "column": "6",
      "line": "96",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "i",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@4051@F@CAN1_Send_Msg@TxMessage",
    "What": "Variable",
    "defdec": "Def",
    "display": "TxMessage",
    "location": {
      "column": "11",
      "line": "97",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "TxMessage",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:@F@CAN1_Receive_Msg",
    "What": "Function",
    "defdec": "Def",
    "display": "u8 CAN1_Receive_Msg(u8 *)",
    "location": {
      "column": "4",
      "line": "116",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "CAN1_Receive_Msg",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@4785@F@CAN1_Receive_Msg@i",
    "What": "Variable",
    "defdec": "Def",
    "display": "i",
    "location": {
      "column": "7",
      "line": "118",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "i",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:canBsp.c@4794@F@CAN1_Receive_Msg@RxMessage",
    "What": "Variable",
    "defdec": "Def",
    "display": "RxMessage",
    "location": {
      "column": "11",
      "line": "119",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.c"
    },
    "name": "RxMessage",
    "origin": "project_file",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@72@macro@_DLIB_PRODUCTS_H_",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCTS_H_",
    "location": {
      "column": "9",
      "line": "4",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCTS_H_",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@504@macro@_DLIB_WIDE_CHARACTERS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_WIDE_CHARACTERS",
    "location": {
      "column": "9",
      "line": "21",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_WIDE_CHARACTERS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@656@macro@_DLIB_PRODUCT_STRING",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STRING",
    "location": {
      "column": "9",
      "line": "25",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STRING",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@803@macro@_DLIB_PRODUCT_FENV",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_FENV",
    "location": {
      "column": "9",
      "line": "29",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_FENV",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@952@macro@_DLIB_PRODUCT_STDLIB",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_PRODUCT_STDLIB",
    "location": {
      "column": "9",
      "line": "33",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_PRODUCT_STDLIB",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1059@macro@_DLIB_QSORT_BUF_SIZE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_QSORT_BUF_SIZE",
    "location": {
      "column": "9",
      "line": "37",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_QSORT_BUF_SIZE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1225@macro@_DLIB_SUPPORT_FOR_AEABI",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SUPPORT_FOR_AEABI",
    "location": {
      "column": "9",
      "line": "46",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SUPPORT_FOR_AEABI",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1305@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "49",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1427@macro@_DLIB_STRTOD_HEX_FLOAT",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_STRTOD_HEX_FLOAT",
    "location": {
      "column": "9",
      "line": "53",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_STRTOD_HEX_FLOAT",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1769@macro@_USE_ATOMIC_OPS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_USE_ATOMIC_OPS",
    "location": {
      "column": "11",
      "line": "65",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_USE_ATOMIC_OPS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1861@macro@__SOFTFP",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SOFTFP",
    "location": {
      "column": "9",
      "line": "69",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__SOFTFP",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@1974@macro@__NO_SCRATCH",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__NO_SCRATCH",
    "location": {
      "column": "9",
      "line": "72",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "__NO_SCRATCH",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2095@macro@_DLIB_SPEEDY_FLOATS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_SPEEDY_FLOATS",
    "location": {
      "column": "9",
      "line": "75",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_SPEEDY_FLOATS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2169@macro@_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "location": {
      "column": "9",
      "line": "78",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE_DECLARATION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2249@macro@_DLIB_ELF_INIT_STATIC_BASE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_STATIC_BASE",
    "location": {
      "column": "9",
      "line": "79",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_STATIC_BASE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2293@macro@_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "80",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_FUNCTION_ATTRIBUTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2386@macro@_DLIB_ELF_INIT_TABLE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "location": {
      "column": "9",
      "line": "82",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_TABLE_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2435@macro@_DLIB_ELF_INIT_SOURCE_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "location": {
      "column": "9",
      "line": "83",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_SOURCE_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2484@macro@_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "location": {
      "column": "9",
      "line": "84",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_DESTINATION_MEMORY",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2533@macro@_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "location": {
      "column": "9",
      "line": "85",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_USE_RELATIVE_ROM_ADDRESSES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@2585@macro@_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "location": {
      "column": "9",
      "line": "86",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_REGION_COUNT_TYPE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3003@macro@_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "location": {
      "column": "9",
      "line": "96",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_MODULE_ATTRIBUTES",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3406@macro@_DLIB_ELF_INIT_INTERFACE_VERSION",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "location": {
      "column": "9",
      "line": "105",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_ELF_INIT_INTERFACE_VERSION",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3450@macro@_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "location": {
      "column": "9",
      "line": "107",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_DLIB_USE_RTMODEL_JMP_BUF_NUM_ELEMENTS",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3500@macro@_XMATHWRAPPERS_DEF",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_XMATHWRAPPERS_DEF",
    "location": {
      "column": "9",
      "line": "109",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_XMATHWRAPPERS_DEF",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Product.h@3547@macro@_CPPINIT_ATTR",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_CPPINIT_ATTR",
    "location": {
      "column": "9",
      "line": "111",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Product.h"
    },
    "name": "_CPPINIT_ATTR",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cmFunc.h@2010@macro@__CORE_CMFUNC_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMFUNC_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cmFunc.h"
    },
    "name": "__CORE_CMFUNC_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:ycheck.h@1361@macro@__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "location": {
      "column": "11",
      "line": "42",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\ycheck.h"
    },
    "name": "__AEABI_PORTABILITY_INTERNAL_LEVEL",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:system_stm32f4xx.h@1369@macro@__SYSTEM_STM32F4XX_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__SYSTEM_STM32F4XX_H",
    "location": {
      "column": "9",
      "line": "40",
      "path": "E:\\iar_project\\stm32f407_reg\\system_stm32f4xx.h"
    },
    "name": "__SYSTEM_STM32F4XX_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@SystemCoreClock",
    "What": "Variable",
    "defdec": "Dec",
    "display": "SystemCoreClock",
    "location": {
      "column": "17",
      "line": "59",
      "path": "E:\\iar_project\\stm32f407_reg\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClock",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemInit",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemInit(void)",
    "location": {
      "column": "13",
      "line": "86",
      "path": "E:\\iar_project\\stm32f407_reg\\system_stm32f4xx.h"
    },
    "name": "SystemInit",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@SystemCoreClockUpdate",
    "What": "Function",
    "defdec": "Dec",
    "display": "void SystemCoreClockUpdate(void)",
    "location": {
      "column": "13",
      "line": "87",
      "path": "E:\\iar_project\\stm32f407_reg\\system_stm32f4xx.h"
    },
    "name": "SystemCoreClockUpdate",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cmSimd.h@2114@macro@__CORE_CMSIMD_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMSIMD_H",
    "location": {
      "column": "9",
      "line": "43",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cmSimd.h"
    },
    "name": "__CORE_CMSIMD_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:DLib_Config_Normal.h@101@macro@_DLIB_CONFIG_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "_DLIB_CONFIG_H",
    "location": {
      "column": "9",
      "line": "5",
      "path": "D:\\Program Files (x86)\\IAR Systems\\Embedded Workbench 8.1\\arm\\inc\\c\\DLib_Config_Normal.h"
    },
    "name": "_DLIB_CONFIG_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:core_cmInstr.h@2015@macro@__CORE_CMINSTR_H",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CORE_CMINSTR_H",
    "location": {
      "column": "9",
      "line": "39",
      "path": "E:\\iar_project\\stm32f407_reg\\core_cmInstr.h"
    },
    "name": "__CORE_CMINSTR_H",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:canBsp.h@31@macro@__CAN_BSP_H__",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "__CAN_BSP_H__",
    "location": {
      "column": "9",
      "line": "2",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.h"
    },
    "name": "__CAN_BSP_H__",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:canBsp.h@56@macro@CAN1_RX0_INT_ENABLE",
    "What": "MacroDef",
    "defdec": "Def",
    "display": "CAN1_RX0_INT_ENABLE",
    "location": {
      "column": "9",
      "line": "4",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.h"
    },
    "name": "CAN1_RX0_INT_ENABLE",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN_Config",
    "What": "Function",
    "defdec": "Dec",
    "display": "void CAN_Config(void)",
    "location": {
      "column": "6",
      "line": "6",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.h"
    },
    "name": "CAN_Config",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN1_Send_Msg",
    "What": "Function",
    "defdec": "Dec",
    "display": "u8 CAN1_Send_Msg(u8 *, u8)",
    "location": {
      "column": "4",
      "line": "8",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.h"
    },
    "name": "CAN1_Send_Msg",
    "origin": "user_include",
    "scope": null
  },
  {
    "ID": "c:@F@CAN1_Receive_Msg",
    "What": "Function",
    "defdec": "Dec",
    "display": "u8 CAN1_Receive_Msg(u8 *)",
    "location": {
      "column": "4",
      "line": "10",
      "path": "E:\\iar_project\\stm32f407_reg\\Bsp\\canBsp.h"
    },
    "name": "CAN1_Receive_Msg",
    "origin": "user_include",
    "scope": null
  }
]