static u32 platform_bgmac_read(struct bgmac *bgmac, u16 offset)\r\n{\r\nreturn readl(bgmac->plat.base + offset);\r\n}\r\nstatic void platform_bgmac_write(struct bgmac *bgmac, u16 offset, u32 value)\r\n{\r\nwritel(value, bgmac->plat.base + offset);\r\n}\r\nstatic u32 platform_bgmac_idm_read(struct bgmac *bgmac, u16 offset)\r\n{\r\nreturn readl(bgmac->plat.idm_base + offset);\r\n}\r\nstatic void platform_bgmac_idm_write(struct bgmac *bgmac, u16 offset, u32 value)\r\n{\r\nreturn writel(value, bgmac->plat.idm_base + offset);\r\n}\r\nstatic bool platform_bgmac_clk_enabled(struct bgmac *bgmac)\r\n{\r\nif ((bgmac_idm_read(bgmac, BCMA_IOCTL) &\r\n(BCMA_IOCTL_CLK | BCMA_IOCTL_FGC)) != BCMA_IOCTL_CLK)\r\nreturn false;\r\nif (bgmac_idm_read(bgmac, BCMA_RESET_CTL) & BCMA_RESET_CTL_RESET)\r\nreturn false;\r\nreturn true;\r\n}\r\nstatic void platform_bgmac_clk_enable(struct bgmac *bgmac, u32 flags)\r\n{\r\nbgmac_idm_write(bgmac, BCMA_IOCTL,\r\n(BCMA_IOCTL_CLK | BCMA_IOCTL_FGC | flags));\r\nbgmac_idm_read(bgmac, BCMA_IOCTL);\r\nbgmac_idm_write(bgmac, BCMA_RESET_CTL, 0);\r\nbgmac_idm_read(bgmac, BCMA_RESET_CTL);\r\nudelay(1);\r\nbgmac_idm_write(bgmac, BCMA_IOCTL, (BCMA_IOCTL_CLK | flags));\r\nbgmac_idm_read(bgmac, BCMA_IOCTL);\r\nudelay(1);\r\n}\r\nstatic void platform_bgmac_cco_ctl_maskset(struct bgmac *bgmac, u32 offset,\r\nu32 mask, u32 set)\r\n{\r\nWARN_ON(1);\r\n}\r\nstatic u32 platform_bgmac_get_bus_clock(struct bgmac *bgmac)\r\n{\r\nWARN_ON(1);\r\nreturn 0;\r\n}\r\nstatic void platform_bgmac_cmn_maskset32(struct bgmac *bgmac, u16 offset,\r\nu32 mask, u32 set)\r\n{\r\nWARN_ON(1);\r\n}\r\nstatic int bgmac_probe(struct platform_device *pdev)\r\n{\r\nstruct device_node *np = pdev->dev.of_node;\r\nstruct bgmac *bgmac;\r\nstruct resource *regs;\r\nconst u8 *mac_addr;\r\nbgmac = devm_kzalloc(&pdev->dev, sizeof(*bgmac), GFP_KERNEL);\r\nif (!bgmac)\r\nreturn -ENOMEM;\r\nplatform_set_drvdata(pdev, bgmac);\r\nbgmac->feature_flags |= BGMAC_FEAT_CLKCTLST;\r\nbgmac->feature_flags |= BGMAC_FEAT_NO_RESET;\r\nbgmac->feature_flags |= BGMAC_FEAT_FORCE_SPEED_2500;\r\nbgmac->feature_flags |= BGMAC_FEAT_CMDCFG_SR_REV4;\r\nbgmac->feature_flags |= BGMAC_FEAT_TX_MASK_SETUP;\r\nbgmac->feature_flags |= BGMAC_FEAT_RX_MASK_SETUP;\r\nbgmac->dev = &pdev->dev;\r\nbgmac->dma_dev = &pdev->dev;\r\nmac_addr = of_get_mac_address(np);\r\nif (mac_addr)\r\nether_addr_copy(bgmac->mac_addr, mac_addr);\r\nelse\r\ndev_warn(&pdev->dev, "MAC address not present in device tree\n");\r\nbgmac->irq = platform_get_irq(pdev, 0);\r\nif (bgmac->irq < 0) {\r\ndev_err(&pdev->dev, "Unable to obtain IRQ\n");\r\nreturn bgmac->irq;\r\n}\r\nregs = platform_get_resource_byname(pdev, IORESOURCE_MEM, "amac_base");\r\nif (!regs) {\r\ndev_err(&pdev->dev, "Unable to obtain base resource\n");\r\nreturn -EINVAL;\r\n}\r\nbgmac->plat.base = devm_ioremap_resource(&pdev->dev, regs);\r\nif (IS_ERR(bgmac->plat.base))\r\nreturn PTR_ERR(bgmac->plat.base);\r\nregs = platform_get_resource_byname(pdev, IORESOURCE_MEM, "idm_base");\r\nif (!regs) {\r\ndev_err(&pdev->dev, "Unable to obtain idm resource\n");\r\nreturn -EINVAL;\r\n}\r\nbgmac->plat.idm_base = devm_ioremap_resource(&pdev->dev, regs);\r\nif (IS_ERR(bgmac->plat.idm_base))\r\nreturn PTR_ERR(bgmac->plat.idm_base);\r\nbgmac->read = platform_bgmac_read;\r\nbgmac->write = platform_bgmac_write;\r\nbgmac->idm_read = platform_bgmac_idm_read;\r\nbgmac->idm_write = platform_bgmac_idm_write;\r\nbgmac->clk_enabled = platform_bgmac_clk_enabled;\r\nbgmac->clk_enable = platform_bgmac_clk_enable;\r\nbgmac->cco_ctl_maskset = platform_bgmac_cco_ctl_maskset;\r\nbgmac->get_bus_clock = platform_bgmac_get_bus_clock;\r\nbgmac->cmn_maskset32 = platform_bgmac_cmn_maskset32;\r\nreturn bgmac_enet_probe(bgmac);\r\n}\r\nstatic int bgmac_remove(struct platform_device *pdev)\r\n{\r\nstruct bgmac *bgmac = platform_get_drvdata(pdev);\r\nbgmac_enet_remove(bgmac);\r\nreturn 0;\r\n}
