#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT0_PC0
Rx_1__0__PORT EQU 0
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT0_AG
Rx_1__AMUX EQU CYREG_PRT0_AMUX
Rx_1__BIE EQU CYREG_PRT0_BIE
Rx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Rx_1__BYP EQU CYREG_PRT0_BYP
Rx_1__CTL EQU CYREG_PRT0_CTL
Rx_1__DM0 EQU CYREG_PRT0_DM0
Rx_1__DM1 EQU CYREG_PRT0_DM1
Rx_1__DM2 EQU CYREG_PRT0_DM2
Rx_1__DR EQU CYREG_PRT0_DR
Rx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 0
Rx_1__PRT EQU CYREG_PRT0_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Rx_1__PS EQU CYREG_PRT0_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT0_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT0_PC1
Tx_1__0__PORT EQU 0
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT0_AG
Tx_1__AMUX EQU CYREG_PRT0_AMUX
Tx_1__BIE EQU CYREG_PRT0_BIE
Tx_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Tx_1__BYP EQU CYREG_PRT0_BYP
Tx_1__CTL EQU CYREG_PRT0_CTL
Tx_1__DM0 EQU CYREG_PRT0_DM0
Tx_1__DM1 EQU CYREG_PRT0_DM1
Tx_1__DM2 EQU CYREG_PRT0_DM2
Tx_1__DR EQU CYREG_PRT0_DR
Tx_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 0
Tx_1__PRT EQU CYREG_PRT0_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Tx_1__PS EQU CYREG_PRT0_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT0_SLW

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB05_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB05_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB05_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB05_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB05_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB05_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Pin_LED_0 */
Pin_LED_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_LED_0__0__MASK EQU 0x10
Pin_LED_0__0__PC EQU CYREG_PRT0_PC4
Pin_LED_0__0__PORT EQU 0
Pin_LED_0__0__SHIFT EQU 4
Pin_LED_0__AG EQU CYREG_PRT0_AG
Pin_LED_0__AMUX EQU CYREG_PRT0_AMUX
Pin_LED_0__BIE EQU CYREG_PRT0_BIE
Pin_LED_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LED_0__BYP EQU CYREG_PRT0_BYP
Pin_LED_0__CTL EQU CYREG_PRT0_CTL
Pin_LED_0__DM0 EQU CYREG_PRT0_DM0
Pin_LED_0__DM1 EQU CYREG_PRT0_DM1
Pin_LED_0__DM2 EQU CYREG_PRT0_DM2
Pin_LED_0__DR EQU CYREG_PRT0_DR
Pin_LED_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LED_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LED_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LED_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LED_0__MASK EQU 0x10
Pin_LED_0__PORT EQU 0
Pin_LED_0__PRT EQU CYREG_PRT0_PRT
Pin_LED_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LED_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LED_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LED_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LED_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LED_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LED_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LED_0__PS EQU CYREG_PRT0_PS
Pin_LED_0__SHIFT EQU 4
Pin_LED_0__SLW EQU CYREG_PRT0_SLW

/* Pin_LED_1 */
Pin_LED_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_LED_1__0__MASK EQU 0x20
Pin_LED_1__0__PC EQU CYREG_PRT0_PC5
Pin_LED_1__0__PORT EQU 0
Pin_LED_1__0__SHIFT EQU 5
Pin_LED_1__AG EQU CYREG_PRT0_AG
Pin_LED_1__AMUX EQU CYREG_PRT0_AMUX
Pin_LED_1__BIE EQU CYREG_PRT0_BIE
Pin_LED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LED_1__BYP EQU CYREG_PRT0_BYP
Pin_LED_1__CTL EQU CYREG_PRT0_CTL
Pin_LED_1__DM0 EQU CYREG_PRT0_DM0
Pin_LED_1__DM1 EQU CYREG_PRT0_DM1
Pin_LED_1__DM2 EQU CYREG_PRT0_DM2
Pin_LED_1__DR EQU CYREG_PRT0_DR
Pin_LED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LED_1__MASK EQU 0x20
Pin_LED_1__PORT EQU 0
Pin_LED_1__PRT EQU CYREG_PRT0_PRT
Pin_LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LED_1__PS EQU CYREG_PRT0_PS
Pin_LED_1__SHIFT EQU 5
Pin_LED_1__SLW EQU CYREG_PRT0_SLW

/* Pin_LED_2 */
Pin_LED_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_LED_2__0__MASK EQU 0x40
Pin_LED_2__0__PC EQU CYREG_PRT0_PC6
Pin_LED_2__0__PORT EQU 0
Pin_LED_2__0__SHIFT EQU 6
Pin_LED_2__AG EQU CYREG_PRT0_AG
Pin_LED_2__AMUX EQU CYREG_PRT0_AMUX
Pin_LED_2__BIE EQU CYREG_PRT0_BIE
Pin_LED_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LED_2__BYP EQU CYREG_PRT0_BYP
Pin_LED_2__CTL EQU CYREG_PRT0_CTL
Pin_LED_2__DM0 EQU CYREG_PRT0_DM0
Pin_LED_2__DM1 EQU CYREG_PRT0_DM1
Pin_LED_2__DM2 EQU CYREG_PRT0_DM2
Pin_LED_2__DR EQU CYREG_PRT0_DR
Pin_LED_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LED_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LED_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LED_2__MASK EQU 0x40
Pin_LED_2__PORT EQU 0
Pin_LED_2__PRT EQU CYREG_PRT0_PRT
Pin_LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LED_2__PS EQU CYREG_PRT0_PS
Pin_LED_2__SHIFT EQU 6
Pin_LED_2__SLW EQU CYREG_PRT0_SLW

/* Pin_LED_3 */
Pin_LED_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_LED_3__0__MASK EQU 0x80
Pin_LED_3__0__PC EQU CYREG_PRT0_PC7
Pin_LED_3__0__PORT EQU 0
Pin_LED_3__0__SHIFT EQU 7
Pin_LED_3__AG EQU CYREG_PRT0_AG
Pin_LED_3__AMUX EQU CYREG_PRT0_AMUX
Pin_LED_3__BIE EQU CYREG_PRT0_BIE
Pin_LED_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LED_3__BYP EQU CYREG_PRT0_BYP
Pin_LED_3__CTL EQU CYREG_PRT0_CTL
Pin_LED_3__DM0 EQU CYREG_PRT0_DM0
Pin_LED_3__DM1 EQU CYREG_PRT0_DM1
Pin_LED_3__DM2 EQU CYREG_PRT0_DM2
Pin_LED_3__DR EQU CYREG_PRT0_DR
Pin_LED_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LED_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LED_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LED_3__MASK EQU 0x80
Pin_LED_3__PORT EQU 0
Pin_LED_3__PRT EQU CYREG_PRT0_PRT
Pin_LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LED_3__PS EQU CYREG_PRT0_PS
Pin_LED_3__SHIFT EQU 7
Pin_LED_3__SLW EQU CYREG_PRT0_SLW

/* Timer_20KHz_TimerHW */
Timer_20KHz_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_20KHz_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_20KHz_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_20KHz_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_20KHz_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_20KHz_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_20KHz_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_20KHz_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_20KHz_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_20KHz_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_20KHz_TimerHW__PM_ACT_MSK EQU 0x01
Timer_20KHz_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_20KHz_TimerHW__PM_STBY_MSK EQU 0x01
Timer_20KHz_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_20KHz_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_20KHz_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Timer_48MHz_TimerHW */
Timer_48MHz_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_48MHz_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_48MHz_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_48MHz_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_48MHz_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_48MHz_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_48MHz_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_48MHz_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_48MHz_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_48MHz_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_48MHz_TimerHW__PM_ACT_MSK EQU 0x02
Timer_48MHz_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_48MHz_TimerHW__PM_STBY_MSK EQU 0x02
Timer_48MHz_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_48MHz_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_48MHz_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* isrTimer_20KHz_TC */
isrTimer_20KHz_TC__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrTimer_20KHz_TC__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrTimer_20KHz_TC__INTC_MASK EQU 0x01
isrTimer_20KHz_TC__INTC_NUMBER EQU 0
isrTimer_20KHz_TC__INTC_PRIOR_NUM EQU 0
isrTimer_20KHz_TC__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isrTimer_20KHz_TC__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrTimer_20KHz_TC__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* High_Frequency_PWM_0_PWMUDB */
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
High_Frequency_PWM_0_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__0__POS EQU 0
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__2__POS EQU 2
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__3__POS EQU 3
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
High_Frequency_PWM_0_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
High_Frequency_PWM_0_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* High_Frequency_PWM_1_PWMUDB */
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
High_Frequency_PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
High_Frequency_PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
High_Frequency_PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

/* LCD_Character_Display_LCDPort */
LCD_Character_Display_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Character_Display_LCDPort__0__MASK EQU 0x01
LCD_Character_Display_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Character_Display_LCDPort__0__PORT EQU 2
LCD_Character_Display_LCDPort__0__SHIFT EQU 0
LCD_Character_Display_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Character_Display_LCDPort__1__MASK EQU 0x02
LCD_Character_Display_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Character_Display_LCDPort__1__PORT EQU 2
LCD_Character_Display_LCDPort__1__SHIFT EQU 1
LCD_Character_Display_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Character_Display_LCDPort__2__MASK EQU 0x04
LCD_Character_Display_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Character_Display_LCDPort__2__PORT EQU 2
LCD_Character_Display_LCDPort__2__SHIFT EQU 2
LCD_Character_Display_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Character_Display_LCDPort__3__MASK EQU 0x08
LCD_Character_Display_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Character_Display_LCDPort__3__PORT EQU 2
LCD_Character_Display_LCDPort__3__SHIFT EQU 3
LCD_Character_Display_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Character_Display_LCDPort__4__MASK EQU 0x10
LCD_Character_Display_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Character_Display_LCDPort__4__PORT EQU 2
LCD_Character_Display_LCDPort__4__SHIFT EQU 4
LCD_Character_Display_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Character_Display_LCDPort__5__MASK EQU 0x20
LCD_Character_Display_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Character_Display_LCDPort__5__PORT EQU 2
LCD_Character_Display_LCDPort__5__SHIFT EQU 5
LCD_Character_Display_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Character_Display_LCDPort__6__MASK EQU 0x40
LCD_Character_Display_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Character_Display_LCDPort__6__PORT EQU 2
LCD_Character_Display_LCDPort__6__SHIFT EQU 6
LCD_Character_Display_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Character_Display_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Character_Display_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Character_Display_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Character_Display_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Character_Display_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Character_Display_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Character_Display_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Character_Display_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Character_Display_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Character_Display_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Character_Display_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Character_Display_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Character_Display_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Character_Display_LCDPort__MASK EQU 0x7F
LCD_Character_Display_LCDPort__PORT EQU 2
LCD_Character_Display_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Character_Display_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Character_Display_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Character_Display_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Character_Display_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Character_Display_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Character_Display_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Character_Display_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Character_Display_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Character_Display_LCDPort__SHIFT EQU 0
LCD_Character_Display_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Startup_Release_Switch */
Startup_Release_Switch__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Startup_Release_Switch__0__MASK EQU 0x80
Startup_Release_Switch__0__PC EQU CYREG_PRT1_PC7
Startup_Release_Switch__0__PORT EQU 1
Startup_Release_Switch__0__SHIFT EQU 7
Startup_Release_Switch__AG EQU CYREG_PRT1_AG
Startup_Release_Switch__AMUX EQU CYREG_PRT1_AMUX
Startup_Release_Switch__BIE EQU CYREG_PRT1_BIE
Startup_Release_Switch__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Startup_Release_Switch__BYP EQU CYREG_PRT1_BYP
Startup_Release_Switch__CTL EQU CYREG_PRT1_CTL
Startup_Release_Switch__DM0 EQU CYREG_PRT1_DM0
Startup_Release_Switch__DM1 EQU CYREG_PRT1_DM1
Startup_Release_Switch__DM2 EQU CYREG_PRT1_DM2
Startup_Release_Switch__DR EQU CYREG_PRT1_DR
Startup_Release_Switch__INP_DIS EQU CYREG_PRT1_INP_DIS
Startup_Release_Switch__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Startup_Release_Switch__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Startup_Release_Switch__LCD_EN EQU CYREG_PRT1_LCD_EN
Startup_Release_Switch__MASK EQU 0x80
Startup_Release_Switch__PORT EQU 1
Startup_Release_Switch__PRT EQU CYREG_PRT1_PRT
Startup_Release_Switch__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Startup_Release_Switch__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Startup_Release_Switch__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Startup_Release_Switch__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Startup_Release_Switch__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Startup_Release_Switch__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Startup_Release_Switch__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Startup_Release_Switch__PS EQU CYREG_PRT1_PS
Startup_Release_Switch__SHIFT EQU 7
Startup_Release_Switch__SLW EQU CYREG_PRT1_SLW

/* isr_High_Frequency_2000Hz */
isr_High_Frequency_2000Hz__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_High_Frequency_2000Hz__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_High_Frequency_2000Hz__INTC_MASK EQU 0x02
isr_High_Frequency_2000Hz__INTC_NUMBER EQU 1
isr_High_Frequency_2000Hz__INTC_PRIOR_NUM EQU 6
isr_High_Frequency_2000Hz__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_High_Frequency_2000Hz__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_High_Frequency_2000Hz__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_High_Frequency_2001Hz */
isr_High_Frequency_2001Hz__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_High_Frequency_2001Hz__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_High_Frequency_2001Hz__INTC_MASK EQU 0x04
isr_High_Frequency_2001Hz__INTC_NUMBER EQU 2
isr_High_Frequency_2001Hz__INTC_PRIOR_NUM EQU 6
isr_High_Frequency_2001Hz__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_High_Frequency_2001Hz__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_High_Frequency_2001Hz__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART1_RX_BYTE_RECEIVED */
isr_UART1_RX_BYTE_RECEIVED__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART1_RX_BYTE_RECEIVED__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART1_RX_BYTE_RECEIVED__INTC_MASK EQU 0x08
isr_UART1_RX_BYTE_RECEIVED__INTC_NUMBER EQU 3
isr_UART1_RX_BYTE_RECEIVED__INTC_PRIOR_NUM EQU 5
isr_UART1_RX_BYTE_RECEIVED__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_UART1_RX_BYTE_RECEIVED__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART1_RX_BYTE_RECEIVED__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART1_TX_BYTE_COMPLETE */
isr_UART1_TX_BYTE_COMPLETE__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART1_TX_BYTE_COMPLETE__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART1_TX_BYTE_COMPLETE__INTC_MASK EQU 0x10
isr_UART1_TX_BYTE_COMPLETE__INTC_NUMBER EQU 4
isr_UART1_TX_BYTE_COMPLETE__INTC_PRIOR_NUM EQU 5
isr_UART1_TX_BYTE_COMPLETE__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_UART1_TX_BYTE_COMPLETE__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART1_TX_BYTE_COMPLETE__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E120069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 1024
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
