
Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ddc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e4  08008f80  08008f80  00009f80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009664  08009664  0000b1e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009664  08009664  0000a664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800966c  0800966c  0000b1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800966c  0800966c  0000a66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009670  08009670  0000a670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08009674  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200001e4  08009858  0000b1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08009858  0000b4c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db48  00000000  00000000  0000b214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f80  00000000  00000000  00018d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  0001ace0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a28  00000000  00000000  0001b9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001741a  00000000  00000000  0001c410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e52d  00000000  00000000  0003382a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090111  00000000  00000000  00041d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d1e68  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b64  00000000  00000000  000d1eac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000d6a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f64 	.word	0x08008f64

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	08008f64 	.word	0x08008f64

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9be 	b.w	800104c <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	468e      	mov	lr, r1
 8000d5c:	4604      	mov	r4, r0
 8000d5e:	4688      	mov	r8, r1
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d14a      	bne.n	8000dfa <__udivmoddi4+0xa6>
 8000d64:	428a      	cmp	r2, r1
 8000d66:	4617      	mov	r7, r2
 8000d68:	d962      	bls.n	8000e30 <__udivmoddi4+0xdc>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	b14e      	cbz	r6, 8000d84 <__udivmoddi4+0x30>
 8000d70:	f1c6 0320 	rsb	r3, r6, #32
 8000d74:	fa01 f806 	lsl.w	r8, r1, r6
 8000d78:	fa20 f303 	lsr.w	r3, r0, r3
 8000d7c:	40b7      	lsls	r7, r6
 8000d7e:	ea43 0808 	orr.w	r8, r3, r8
 8000d82:	40b4      	lsls	r4, r6
 8000d84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d88:	fa1f fc87 	uxth.w	ip, r7
 8000d8c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d90:	0c23      	lsrs	r3, r4, #16
 8000d92:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d9a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x62>
 8000da2:	18fb      	adds	r3, r7, r3
 8000da4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000da8:	f080 80ea 	bcs.w	8000f80 <__udivmoddi4+0x22c>
 8000dac:	429a      	cmp	r2, r3
 8000dae:	f240 80e7 	bls.w	8000f80 <__udivmoddi4+0x22c>
 8000db2:	3902      	subs	r1, #2
 8000db4:	443b      	add	r3, r7
 8000db6:	1a9a      	subs	r2, r3, r2
 8000db8:	b2a3      	uxth	r3, r4
 8000dba:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dbe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dc6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dca:	459c      	cmp	ip, r3
 8000dcc:	d909      	bls.n	8000de2 <__udivmoddi4+0x8e>
 8000dce:	18fb      	adds	r3, r7, r3
 8000dd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dd4:	f080 80d6 	bcs.w	8000f84 <__udivmoddi4+0x230>
 8000dd8:	459c      	cmp	ip, r3
 8000dda:	f240 80d3 	bls.w	8000f84 <__udivmoddi4+0x230>
 8000dde:	443b      	add	r3, r7
 8000de0:	3802      	subs	r0, #2
 8000de2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000de6:	eba3 030c 	sub.w	r3, r3, ip
 8000dea:	2100      	movs	r1, #0
 8000dec:	b11d      	cbz	r5, 8000df6 <__udivmoddi4+0xa2>
 8000dee:	40f3      	lsrs	r3, r6
 8000df0:	2200      	movs	r2, #0
 8000df2:	e9c5 3200 	strd	r3, r2, [r5]
 8000df6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfa:	428b      	cmp	r3, r1
 8000dfc:	d905      	bls.n	8000e0a <__udivmoddi4+0xb6>
 8000dfe:	b10d      	cbz	r5, 8000e04 <__udivmoddi4+0xb0>
 8000e00:	e9c5 0100 	strd	r0, r1, [r5]
 8000e04:	2100      	movs	r1, #0
 8000e06:	4608      	mov	r0, r1
 8000e08:	e7f5      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e0a:	fab3 f183 	clz	r1, r3
 8000e0e:	2900      	cmp	r1, #0
 8000e10:	d146      	bne.n	8000ea0 <__udivmoddi4+0x14c>
 8000e12:	4573      	cmp	r3, lr
 8000e14:	d302      	bcc.n	8000e1c <__udivmoddi4+0xc8>
 8000e16:	4282      	cmp	r2, r0
 8000e18:	f200 8105 	bhi.w	8001026 <__udivmoddi4+0x2d2>
 8000e1c:	1a84      	subs	r4, r0, r2
 8000e1e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e22:	2001      	movs	r0, #1
 8000e24:	4690      	mov	r8, r2
 8000e26:	2d00      	cmp	r5, #0
 8000e28:	d0e5      	beq.n	8000df6 <__udivmoddi4+0xa2>
 8000e2a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e2e:	e7e2      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000e30:	2a00      	cmp	r2, #0
 8000e32:	f000 8090 	beq.w	8000f56 <__udivmoddi4+0x202>
 8000e36:	fab2 f682 	clz	r6, r2
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	f040 80a4 	bne.w	8000f88 <__udivmoddi4+0x234>
 8000e40:	1a8a      	subs	r2, r1, r2
 8000e42:	0c03      	lsrs	r3, r0, #16
 8000e44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e48:	b280      	uxth	r0, r0
 8000e4a:	b2bc      	uxth	r4, r7
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e52:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e5a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x11e>
 8000e62:	18fb      	adds	r3, r7, r3
 8000e64:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x11c>
 8000e6a:	429a      	cmp	r2, r3
 8000e6c:	f200 80e0 	bhi.w	8001030 <__udivmoddi4+0x2dc>
 8000e70:	46c4      	mov	ip, r8
 8000e72:	1a9b      	subs	r3, r3, r2
 8000e74:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e78:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e7c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e80:	fb02 f404 	mul.w	r4, r2, r4
 8000e84:	429c      	cmp	r4, r3
 8000e86:	d907      	bls.n	8000e98 <__udivmoddi4+0x144>
 8000e88:	18fb      	adds	r3, r7, r3
 8000e8a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e8e:	d202      	bcs.n	8000e96 <__udivmoddi4+0x142>
 8000e90:	429c      	cmp	r4, r3
 8000e92:	f200 80ca 	bhi.w	800102a <__udivmoddi4+0x2d6>
 8000e96:	4602      	mov	r2, r0
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e9e:	e7a5      	b.n	8000dec <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eaa:	431f      	orrs	r7, r3
 8000eac:	fa0e f401 	lsl.w	r4, lr, r1
 8000eb0:	fa20 f306 	lsr.w	r3, r0, r6
 8000eb4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eb8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ebc:	4323      	orrs	r3, r4
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eca:	0c1c      	lsrs	r4, r3, #16
 8000ecc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ed0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ed4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ed8:	45a6      	cmp	lr, r4
 8000eda:	fa02 f201 	lsl.w	r2, r2, r1
 8000ede:	d909      	bls.n	8000ef4 <__udivmoddi4+0x1a0>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ee6:	f080 809c 	bcs.w	8001022 <__udivmoddi4+0x2ce>
 8000eea:	45a6      	cmp	lr, r4
 8000eec:	f240 8099 	bls.w	8001022 <__udivmoddi4+0x2ce>
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	443c      	add	r4, r7
 8000ef4:	eba4 040e 	sub.w	r4, r4, lr
 8000ef8:	fa1f fe83 	uxth.w	lr, r3
 8000efc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f00:	fb09 4413 	mls	r4, r9, r3, r4
 8000f04:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f08:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0c:	45a4      	cmp	ip, r4
 8000f0e:	d908      	bls.n	8000f22 <__udivmoddi4+0x1ce>
 8000f10:	193c      	adds	r4, r7, r4
 8000f12:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f16:	f080 8082 	bcs.w	800101e <__udivmoddi4+0x2ca>
 8000f1a:	45a4      	cmp	ip, r4
 8000f1c:	d97f      	bls.n	800101e <__udivmoddi4+0x2ca>
 8000f1e:	3b02      	subs	r3, #2
 8000f20:	443c      	add	r4, r7
 8000f22:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f26:	eba4 040c 	sub.w	r4, r4, ip
 8000f2a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f2e:	4564      	cmp	r4, ip
 8000f30:	4673      	mov	r3, lr
 8000f32:	46e1      	mov	r9, ip
 8000f34:	d362      	bcc.n	8000ffc <__udivmoddi4+0x2a8>
 8000f36:	d05f      	beq.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f38:	b15d      	cbz	r5, 8000f52 <__udivmoddi4+0x1fe>
 8000f3a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f3e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f42:	fa04 f606 	lsl.w	r6, r4, r6
 8000f46:	fa22 f301 	lsr.w	r3, r2, r1
 8000f4a:	431e      	orrs	r6, r3
 8000f4c:	40cc      	lsrs	r4, r1
 8000f4e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f52:	2100      	movs	r1, #0
 8000f54:	e74f      	b.n	8000df6 <__udivmoddi4+0xa2>
 8000f56:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f5a:	0c01      	lsrs	r1, r0, #16
 8000f5c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f60:	b280      	uxth	r0, r0
 8000f62:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f66:	463b      	mov	r3, r7
 8000f68:	4638      	mov	r0, r7
 8000f6a:	463c      	mov	r4, r7
 8000f6c:	46b8      	mov	r8, r7
 8000f6e:	46be      	mov	lr, r7
 8000f70:	2620      	movs	r6, #32
 8000f72:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f76:	eba2 0208 	sub.w	r2, r2, r8
 8000f7a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f7e:	e766      	b.n	8000e4e <__udivmoddi4+0xfa>
 8000f80:	4601      	mov	r1, r0
 8000f82:	e718      	b.n	8000db6 <__udivmoddi4+0x62>
 8000f84:	4610      	mov	r0, r2
 8000f86:	e72c      	b.n	8000de2 <__udivmoddi4+0x8e>
 8000f88:	f1c6 0220 	rsb	r2, r6, #32
 8000f8c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f90:	40b7      	lsls	r7, r6
 8000f92:	40b1      	lsls	r1, r6
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fa2:	b2bc      	uxth	r4, r7
 8000fa4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fa8:	0c11      	lsrs	r1, r2, #16
 8000faa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fae:	fb08 f904 	mul.w	r9, r8, r4
 8000fb2:	40b0      	lsls	r0, r6
 8000fb4:	4589      	cmp	r9, r1
 8000fb6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fba:	b280      	uxth	r0, r0
 8000fbc:	d93e      	bls.n	800103c <__udivmoddi4+0x2e8>
 8000fbe:	1879      	adds	r1, r7, r1
 8000fc0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fc4:	d201      	bcs.n	8000fca <__udivmoddi4+0x276>
 8000fc6:	4589      	cmp	r9, r1
 8000fc8:	d81f      	bhi.n	800100a <__udivmoddi4+0x2b6>
 8000fca:	eba1 0109 	sub.w	r1, r1, r9
 8000fce:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd2:	fb09 f804 	mul.w	r8, r9, r4
 8000fd6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fda:	b292      	uxth	r2, r2
 8000fdc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d229      	bcs.n	8001038 <__udivmoddi4+0x2e4>
 8000fe4:	18ba      	adds	r2, r7, r2
 8000fe6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fea:	d2c4      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000fec:	4542      	cmp	r2, r8
 8000fee:	d2c2      	bcs.n	8000f76 <__udivmoddi4+0x222>
 8000ff0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ff4:	443a      	add	r2, r7
 8000ff6:	e7be      	b.n	8000f76 <__udivmoddi4+0x222>
 8000ff8:	45f0      	cmp	r8, lr
 8000ffa:	d29d      	bcs.n	8000f38 <__udivmoddi4+0x1e4>
 8000ffc:	ebbe 0302 	subs.w	r3, lr, r2
 8001000:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001004:	3801      	subs	r0, #1
 8001006:	46e1      	mov	r9, ip
 8001008:	e796      	b.n	8000f38 <__udivmoddi4+0x1e4>
 800100a:	eba7 0909 	sub.w	r9, r7, r9
 800100e:	4449      	add	r1, r9
 8001010:	f1a8 0c02 	sub.w	ip, r8, #2
 8001014:	fbb1 f9fe 	udiv	r9, r1, lr
 8001018:	fb09 f804 	mul.w	r8, r9, r4
 800101c:	e7db      	b.n	8000fd6 <__udivmoddi4+0x282>
 800101e:	4673      	mov	r3, lr
 8001020:	e77f      	b.n	8000f22 <__udivmoddi4+0x1ce>
 8001022:	4650      	mov	r0, sl
 8001024:	e766      	b.n	8000ef4 <__udivmoddi4+0x1a0>
 8001026:	4608      	mov	r0, r1
 8001028:	e6fd      	b.n	8000e26 <__udivmoddi4+0xd2>
 800102a:	443b      	add	r3, r7
 800102c:	3a02      	subs	r2, #2
 800102e:	e733      	b.n	8000e98 <__udivmoddi4+0x144>
 8001030:	f1ac 0c02 	sub.w	ip, ip, #2
 8001034:	443b      	add	r3, r7
 8001036:	e71c      	b.n	8000e72 <__udivmoddi4+0x11e>
 8001038:	4649      	mov	r1, r9
 800103a:	e79c      	b.n	8000f76 <__udivmoddi4+0x222>
 800103c:	eba1 0109 	sub.w	r1, r1, r9
 8001040:	46c4      	mov	ip, r8
 8001042:	fbb1 f9fe 	udiv	r9, r1, lr
 8001046:	fb09 f804 	mul.w	r8, r9, r4
 800104a:	e7c4      	b.n	8000fd6 <__udivmoddi4+0x282>

0800104c <__aeabi_idiv0>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <finite_f>:
};
static const float B[6] = { 0.0471f, 0.0377f, 0.0404f, 0.0485f, 0.0373f, 0.0539f };

/* ===== Small helpers ===== */
static int finite_f(float v)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	ed87 0a01 	vstr	s0, [r7, #4]
  if (v != v) return 0;                  /* NaN */
 800105a:	ed97 7a01 	vldr	s14, [r7, #4]
 800105e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001062:	eeb4 7a67 	vcmp.f32	s14, s15
 8001066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106a:	d001      	beq.n	8001070 <finite_f+0x20>
 800106c:	2300      	movs	r3, #0
 800106e:	e014      	b.n	800109a <finite_f+0x4a>
  if (v > 1e30f || v < -1e30f) return 0; /* Inf-ish */
 8001070:	edd7 7a01 	vldr	s15, [r7, #4]
 8001074:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80010a8 <finite_f+0x58>
 8001078:	eef4 7ac7 	vcmpe.f32	s15, s14
 800107c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001080:	dc08      	bgt.n	8001094 <finite_f+0x44>
 8001082:	edd7 7a01 	vldr	s15, [r7, #4]
 8001086:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80010ac <finite_f+0x5c>
 800108a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800108e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001092:	d501      	bpl.n	8001098 <finite_f+0x48>
 8001094:	2300      	movs	r3, #0
 8001096:	e000      	b.n	800109a <finite_f+0x4a>
  return 1;
 8001098:	2301      	movs	r3, #1
}
 800109a:	4618      	mov	r0, r3
 800109c:	370c      	adds	r7, #12
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	7149f2ca 	.word	0x7149f2ca
 80010ac:	f149f2ca 	.word	0xf149f2ca

080010b0 <clamp01>:

static float clamp01(float x)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	ed87 0a01 	vstr	s0, [r7, #4]
  if (x < 0.0f) return 0.0f;
 80010ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80010be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c6:	d502      	bpl.n	80010ce <clamp01+0x1e>
 80010c8:	f04f 0300 	mov.w	r3, #0
 80010cc:	e00c      	b.n	80010e8 <clamp01+0x38>
  if (x > 1.0f) return 1.0f;
 80010ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80010d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80010d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010de:	dd02      	ble.n	80010e6 <clamp01+0x36>
 80010e0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80010e4:	e000      	b.n	80010e8 <clamp01+0x38>
  return x;
 80010e6:	687b      	ldr	r3, [r7, #4]
}
 80010e8:	ee07 3a90 	vmov	s15, r3
 80010ec:	eeb0 0a67 	vmov.f32	s0, s15
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
	...

080010fc <uart_print>:

/* ===== UART helpers (for CLI responses) ===== */
static void uart_print(const char *s)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), 200);
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff f8cb 	bl	80002a0 <strlen>
 800110a:	4603      	mov	r3, r0
 800110c:	b29a      	uxth	r2, r3
 800110e:	23c8      	movs	r3, #200	@ 0xc8
 8001110:	6879      	ldr	r1, [r7, #4]
 8001112:	4803      	ldr	r0, [pc, #12]	@ (8001120 <uart_print+0x24>)
 8001114:	f003 f9e0 	bl	80044d8 <HAL_UART_Transmit>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	200002c0 	.word	0x200002c0

08001124 <uart_println>:
static void uart_println(const char *s)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uart_print(s);
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ffe5 	bl	80010fc <uart_print>
  uart_print("\r\n");
 8001132:	4803      	ldr	r0, [pc, #12]	@ (8001140 <uart_println+0x1c>)
 8001134:	f7ff ffe2 	bl	80010fc <uart_print>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	08008f80 	.word	0x08008f80

08001144 <pwm_set>:

/* ===== PWM wrapper ===== */
static void pwm_set(float duty01)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b084      	sub	sp, #16
 8001148:	af00      	add	r7, sp, #0
 800114a:	ed87 0a01 	vstr	s0, [r7, #4]
  duty01 = clamp01(duty01);
 800114e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001152:	f7ff ffad 	bl	80010b0 <clamp01>
 8001156:	ed87 0a01 	vstr	s0, [r7, #4]
  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim2);
 800115a:	4b0c      	ldr	r3, [pc, #48]	@ (800118c <pwm_set+0x48>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001160:	60fb      	str	r3, [r7, #12]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint32_t)(duty01 * (float)arr));
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800116c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001170:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001174:	4b05      	ldr	r3, [pc, #20]	@ (800118c <pwm_set+0x48>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800117c:	ee17 2a90 	vmov	r2, s15
 8001180:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	20000230 	.word	0x20000230

08001190 <reset_control>:

/* ===== Control reset ===== */
static void reset_control(void)
{
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
  g_i = 0.0f;
 8001196:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <reset_control+0x5c>)
 8001198:	f04f 0200 	mov.w	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
  g_uin  = 0.0f;
 800119e:	4b14      	ldr	r3, [pc, #80]	@ (80011f0 <reset_control+0x60>)
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
  g_uout = 0.0f;
 80011a6:	4b13      	ldr	r3, [pc, #76]	@ (80011f4 <reset_control+0x64>)
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
  g_meas_f = 0.0f;
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <reset_control+0x68>)
 80011b0:	f04f 0200 	mov.w	r2, #0
 80011b4:	601a      	str	r2, [r3, #0]
  g_meas01 = 0.0f;
 80011b6:	4b11      	ldr	r3, [pc, #68]	@ (80011fc <reset_control+0x6c>)
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]

  for (int k = 0; k < 6; k++) xplant[k] = 0.0f;
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
 80011c2:	e009      	b.n	80011d8 <reset_control+0x48>
 80011c4:	4a0e      	ldr	r2, [pc, #56]	@ (8001200 <reset_control+0x70>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	601a      	str	r2, [r3, #0]
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	3301      	adds	r3, #1
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b05      	cmp	r3, #5
 80011dc:	ddf2      	ble.n	80011c4 <reset_control+0x34>
}
 80011de:	bf00      	nop
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	20000210 	.word	0x20000210
 80011f0:	20000204 	.word	0x20000204
 80011f4:	20000208 	.word	0x20000208
 80011f8:	20000214 	.word	0x20000214
 80011fc:	2000020c 	.word	0x2000020c
 8001200:	20000218 	.word	0x20000218

08001204 <plant_step>:

/* ===== Plant step ===== */
static float plant_step(float uin)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b090      	sub	sp, #64	@ 0x40
 8001208:	af00      	add	r7, sp, #0
 800120a:	ed87 0a01 	vstr	s0, [r7, #4]
  float xn[6];

  for (int r = 0; r < 6; r++)
 800120e:	2300      	movs	r3, #0
 8001210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001212:	e03f      	b.n	8001294 <plant_step+0x90>
  {
    float sum = 0.0f;
 8001214:	f04f 0300 	mov.w	r3, #0
 8001218:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int c = 0; c < 6; c++) sum += A[r][c] * xplant[c];
 800121a:	2300      	movs	r3, #0
 800121c:	637b      	str	r3, [r7, #52]	@ 0x34
 800121e:	e01c      	b.n	800125a <plant_step+0x56>
 8001220:	4966      	ldr	r1, [pc, #408]	@ (80013bc <plant_step+0x1b8>)
 8001222:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001224:	4613      	mov	r3, r2
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	4413      	add	r3, r2
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800122e:	4413      	add	r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	440b      	add	r3, r1
 8001234:	ed93 7a00 	vldr	s14, [r3]
 8001238:	4a61      	ldr	r2, [pc, #388]	@ (80013c0 <plant_step+0x1bc>)
 800123a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	edd3 7a00 	vldr	s15, [r3]
 8001244:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001248:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800124c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001250:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
 8001254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001256:	3301      	adds	r3, #1
 8001258:	637b      	str	r3, [r7, #52]	@ 0x34
 800125a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800125c:	2b05      	cmp	r3, #5
 800125e:	dddf      	ble.n	8001220 <plant_step+0x1c>
    sum += B[r] * uin;
 8001260:	4a58      	ldr	r2, [pc, #352]	@ (80013c4 <plant_step+0x1c0>)
 8001262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	4413      	add	r3, r2
 8001268:	ed93 7a00 	vldr	s14, [r3]
 800126c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001274:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8001278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    xn[r] = sum;
 8001280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	3340      	adds	r3, #64	@ 0x40
 8001286:	443b      	add	r3, r7
 8001288:	3b38      	subs	r3, #56	@ 0x38
 800128a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800128c:	601a      	str	r2, [r3, #0]
  for (int r = 0; r < 6; r++)
 800128e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001290:	3301      	adds	r3, #1
 8001292:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001294:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001296:	2b05      	cmp	r3, #5
 8001298:	ddbc      	ble.n	8001214 <plant_step+0x10>
  }

  /* state safety */
  for (int i = 0; i < 6; i++)
 800129a:	2300      	movs	r3, #0
 800129c:	633b      	str	r3, [r7, #48]	@ 0x30
 800129e:	e03f      	b.n	8001320 <plant_step+0x11c>
  {
    if (!finite_f(xn[i]) || xn[i] > STATE_LIMIT || xn[i] < -STATE_LIMIT)
 80012a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	3340      	adds	r3, #64	@ 0x40
 80012a6:	443b      	add	r3, r7
 80012a8:	3b38      	subs	r3, #56	@ 0x38
 80012aa:	edd3 7a00 	vldr	s15, [r3]
 80012ae:	eeb0 0a67 	vmov.f32	s0, s15
 80012b2:	f7ff fecd 	bl	8001050 <finite_f>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d01b      	beq.n	80012f4 <plant_step+0xf0>
 80012bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	3340      	adds	r3, #64	@ 0x40
 80012c2:	443b      	add	r3, r7
 80012c4:	3b38      	subs	r3, #56	@ 0x38
 80012c6:	edd3 7a00 	vldr	s15, [r3]
 80012ca:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80013c8 <plant_step+0x1c4>
 80012ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d6:	dc0d      	bgt.n	80012f4 <plant_step+0xf0>
 80012d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012da:	009b      	lsls	r3, r3, #2
 80012dc:	3340      	adds	r3, #64	@ 0x40
 80012de:	443b      	add	r3, r7
 80012e0:	3b38      	subs	r3, #56	@ 0x38
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80013cc <plant_step+0x1c8>
 80012ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f2:	d512      	bpl.n	800131a <plant_step+0x116>
    {
      for (int k = 0; k < 6; k++) xplant[k] = 0.0f;
 80012f4:	2300      	movs	r3, #0
 80012f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80012f8:	e009      	b.n	800130e <plant_step+0x10a>
 80012fa:	4a31      	ldr	r2, [pc, #196]	@ (80013c0 <plant_step+0x1bc>)
 80012fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	f04f 0200 	mov.w	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800130a:	3301      	adds	r3, #1
 800130c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800130e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001310:	2b05      	cmp	r3, #5
 8001312:	ddf2      	ble.n	80012fa <plant_step+0xf6>
      return 0.0f;
 8001314:	f04f 0300 	mov.w	r3, #0
 8001318:	e049      	b.n	80013ae <plant_step+0x1aa>
  for (int i = 0; i < 6; i++)
 800131a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800131c:	3301      	adds	r3, #1
 800131e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001322:	2b05      	cmp	r3, #5
 8001324:	ddbc      	ble.n	80012a0 <plant_step+0x9c>
    }
  }

  for (int i = 0; i < 6; i++) xplant[i] = xn[i];
 8001326:	2300      	movs	r3, #0
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28
 800132a:	e00d      	b.n	8001348 <plant_step+0x144>
 800132c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	3340      	adds	r3, #64	@ 0x40
 8001332:	443b      	add	r3, r7
 8001334:	3b38      	subs	r3, #56	@ 0x38
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4921      	ldr	r1, [pc, #132]	@ (80013c0 <plant_step+0x1bc>)
 800133a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	440b      	add	r3, r1
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001344:	3301      	adds	r3, #1
 8001346:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800134a:	2b05      	cmp	r3, #5
 800134c:	ddee      	ble.n	800132c <plant_step+0x128>

  float y = xplant[5];
 800134e:	4b1c      	ldr	r3, [pc, #112]	@ (80013c0 <plant_step+0x1bc>)
 8001350:	695b      	ldr	r3, [r3, #20]
 8001352:	623b      	str	r3, [r7, #32]
  if (!finite_f(y) || y > Y_LIMIT || y < -Y_LIMIT)
 8001354:	ed97 0a08 	vldr	s0, [r7, #32]
 8001358:	f7ff fe7a 	bl	8001050 <finite_f>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d011      	beq.n	8001386 <plant_step+0x182>
 8001362:	edd7 7a08 	vldr	s15, [r7, #32]
 8001366:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 800136a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800136e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001372:	dc08      	bgt.n	8001386 <plant_step+0x182>
 8001374:	edd7 7a08 	vldr	s15, [r7, #32]
 8001378:	eeba 7a0e 	vmov.f32	s14, #174	@ 0xc1700000 -15.0
 800137c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	d512      	bpl.n	80013ac <plant_step+0x1a8>
  {
    for (int k = 0; k < 6; k++) xplant[k] = 0.0f;
 8001386:	2300      	movs	r3, #0
 8001388:	627b      	str	r3, [r7, #36]	@ 0x24
 800138a:	e009      	b.n	80013a0 <plant_step+0x19c>
 800138c:	4a0c      	ldr	r2, [pc, #48]	@ (80013c0 <plant_step+0x1bc>)
 800138e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	f04f 0200 	mov.w	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800139c:	3301      	adds	r3, #1
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
 80013a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a2:	2b05      	cmp	r3, #5
 80013a4:	ddf2      	ble.n	800138c <plant_step+0x188>
    return 0.0f;
 80013a6:	f04f 0300 	mov.w	r3, #0
 80013aa:	e000      	b.n	80013ae <plant_step+0x1aa>
  }

  return y;
 80013ac:	6a3b      	ldr	r3, [r7, #32]
}
 80013ae:	ee07 3a90 	vmov	s15, r3
 80013b2:	eeb0 0a67 	vmov.f32	s0, s15
 80013b6:	3740      	adds	r7, #64	@ 0x40
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	0800917c 	.word	0x0800917c
 80013c0:	20000218 	.word	0x20000218
 80013c4:	0800920c 	.word	0x0800920c
 80013c8:	42480000 	.word	0x42480000
 80013cc:	c2480000 	.word	0xc2480000

080013d0 <pi_step>:

/* ===== PI step (anti-windup) ===== */
static float pi_step(float ref, float meas01)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b089      	sub	sp, #36	@ 0x24
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	ed87 0a01 	vstr	s0, [r7, #4]
 80013da:	edc7 0a00 	vstr	s1, [r7]
  float e  = ref - meas01;
 80013de:	ed97 7a01 	vldr	s14, [r7, #4]
 80013e2:	edd7 7a00 	vldr	s15, [r7]
 80013e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ea:	edc7 7a06 	vstr	s15, [r7, #24]
  float up = g_kp * e;
 80013ee:	4b3e      	ldr	r3, [pc, #248]	@ (80014e8 <pi_step+0x118>)
 80013f0:	edd3 7a00 	vldr	s15, [r3]
 80013f4:	ed97 7a06 	vldr	s14, [r7, #24]
 80013f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013fc:	edc7 7a05 	vstr	s15, [r7, #20]

  float ui_new = g_i + (g_ki * TS_SEC) * e;
 8001400:	4b3a      	ldr	r3, [pc, #232]	@ (80014ec <pi_step+0x11c>)
 8001402:	edd3 7a00 	vldr	s15, [r3]
 8001406:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80014f0 <pi_step+0x120>
 800140a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800140e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001412:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001416:	4b37      	ldr	r3, [pc, #220]	@ (80014f4 <pi_step+0x124>)
 8001418:	edd3 7a00 	vldr	s15, [r3]
 800141c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001420:	edc7 7a04 	vstr	s15, [r7, #16]
  float u_try  = up + ui_new;
 8001424:	ed97 7a05 	vldr	s14, [r7, #20]
 8001428:	edd7 7a04 	vldr	s15, [r7, #16]
 800142c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001430:	edc7 7a03 	vstr	s15, [r7, #12]

  if ((u_try < 1.0f && u_try > 0.0f) ||
 8001434:	edd7 7a03 	vldr	s15, [r7, #12]
 8001438:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800143c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001444:	d506      	bpl.n	8001454 <pi_step+0x84>
 8001446:	edd7 7a03 	vldr	s15, [r7, #12]
 800144a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800144e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001452:	dc1d      	bgt.n	8001490 <pi_step+0xc0>
 8001454:	edd7 7a03 	vldr	s15, [r7, #12]
 8001458:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800145c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001464:	db06      	blt.n	8001474 <pi_step+0xa4>
      (u_try >= 1.0f && e < 0.0f) ||
 8001466:	edd7 7a06 	vldr	s15, [r7, #24]
 800146a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800146e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001472:	d40d      	bmi.n	8001490 <pi_step+0xc0>
 8001474:	edd7 7a03 	vldr	s15, [r7, #12]
 8001478:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800147c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001480:	d809      	bhi.n	8001496 <pi_step+0xc6>
      (u_try <= 0.0f && e > 0.0f))
 8001482:	edd7 7a06 	vldr	s15, [r7, #24]
 8001486:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800148a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148e:	dd02      	ble.n	8001496 <pi_step+0xc6>
  {
    g_i = ui_new;
 8001490:	4a18      	ldr	r2, [pc, #96]	@ (80014f4 <pi_step+0x124>)
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	6013      	str	r3, [r2, #0]
  }

  float u = up + g_i;
 8001496:	4b17      	ldr	r3, [pc, #92]	@ (80014f4 <pi_step+0x124>)
 8001498:	edd3 7a00 	vldr	s15, [r3]
 800149c:	ed97 7a05 	vldr	s14, [r7, #20]
 80014a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a4:	edc7 7a07 	vstr	s15, [r7, #28]
  if (u > 1.0f) u = 1.0f;
 80014a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80014ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b8:	dd02      	ble.n	80014c0 <pi_step+0xf0>
 80014ba:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014be:	61fb      	str	r3, [r7, #28]
  if (u < 0.0f) u = 0.0f;
 80014c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80014c4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014cc:	d502      	bpl.n	80014d4 <pi_step+0x104>
 80014ce:	f04f 0300 	mov.w	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
  return u;
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	ee07 3a90 	vmov	s15, r3
}
 80014da:	eeb0 0a67 	vmov.f32	s0, s15
 80014de:	3724      	adds	r7, #36	@ 0x24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr
 80014e8:	20000008 	.word	0x20000008
 80014ec:	2000000c 	.word	0x2000000c
 80014f0:	3a83126f 	.word	0x3a83126f
 80014f4:	20000210 	.word	0x20000210

080014f8 <mode_str>:

/* ===== Public API ===== */

const char* mode_str(mode_t m)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
  switch (m) {
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	2b02      	cmp	r3, #2
 8001506:	d00a      	beq.n	800151e <mode_str+0x26>
 8001508:	2b02      	cmp	r3, #2
 800150a:	dc0a      	bgt.n	8001522 <mode_str+0x2a>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d002      	beq.n	8001516 <mode_str+0x1e>
 8001510:	2b01      	cmp	r3, #1
 8001512:	d002      	beq.n	800151a <mode_str+0x22>
 8001514:	e005      	b.n	8001522 <mode_str+0x2a>
    case MODE_CONFIG: return "CONFIG";
 8001516:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <mode_str+0x38>)
 8001518:	e004      	b.n	8001524 <mode_str+0x2c>
    case MODE_IDLE:   return "IDLE";
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <mode_str+0x3c>)
 800151c:	e002      	b.n	8001524 <mode_str+0x2c>
    case MODE_MOD:    return "MOD";
 800151e:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <mode_str+0x40>)
 8001520:	e000      	b.n	8001524 <mode_str+0x2c>
    default:          return "?";
 8001522:	4b06      	ldr	r3, [pc, #24]	@ (800153c <mode_str+0x44>)
  }
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr
 8001530:	08008f84 	.word	0x08008f84
 8001534:	08008f8c 	.word	0x08008f8c
 8001538:	08008f94 	.word	0x08008f94
 800153c:	08008f98 	.word	0x08008f98

08001540 <app_init>:

void app_init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  reset_control();
 8001544:	f7ff fe24 	bl	8001190 <reset_control>
  g_mode = MODE_IDLE;
 8001548:	4b03      	ldr	r3, [pc, #12]	@ (8001558 <app_init+0x18>)
 800154a:	2201      	movs	r2, #1
 800154c:	701a      	strb	r2, [r3, #0]
  g_uart_config_lock = 0;
 800154e:	4b03      	ldr	r3, [pc, #12]	@ (800155c <app_init+0x1c>)
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]
}
 8001554:	bf00      	nop
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000000 	.word	0x20000000
 800155c:	20000200 	.word	0x20000200

08001560 <app_tick_1khz>:

void app_tick_1khz(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
  /* global sanity */
  if (!finite_f(g_uout) || !finite_f(g_i) ||
 8001566:	4b83      	ldr	r3, [pc, #524]	@ (8001774 <app_tick_1khz+0x214>)
 8001568:	edd3 7a00 	vldr	s15, [r3]
 800156c:	eeb0 0a67 	vmov.f32	s0, s15
 8001570:	f7ff fd6e 	bl	8001050 <finite_f>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d03b      	beq.n	80015f2 <app_tick_1khz+0x92>
 800157a:	4b7f      	ldr	r3, [pc, #508]	@ (8001778 <app_tick_1khz+0x218>)
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	eeb0 0a67 	vmov.f32	s0, s15
 8001584:	f7ff fd64 	bl	8001050 <finite_f>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d031      	beq.n	80015f2 <app_tick_1khz+0x92>
      !finite_f(g_kp)  || !finite_f(g_ki) || !finite_f(g_ref) ||
 800158e:	4b7b      	ldr	r3, [pc, #492]	@ (800177c <app_tick_1khz+0x21c>)
 8001590:	edd3 7a00 	vldr	s15, [r3]
 8001594:	eeb0 0a67 	vmov.f32	s0, s15
 8001598:	f7ff fd5a 	bl	8001050 <finite_f>
 800159c:	4603      	mov	r3, r0
  if (!finite_f(g_uout) || !finite_f(g_i) ||
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d027      	beq.n	80015f2 <app_tick_1khz+0x92>
      !finite_f(g_kp)  || !finite_f(g_ki) || !finite_f(g_ref) ||
 80015a2:	4b77      	ldr	r3, [pc, #476]	@ (8001780 <app_tick_1khz+0x220>)
 80015a4:	edd3 7a00 	vldr	s15, [r3]
 80015a8:	eeb0 0a67 	vmov.f32	s0, s15
 80015ac:	f7ff fd50 	bl	8001050 <finite_f>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d01d      	beq.n	80015f2 <app_tick_1khz+0x92>
 80015b6:	4b73      	ldr	r3, [pc, #460]	@ (8001784 <app_tick_1khz+0x224>)
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	eeb0 0a67 	vmov.f32	s0, s15
 80015c0:	f7ff fd46 	bl	8001050 <finite_f>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d013      	beq.n	80015f2 <app_tick_1khz+0x92>
      g_uout > 20.0f || g_uout < -20.0f)
 80015ca:	4b6a      	ldr	r3, [pc, #424]	@ (8001774 <app_tick_1khz+0x214>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
      !finite_f(g_kp)  || !finite_f(g_ki) || !finite_f(g_ref) ||
 80015d0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80015d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015dc:	dc09      	bgt.n	80015f2 <app_tick_1khz+0x92>
      g_uout > 20.0f || g_uout < -20.0f)
 80015de:	4b65      	ldr	r3, [pc, #404]	@ (8001774 <app_tick_1khz+0x214>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 80015e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f0:	d506      	bpl.n	8001600 <app_tick_1khz+0xa0>
  {
    reset_control();
 80015f2:	f7ff fdcd 	bl	8001190 <reset_control>
    pwm_set(0.0f);
 80015f6:	ed9f 0a64 	vldr	s0, [pc, #400]	@ 8001788 <app_tick_1khz+0x228>
 80015fa:	f7ff fda3 	bl	8001144 <pwm_set>
    return;
 80015fe:	e0b6      	b.n	800176e <app_tick_1khz+0x20e>
  }

  if (g_mode == MODE_IDLE)
 8001600:	4b62      	ldr	r3, [pc, #392]	@ (800178c <app_tick_1khz+0x22c>)
 8001602:	781b      	ldrb	r3, [r3, #0]
 8001604:	b2db      	uxtb	r3, r3
 8001606:	2b01      	cmp	r3, #1
 8001608:	d115      	bne.n	8001636 <app_tick_1khz+0xd6>
  {
    g_uin = 0.0f;
 800160a:	4b61      	ldr	r3, [pc, #388]	@ (8001790 <app_tick_1khz+0x230>)
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	601a      	str	r2, [r3, #0]
    pwm_set(0.0f);
 8001612:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8001788 <app_tick_1khz+0x228>
 8001616:	f7ff fd95 	bl	8001144 <pwm_set>
    g_uout = plant_step(0.0f);
 800161a:	ed9f 0a5b 	vldr	s0, [pc, #364]	@ 8001788 <app_tick_1khz+0x228>
 800161e:	f7ff fdf1 	bl	8001204 <plant_step>
 8001622:	eef0 7a40 	vmov.f32	s15, s0
 8001626:	4b53      	ldr	r3, [pc, #332]	@ (8001774 <app_tick_1khz+0x214>)
 8001628:	edc3 7a00 	vstr	s15, [r3]
    g_meas01 = 0.0f;
 800162c:	4b59      	ldr	r3, [pc, #356]	@ (8001794 <app_tick_1khz+0x234>)
 800162e:	f04f 0200 	mov.w	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
    return;
 8001634:	e09b      	b.n	800176e <app_tick_1khz+0x20e>
  }

  if (g_mode == MODE_MOD)
 8001636:	4b55      	ldr	r3, [pc, #340]	@ (800178c <app_tick_1khz+0x22c>)
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d15f      	bne.n	8001700 <app_tick_1khz+0x1a0>
  {
    /* measurement: magnitude + clamp + LPF */
    float y = g_uout;
 8001640:	4b4c      	ldr	r3, [pc, #304]	@ (8001774 <app_tick_1khz+0x214>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	617b      	str	r3, [r7, #20]
    if (y < 0.0f) y = -y;
 8001646:	edd7 7a05 	vldr	s15, [r7, #20]
 800164a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001652:	d505      	bpl.n	8001660 <app_tick_1khz+0x100>
 8001654:	edd7 7a05 	vldr	s15, [r7, #20]
 8001658:	eef1 7a67 	vneg.f32	s15, s15
 800165c:	edc7 7a05 	vstr	s15, [r7, #20]
    if (y > Y_FULL_SCALE) y = Y_FULL_SCALE;
 8001660:	edd7 7a05 	vldr	s15, [r7, #20]
 8001664:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8001668:	eef4 7ac7 	vcmpe.f32	s15, s14
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	dd02      	ble.n	8001678 <app_tick_1khz+0x118>
 8001672:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8001676:	617b      	str	r3, [r7, #20]

    float meas01 = clamp01(y / Y_FULL_SCALE);
 8001678:	edd7 7a05 	vldr	s15, [r7, #20]
 800167c:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 8001680:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001684:	eeb0 0a47 	vmov.f32	s0, s14
 8001688:	f7ff fd12 	bl	80010b0 <clamp01>
 800168c:	ed87 0a02 	vstr	s0, [r7, #8]

    const float alpha = 0.02f; /* ~50 ms at 1 kHz */
 8001690:	4b41      	ldr	r3, [pc, #260]	@ (8001798 <app_tick_1khz+0x238>)
 8001692:	607b      	str	r3, [r7, #4]
    g_meas_f += alpha * (meas01 - g_meas_f);
 8001694:	4b41      	ldr	r3, [pc, #260]	@ (800179c <app_tick_1khz+0x23c>)
 8001696:	edd3 7a00 	vldr	s15, [r3]
 800169a:	ed97 7a02 	vldr	s14, [r7, #8]
 800169e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80016a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016aa:	4b3c      	ldr	r3, [pc, #240]	@ (800179c <app_tick_1khz+0x23c>)
 80016ac:	edd3 7a00 	vldr	s15, [r3]
 80016b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016b4:	4b39      	ldr	r3, [pc, #228]	@ (800179c <app_tick_1khz+0x23c>)
 80016b6:	edc3 7a00 	vstr	s15, [r3]
    g_meas01 = g_meas_f;
 80016ba:	4b38      	ldr	r3, [pc, #224]	@ (800179c <app_tick_1khz+0x23c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a35      	ldr	r2, [pc, #212]	@ (8001794 <app_tick_1khz+0x234>)
 80016c0:	6013      	str	r3, [r2, #0]

    float u = pi_step(g_ref, g_meas_f);
 80016c2:	4b30      	ldr	r3, [pc, #192]	@ (8001784 <app_tick_1khz+0x224>)
 80016c4:	edd3 7a00 	vldr	s15, [r3]
 80016c8:	4b34      	ldr	r3, [pc, #208]	@ (800179c <app_tick_1khz+0x23c>)
 80016ca:	ed93 7a00 	vldr	s14, [r3]
 80016ce:	eef0 0a47 	vmov.f32	s1, s14
 80016d2:	eeb0 0a67 	vmov.f32	s0, s15
 80016d6:	f7ff fe7b 	bl	80013d0 <pi_step>
 80016da:	ed87 0a00 	vstr	s0, [r7]

    g_uin  = u;
 80016de:	4a2c      	ldr	r2, [pc, #176]	@ (8001790 <app_tick_1khz+0x230>)
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	6013      	str	r3, [r2, #0]
    g_uout = plant_step(u);
 80016e4:	ed97 0a00 	vldr	s0, [r7]
 80016e8:	f7ff fd8c 	bl	8001204 <plant_step>
 80016ec:	eef0 7a40 	vmov.f32	s15, s0
 80016f0:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <app_tick_1khz+0x214>)
 80016f2:	edc3 7a00 	vstr	s15, [r3]
    pwm_set(u);
 80016f6:	ed97 0a00 	vldr	s0, [r7]
 80016fa:	f7ff fd23 	bl	8001144 <pwm_set>
    return;
 80016fe:	e036      	b.n	800176e <app_tick_1khz+0x20e>
  }

  /* MODE_CONFIG */
  {
    const float u = 0.10f;
 8001700:	4b27      	ldr	r3, [pc, #156]	@ (80017a0 <app_tick_1khz+0x240>)
 8001702:	60fb      	str	r3, [r7, #12]
    g_uin = u;
 8001704:	4a22      	ldr	r2, [pc, #136]	@ (8001790 <app_tick_1khz+0x230>)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	6013      	str	r3, [r2, #0]
    pwm_set(u);
 800170a:	ed97 0a03 	vldr	s0, [r7, #12]
 800170e:	f7ff fd19 	bl	8001144 <pwm_set>
    g_uout = plant_step(u);
 8001712:	ed97 0a03 	vldr	s0, [r7, #12]
 8001716:	f7ff fd75 	bl	8001204 <plant_step>
 800171a:	eef0 7a40 	vmov.f32	s15, s0
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <app_tick_1khz+0x214>)
 8001720:	edc3 7a00 	vstr	s15, [r3]

    float y = g_uout;
 8001724:	4b13      	ldr	r3, [pc, #76]	@ (8001774 <app_tick_1khz+0x214>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	613b      	str	r3, [r7, #16]
    if (y < 0.0f) y = -y;
 800172a:	edd7 7a04 	vldr	s15, [r7, #16]
 800172e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001736:	d505      	bpl.n	8001744 <app_tick_1khz+0x1e4>
 8001738:	edd7 7a04 	vldr	s15, [r7, #16]
 800173c:	eef1 7a67 	vneg.f32	s15, s15
 8001740:	edc7 7a04 	vstr	s15, [r7, #16]
    if (y > Y_FULL_SCALE) y = Y_FULL_SCALE;
 8001744:	edd7 7a04 	vldr	s15, [r7, #16]
 8001748:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800174c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001754:	dd02      	ble.n	800175c <app_tick_1khz+0x1fc>
 8001756:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800175a:	613b      	str	r3, [r7, #16]
    g_meas01 = y / Y_FULL_SCALE;
 800175c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001760:	eef7 6a08 	vmov.f32	s13, #120	@ 0x3fc00000  1.5
 8001764:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001768:	4b0a      	ldr	r3, [pc, #40]	@ (8001794 <app_tick_1khz+0x234>)
 800176a:	edc3 7a00 	vstr	s15, [r3]
  }
}
 800176e:	3718      	adds	r7, #24
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000208 	.word	0x20000208
 8001778:	20000210 	.word	0x20000210
 800177c:	20000008 	.word	0x20000008
 8001780:	2000000c 	.word	0x2000000c
 8001784:	20000004 	.word	0x20000004
 8001788:	00000000 	.word	0x00000000
 800178c:	20000000 	.word	0x20000000
 8001790:	20000204 	.word	0x20000204
 8001794:	2000020c 	.word	0x2000020c
 8001798:	3ca3d70a 	.word	0x3ca3d70a
 800179c:	20000214 	.word	0x20000214
 80017a0:	3dcccccd 	.word	0x3dcccccd

080017a4 <app_button_event>:

void app_button_event(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  if (g_uart_config_lock)
 80017a8:	4b17      	ldr	r3, [pc, #92]	@ (8001808 <app_button_event+0x64>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	b2db      	uxtb	r3, r3
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <app_button_event+0x16>
  {
    uart_println("Button ignored (UART lock)");
 80017b2:	4816      	ldr	r0, [pc, #88]	@ (800180c <app_button_event+0x68>)
 80017b4:	f7ff fcb6 	bl	8001124 <uart_println>
    return;
 80017b8:	e025      	b.n	8001806 <app_button_event+0x62>
  }

  reset_control();
 80017ba:	f7ff fce9 	bl	8001190 <reset_control>

  if (g_mode == MODE_IDLE) {
 80017be:	4b14      	ldr	r3, [pc, #80]	@ (8001810 <app_button_event+0x6c>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d106      	bne.n	80017d6 <app_button_event+0x32>
    g_mode = MODE_MOD;
 80017c8:	4b11      	ldr	r3, [pc, #68]	@ (8001810 <app_button_event+0x6c>)
 80017ca:	2202      	movs	r2, #2
 80017cc:	701a      	strb	r2, [r3, #0]
    uart_println("Mode -> MOD");
 80017ce:	4811      	ldr	r0, [pc, #68]	@ (8001814 <app_button_event+0x70>)
 80017d0:	f7ff fca8 	bl	8001124 <uart_println>
 80017d4:	e017      	b.n	8001806 <app_button_event+0x62>
  }
  else if (g_mode == MODE_MOD) {
 80017d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001810 <app_button_event+0x6c>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	2b02      	cmp	r3, #2
 80017de:	d109      	bne.n	80017f4 <app_button_event+0x50>
    g_mode = MODE_CONFIG;
 80017e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <app_button_event+0x6c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	701a      	strb	r2, [r3, #0]
    g_uart_config_lock = 1;
 80017e6:	4b08      	ldr	r3, [pc, #32]	@ (8001808 <app_button_event+0x64>)
 80017e8:	2201      	movs	r2, #1
 80017ea:	701a      	strb	r2, [r3, #0]
    uart_println("Mode -> CONFIG");
 80017ec:	480a      	ldr	r0, [pc, #40]	@ (8001818 <app_button_event+0x74>)
 80017ee:	f7ff fc99 	bl	8001124 <uart_println>
 80017f2:	e008      	b.n	8001806 <app_button_event+0x62>
  }
  else {
    g_mode = MODE_IDLE;
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <app_button_event+0x6c>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
    g_uart_config_lock = 0;
 80017fa:	4b03      	ldr	r3, [pc, #12]	@ (8001808 <app_button_event+0x64>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
    uart_println("Mode -> IDLE");
 8001800:	4806      	ldr	r0, [pc, #24]	@ (800181c <app_button_event+0x78>)
 8001802:	f7ff fc8f 	bl	8001124 <uart_println>
  }
}
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000200 	.word	0x20000200
 800180c:	08008f9c 	.word	0x08008f9c
 8001810:	20000000 	.word	0x20000000
 8001814:	08008fb8 	.word	0x08008fb8
 8001818:	08008fc4 	.word	0x08008fc4
 800181c:	08008fd4 	.word	0x08008fd4

08001820 <app_cli_process_line>:

void app_cli_process_line(char *line)
{
 8001820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001824:	b0d1      	sub	sp, #324	@ 0x144
 8001826:	af0e      	add	r7, sp, #56	@ 0x38
 8001828:	6178      	str	r0, [r7, #20]
  while (*line == ' ') line++;
 800182a:	e002      	b.n	8001832 <app_cli_process_line+0x12>
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	3301      	adds	r3, #1
 8001830:	617b      	str	r3, [r7, #20]
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	781b      	ldrb	r3, [r3, #0]
 8001836:	2b20      	cmp	r3, #32
 8001838:	d0f8      	beq.n	800182c <app_cli_process_line+0xc>

  size_t n = strlen(line);
 800183a:	6978      	ldr	r0, [r7, #20]
 800183c:	f7fe fd30 	bl	80002a0 <strlen>
 8001840:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  while (n && (line[n-1] == '\r' || line[n-1] == '\n' || line[n-1] == ' '))
 8001844:	e00a      	b.n	800185c <app_cli_process_line+0x3c>
    line[--n] = 0;
 8001846:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800184a:	3b01      	subs	r3, #1
 800184c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001856:	4413      	add	r3, r2
 8001858:	2200      	movs	r2, #0
 800185a:	701a      	strb	r2, [r3, #0]
  while (n && (line[n-1] == '\r' || line[n-1] == '\n' || line[n-1] == ' '))
 800185c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001860:	2b00      	cmp	r3, #0
 8001862:	d017      	beq.n	8001894 <app_cli_process_line+0x74>
 8001864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001868:	3b01      	subs	r3, #1
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	4413      	add	r3, r2
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b0d      	cmp	r3, #13
 8001872:	d0e8      	beq.n	8001846 <app_cli_process_line+0x26>
 8001874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001878:	3b01      	subs	r3, #1
 800187a:	697a      	ldr	r2, [r7, #20]
 800187c:	4413      	add	r3, r2
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b0a      	cmp	r3, #10
 8001882:	d0e0      	beq.n	8001846 <app_cli_process_line+0x26>
 8001884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001888:	3b01      	subs	r3, #1
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	4413      	add	r3, r2
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b20      	cmp	r3, #32
 8001892:	d0d8      	beq.n	8001846 <app_cli_process_line+0x26>

  if (*line == '\0') return;
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	f000 815d 	beq.w	8001b58 <app_cli_process_line+0x338>

  if (strcmp(line, "help") == 0) {
 800189e:	49b1      	ldr	r1, [pc, #708]	@ (8001b64 <app_cli_process_line+0x344>)
 80018a0:	6978      	ldr	r0, [r7, #20]
 80018a2:	f7fe fc9d 	bl	80001e0 <strcmp>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d103      	bne.n	80018b4 <app_cli_process_line+0x94>
    uart_println("help | status | mode idle|mod|cfg | kp <f> | ki <f> | ref <f>");
 80018ac:	48ae      	ldr	r0, [pc, #696]	@ (8001b68 <app_cli_process_line+0x348>)
 80018ae:	f7ff fc39 	bl	8001124 <uart_println>
    return;
 80018b2:	e152      	b.n	8001b5a <app_cli_process_line+0x33a>
  }

  if (strcmp(line, "status") == 0)
 80018b4:	49ad      	ldr	r1, [pc, #692]	@ (8001b6c <app_cli_process_line+0x34c>)
 80018b6:	6978      	ldr	r0, [r7, #20]
 80018b8:	f7fe fc92 	bl	80001e0 <strcmp>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d16d      	bne.n	800199e <app_cli_process_line+0x17e>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018c2:	b672      	cpsid	i
}
 80018c4:	bf00      	nop
  {
    __disable_irq();
    mode_t  m    = g_mode;
 80018c6:	4baa      	ldr	r3, [pc, #680]	@ (8001b70 <app_cli_process_line+0x350>)
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	f887 30ff 	strb.w	r3, [r7, #255]	@ 0xff
    uint8_t lock = g_uart_config_lock;
 80018ce:	4ba9      	ldr	r3, [pc, #676]	@ (8001b74 <app_cli_process_line+0x354>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	f887 30fe 	strb.w	r3, [r7, #254]	@ 0xfe
    float kp = g_kp, ki = g_ki, ref = g_ref, meas = g_meas01, uin = g_uin, uout = g_uout;
 80018d6:	4ba8      	ldr	r3, [pc, #672]	@ (8001b78 <app_cli_process_line+0x358>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80018de:	4ba7      	ldr	r3, [pc, #668]	@ (8001b7c <app_cli_process_line+0x35c>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80018e6:	4ba6      	ldr	r3, [pc, #664]	@ (8001b80 <app_cli_process_line+0x360>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80018ee:	4ba5      	ldr	r3, [pc, #660]	@ (8001b84 <app_cli_process_line+0x364>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80018f6:	4ba4      	ldr	r3, [pc, #656]	@ (8001b88 <app_cli_process_line+0x368>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80018fe:	4ba3      	ldr	r3, [pc, #652]	@ (8001b8c <app_cli_process_line+0x36c>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  __ASM volatile ("cpsie i" : : : "memory");
 8001906:	b662      	cpsie	i
}
 8001908:	bf00      	nop
    __enable_irq();

    char buf[200];
    snprintf(buf, sizeof(buf),
 800190a:	f897 30ff 	ldrb.w	r3, [r7, #255]	@ 0xff
 800190e:	4618      	mov	r0, r3
 8001910:	f7ff fdf2 	bl	80014f8 <mode_str>
 8001914:	6138      	str	r0, [r7, #16]
 8001916:	f897 60fe 	ldrb.w	r6, [r7, #254]	@ 0xfe
 800191a:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 800191e:	f7fe fe2b 	bl	8000578 <__aeabi_f2d>
 8001922:	4680      	mov	r8, r0
 8001924:	4689      	mov	r9, r1
 8001926:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 800192a:	f7fe fe25 	bl	8000578 <__aeabi_f2d>
 800192e:	4682      	mov	sl, r0
 8001930:	468b      	mov	fp, r1
 8001932:	f8d7 00f0 	ldr.w	r0, [r7, #240]	@ 0xf0
 8001936:	f7fe fe1f 	bl	8000578 <__aeabi_f2d>
 800193a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800193e:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8001942:	f7fe fe19 	bl	8000578 <__aeabi_f2d>
 8001946:	e9c7 0100 	strd	r0, r1, [r7]
 800194a:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 800194e:	f7fe fe13 	bl	8000578 <__aeabi_f2d>
 8001952:	4604      	mov	r4, r0
 8001954:	460d      	mov	r5, r1
 8001956:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800195a:	f7fe fe0d 	bl	8000578 <__aeabi_f2d>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	f107 001c 	add.w	r0, r7, #28
 8001966:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800196a:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 800196e:	ed97 7b00 	vldr	d7, [r7]
 8001972:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001976:	ed97 7b02 	vldr	d7, [r7, #8]
 800197a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800197e:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001982:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001986:	9600      	str	r6, [sp, #0]
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	4a81      	ldr	r2, [pc, #516]	@ (8001b90 <app_cli_process_line+0x370>)
 800198c:	21c8      	movs	r1, #200	@ 0xc8
 800198e:	f004 fd1f 	bl	80063d0 <sniprintf>
      "mode=%s lock=%u kp=%.3f ki=%.3f ref=%.3f meas=%.3f uin=%.3f uout=%.3f",
      mode_str(m), (unsigned)lock,
      (double)kp, (double)ki, (double)ref, (double)meas, (double)uin, (double)uout);
    uart_println(buf);
 8001992:	f107 031c 	add.w	r3, r7, #28
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff fbc4 	bl	8001124 <uart_println>
 800199c:	e0dd      	b.n	8001b5a <app_cli_process_line+0x33a>
    return;
  }

  if (strncmp(line, "mode", 4) == 0)
 800199e:	2204      	movs	r2, #4
 80019a0:	497c      	ldr	r1, [pc, #496]	@ (8001b94 <app_cli_process_line+0x374>)
 80019a2:	6978      	ldr	r0, [r7, #20]
 80019a4:	f004 fd95 	bl	80064d2 <strncmp>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d14d      	bne.n	8001a4a <app_cli_process_line+0x22a>
  {
    char *arg = line + 4;
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	3304      	adds	r3, #4
 80019b2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    while (*arg == ' ') arg++;
 80019b6:	e004      	b.n	80019c2 <app_cli_process_line+0x1a2>
 80019b8:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80019bc:	3301      	adds	r3, #1
 80019be:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80019c2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b20      	cmp	r3, #32
 80019ca:	d0f5      	beq.n	80019b8 <app_cli_process_line+0x198>

    reset_control();
 80019cc:	f7ff fbe0 	bl	8001190 <reset_control>

    if (strncmp(arg, "idle", 4) == 0) {
 80019d0:	2204      	movs	r2, #4
 80019d2:	4971      	ldr	r1, [pc, #452]	@ (8001b98 <app_cli_process_line+0x378>)
 80019d4:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 80019d8:	f004 fd7b 	bl	80064d2 <strncmp>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d109      	bne.n	80019f6 <app_cli_process_line+0x1d6>
      g_mode = MODE_IDLE;
 80019e2:	4b63      	ldr	r3, [pc, #396]	@ (8001b70 <app_cli_process_line+0x350>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
      g_uart_config_lock = 0;
 80019e8:	4b62      	ldr	r3, [pc, #392]	@ (8001b74 <app_cli_process_line+0x354>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]
      uart_println("Mode -> IDLE");
 80019ee:	486b      	ldr	r0, [pc, #428]	@ (8001b9c <app_cli_process_line+0x37c>)
 80019f0:	f7ff fb98 	bl	8001124 <uart_println>
      return;
 80019f4:	e0b1      	b.n	8001b5a <app_cli_process_line+0x33a>
    }
    if (strncmp(arg, "mod", 3) == 0) {
 80019f6:	2203      	movs	r2, #3
 80019f8:	4969      	ldr	r1, [pc, #420]	@ (8001ba0 <app_cli_process_line+0x380>)
 80019fa:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 80019fe:	f004 fd68 	bl	80064d2 <strncmp>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d109      	bne.n	8001a1c <app_cli_process_line+0x1fc>
      g_mode = MODE_MOD;
 8001a08:	4b59      	ldr	r3, [pc, #356]	@ (8001b70 <app_cli_process_line+0x350>)
 8001a0a:	2202      	movs	r2, #2
 8001a0c:	701a      	strb	r2, [r3, #0]
      g_uart_config_lock = 0;
 8001a0e:	4b59      	ldr	r3, [pc, #356]	@ (8001b74 <app_cli_process_line+0x354>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	701a      	strb	r2, [r3, #0]
      uart_println("Mode -> MOD");
 8001a14:	4863      	ldr	r0, [pc, #396]	@ (8001ba4 <app_cli_process_line+0x384>)
 8001a16:	f7ff fb85 	bl	8001124 <uart_println>
      return;
 8001a1a:	e09e      	b.n	8001b5a <app_cli_process_line+0x33a>
    }
    if (strncmp(arg, "cfg", 3) == 0) {
 8001a1c:	2203      	movs	r2, #3
 8001a1e:	4962      	ldr	r1, [pc, #392]	@ (8001ba8 <app_cli_process_line+0x388>)
 8001a20:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8001a24:	f004 fd55 	bl	80064d2 <strncmp>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d109      	bne.n	8001a42 <app_cli_process_line+0x222>
      g_mode = MODE_CONFIG;
 8001a2e:	4b50      	ldr	r3, [pc, #320]	@ (8001b70 <app_cli_process_line+0x350>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	701a      	strb	r2, [r3, #0]
      g_uart_config_lock = 1;
 8001a34:	4b4f      	ldr	r3, [pc, #316]	@ (8001b74 <app_cli_process_line+0x354>)
 8001a36:	2201      	movs	r2, #1
 8001a38:	701a      	strb	r2, [r3, #0]
      uart_println("Mode -> CONFIG");
 8001a3a:	485c      	ldr	r0, [pc, #368]	@ (8001bac <app_cli_process_line+0x38c>)
 8001a3c:	f7ff fb72 	bl	8001124 <uart_println>
      return;
 8001a40:	e08b      	b.n	8001b5a <app_cli_process_line+0x33a>
    }

    uart_println("ERR mode arg");
 8001a42:	485b      	ldr	r0, [pc, #364]	@ (8001bb0 <app_cli_process_line+0x390>)
 8001a44:	f7ff fb6e 	bl	8001124 <uart_println>
    return;
 8001a48:	e087      	b.n	8001b5a <app_cli_process_line+0x33a>
  }

  if (strcmp(line, "kp") == 0 || strcmp(line, "ki") == 0 || strcmp(line, "ref") == 0) {
 8001a4a:	495a      	ldr	r1, [pc, #360]	@ (8001bb4 <app_cli_process_line+0x394>)
 8001a4c:	6978      	ldr	r0, [r7, #20]
 8001a4e:	f7fe fbc7 	bl	80001e0 <strcmp>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d00d      	beq.n	8001a74 <app_cli_process_line+0x254>
 8001a58:	4957      	ldr	r1, [pc, #348]	@ (8001bb8 <app_cli_process_line+0x398>)
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7fe fbc0 	bl	80001e0 <strcmp>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d006      	beq.n	8001a74 <app_cli_process_line+0x254>
 8001a66:	4955      	ldr	r1, [pc, #340]	@ (8001bbc <app_cli_process_line+0x39c>)
 8001a68:	6978      	ldr	r0, [r7, #20]
 8001a6a:	f7fe fbb9 	bl	80001e0 <strcmp>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d103      	bne.n	8001a7c <app_cli_process_line+0x25c>
    uart_println("ERR missing value");
 8001a74:	4852      	ldr	r0, [pc, #328]	@ (8001bc0 <app_cli_process_line+0x3a0>)
 8001a76:	f7ff fb55 	bl	8001124 <uart_println>
    return;
 8001a7a:	e06e      	b.n	8001b5a <app_cli_process_line+0x33a>
  }

  /* reset integrator on param changes */
  /* kp <float> */
  if (strncmp(line, "kp ", 3) == 0) {
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	4951      	ldr	r1, [pc, #324]	@ (8001bc4 <app_cli_process_line+0x3a4>)
 8001a80:	6978      	ldr	r0, [r7, #20]
 8001a82:	f004 fd26 	bl	80064d2 <strncmp>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d11e      	bne.n	8001aca <app_cli_process_line+0x2aa>
    while (line[3] == ' ') line++;                 // optional extra spaces
 8001a8c:	e002      	b.n	8001a94 <app_cli_process_line+0x274>
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	3301      	adds	r3, #1
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	3303      	adds	r3, #3
 8001a98:	781b      	ldrb	r3, [r3, #0]
 8001a9a:	2b20      	cmp	r3, #32
 8001a9c:	d0f7      	beq.n	8001a8e <app_cli_process_line+0x26e>
    g_kp = (float)atof(line + 3);
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	3303      	adds	r3, #3
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f003 f96a 	bl	8004d7c <atof>
 8001aa8:	ec53 2b10 	vmov	r2, r3, d0
 8001aac:	4610      	mov	r0, r2
 8001aae:	4619      	mov	r1, r3
 8001ab0:	f7ff f8b2 	bl	8000c18 <__aeabi_d2f>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	4a30      	ldr	r2, [pc, #192]	@ (8001b78 <app_cli_process_line+0x358>)
 8001ab8:	6013      	str	r3, [r2, #0]
    g_i  = 0.0f;
 8001aba:	4b43      	ldr	r3, [pc, #268]	@ (8001bc8 <app_cli_process_line+0x3a8>)
 8001abc:	f04f 0200 	mov.w	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
    uart_println("OK kp");
 8001ac2:	4842      	ldr	r0, [pc, #264]	@ (8001bcc <app_cli_process_line+0x3ac>)
 8001ac4:	f7ff fb2e 	bl	8001124 <uart_println>
    return;
 8001ac8:	e047      	b.n	8001b5a <app_cli_process_line+0x33a>
  }

  /* ki <float> */
  if (strncmp(line, "ki ", 3) == 0) {
 8001aca:	2203      	movs	r2, #3
 8001acc:	4940      	ldr	r1, [pc, #256]	@ (8001bd0 <app_cli_process_line+0x3b0>)
 8001ace:	6978      	ldr	r0, [r7, #20]
 8001ad0:	f004 fcff 	bl	80064d2 <strncmp>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d115      	bne.n	8001b06 <app_cli_process_line+0x2e6>
    g_ki = (float)atof(line + 3);
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	3303      	adds	r3, #3
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f003 f94c 	bl	8004d7c <atof>
 8001ae4:	ec53 2b10 	vmov	r2, r3, d0
 8001ae8:	4610      	mov	r0, r2
 8001aea:	4619      	mov	r1, r3
 8001aec:	f7ff f894 	bl	8000c18 <__aeabi_d2f>
 8001af0:	4603      	mov	r3, r0
 8001af2:	4a22      	ldr	r2, [pc, #136]	@ (8001b7c <app_cli_process_line+0x35c>)
 8001af4:	6013      	str	r3, [r2, #0]
    g_i  = 0.0f;
 8001af6:	4b34      	ldr	r3, [pc, #208]	@ (8001bc8 <app_cli_process_line+0x3a8>)
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
    uart_println("OK ki");
 8001afe:	4835      	ldr	r0, [pc, #212]	@ (8001bd4 <app_cli_process_line+0x3b4>)
 8001b00:	f7ff fb10 	bl	8001124 <uart_println>
    return;
 8001b04:	e029      	b.n	8001b5a <app_cli_process_line+0x33a>
  }

  /* ref <float> */
  if (strncmp(line, "ref ", 4) == 0) {
 8001b06:	2204      	movs	r2, #4
 8001b08:	4933      	ldr	r1, [pc, #204]	@ (8001bd8 <app_cli_process_line+0x3b8>)
 8001b0a:	6978      	ldr	r0, [r7, #20]
 8001b0c:	f004 fce1 	bl	80064d2 <strncmp>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d11c      	bne.n	8001b50 <app_cli_process_line+0x330>
    g_ref = clamp01((float)atof(line + 4));
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	3304      	adds	r3, #4
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f003 f92e 	bl	8004d7c <atof>
 8001b20:	ec53 2b10 	vmov	r2, r3, d0
 8001b24:	4610      	mov	r0, r2
 8001b26:	4619      	mov	r1, r3
 8001b28:	f7ff f876 	bl	8000c18 <__aeabi_d2f>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	ee00 3a10 	vmov	s0, r3
 8001b32:	f7ff fabd 	bl	80010b0 <clamp01>
 8001b36:	eef0 7a40 	vmov.f32	s15, s0
 8001b3a:	4b11      	ldr	r3, [pc, #68]	@ (8001b80 <app_cli_process_line+0x360>)
 8001b3c:	edc3 7a00 	vstr	s15, [r3]
    g_i   = 0.0f;
 8001b40:	4b21      	ldr	r3, [pc, #132]	@ (8001bc8 <app_cli_process_line+0x3a8>)
 8001b42:	f04f 0200 	mov.w	r2, #0
 8001b46:	601a      	str	r2, [r3, #0]
    uart_println("OK ref");
 8001b48:	4824      	ldr	r0, [pc, #144]	@ (8001bdc <app_cli_process_line+0x3bc>)
 8001b4a:	f7ff faeb 	bl	8001124 <uart_println>
    return;
 8001b4e:	e004      	b.n	8001b5a <app_cli_process_line+0x33a>
  }

  uart_println("ERR unknown (type help)");
 8001b50:	4823      	ldr	r0, [pc, #140]	@ (8001be0 <app_cli_process_line+0x3c0>)
 8001b52:	f7ff fae7 	bl	8001124 <uart_println>
 8001b56:	e000      	b.n	8001b5a <app_cli_process_line+0x33a>
  if (*line == '\0') return;
 8001b58:	bf00      	nop
}
 8001b5a:	f507 7786 	add.w	r7, r7, #268	@ 0x10c
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b64:	08008fe4 	.word	0x08008fe4
 8001b68:	08008fec 	.word	0x08008fec
 8001b6c:	0800902c 	.word	0x0800902c
 8001b70:	20000000 	.word	0x20000000
 8001b74:	20000200 	.word	0x20000200
 8001b78:	20000008 	.word	0x20000008
 8001b7c:	2000000c 	.word	0x2000000c
 8001b80:	20000004 	.word	0x20000004
 8001b84:	2000020c 	.word	0x2000020c
 8001b88:	20000204 	.word	0x20000204
 8001b8c:	20000208 	.word	0x20000208
 8001b90:	08009034 	.word	0x08009034
 8001b94:	0800907c 	.word	0x0800907c
 8001b98:	08009084 	.word	0x08009084
 8001b9c:	08008fd4 	.word	0x08008fd4
 8001ba0:	0800908c 	.word	0x0800908c
 8001ba4:	08008fb8 	.word	0x08008fb8
 8001ba8:	08009090 	.word	0x08009090
 8001bac:	08008fc4 	.word	0x08008fc4
 8001bb0:	08009094 	.word	0x08009094
 8001bb4:	080090a4 	.word	0x080090a4
 8001bb8:	080090a8 	.word	0x080090a8
 8001bbc:	080090ac 	.word	0x080090ac
 8001bc0:	080090b0 	.word	0x080090b0
 8001bc4:	080090c4 	.word	0x080090c4
 8001bc8:	20000210 	.word	0x20000210
 8001bcc:	080090c8 	.word	0x080090c8
 8001bd0:	080090d0 	.word	0x080090d0
 8001bd4:	080090d4 	.word	0x080090d4
 8001bd8:	080090dc 	.word	0x080090dc
 8001bdc:	080090e4 	.word	0x080090e4
 8001be0:	080090ec 	.word	0x080090ec

08001be4 <uart_putc>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

static void uart_putc(uint8_t c)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart2, &c, 1, 100);
 8001bee:	1df9      	adds	r1, r7, #7
 8001bf0:	2364      	movs	r3, #100	@ 0x64
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	4803      	ldr	r0, [pc, #12]	@ (8001c04 <uart_putc+0x20>)
 8001bf6:	f002 fc6f 	bl	80044d8 <HAL_UART_Transmit>
}
 8001bfa:	bf00      	nop
 8001bfc:	3708      	adds	r7, #8
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	200002c0 	.word	0x200002c0

08001c08 <uart_print>:

static void uart_print(const char *s)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)s, (uint16_t)strlen(s), 200);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7fe fb45 	bl	80002a0 <strlen>
 8001c16:	4603      	mov	r3, r0
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	23c8      	movs	r3, #200	@ 0xc8
 8001c1c:	6879      	ldr	r1, [r7, #4]
 8001c1e:	4803      	ldr	r0, [pc, #12]	@ (8001c2c <uart_print+0x24>)
 8001c20:	f002 fc5a 	bl	80044d8 <HAL_UART_Transmit>
}
 8001c24:	bf00      	nop
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	200002c0 	.word	0x200002c0

08001c30 <uart_println>:

static void uart_println(const char *s)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  uart_print(s);
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f7ff ffe5 	bl	8001c08 <uart_print>
  uart_print("\r\n");
 8001c3e:	4803      	ldr	r0, [pc, #12]	@ (8001c4c <uart_println+0x1c>)
 8001c40:	f7ff ffe2 	bl	8001c08 <uart_print>
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	08009104 	.word	0x08009104

08001c50 <HAL_GPIO_EXTI_Callback>:

/* PC13 EXTI callback -> set flag */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	4603      	mov	r3, r0
 8001c58:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_13) g_btn_event = 1;
 8001c5a:	88fb      	ldrh	r3, [r7, #6]
 8001c5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c60:	d102      	bne.n	8001c68 <HAL_GPIO_EXTI_Callback+0x18>
 8001c62:	4b04      	ldr	r3, [pc, #16]	@ (8001c74 <HAL_GPIO_EXTI_Callback+0x24>)
 8001c64:	2201      	movs	r2, #1
 8001c66:	701a      	strb	r2, [r3, #0]
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	20000308 	.word	0x20000308

08001c78 <HAL_TIM_PeriodElapsedCallback>:

/* TIM3 ISR: call app tick */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  if (htim->Instance != TIM3) return;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4a04      	ldr	r2, [pc, #16]	@ (8001c98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d102      	bne.n	8001c90 <HAL_TIM_PeriodElapsedCallback+0x18>
  app_tick_1khz();
 8001c8a:	f7ff fc69 	bl	8001560 <app_tick_1khz>
 8001c8e:	e000      	b.n	8001c92 <HAL_TIM_PeriodElapsedCallback+0x1a>
  if (htim->Instance != TIM3) return;
 8001c90:	bf00      	nop
}
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40000400 	.word	0x40000400

08001c9c <main>:

/* USER CODE END 0 */

int main(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
  HAL_Init();
 8001ca2:	f000 fc5f 	bl	8002564 <HAL_Init>
  SystemClock_Config();
 8001ca6:	f000 f86d 	bl	8001d84 <SystemClock_Config>

  MX_GPIO_Init();
 8001caa:	f000 f9c3 	bl	8002034 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001cae:	f000 f997 	bl	8001fe0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001cb2:	f000 f8d1 	bl	8001e58 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001cb6:	f000 f945 	bl	8001f44 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
  app_init();
 8001cba:	f7ff fc41 	bl	8001540 <app_init>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	4825      	ldr	r0, [pc, #148]	@ (8001d58 <main+0xbc>)
 8001cc2:	f001 fd13 	bl	80036ec <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 8001cc6:	4825      	ldr	r0, [pc, #148]	@ (8001d5c <main+0xc0>)
 8001cc8:	f001 fc54 	bl	8003574 <HAL_TIM_Base_Start_IT>

  uart_println("");
 8001ccc:	4824      	ldr	r0, [pc, #144]	@ (8001d60 <main+0xc4>)
 8001cce:	f7ff ffaf 	bl	8001c30 <uart_println>
  uart_println("BASIC start: PI + Plant + PWM + UART");
 8001cd2:	4824      	ldr	r0, [pc, #144]	@ (8001d64 <main+0xc8>)
 8001cd4:	f7ff ffac 	bl	8001c30 <uart_println>
  uart_println("Commands: help, status, mode idle|mod|cfg, kp x, ki x, ref x");
 8001cd8:	4823      	ldr	r0, [pc, #140]	@ (8001d68 <main+0xcc>)
 8001cda:	f7ff ffa9 	bl	8001c30 <uart_println>
  uart_println("Boot");
 8001cde:	4823      	ldr	r0, [pc, #140]	@ (8001d6c <main+0xd0>)
 8001ce0:	f7ff ffa6 	bl	8001c30 <uart_println>

  while (1)
  {
    /* UART RX polling: CR ends a line, LF ignored */
    uint8_t ch;
    if (HAL_UART_Receive(&huart2, &ch, 1, 0) == HAL_OK)
 8001ce4:	1df9      	adds	r1, r7, #7
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	2201      	movs	r2, #1
 8001cea:	4821      	ldr	r0, [pc, #132]	@ (8001d70 <main+0xd4>)
 8001cec:	f002 fc7f 	bl	80045ee <HAL_UART_Receive>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d124      	bne.n	8001d40 <main+0xa4>
    {
#if UART_ECHO
      uart_putc(ch);
 8001cf6:	79fb      	ldrb	r3, [r7, #7]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7ff ff73 	bl	8001be4 <uart_putc>
#endif
      if (ch == '\n') {
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	2b0a      	cmp	r3, #10
 8001d02:	d01d      	beq.n	8001d40 <main+0xa4>
        /* ignore */
      }
      else if (ch == '\r')
 8001d04:	79fb      	ldrb	r3, [r7, #7]
 8001d06:	2b0d      	cmp	r3, #13
 8001d08:	d10e      	bne.n	8001d28 <main+0x8c>
      {
        uart_print("\r\n");
 8001d0a:	481a      	ldr	r0, [pc, #104]	@ (8001d74 <main+0xd8>)
 8001d0c:	f7ff ff7c 	bl	8001c08 <uart_print>
        g_line[g_line_len] = '\0';
 8001d10:	4b19      	ldr	r3, [pc, #100]	@ (8001d78 <main+0xdc>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a19      	ldr	r2, [pc, #100]	@ (8001d7c <main+0xe0>)
 8001d16:	2100      	movs	r1, #0
 8001d18:	54d1      	strb	r1, [r2, r3]
        app_cli_process_line(g_line);
 8001d1a:	4818      	ldr	r0, [pc, #96]	@ (8001d7c <main+0xe0>)
 8001d1c:	f7ff fd80 	bl	8001820 <app_cli_process_line>
        g_line_len = 0;
 8001d20:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <main+0xdc>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	e00b      	b.n	8001d40 <main+0xa4>
      }
      else if (g_line_len < sizeof(g_line) - 1)
 8001d28:	4b13      	ldr	r3, [pc, #76]	@ (8001d78 <main+0xdc>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b5e      	cmp	r3, #94	@ 0x5e
 8001d2e:	d807      	bhi.n	8001d40 <main+0xa4>
      {
        g_line[g_line_len++] = (char)ch;
 8001d30:	4b11      	ldr	r3, [pc, #68]	@ (8001d78 <main+0xdc>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	4910      	ldr	r1, [pc, #64]	@ (8001d78 <main+0xdc>)
 8001d38:	600a      	str	r2, [r1, #0]
 8001d3a:	79f9      	ldrb	r1, [r7, #7]
 8001d3c:	4a0f      	ldr	r2, [pc, #60]	@ (8001d7c <main+0xe0>)
 8001d3e:	54d1      	strb	r1, [r2, r3]
      }
    }

    /* Button: forward event to app */
    if (g_btn_event)
 8001d40:	4b0f      	ldr	r3, [pc, #60]	@ (8001d80 <main+0xe4>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d0cc      	beq.n	8001ce4 <main+0x48>
    {
      g_btn_event = 0;
 8001d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d80 <main+0xe4>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	701a      	strb	r2, [r3, #0]
      app_button_event();
 8001d50:	f7ff fd28 	bl	80017a4 <app_button_event>
  {
 8001d54:	e7c6      	b.n	8001ce4 <main+0x48>
 8001d56:	bf00      	nop
 8001d58:	20000230 	.word	0x20000230
 8001d5c:	20000278 	.word	0x20000278
 8001d60:	08009108 	.word	0x08009108
 8001d64:	0800910c 	.word	0x0800910c
 8001d68:	08009134 	.word	0x08009134
 8001d6c:	08009174 	.word	0x08009174
 8001d70:	200002c0 	.word	0x200002c0
 8001d74:	08009104 	.word	0x08009104
 8001d78:	2000036c 	.word	0x2000036c
 8001d7c:	2000030c 	.word	0x2000030c
 8001d80:	20000308 	.word	0x20000308

08001d84 <SystemClock_Config>:
}

/* ===================== CubeMX generated init functions below ===================== */

void SystemClock_Config(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b094      	sub	sp, #80	@ 0x50
 8001d88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d8a:	f107 0320 	add.w	r3, r7, #32
 8001d8e:	2230      	movs	r2, #48	@ 0x30
 8001d90:	2100      	movs	r1, #0
 8001d92:	4618      	mov	r0, r3
 8001d94:	f004 fb95 	bl	80064c2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d98:	f107 030c 	add.w	r3, r7, #12
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001da8:	2300      	movs	r3, #0
 8001daa:	60bb      	str	r3, [r7, #8]
 8001dac:	4b28      	ldr	r3, [pc, #160]	@ (8001e50 <SystemClock_Config+0xcc>)
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	4a27      	ldr	r2, [pc, #156]	@ (8001e50 <SystemClock_Config+0xcc>)
 8001db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db8:	4b25      	ldr	r3, [pc, #148]	@ (8001e50 <SystemClock_Config+0xcc>)
 8001dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	607b      	str	r3, [r7, #4]
 8001dc8:	4b22      	ldr	r3, [pc, #136]	@ (8001e54 <SystemClock_Config+0xd0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a21      	ldr	r2, [pc, #132]	@ (8001e54 <SystemClock_Config+0xd0>)
 8001dce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001dd2:	6013      	str	r3, [r2, #0]
 8001dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e54 <SystemClock_Config+0xd0>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001de0:	2302      	movs	r3, #2
 8001de2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001de4:	2301      	movs	r3, #1
 8001de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001de8:	2310      	movs	r3, #16
 8001dea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dec:	2302      	movs	r3, #2
 8001dee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001df0:	2300      	movs	r3, #0
 8001df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001df4:	2310      	movs	r3, #16
 8001df6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001df8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001dfc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001dfe:	2304      	movs	r3, #4
 8001e00:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e02:	2304      	movs	r3, #4
 8001e04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8001e06:	f107 0320 	add.w	r3, r7, #32
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 feca 	bl	8002ba4 <HAL_RCC_OscConfig>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <SystemClock_Config+0x96>
 8001e16:	f000 f96f 	bl	80020f8 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e1a:	230f      	movs	r3, #15
 8001e1c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e2a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 8001e30:	f107 030c 	add.w	r3, r7, #12
 8001e34:	2102      	movs	r1, #2
 8001e36:	4618      	mov	r0, r3
 8001e38:	f001 f92c 	bl	8003094 <HAL_RCC_ClockConfig>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <SystemClock_Config+0xc2>
 8001e42:	f000 f959 	bl	80020f8 <Error_Handler>
}
 8001e46:	bf00      	nop
 8001e48:	3750      	adds	r7, #80	@ 0x50
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40023800 	.word	0x40023800
 8001e54:	40007000 	.word	0x40007000

08001e58 <MX_TIM2_Init>:

static void MX_TIM2_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08e      	sub	sp, #56	@ 0x38
 8001e5c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e6c:	f107 0320 	add.w	r3, r7, #32
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
 8001e80:	60da      	str	r2, [r3, #12]
 8001e82:	611a      	str	r2, [r3, #16]
 8001e84:	615a      	str	r2, [r3, #20]
 8001e86:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8001e88:	4b2d      	ldr	r3, [pc, #180]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001e8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001e90:	4b2b      	ldr	r3, [pc, #172]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001e92:	2253      	movs	r2, #83	@ 0x53
 8001e94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e96:	4b2a      	ldr	r3, [pc, #168]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001e9c:	4b28      	ldr	r3, [pc, #160]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001e9e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ea2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea4:	4b26      	ldr	r3, [pc, #152]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eaa:	4b25      	ldr	r3, [pc, #148]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK) { Error_Handler(); }
 8001eb0:	4823      	ldr	r0, [pc, #140]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001eb2:	f001 fb0f 	bl	80034d4 <HAL_TIM_Base_Init>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_TIM2_Init+0x68>
 8001ebc:	f000 f91c 	bl	80020f8 <Error_Handler>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ec0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 8001ec6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eca:	4619      	mov	r1, r3
 8001ecc:	481c      	ldr	r0, [pc, #112]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001ece:	f001 fe6f 	bl	8003bb0 <HAL_TIM_ConfigClockSource>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM2_Init+0x84>
 8001ed8:	f000 f90e 	bl	80020f8 <Error_Handler>

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) { Error_Handler(); }
 8001edc:	4818      	ldr	r0, [pc, #96]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001ede:	f001 fbab 	bl	8003638 <HAL_TIM_PWM_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <MX_TIM2_Init+0x94>
 8001ee8:	f000 f906 	bl	80020f8 <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eec:	2300      	movs	r3, #0
 8001eee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 8001ef4:	f107 0320 	add.w	r3, r7, #32
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4811      	ldr	r0, [pc, #68]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001efc:	f002 fa1a 	bl	8004334 <HAL_TIMEx_MasterConfigSynchronization>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM2_Init+0xb2>
 8001f06:	f000 f8f7 	bl	80020f8 <Error_Handler>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f0a:	2360      	movs	r3, #96	@ 0x60
 8001f0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4807      	ldr	r0, [pc, #28]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001f22:	f001 fd83 	bl	8003a2c <HAL_TIM_PWM_ConfigChannel>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM2_Init+0xd8>
 8001f2c:	f000 f8e4 	bl	80020f8 <Error_Handler>

  HAL_TIM_MspPostInit(&htim2);
 8001f30:	4803      	ldr	r0, [pc, #12]	@ (8001f40 <MX_TIM2_Init+0xe8>)
 8001f32:	f000 f953 	bl	80021dc <HAL_TIM_MspPostInit>
}
 8001f36:	bf00      	nop
 8001f38:	3738      	adds	r7, #56	@ 0x38
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000230 	.word	0x20000230

08001f44 <MX_TIM3_Init>:

static void MX_TIM3_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f4a:	f107 0308 	add.w	r3, r7, #8
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]
 8001f52:	605a      	str	r2, [r3, #4]
 8001f54:	609a      	str	r2, [r3, #8]
 8001f56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f58:	463b      	mov	r3, r7
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8001f60:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f62:	4a1e      	ldr	r2, [pc, #120]	@ (8001fdc <MX_TIM3_Init+0x98>)
 8001f64:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001f66:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f68:	2253      	movs	r2, #83	@ 0x53
 8001f6a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001f72:	4b19      	ldr	r3, [pc, #100]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f74:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7a:	4b17      	ldr	r3, [pc, #92]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f80:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK) { Error_Handler(); }
 8001f86:	4814      	ldr	r0, [pc, #80]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001f88:	f001 faa4 	bl	80034d4 <HAL_TIM_Base_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_TIM3_Init+0x52>
 8001f92:	f000 f8b1 	bl	80020f8 <Error_Handler>

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f9a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) { Error_Handler(); }
 8001f9c:	f107 0308 	add.w	r3, r7, #8
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	480d      	ldr	r0, [pc, #52]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001fa4:	f001 fe04 	bl	8003bb0 <HAL_TIM_ConfigClockSource>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_TIM3_Init+0x6e>
 8001fae:	f000 f8a3 	bl	80020f8 <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 8001fba:	463b      	mov	r3, r7
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	4806      	ldr	r0, [pc, #24]	@ (8001fd8 <MX_TIM3_Init+0x94>)
 8001fc0:	f002 f9b8 	bl	8004334 <HAL_TIMEx_MasterConfigSynchronization>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <MX_TIM3_Init+0x8a>
 8001fca:	f000 f895 	bl	80020f8 <Error_Handler>
}
 8001fce:	bf00      	nop
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000278 	.word	0x20000278
 8001fdc:	40000400 	.word	0x40000400

08001fe0 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001fe4:	4b11      	ldr	r3, [pc, #68]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8001fe6:	4a12      	ldr	r2, [pc, #72]	@ (8002030 <MX_USART2_UART_Init+0x50>)
 8001fe8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001fea:	4b10      	ldr	r3, [pc, #64]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8001fec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ff0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8002000:	2200      	movs	r2, #0
 8002002:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002004:	4b09      	ldr	r3, [pc, #36]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8002006:	220c      	movs	r2, #12
 8002008:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800200a:	4b08      	ldr	r3, [pc, #32]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002010:	4b06      	ldr	r3, [pc, #24]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8002012:	2200      	movs	r2, #0
 8002014:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) { Error_Handler(); }
 8002016:	4805      	ldr	r0, [pc, #20]	@ (800202c <MX_USART2_UART_Init+0x4c>)
 8002018:	f002 fa0e 	bl	8004438 <HAL_UART_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_USART2_UART_Init+0x46>
 8002022:	f000 f869 	bl	80020f8 <Error_Handler>
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200002c0 	.word	0x200002c0
 8002030:	40004400 	.word	0x40004400

08002034 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b08a      	sub	sp, #40	@ 0x28
 8002038:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b28      	ldr	r3, [pc, #160]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002052:	4a27      	ldr	r2, [pc, #156]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 8002054:	f043 0304 	orr.w	r3, r3, #4
 8002058:	6313      	str	r3, [r2, #48]	@ 0x30
 800205a:	4b25      	ldr	r3, [pc, #148]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205e:	f003 0304 	and.w	r3, r3, #4
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	4b21      	ldr	r3, [pc, #132]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206e:	4a20      	ldr	r2, [pc, #128]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 8002070:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002074:	6313      	str	r3, [r2, #48]	@ 0x30
 8002076:	4b1e      	ldr	r3, [pc, #120]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	4b1a      	ldr	r3, [pc, #104]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	4a19      	ldr	r2, [pc, #100]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 800208c:	f043 0301 	orr.w	r3, r3, #1
 8002090:	6313      	str	r3, [r2, #48]	@ 0x30
 8002092:	4b17      	ldr	r3, [pc, #92]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002096:	f003 0301 	and.w	r3, r3, #1
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	607b      	str	r3, [r7, #4]
 80020a2:	4b13      	ldr	r3, [pc, #76]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	4a12      	ldr	r2, [pc, #72]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 80020a8:	f043 0302 	orr.w	r3, r3, #2
 80020ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ae:	4b10      	ldr	r3, [pc, #64]	@ (80020f0 <MX_GPIO_Init+0xbc>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	607b      	str	r3, [r7, #4]
 80020b8:	687b      	ldr	r3, [r7, #4]

  /* PC13 user button EXTI (falling) */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80020c0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80020c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020c6:	2301      	movs	r3, #1
 80020c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	4808      	ldr	r0, [pc, #32]	@ (80020f4 <MX_GPIO_Init+0xc0>)
 80020d2:	f000 fbcb 	bl	800286c <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2102      	movs	r1, #2
 80020da:	2028      	movs	r0, #40	@ 0x28
 80020dc:	f000 fb8f 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020e0:	2028      	movs	r0, #40	@ 0x28
 80020e2:	f000 fba8 	bl	8002836 <HAL_NVIC_EnableIRQ>
}
 80020e6:	bf00      	nop
 80020e8:	3728      	adds	r7, #40	@ 0x28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40020800 	.word	0x40020800

080020f8 <Error_Handler>:

void Error_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80020fc:	b672      	cpsid	i
}
 80020fe:	bf00      	nop
  __disable_irq();
  while (1) { }
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <Error_Handler+0x8>

08002104 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	4b14      	ldr	r3, [pc, #80]	@ (8002160 <HAL_MspInit+0x5c>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002112:	4a13      	ldr	r2, [pc, #76]	@ (8002160 <HAL_MspInit+0x5c>)
 8002114:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002118:	6453      	str	r3, [r2, #68]	@ 0x44
 800211a:	4b11      	ldr	r3, [pc, #68]	@ (8002160 <HAL_MspInit+0x5c>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002122:	607b      	str	r3, [r7, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	603b      	str	r3, [r7, #0]
 800212a:	4b0d      	ldr	r3, [pc, #52]	@ (8002160 <HAL_MspInit+0x5c>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	4a0c      	ldr	r2, [pc, #48]	@ (8002160 <HAL_MspInit+0x5c>)
 8002130:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002134:	6413      	str	r3, [r2, #64]	@ 0x40
 8002136:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <HAL_MspInit+0x5c>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800213e:	603b      	str	r3, [r7, #0]
 8002140:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002142:	2007      	movs	r0, #7
 8002144:	f000 fb50 	bl	80027e8 <HAL_NVIC_SetPriorityGrouping>

  /* If you use PC13 EXTI (user button), make sure EXTI NVIC is enabled.
     If you already enable it in MX_GPIO_Init(), keeping this is still OK. */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8002148:	2200      	movs	r2, #0
 800214a:	2102      	movs	r1, #2
 800214c:	2028      	movs	r0, #40	@ 0x28
 800214e:	f000 fb56 	bl	80027fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002152:	2028      	movs	r0, #40	@ 0x28
 8002154:	f000 fb6f 	bl	8002836 <HAL_NVIC_EnableIRQ>
}
 8002158:	bf00      	nop
 800215a:	3708      	adds	r7, #8
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40023800 	.word	0x40023800

08002164 <HAL_TIM_Base_MspInit>:

/**
  * @brief TIM_Base MSP Initialization
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  if (htim_base->Instance == TIM2)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002174:	d10e      	bne.n	8002194 <HAL_TIM_Base_MspInit+0x30>
  {
    /* TIM2 used for PWM only (NO IRQ) */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	60fb      	str	r3, [r7, #12]
 800217a:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217e:	4a15      	ldr	r2, [pc, #84]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	6413      	str	r3, [r2, #64]	@ 0x40
 8002186:	4b13      	ldr	r3, [pc, #76]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 8002188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	60fb      	str	r3, [r7, #12]
 8002190:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();

    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  }
}
 8002192:	e01a      	b.n	80021ca <HAL_TIM_Base_MspInit+0x66>
  else if (htim_base->Instance == TIM3)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a0f      	ldr	r2, [pc, #60]	@ (80021d8 <HAL_TIM_Base_MspInit+0x74>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d115      	bne.n	80021ca <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
 80021a2:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a6:	4a0b      	ldr	r2, [pc, #44]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 80021a8:	f043 0302 	orr.w	r3, r3, #2
 80021ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ae:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <HAL_TIM_Base_MspInit+0x70>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	f003 0302 	and.w	r3, r3, #2
 80021b6:	60bb      	str	r3, [r7, #8]
 80021b8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	2100      	movs	r1, #0
 80021be:	201d      	movs	r0, #29
 80021c0:	f000 fb1d 	bl	80027fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80021c4:	201d      	movs	r0, #29
 80021c6:	f000 fb36 	bl	8002836 <HAL_NVIC_EnableIRQ>
}
 80021ca:	bf00      	nop
 80021cc:	3710      	adds	r7, #16
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40000400 	.word	0x40000400

080021dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b088      	sub	sp, #32
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 030c 	add.w	r3, r7, #12
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]

  if (htim->Instance == TIM2)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021fc:	d11d      	bne.n	800223a <HAL_TIM_MspPostInit+0x5e>
  {
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	4b10      	ldr	r3, [pc, #64]	@ (8002244 <HAL_TIM_MspPostInit+0x68>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002206:	4a0f      	ldr	r2, [pc, #60]	@ (8002244 <HAL_TIM_MspPostInit+0x68>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	6313      	str	r3, [r2, #48]	@ 0x30
 800220e:	4b0d      	ldr	r3, [pc, #52]	@ (8002244 <HAL_TIM_MspPostInit+0x68>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]

    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800221a:	2320      	movs	r3, #32
 800221c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221e:	2302      	movs	r3, #2
 8002220:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002226:	2300      	movs	r3, #0
 8002228:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800222a:	2301      	movs	r3, #1
 800222c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	f107 030c 	add.w	r3, r7, #12
 8002232:	4619      	mov	r1, r3
 8002234:	4804      	ldr	r0, [pc, #16]	@ (8002248 <HAL_TIM_MspPostInit+0x6c>)
 8002236:	f000 fb19 	bl	800286c <HAL_GPIO_Init>
  }
}
 800223a:	bf00      	nop
 800223c:	3720      	adds	r7, #32
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40023800 	.word	0x40023800
 8002248:	40020000 	.word	0x40020000

0800224c <HAL_UART_MspInit>:

/**
  * @brief UART MSP Initialization
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b08a      	sub	sp, #40	@ 0x28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]

  if (huart->Instance == USART2)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a19      	ldr	r2, [pc, #100]	@ (80022d0 <HAL_UART_MspInit+0x84>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d12b      	bne.n	80022c6 <HAL_UART_MspInit+0x7a>
  {
    __HAL_RCC_USART2_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <HAL_UART_MspInit+0x88>)
 8002274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002276:	4a17      	ldr	r2, [pc, #92]	@ (80022d4 <HAL_UART_MspInit+0x88>)
 8002278:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800227c:	6413      	str	r3, [r2, #64]	@ 0x40
 800227e:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <HAL_UART_MspInit+0x88>)
 8002280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002282:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b11      	ldr	r3, [pc, #68]	@ (80022d4 <HAL_UART_MspInit+0x88>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	4a10      	ldr	r2, [pc, #64]	@ (80022d4 <HAL_UART_MspInit+0x88>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6313      	str	r3, [r2, #48]	@ 0x30
 800229a:	4b0e      	ldr	r3, [pc, #56]	@ (80022d4 <HAL_UART_MspInit+0x88>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin | USART_RX_Pin;
 80022a6:	230c      	movs	r3, #12
 80022a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022aa:	2302      	movs	r3, #2
 80022ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b2:	2303      	movs	r3, #3
 80022b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022b6:	2307      	movs	r3, #7
 80022b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ba:	f107 0314 	add.w	r3, r7, #20
 80022be:	4619      	mov	r1, r3
 80022c0:	4805      	ldr	r0, [pc, #20]	@ (80022d8 <HAL_UART_MspInit+0x8c>)
 80022c2:	f000 fad3 	bl	800286c <HAL_GPIO_Init>
  }
}
 80022c6:	bf00      	nop
 80022c8:	3728      	adds	r7, #40	@ 0x28
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	40004400 	.word	0x40004400
 80022d4:	40023800 	.word	0x40023800
 80022d8:	40020000 	.word	0x40020000

080022dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022e0:	bf00      	nop
 80022e2:	e7fd      	b.n	80022e0 <NMI_Handler+0x4>

080022e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022e8:	bf00      	nop
 80022ea:	e7fd      	b.n	80022e8 <HardFault_Handler+0x4>

080022ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022ec:	b480      	push	{r7}
 80022ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022f0:	bf00      	nop
 80022f2:	e7fd      	b.n	80022f0 <MemManage_Handler+0x4>

080022f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022f8:	bf00      	nop
 80022fa:	e7fd      	b.n	80022f8 <BusFault_Handler+0x4>

080022fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002300:	bf00      	nop
 8002302:	e7fd      	b.n	8002300 <UsageFault_Handler+0x4>

08002304 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002308:	bf00      	nop
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002312:	b480      	push	{r7}
 8002314:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr

0800232e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002332:	f000 f969 	bl	8002608 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002336:	bf00      	nop
 8002338:	bd80      	pop	{r7, pc}

0800233a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 800233a:	b580      	push	{r7, lr}
 800233c:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800233e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002342:	f000 fc17 	bl	8002b74 <HAL_GPIO_EXTI_IRQHandler>
}
 8002346:	bf00      	nop
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002350:	4802      	ldr	r0, [pc, #8]	@ (800235c <TIM3_IRQHandler+0x10>)
 8002352:	f001 fa7b 	bl	800384c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	20000278 	.word	0x20000278

08002360 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return 1;
 8002364:	2301      	movs	r3, #1
}
 8002366:	4618      	mov	r0, r3
 8002368:	46bd      	mov	sp, r7
 800236a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236e:	4770      	bx	lr

08002370 <_kill>:

int _kill(int pid, int sig)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800237a:	f004 f907 	bl	800658c <__errno>
 800237e:	4603      	mov	r3, r0
 8002380:	2216      	movs	r2, #22
 8002382:	601a      	str	r2, [r3, #0]
  return -1;
 8002384:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002388:	4618      	mov	r0, r3
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <_exit>:

void _exit (int status)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002398:	f04f 31ff 	mov.w	r1, #4294967295
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff ffe7 	bl	8002370 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023a2:	bf00      	nop
 80023a4:	e7fd      	b.n	80023a2 <_exit+0x12>

080023a6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b086      	sub	sp, #24
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]
 80023b6:	e00a      	b.n	80023ce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023b8:	f3af 8000 	nop.w
 80023bc:	4601      	mov	r1, r0
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	1c5a      	adds	r2, r3, #1
 80023c2:	60ba      	str	r2, [r7, #8]
 80023c4:	b2ca      	uxtb	r2, r1
 80023c6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	3301      	adds	r3, #1
 80023cc:	617b      	str	r3, [r7, #20]
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	429a      	cmp	r2, r3
 80023d4:	dbf0      	blt.n	80023b8 <_read+0x12>
  }

  return len;
 80023d6:	687b      	ldr	r3, [r7, #4]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3718      	adds	r7, #24
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b086      	sub	sp, #24
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	60f8      	str	r0, [r7, #12]
 80023e8:	60b9      	str	r1, [r7, #8]
 80023ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
 80023f0:	e009      	b.n	8002406 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	1c5a      	adds	r2, r3, #1
 80023f6:	60ba      	str	r2, [r7, #8]
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	3301      	adds	r3, #1
 8002404:	617b      	str	r3, [r7, #20]
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	429a      	cmp	r2, r3
 800240c:	dbf1      	blt.n	80023f2 <_write+0x12>
  }
  return len;
 800240e:	687b      	ldr	r3, [r7, #4]
}
 8002410:	4618      	mov	r0, r3
 8002412:	3718      	adds	r7, #24
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <_close>:

int _close(int file)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002420:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002424:	4618      	mov	r0, r3
 8002426:	370c      	adds	r7, #12
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002440:	605a      	str	r2, [r3, #4]
  return 0;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <_isatty>:

int _isatty(int file)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002458:	2301      	movs	r3, #1
}
 800245a:	4618      	mov	r0, r3
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr

08002466 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002466:	b480      	push	{r7}
 8002468:	b085      	sub	sp, #20
 800246a:	af00      	add	r7, sp, #0
 800246c:	60f8      	str	r0, [r7, #12]
 800246e:	60b9      	str	r1, [r7, #8]
 8002470:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002472:	2300      	movs	r3, #0
}
 8002474:	4618      	mov	r0, r3
 8002476:	3714      	adds	r7, #20
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002488:	4a14      	ldr	r2, [pc, #80]	@ (80024dc <_sbrk+0x5c>)
 800248a:	4b15      	ldr	r3, [pc, #84]	@ (80024e0 <_sbrk+0x60>)
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002494:	4b13      	ldr	r3, [pc, #76]	@ (80024e4 <_sbrk+0x64>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d102      	bne.n	80024a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800249c:	4b11      	ldr	r3, [pc, #68]	@ (80024e4 <_sbrk+0x64>)
 800249e:	4a12      	ldr	r2, [pc, #72]	@ (80024e8 <_sbrk+0x68>)
 80024a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024a2:	4b10      	ldr	r3, [pc, #64]	@ (80024e4 <_sbrk+0x64>)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	4413      	add	r3, r2
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d207      	bcs.n	80024c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024b0:	f004 f86c 	bl	800658c <__errno>
 80024b4:	4603      	mov	r3, r0
 80024b6:	220c      	movs	r2, #12
 80024b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024ba:	f04f 33ff 	mov.w	r3, #4294967295
 80024be:	e009      	b.n	80024d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024c0:	4b08      	ldr	r3, [pc, #32]	@ (80024e4 <_sbrk+0x64>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024c6:	4b07      	ldr	r3, [pc, #28]	@ (80024e4 <_sbrk+0x64>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	4413      	add	r3, r2
 80024ce:	4a05      	ldr	r2, [pc, #20]	@ (80024e4 <_sbrk+0x64>)
 80024d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024d2:	68fb      	ldr	r3, [r7, #12]
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	3718      	adds	r7, #24
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	20020000 	.word	0x20020000
 80024e0:	00000400 	.word	0x00000400
 80024e4:	20000370 	.word	0x20000370
 80024e8:	200004c8 	.word	0x200004c8

080024ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024f0:	4b06      	ldr	r3, [pc, #24]	@ (800250c <SystemInit+0x20>)
 80024f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024f6:	4a05      	ldr	r2, [pc, #20]	@ (800250c <SystemInit+0x20>)
 80024f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002500:	bf00      	nop
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	e000ed00 	.word	0xe000ed00

08002510 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002510:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002548 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002514:	f7ff ffea 	bl	80024ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002518:	480c      	ldr	r0, [pc, #48]	@ (800254c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800251a:	490d      	ldr	r1, [pc, #52]	@ (8002550 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800251c:	4a0d      	ldr	r2, [pc, #52]	@ (8002554 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800251e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002520:	e002      	b.n	8002528 <LoopCopyDataInit>

08002522 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002522:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002524:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002526:	3304      	adds	r3, #4

08002528 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002528:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800252a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800252c:	d3f9      	bcc.n	8002522 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800252e:	4a0a      	ldr	r2, [pc, #40]	@ (8002558 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002530:	4c0a      	ldr	r4, [pc, #40]	@ (800255c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002532:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002534:	e001      	b.n	800253a <LoopFillZerobss>

08002536 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002536:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002538:	3204      	adds	r2, #4

0800253a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800253a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800253c:	d3fb      	bcc.n	8002536 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800253e:	f004 f82b 	bl	8006598 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002542:	f7ff fbab 	bl	8001c9c <main>
  bx  lr    
 8002546:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002548:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800254c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002550:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002554:	08009674 	.word	0x08009674
  ldr r2, =_sbss
 8002558:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 800255c:	200004c4 	.word	0x200004c4

08002560 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002560:	e7fe      	b.n	8002560 <ADC_IRQHandler>
	...

08002564 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002568:	4b0e      	ldr	r3, [pc, #56]	@ (80025a4 <HAL_Init+0x40>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0d      	ldr	r2, [pc, #52]	@ (80025a4 <HAL_Init+0x40>)
 800256e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002572:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002574:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <HAL_Init+0x40>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0a      	ldr	r2, [pc, #40]	@ (80025a4 <HAL_Init+0x40>)
 800257a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800257e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <HAL_Init+0x40>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a07      	ldr	r2, [pc, #28]	@ (80025a4 <HAL_Init+0x40>)
 8002586:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800258a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800258c:	2003      	movs	r0, #3
 800258e:	f000 f92b 	bl	80027e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002592:	2000      	movs	r0, #0
 8002594:	f000 f808 	bl	80025a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002598:	f7ff fdb4 	bl	8002104 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40023c00 	.word	0x40023c00

080025a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b0:	4b12      	ldr	r3, [pc, #72]	@ (80025fc <HAL_InitTick+0x54>)
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <HAL_InitTick+0x58>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	4619      	mov	r1, r3
 80025ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025be:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 f943 	bl	8002852 <HAL_SYSTICK_Config>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e00e      	b.n	80025f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b0f      	cmp	r3, #15
 80025da:	d80a      	bhi.n	80025f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025dc:	2200      	movs	r2, #0
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295
 80025e4:	f000 f90b 	bl	80027fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025e8:	4a06      	ldr	r2, [pc, #24]	@ (8002604 <HAL_InitTick+0x5c>)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	e000      	b.n	80025f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20000010 	.word	0x20000010
 8002600:	20000018 	.word	0x20000018
 8002604:	20000014 	.word	0x20000014

08002608 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800260c:	4b06      	ldr	r3, [pc, #24]	@ (8002628 <HAL_IncTick+0x20>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	461a      	mov	r2, r3
 8002612:	4b06      	ldr	r3, [pc, #24]	@ (800262c <HAL_IncTick+0x24>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4413      	add	r3, r2
 8002618:	4a04      	ldr	r2, [pc, #16]	@ (800262c <HAL_IncTick+0x24>)
 800261a:	6013      	str	r3, [r2, #0]
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	20000018 	.word	0x20000018
 800262c:	20000374 	.word	0x20000374

08002630 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002630:	b480      	push	{r7}
 8002632:	af00      	add	r7, sp, #0
  return uwTick;
 8002634:	4b03      	ldr	r3, [pc, #12]	@ (8002644 <HAL_GetTick+0x14>)
 8002636:	681b      	ldr	r3, [r3, #0]
}
 8002638:	4618      	mov	r0, r3
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	20000374 	.word	0x20000374

08002648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002658:	4b0c      	ldr	r3, [pc, #48]	@ (800268c <__NVIC_SetPriorityGrouping+0x44>)
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800265e:	68ba      	ldr	r2, [r7, #8]
 8002660:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002664:	4013      	ands	r3, r2
 8002666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002670:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002674:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800267a:	4a04      	ldr	r2, [pc, #16]	@ (800268c <__NVIC_SetPriorityGrouping+0x44>)
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	60d3      	str	r3, [r2, #12]
}
 8002680:	bf00      	nop
 8002682:	3714      	adds	r7, #20
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr
 800268c:	e000ed00 	.word	0xe000ed00

08002690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002694:	4b04      	ldr	r3, [pc, #16]	@ (80026a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	0a1b      	lsrs	r3, r3, #8
 800269a:	f003 0307 	and.w	r3, r3, #7
}
 800269e:	4618      	mov	r0, r3
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	4603      	mov	r3, r0
 80026b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	db0b      	blt.n	80026d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	f003 021f 	and.w	r2, r3, #31
 80026c4:	4907      	ldr	r1, [pc, #28]	@ (80026e4 <__NVIC_EnableIRQ+0x38>)
 80026c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ca:	095b      	lsrs	r3, r3, #5
 80026cc:	2001      	movs	r0, #1
 80026ce:	fa00 f202 	lsl.w	r2, r0, r2
 80026d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000e100 	.word	0xe000e100

080026e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	4603      	mov	r3, r0
 80026f0:	6039      	str	r1, [r7, #0]
 80026f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	db0a      	blt.n	8002712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	b2da      	uxtb	r2, r3
 8002700:	490c      	ldr	r1, [pc, #48]	@ (8002734 <__NVIC_SetPriority+0x4c>)
 8002702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002706:	0112      	lsls	r2, r2, #4
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	440b      	add	r3, r1
 800270c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002710:	e00a      	b.n	8002728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	b2da      	uxtb	r2, r3
 8002716:	4908      	ldr	r1, [pc, #32]	@ (8002738 <__NVIC_SetPriority+0x50>)
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	f003 030f 	and.w	r3, r3, #15
 800271e:	3b04      	subs	r3, #4
 8002720:	0112      	lsls	r2, r2, #4
 8002722:	b2d2      	uxtb	r2, r2
 8002724:	440b      	add	r3, r1
 8002726:	761a      	strb	r2, [r3, #24]
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr
 8002734:	e000e100 	.word	0xe000e100
 8002738:	e000ed00 	.word	0xe000ed00

0800273c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800273c:	b480      	push	{r7}
 800273e:	b089      	sub	sp, #36	@ 0x24
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	f1c3 0307 	rsb	r3, r3, #7
 8002756:	2b04      	cmp	r3, #4
 8002758:	bf28      	it	cs
 800275a:	2304      	movcs	r3, #4
 800275c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	3304      	adds	r3, #4
 8002762:	2b06      	cmp	r3, #6
 8002764:	d902      	bls.n	800276c <NVIC_EncodePriority+0x30>
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	3b03      	subs	r3, #3
 800276a:	e000      	b.n	800276e <NVIC_EncodePriority+0x32>
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002770:	f04f 32ff 	mov.w	r2, #4294967295
 8002774:	69bb      	ldr	r3, [r7, #24]
 8002776:	fa02 f303 	lsl.w	r3, r2, r3
 800277a:	43da      	mvns	r2, r3
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	401a      	ands	r2, r3
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002784:	f04f 31ff 	mov.w	r1, #4294967295
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	fa01 f303 	lsl.w	r3, r1, r3
 800278e:	43d9      	mvns	r1, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002794:	4313      	orrs	r3, r2
         );
}
 8002796:	4618      	mov	r0, r3
 8002798:	3724      	adds	r7, #36	@ 0x24
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
	...

080027a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	3b01      	subs	r3, #1
 80027b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027b4:	d301      	bcc.n	80027ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027b6:	2301      	movs	r3, #1
 80027b8:	e00f      	b.n	80027da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ba:	4a0a      	ldr	r2, [pc, #40]	@ (80027e4 <SysTick_Config+0x40>)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3b01      	subs	r3, #1
 80027c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027c2:	210f      	movs	r1, #15
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	f7ff ff8e 	bl	80026e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027cc:	4b05      	ldr	r3, [pc, #20]	@ (80027e4 <SysTick_Config+0x40>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027d2:	4b04      	ldr	r3, [pc, #16]	@ (80027e4 <SysTick_Config+0x40>)
 80027d4:	2207      	movs	r2, #7
 80027d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	e000e010 	.word	0xe000e010

080027e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f7ff ff29 	bl	8002648 <__NVIC_SetPriorityGrouping>
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027fe:	b580      	push	{r7, lr}
 8002800:	b086      	sub	sp, #24
 8002802:	af00      	add	r7, sp, #0
 8002804:	4603      	mov	r3, r0
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
 800280a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002810:	f7ff ff3e 	bl	8002690 <__NVIC_GetPriorityGrouping>
 8002814:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002816:	687a      	ldr	r2, [r7, #4]
 8002818:	68b9      	ldr	r1, [r7, #8]
 800281a:	6978      	ldr	r0, [r7, #20]
 800281c:	f7ff ff8e 	bl	800273c <NVIC_EncodePriority>
 8002820:	4602      	mov	r2, r0
 8002822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002826:	4611      	mov	r1, r2
 8002828:	4618      	mov	r0, r3
 800282a:	f7ff ff5d 	bl	80026e8 <__NVIC_SetPriority>
}
 800282e:	bf00      	nop
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b082      	sub	sp, #8
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff ff31 	bl	80026ac <__NVIC_EnableIRQ>
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f7ff ffa2 	bl	80027a4 <SysTick_Config>
 8002860:	4603      	mov	r3, r0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
	...

0800286c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800286c:	b480      	push	{r7}
 800286e:	b089      	sub	sp, #36	@ 0x24
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002876:	2300      	movs	r3, #0
 8002878:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800287a:	2300      	movs	r3, #0
 800287c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800287e:	2300      	movs	r3, #0
 8002880:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002882:	2300      	movs	r3, #0
 8002884:	61fb      	str	r3, [r7, #28]
 8002886:	e159      	b.n	8002b3c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002888:	2201      	movs	r2, #1
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	4013      	ands	r3, r2
 800289a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	f040 8148 	bne.w	8002b36 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	f003 0303 	and.w	r3, r3, #3
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d005      	beq.n	80028be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d130      	bne.n	8002920 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	2203      	movs	r2, #3
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	43db      	mvns	r3, r3
 80028d0:	69ba      	ldr	r2, [r7, #24]
 80028d2:	4013      	ands	r3, r2
 80028d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	68da      	ldr	r2, [r3, #12]
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	005b      	lsls	r3, r3, #1
 80028de:	fa02 f303 	lsl.w	r3, r2, r3
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	69ba      	ldr	r2, [r7, #24]
 80028ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80028f4:	2201      	movs	r2, #1
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	43db      	mvns	r3, r3
 80028fe:	69ba      	ldr	r2, [r7, #24]
 8002900:	4013      	ands	r3, r2
 8002902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	091b      	lsrs	r3, r3, #4
 800290a:	f003 0201 	and.w	r2, r3, #1
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	fa02 f303 	lsl.w	r3, r2, r3
 8002914:	69ba      	ldr	r2, [r7, #24]
 8002916:	4313      	orrs	r3, r2
 8002918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f003 0303 	and.w	r3, r3, #3
 8002928:	2b03      	cmp	r3, #3
 800292a:	d017      	beq.n	800295c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	2203      	movs	r2, #3
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	4313      	orrs	r3, r2
 8002954:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69ba      	ldr	r2, [r7, #24]
 800295a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f003 0303 	and.w	r3, r3, #3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d123      	bne.n	80029b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002968:	69fb      	ldr	r3, [r7, #28]
 800296a:	08da      	lsrs	r2, r3, #3
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3208      	adds	r2, #8
 8002970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002974:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	f003 0307 	and.w	r3, r3, #7
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	220f      	movs	r2, #15
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	f003 0307 	and.w	r3, r3, #7
 8002996:	009b      	lsls	r3, r3, #2
 8002998:	fa02 f303 	lsl.w	r3, r2, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4313      	orrs	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	08da      	lsrs	r2, r3, #3
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	3208      	adds	r2, #8
 80029aa:	69b9      	ldr	r1, [r7, #24]
 80029ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	2203      	movs	r2, #3
 80029bc:	fa02 f303 	lsl.w	r3, r2, r3
 80029c0:	43db      	mvns	r3, r3
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	4013      	ands	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f003 0203 	and.w	r2, r3, #3
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	4313      	orrs	r3, r2
 80029dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f000 80a2 	beq.w	8002b36 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029f2:	2300      	movs	r3, #0
 80029f4:	60fb      	str	r3, [r7, #12]
 80029f6:	4b57      	ldr	r3, [pc, #348]	@ (8002b54 <HAL_GPIO_Init+0x2e8>)
 80029f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029fa:	4a56      	ldr	r2, [pc, #344]	@ (8002b54 <HAL_GPIO_Init+0x2e8>)
 80029fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a02:	4b54      	ldr	r3, [pc, #336]	@ (8002b54 <HAL_GPIO_Init+0x2e8>)
 8002a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a0e:	4a52      	ldr	r2, [pc, #328]	@ (8002b58 <HAL_GPIO_Init+0x2ec>)
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	089b      	lsrs	r3, r3, #2
 8002a14:	3302      	adds	r3, #2
 8002a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	220f      	movs	r2, #15
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	43db      	mvns	r3, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	4a49      	ldr	r2, [pc, #292]	@ (8002b5c <HAL_GPIO_Init+0x2f0>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d019      	beq.n	8002a6e <HAL_GPIO_Init+0x202>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	4a48      	ldr	r2, [pc, #288]	@ (8002b60 <HAL_GPIO_Init+0x2f4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d013      	beq.n	8002a6a <HAL_GPIO_Init+0x1fe>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a47      	ldr	r2, [pc, #284]	@ (8002b64 <HAL_GPIO_Init+0x2f8>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d00d      	beq.n	8002a66 <HAL_GPIO_Init+0x1fa>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a46      	ldr	r2, [pc, #280]	@ (8002b68 <HAL_GPIO_Init+0x2fc>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d007      	beq.n	8002a62 <HAL_GPIO_Init+0x1f6>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a45      	ldr	r2, [pc, #276]	@ (8002b6c <HAL_GPIO_Init+0x300>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d101      	bne.n	8002a5e <HAL_GPIO_Init+0x1f2>
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	e008      	b.n	8002a70 <HAL_GPIO_Init+0x204>
 8002a5e:	2307      	movs	r3, #7
 8002a60:	e006      	b.n	8002a70 <HAL_GPIO_Init+0x204>
 8002a62:	2303      	movs	r3, #3
 8002a64:	e004      	b.n	8002a70 <HAL_GPIO_Init+0x204>
 8002a66:	2302      	movs	r3, #2
 8002a68:	e002      	b.n	8002a70 <HAL_GPIO_Init+0x204>
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e000      	b.n	8002a70 <HAL_GPIO_Init+0x204>
 8002a6e:	2300      	movs	r3, #0
 8002a70:	69fa      	ldr	r2, [r7, #28]
 8002a72:	f002 0203 	and.w	r2, r2, #3
 8002a76:	0092      	lsls	r2, r2, #2
 8002a78:	4093      	lsls	r3, r2
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a80:	4935      	ldr	r1, [pc, #212]	@ (8002b58 <HAL_GPIO_Init+0x2ec>)
 8002a82:	69fb      	ldr	r3, [r7, #28]
 8002a84:	089b      	lsrs	r3, r3, #2
 8002a86:	3302      	adds	r3, #2
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a8e:	4b38      	ldr	r3, [pc, #224]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	43db      	mvns	r3, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4013      	ands	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d003      	beq.n	8002ab2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d003      	beq.n	8002adc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002adc:	4a24      	ldr	r2, [pc, #144]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ae2:	4b23      	ldr	r3, [pc, #140]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	43db      	mvns	r3, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4013      	ands	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b06:	4a1a      	ldr	r2, [pc, #104]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b0c:	4b18      	ldr	r3, [pc, #96]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d003      	beq.n	8002b30 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b30:	4a0f      	ldr	r2, [pc, #60]	@ (8002b70 <HAL_GPIO_Init+0x304>)
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	3301      	adds	r3, #1
 8002b3a:	61fb      	str	r3, [r7, #28]
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	2b0f      	cmp	r3, #15
 8002b40:	f67f aea2 	bls.w	8002888 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b44:	bf00      	nop
 8002b46:	bf00      	nop
 8002b48:	3724      	adds	r7, #36	@ 0x24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40023800 	.word	0x40023800
 8002b58:	40013800 	.word	0x40013800
 8002b5c:	40020000 	.word	0x40020000
 8002b60:	40020400 	.word	0x40020400
 8002b64:	40020800 	.word	0x40020800
 8002b68:	40020c00 	.word	0x40020c00
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	40013c00 	.word	0x40013c00

08002b74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002b7e:	4b08      	ldr	r3, [pc, #32]	@ (8002ba0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	88fb      	ldrh	r3, [r7, #6]
 8002b84:	4013      	ands	r3, r2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d006      	beq.n	8002b98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b8a:	4a05      	ldr	r2, [pc, #20]	@ (8002ba0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b8c:	88fb      	ldrh	r3, [r7, #6]
 8002b8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b90:	88fb      	ldrh	r3, [r7, #6]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff f85c 	bl	8001c50 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b98:	bf00      	nop
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	40013c00 	.word	0x40013c00

08002ba4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d101      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e267      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d075      	beq.n	8002cae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002bc2:	4b88      	ldr	r3, [pc, #544]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d00c      	beq.n	8002be8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bce:	4b85      	ldr	r3, [pc, #532]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d112      	bne.n	8002c00 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002bda:	4b82      	ldr	r3, [pc, #520]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002be2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002be6:	d10b      	bne.n	8002c00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be8:	4b7e      	ldr	r3, [pc, #504]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d05b      	beq.n	8002cac <HAL_RCC_OscConfig+0x108>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d157      	bne.n	8002cac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e242      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c08:	d106      	bne.n	8002c18 <HAL_RCC_OscConfig+0x74>
 8002c0a:	4b76      	ldr	r3, [pc, #472]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a75      	ldr	r2, [pc, #468]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c14:	6013      	str	r3, [r2, #0]
 8002c16:	e01d      	b.n	8002c54 <HAL_RCC_OscConfig+0xb0>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c20:	d10c      	bne.n	8002c3c <HAL_RCC_OscConfig+0x98>
 8002c22:	4b70      	ldr	r3, [pc, #448]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a6f      	ldr	r2, [pc, #444]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	4b6d      	ldr	r3, [pc, #436]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a6c      	ldr	r2, [pc, #432]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c38:	6013      	str	r3, [r2, #0]
 8002c3a:	e00b      	b.n	8002c54 <HAL_RCC_OscConfig+0xb0>
 8002c3c:	4b69      	ldr	r3, [pc, #420]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a68      	ldr	r2, [pc, #416]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c46:	6013      	str	r3, [r2, #0]
 8002c48:	4b66      	ldr	r3, [pc, #408]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a65      	ldr	r2, [pc, #404]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d013      	beq.n	8002c84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5c:	f7ff fce8 	bl	8002630 <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c64:	f7ff fce4 	bl	8002630 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b64      	cmp	r3, #100	@ 0x64
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e207      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c76:	4b5b      	ldr	r3, [pc, #364]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d0f0      	beq.n	8002c64 <HAL_RCC_OscConfig+0xc0>
 8002c82:	e014      	b.n	8002cae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c84:	f7ff fcd4 	bl	8002630 <HAL_GetTick>
 8002c88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c8a:	e008      	b.n	8002c9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c8c:	f7ff fcd0 	bl	8002630 <HAL_GetTick>
 8002c90:	4602      	mov	r2, r0
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	1ad3      	subs	r3, r2, r3
 8002c96:	2b64      	cmp	r3, #100	@ 0x64
 8002c98:	d901      	bls.n	8002c9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e1f3      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c9e:	4b51      	ldr	r3, [pc, #324]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d1f0      	bne.n	8002c8c <HAL_RCC_OscConfig+0xe8>
 8002caa:	e000      	b.n	8002cae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f003 0302 	and.w	r3, r3, #2
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d063      	beq.n	8002d82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002cba:	4b4a      	ldr	r3, [pc, #296]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 030c 	and.w	r3, r3, #12
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00b      	beq.n	8002cde <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cc6:	4b47      	ldr	r3, [pc, #284]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002cce:	2b08      	cmp	r3, #8
 8002cd0:	d11c      	bne.n	8002d0c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002cd2:	4b44      	ldr	r3, [pc, #272]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d116      	bne.n	8002d0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cde:	4b41      	ldr	r3, [pc, #260]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d005      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x152>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	68db      	ldr	r3, [r3, #12]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d001      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e1c7      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cf6:	4b3b      	ldr	r3, [pc, #236]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	691b      	ldr	r3, [r3, #16]
 8002d02:	00db      	lsls	r3, r3, #3
 8002d04:	4937      	ldr	r1, [pc, #220]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d0a:	e03a      	b.n	8002d82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d020      	beq.n	8002d56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d14:	4b34      	ldr	r3, [pc, #208]	@ (8002de8 <HAL_RCC_OscConfig+0x244>)
 8002d16:	2201      	movs	r2, #1
 8002d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d1a:	f7ff fc89 	bl	8002630 <HAL_GetTick>
 8002d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d20:	e008      	b.n	8002d34 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d22:	f7ff fc85 	bl	8002630 <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b02      	cmp	r3, #2
 8002d2e:	d901      	bls.n	8002d34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e1a8      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d34:	4b2b      	ldr	r3, [pc, #172]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d0f0      	beq.n	8002d22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d40:	4b28      	ldr	r3, [pc, #160]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	4925      	ldr	r1, [pc, #148]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	600b      	str	r3, [r1, #0]
 8002d54:	e015      	b.n	8002d82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d56:	4b24      	ldr	r3, [pc, #144]	@ (8002de8 <HAL_RCC_OscConfig+0x244>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d5c:	f7ff fc68 	bl	8002630 <HAL_GetTick>
 8002d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d62:	e008      	b.n	8002d76 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d64:	f7ff fc64 	bl	8002630 <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d901      	bls.n	8002d76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e187      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d76:	4b1b      	ldr	r3, [pc, #108]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1f0      	bne.n	8002d64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d036      	beq.n	8002dfc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d016      	beq.n	8002dc4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d96:	4b15      	ldr	r3, [pc, #84]	@ (8002dec <HAL_RCC_OscConfig+0x248>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d9c:	f7ff fc48 	bl	8002630 <HAL_GetTick>
 8002da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002da2:	e008      	b.n	8002db6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002da4:	f7ff fc44 	bl	8002630 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e167      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002db6:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <HAL_RCC_OscConfig+0x240>)
 8002db8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002dba:	f003 0302 	and.w	r3, r3, #2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0f0      	beq.n	8002da4 <HAL_RCC_OscConfig+0x200>
 8002dc2:	e01b      	b.n	8002dfc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002dc4:	4b09      	ldr	r3, [pc, #36]	@ (8002dec <HAL_RCC_OscConfig+0x248>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dca:	f7ff fc31 	bl	8002630 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dd0:	e00e      	b.n	8002df0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd2:	f7ff fc2d 	bl	8002630 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d907      	bls.n	8002df0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e150      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
 8002de4:	40023800 	.word	0x40023800
 8002de8:	42470000 	.word	0x42470000
 8002dec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df0:	4b88      	ldr	r3, [pc, #544]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002df2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002df4:	f003 0302 	and.w	r3, r3, #2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1ea      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0304 	and.w	r3, r3, #4
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f000 8097 	beq.w	8002f38 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e0e:	4b81      	ldr	r3, [pc, #516]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10f      	bne.n	8002e3a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60bb      	str	r3, [r7, #8]
 8002e1e:	4b7d      	ldr	r3, [pc, #500]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e22:	4a7c      	ldr	r2, [pc, #496]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e2a:	4b7a      	ldr	r3, [pc, #488]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e32:	60bb      	str	r3, [r7, #8]
 8002e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e36:	2301      	movs	r3, #1
 8002e38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e3a:	4b77      	ldr	r3, [pc, #476]	@ (8003018 <HAL_RCC_OscConfig+0x474>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d118      	bne.n	8002e78 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e46:	4b74      	ldr	r3, [pc, #464]	@ (8003018 <HAL_RCC_OscConfig+0x474>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a73      	ldr	r2, [pc, #460]	@ (8003018 <HAL_RCC_OscConfig+0x474>)
 8002e4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e52:	f7ff fbed 	bl	8002630 <HAL_GetTick>
 8002e56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e58:	e008      	b.n	8002e6c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e5a:	f7ff fbe9 	bl	8002630 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	693b      	ldr	r3, [r7, #16]
 8002e62:	1ad3      	subs	r3, r2, r3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d901      	bls.n	8002e6c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e10c      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e6c:	4b6a      	ldr	r3, [pc, #424]	@ (8003018 <HAL_RCC_OscConfig+0x474>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d0f0      	beq.n	8002e5a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d106      	bne.n	8002e8e <HAL_RCC_OscConfig+0x2ea>
 8002e80:	4b64      	ldr	r3, [pc, #400]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e84:	4a63      	ldr	r2, [pc, #396]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e8c:	e01c      	b.n	8002ec8 <HAL_RCC_OscConfig+0x324>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	2b05      	cmp	r3, #5
 8002e94:	d10c      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x30c>
 8002e96:	4b5f      	ldr	r3, [pc, #380]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e9a:	4a5e      	ldr	r2, [pc, #376]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002e9c:	f043 0304 	orr.w	r3, r3, #4
 8002ea0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ea2:	4b5c      	ldr	r3, [pc, #368]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002ea4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ea6:	4a5b      	ldr	r2, [pc, #364]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002ea8:	f043 0301 	orr.w	r3, r3, #1
 8002eac:	6713      	str	r3, [r2, #112]	@ 0x70
 8002eae:	e00b      	b.n	8002ec8 <HAL_RCC_OscConfig+0x324>
 8002eb0:	4b58      	ldr	r3, [pc, #352]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eb4:	4a57      	ldr	r2, [pc, #348]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002eb6:	f023 0301 	bic.w	r3, r3, #1
 8002eba:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ebc:	4b55      	ldr	r3, [pc, #340]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002ebe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ec0:	4a54      	ldr	r2, [pc, #336]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002ec2:	f023 0304 	bic.w	r3, r3, #4
 8002ec6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d015      	beq.n	8002efc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ed0:	f7ff fbae 	bl	8002630 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ed6:	e00a      	b.n	8002eee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ed8:	f7ff fbaa 	bl	8002630 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d901      	bls.n	8002eee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002eea:	2303      	movs	r3, #3
 8002eec:	e0cb      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eee:	4b49      	ldr	r3, [pc, #292]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002ef0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0ee      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x334>
 8002efa:	e014      	b.n	8002f26 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002efc:	f7ff fb98 	bl	8002630 <HAL_GetTick>
 8002f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f02:	e00a      	b.n	8002f1a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f04:	f7ff fb94 	bl	8002630 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e0b5      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f1a:	4b3e      	ldr	r3, [pc, #248]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1ee      	bne.n	8002f04 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f26:	7dfb      	ldrb	r3, [r7, #23]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d105      	bne.n	8002f38 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f2c:	4b39      	ldr	r3, [pc, #228]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f30:	4a38      	ldr	r2, [pc, #224]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002f32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f36:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	f000 80a1 	beq.w	8003084 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f42:	4b34      	ldr	r3, [pc, #208]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f003 030c 	and.w	r3, r3, #12
 8002f4a:	2b08      	cmp	r3, #8
 8002f4c:	d05c      	beq.n	8003008 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d141      	bne.n	8002fda <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f56:	4b31      	ldr	r3, [pc, #196]	@ (800301c <HAL_RCC_OscConfig+0x478>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5c:	f7ff fb68 	bl	8002630 <HAL_GetTick>
 8002f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f62:	e008      	b.n	8002f76 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f64:	f7ff fb64 	bl	8002630 <HAL_GetTick>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	1ad3      	subs	r3, r2, r3
 8002f6e:	2b02      	cmp	r3, #2
 8002f70:	d901      	bls.n	8002f76 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	e087      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f76:	4b27      	ldr	r3, [pc, #156]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d1f0      	bne.n	8002f64 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	69da      	ldr	r2, [r3, #28]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f90:	019b      	lsls	r3, r3, #6
 8002f92:	431a      	orrs	r2, r3
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f98:	085b      	lsrs	r3, r3, #1
 8002f9a:	3b01      	subs	r3, #1
 8002f9c:	041b      	lsls	r3, r3, #16
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa4:	061b      	lsls	r3, r3, #24
 8002fa6:	491b      	ldr	r1, [pc, #108]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fac:	4b1b      	ldr	r3, [pc, #108]	@ (800301c <HAL_RCC_OscConfig+0x478>)
 8002fae:	2201      	movs	r2, #1
 8002fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fb2:	f7ff fb3d 	bl	8002630 <HAL_GetTick>
 8002fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fb8:	e008      	b.n	8002fcc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fba:	f7ff fb39 	bl	8002630 <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e05c      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fcc:	4b11      	ldr	r3, [pc, #68]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d0f0      	beq.n	8002fba <HAL_RCC_OscConfig+0x416>
 8002fd8:	e054      	b.n	8003084 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fda:	4b10      	ldr	r3, [pc, #64]	@ (800301c <HAL_RCC_OscConfig+0x478>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe0:	f7ff fb26 	bl	8002630 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe8:	f7ff fb22 	bl	8002630 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e045      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ffa:	4b06      	ldr	r3, [pc, #24]	@ (8003014 <HAL_RCC_OscConfig+0x470>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x444>
 8003006:	e03d      	b.n	8003084 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d107      	bne.n	8003020 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e038      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
 8003014:	40023800 	.word	0x40023800
 8003018:	40007000 	.word	0x40007000
 800301c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003020:	4b1b      	ldr	r3, [pc, #108]	@ (8003090 <HAL_RCC_OscConfig+0x4ec>)
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d028      	beq.n	8003080 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003038:	429a      	cmp	r2, r3
 800303a:	d121      	bne.n	8003080 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003046:	429a      	cmp	r2, r3
 8003048:	d11a      	bne.n	8003080 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003050:	4013      	ands	r3, r2
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003056:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003058:	4293      	cmp	r3, r2
 800305a:	d111      	bne.n	8003080 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003066:	085b      	lsrs	r3, r3, #1
 8003068:	3b01      	subs	r3, #1
 800306a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800306c:	429a      	cmp	r2, r3
 800306e:	d107      	bne.n	8003080 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800307c:	429a      	cmp	r2, r3
 800307e:	d001      	beq.n	8003084 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	40023800 	.word	0x40023800

08003094 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e0cc      	b.n	8003242 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030a8:	4b68      	ldr	r3, [pc, #416]	@ (800324c <HAL_RCC_ClockConfig+0x1b8>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0307 	and.w	r3, r3, #7
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d90c      	bls.n	80030d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b6:	4b65      	ldr	r3, [pc, #404]	@ (800324c <HAL_RCC_ClockConfig+0x1b8>)
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	b2d2      	uxtb	r2, r2
 80030bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030be:	4b63      	ldr	r3, [pc, #396]	@ (800324c <HAL_RCC_ClockConfig+0x1b8>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0307 	and.w	r3, r3, #7
 80030c6:	683a      	ldr	r2, [r7, #0]
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d001      	beq.n	80030d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e0b8      	b.n	8003242 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d020      	beq.n	800311e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d005      	beq.n	80030f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030e8:	4b59      	ldr	r3, [pc, #356]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	4a58      	ldr	r2, [pc, #352]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 80030ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0308 	and.w	r3, r3, #8
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d005      	beq.n	800310c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003100:	4b53      	ldr	r3, [pc, #332]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	4a52      	ldr	r2, [pc, #328]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003106:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800310a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800310c:	4b50      	ldr	r3, [pc, #320]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	494d      	ldr	r1, [pc, #308]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 800311a:	4313      	orrs	r3, r2
 800311c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b00      	cmp	r3, #0
 8003128:	d044      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	2b01      	cmp	r3, #1
 8003130:	d107      	bne.n	8003142 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003132:	4b47      	ldr	r3, [pc, #284]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d119      	bne.n	8003172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e07f      	b.n	8003242 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	2b02      	cmp	r3, #2
 8003148:	d003      	beq.n	8003152 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800314e:	2b03      	cmp	r3, #3
 8003150:	d107      	bne.n	8003162 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003152:	4b3f      	ldr	r3, [pc, #252]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d109      	bne.n	8003172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e06f      	b.n	8003242 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003162:	4b3b      	ldr	r3, [pc, #236]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0302 	and.w	r3, r3, #2
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e067      	b.n	8003242 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003172:	4b37      	ldr	r3, [pc, #220]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	f023 0203 	bic.w	r2, r3, #3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	4934      	ldr	r1, [pc, #208]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003180:	4313      	orrs	r3, r2
 8003182:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003184:	f7ff fa54 	bl	8002630 <HAL_GetTick>
 8003188:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800318a:	e00a      	b.n	80031a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800318c:	f7ff fa50 	bl	8002630 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	f241 3288 	movw	r2, #5000	@ 0x1388
 800319a:	4293      	cmp	r3, r2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e04f      	b.n	8003242 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a2:	4b2b      	ldr	r3, [pc, #172]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 020c 	and.w	r2, r3, #12
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d1eb      	bne.n	800318c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031b4:	4b25      	ldr	r3, [pc, #148]	@ (800324c <HAL_RCC_ClockConfig+0x1b8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0307 	and.w	r3, r3, #7
 80031bc:	683a      	ldr	r2, [r7, #0]
 80031be:	429a      	cmp	r2, r3
 80031c0:	d20c      	bcs.n	80031dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031c2:	4b22      	ldr	r3, [pc, #136]	@ (800324c <HAL_RCC_ClockConfig+0x1b8>)
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	b2d2      	uxtb	r2, r2
 80031c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ca:	4b20      	ldr	r3, [pc, #128]	@ (800324c <HAL_RCC_ClockConfig+0x1b8>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0307 	and.w	r3, r3, #7
 80031d2:	683a      	ldr	r2, [r7, #0]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d001      	beq.n	80031dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e032      	b.n	8003242 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d008      	beq.n	80031fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031e8:	4b19      	ldr	r3, [pc, #100]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	4916      	ldr	r1, [pc, #88]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	2b00      	cmp	r3, #0
 8003204:	d009      	beq.n	800321a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003206:	4b12      	ldr	r3, [pc, #72]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	00db      	lsls	r3, r3, #3
 8003214:	490e      	ldr	r1, [pc, #56]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	4313      	orrs	r3, r2
 8003218:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800321a:	f000 f821 	bl	8003260 <HAL_RCC_GetSysClockFreq>
 800321e:	4602      	mov	r2, r0
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	091b      	lsrs	r3, r3, #4
 8003226:	f003 030f 	and.w	r3, r3, #15
 800322a:	490a      	ldr	r1, [pc, #40]	@ (8003254 <HAL_RCC_ClockConfig+0x1c0>)
 800322c:	5ccb      	ldrb	r3, [r1, r3]
 800322e:	fa22 f303 	lsr.w	r3, r2, r3
 8003232:	4a09      	ldr	r2, [pc, #36]	@ (8003258 <HAL_RCC_ClockConfig+0x1c4>)
 8003234:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003236:	4b09      	ldr	r3, [pc, #36]	@ (800325c <HAL_RCC_ClockConfig+0x1c8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4618      	mov	r0, r3
 800323c:	f7ff f9b4 	bl	80025a8 <HAL_InitTick>

  return HAL_OK;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3710      	adds	r7, #16
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	40023c00 	.word	0x40023c00
 8003250:	40023800 	.word	0x40023800
 8003254:	08009224 	.word	0x08009224
 8003258:	20000010 	.word	0x20000010
 800325c:	20000014 	.word	0x20000014

08003260 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003260:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003264:	b094      	sub	sp, #80	@ 0x50
 8003266:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003268:	2300      	movs	r3, #0
 800326a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003270:	2300      	movs	r3, #0
 8003272:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003278:	4b79      	ldr	r3, [pc, #484]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x200>)
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	f003 030c 	and.w	r3, r3, #12
 8003280:	2b08      	cmp	r3, #8
 8003282:	d00d      	beq.n	80032a0 <HAL_RCC_GetSysClockFreq+0x40>
 8003284:	2b08      	cmp	r3, #8
 8003286:	f200 80e1 	bhi.w	800344c <HAL_RCC_GetSysClockFreq+0x1ec>
 800328a:	2b00      	cmp	r3, #0
 800328c:	d002      	beq.n	8003294 <HAL_RCC_GetSysClockFreq+0x34>
 800328e:	2b04      	cmp	r3, #4
 8003290:	d003      	beq.n	800329a <HAL_RCC_GetSysClockFreq+0x3a>
 8003292:	e0db      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003294:	4b73      	ldr	r3, [pc, #460]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x204>)
 8003296:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003298:	e0db      	b.n	8003452 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800329a:	4b73      	ldr	r3, [pc, #460]	@ (8003468 <HAL_RCC_GetSysClockFreq+0x208>)
 800329c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800329e:	e0d8      	b.n	8003452 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032a0:	4b6f      	ldr	r3, [pc, #444]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x200>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032aa:	4b6d      	ldr	r3, [pc, #436]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x200>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d063      	beq.n	800337e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x200>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	099b      	lsrs	r3, r3, #6
 80032bc:	2200      	movs	r2, #0
 80032be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80032c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80032c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80032ca:	2300      	movs	r3, #0
 80032cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80032ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80032d2:	4622      	mov	r2, r4
 80032d4:	462b      	mov	r3, r5
 80032d6:	f04f 0000 	mov.w	r0, #0
 80032da:	f04f 0100 	mov.w	r1, #0
 80032de:	0159      	lsls	r1, r3, #5
 80032e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032e4:	0150      	lsls	r0, r2, #5
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4621      	mov	r1, r4
 80032ec:	1a51      	subs	r1, r2, r1
 80032ee:	6139      	str	r1, [r7, #16]
 80032f0:	4629      	mov	r1, r5
 80032f2:	eb63 0301 	sbc.w	r3, r3, r1
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	f04f 0200 	mov.w	r2, #0
 80032fc:	f04f 0300 	mov.w	r3, #0
 8003300:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003304:	4659      	mov	r1, fp
 8003306:	018b      	lsls	r3, r1, #6
 8003308:	4651      	mov	r1, sl
 800330a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800330e:	4651      	mov	r1, sl
 8003310:	018a      	lsls	r2, r1, #6
 8003312:	4651      	mov	r1, sl
 8003314:	ebb2 0801 	subs.w	r8, r2, r1
 8003318:	4659      	mov	r1, fp
 800331a:	eb63 0901 	sbc.w	r9, r3, r1
 800331e:	f04f 0200 	mov.w	r2, #0
 8003322:	f04f 0300 	mov.w	r3, #0
 8003326:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800332a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800332e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003332:	4690      	mov	r8, r2
 8003334:	4699      	mov	r9, r3
 8003336:	4623      	mov	r3, r4
 8003338:	eb18 0303 	adds.w	r3, r8, r3
 800333c:	60bb      	str	r3, [r7, #8]
 800333e:	462b      	mov	r3, r5
 8003340:	eb49 0303 	adc.w	r3, r9, r3
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003352:	4629      	mov	r1, r5
 8003354:	024b      	lsls	r3, r1, #9
 8003356:	4621      	mov	r1, r4
 8003358:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800335c:	4621      	mov	r1, r4
 800335e:	024a      	lsls	r2, r1, #9
 8003360:	4610      	mov	r0, r2
 8003362:	4619      	mov	r1, r3
 8003364:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003366:	2200      	movs	r2, #0
 8003368:	62bb      	str	r3, [r7, #40]	@ 0x28
 800336a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800336c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003370:	f7fd fca2 	bl	8000cb8 <__aeabi_uldivmod>
 8003374:	4602      	mov	r2, r0
 8003376:	460b      	mov	r3, r1
 8003378:	4613      	mov	r3, r2
 800337a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800337c:	e058      	b.n	8003430 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800337e:	4b38      	ldr	r3, [pc, #224]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x200>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	099b      	lsrs	r3, r3, #6
 8003384:	2200      	movs	r2, #0
 8003386:	4618      	mov	r0, r3
 8003388:	4611      	mov	r1, r2
 800338a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800338e:	623b      	str	r3, [r7, #32]
 8003390:	2300      	movs	r3, #0
 8003392:	627b      	str	r3, [r7, #36]	@ 0x24
 8003394:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003398:	4642      	mov	r2, r8
 800339a:	464b      	mov	r3, r9
 800339c:	f04f 0000 	mov.w	r0, #0
 80033a0:	f04f 0100 	mov.w	r1, #0
 80033a4:	0159      	lsls	r1, r3, #5
 80033a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033aa:	0150      	lsls	r0, r2, #5
 80033ac:	4602      	mov	r2, r0
 80033ae:	460b      	mov	r3, r1
 80033b0:	4641      	mov	r1, r8
 80033b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80033b6:	4649      	mov	r1, r9
 80033b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80033bc:	f04f 0200 	mov.w	r2, #0
 80033c0:	f04f 0300 	mov.w	r3, #0
 80033c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80033c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033d0:	ebb2 040a 	subs.w	r4, r2, sl
 80033d4:	eb63 050b 	sbc.w	r5, r3, fp
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	00eb      	lsls	r3, r5, #3
 80033e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033e6:	00e2      	lsls	r2, r4, #3
 80033e8:	4614      	mov	r4, r2
 80033ea:	461d      	mov	r5, r3
 80033ec:	4643      	mov	r3, r8
 80033ee:	18e3      	adds	r3, r4, r3
 80033f0:	603b      	str	r3, [r7, #0]
 80033f2:	464b      	mov	r3, r9
 80033f4:	eb45 0303 	adc.w	r3, r5, r3
 80033f8:	607b      	str	r3, [r7, #4]
 80033fa:	f04f 0200 	mov.w	r2, #0
 80033fe:	f04f 0300 	mov.w	r3, #0
 8003402:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003406:	4629      	mov	r1, r5
 8003408:	028b      	lsls	r3, r1, #10
 800340a:	4621      	mov	r1, r4
 800340c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003410:	4621      	mov	r1, r4
 8003412:	028a      	lsls	r2, r1, #10
 8003414:	4610      	mov	r0, r2
 8003416:	4619      	mov	r1, r3
 8003418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800341a:	2200      	movs	r2, #0
 800341c:	61bb      	str	r3, [r7, #24]
 800341e:	61fa      	str	r2, [r7, #28]
 8003420:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003424:	f7fd fc48 	bl	8000cb8 <__aeabi_uldivmod>
 8003428:	4602      	mov	r2, r0
 800342a:	460b      	mov	r3, r1
 800342c:	4613      	mov	r3, r2
 800342e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003430:	4b0b      	ldr	r3, [pc, #44]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x200>)
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	0c1b      	lsrs	r3, r3, #16
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	3301      	adds	r3, #1
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003440:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003442:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003444:	fbb2 f3f3 	udiv	r3, r2, r3
 8003448:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800344a:	e002      	b.n	8003452 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800344c:	4b05      	ldr	r3, [pc, #20]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x204>)
 800344e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003452:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003454:	4618      	mov	r0, r3
 8003456:	3750      	adds	r7, #80	@ 0x50
 8003458:	46bd      	mov	sp, r7
 800345a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800345e:	bf00      	nop
 8003460:	40023800 	.word	0x40023800
 8003464:	00f42400 	.word	0x00f42400
 8003468:	007a1200 	.word	0x007a1200

0800346c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003470:	4b03      	ldr	r3, [pc, #12]	@ (8003480 <HAL_RCC_GetHCLKFreq+0x14>)
 8003472:	681b      	ldr	r3, [r3, #0]
}
 8003474:	4618      	mov	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20000010 	.word	0x20000010

08003484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003488:	f7ff fff0 	bl	800346c <HAL_RCC_GetHCLKFreq>
 800348c:	4602      	mov	r2, r0
 800348e:	4b05      	ldr	r3, [pc, #20]	@ (80034a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	0a9b      	lsrs	r3, r3, #10
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	4903      	ldr	r1, [pc, #12]	@ (80034a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800349a:	5ccb      	ldrb	r3, [r1, r3]
 800349c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	bd80      	pop	{r7, pc}
 80034a4:	40023800 	.word	0x40023800
 80034a8:	08009234 	.word	0x08009234

080034ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034b0:	f7ff ffdc 	bl	800346c <HAL_RCC_GetHCLKFreq>
 80034b4:	4602      	mov	r2, r0
 80034b6:	4b05      	ldr	r3, [pc, #20]	@ (80034cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	0b5b      	lsrs	r3, r3, #13
 80034bc:	f003 0307 	and.w	r3, r3, #7
 80034c0:	4903      	ldr	r1, [pc, #12]	@ (80034d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034c2:	5ccb      	ldrb	r3, [r1, r3]
 80034c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	40023800 	.word	0x40023800
 80034d0:	08009234 	.word	0x08009234

080034d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d101      	bne.n	80034e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e041      	b.n	800356a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d106      	bne.n	8003500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7fe fe32 	bl	8002164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2202      	movs	r2, #2
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	3304      	adds	r3, #4
 8003510:	4619      	mov	r1, r3
 8003512:	4610      	mov	r0, r2
 8003514:	f000 fc3c 	bl	8003d90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2201      	movs	r2, #1
 8003544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2201      	movs	r2, #1
 8003554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
	...

08003574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2b01      	cmp	r3, #1
 8003586:	d001      	beq.n	800358c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e044      	b.n	8003616 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2202      	movs	r2, #2
 8003590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68da      	ldr	r2, [r3, #12]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f042 0201 	orr.w	r2, r2, #1
 80035a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a1e      	ldr	r2, [pc, #120]	@ (8003624 <HAL_TIM_Base_Start_IT+0xb0>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d018      	beq.n	80035e0 <HAL_TIM_Base_Start_IT+0x6c>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035b6:	d013      	beq.n	80035e0 <HAL_TIM_Base_Start_IT+0x6c>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a1a      	ldr	r2, [pc, #104]	@ (8003628 <HAL_TIM_Base_Start_IT+0xb4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d00e      	beq.n	80035e0 <HAL_TIM_Base_Start_IT+0x6c>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a19      	ldr	r2, [pc, #100]	@ (800362c <HAL_TIM_Base_Start_IT+0xb8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d009      	beq.n	80035e0 <HAL_TIM_Base_Start_IT+0x6c>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a17      	ldr	r2, [pc, #92]	@ (8003630 <HAL_TIM_Base_Start_IT+0xbc>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d004      	beq.n	80035e0 <HAL_TIM_Base_Start_IT+0x6c>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a16      	ldr	r2, [pc, #88]	@ (8003634 <HAL_TIM_Base_Start_IT+0xc0>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d111      	bne.n	8003604 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 0307 	and.w	r3, r3, #7
 80035ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2b06      	cmp	r3, #6
 80035f0:	d010      	beq.n	8003614 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f042 0201 	orr.w	r2, r2, #1
 8003600:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003602:	e007      	b.n	8003614 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 0201 	orr.w	r2, r2, #1
 8003612:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	40010000 	.word	0x40010000
 8003628:	40000400 	.word	0x40000400
 800362c:	40000800 	.word	0x40000800
 8003630:	40000c00 	.word	0x40000c00
 8003634:	40014000 	.word	0x40014000

08003638 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e041      	b.n	80036ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b00      	cmp	r3, #0
 8003654:	d106      	bne.n	8003664 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f839 	bl	80036d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2202      	movs	r2, #2
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3304      	adds	r3, #4
 8003674:	4619      	mov	r1, r3
 8003676:	4610      	mov	r0, r2
 8003678:	f000 fb8a 	bl	8003d90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2201      	movs	r2, #1
 8003690:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2201      	movs	r2, #1
 80036a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3708      	adds	r7, #8
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80036d6:	b480      	push	{r7}
 80036d8:	b083      	sub	sp, #12
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80036de:	bf00      	nop
 80036e0:	370c      	adds	r7, #12
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d109      	bne.n	8003710 <HAL_TIM_PWM_Start+0x24>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	bf14      	ite	ne
 8003708:	2301      	movne	r3, #1
 800370a:	2300      	moveq	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	e022      	b.n	8003756 <HAL_TIM_PWM_Start+0x6a>
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	2b04      	cmp	r3, #4
 8003714:	d109      	bne.n	800372a <HAL_TIM_PWM_Start+0x3e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b01      	cmp	r3, #1
 8003720:	bf14      	ite	ne
 8003722:	2301      	movne	r3, #1
 8003724:	2300      	moveq	r3, #0
 8003726:	b2db      	uxtb	r3, r3
 8003728:	e015      	b.n	8003756 <HAL_TIM_PWM_Start+0x6a>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	2b08      	cmp	r3, #8
 800372e:	d109      	bne.n	8003744 <HAL_TIM_PWM_Start+0x58>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b01      	cmp	r3, #1
 800373a:	bf14      	ite	ne
 800373c:	2301      	movne	r3, #1
 800373e:	2300      	moveq	r3, #0
 8003740:	b2db      	uxtb	r3, r3
 8003742:	e008      	b.n	8003756 <HAL_TIM_PWM_Start+0x6a>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b01      	cmp	r3, #1
 800374e:	bf14      	ite	ne
 8003750:	2301      	movne	r3, #1
 8003752:	2300      	moveq	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e068      	b.n	8003830 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d104      	bne.n	800376e <HAL_TIM_PWM_Start+0x82>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2202      	movs	r2, #2
 8003768:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800376c:	e013      	b.n	8003796 <HAL_TIM_PWM_Start+0xaa>
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	2b04      	cmp	r3, #4
 8003772:	d104      	bne.n	800377e <HAL_TIM_PWM_Start+0x92>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800377c:	e00b      	b.n	8003796 <HAL_TIM_PWM_Start+0xaa>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b08      	cmp	r3, #8
 8003782:	d104      	bne.n	800378e <HAL_TIM_PWM_Start+0xa2>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800378c:	e003      	b.n	8003796 <HAL_TIM_PWM_Start+0xaa>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2202      	movs	r2, #2
 8003792:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2201      	movs	r2, #1
 800379c:	6839      	ldr	r1, [r7, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 fda2 	bl	80042e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a23      	ldr	r2, [pc, #140]	@ (8003838 <HAL_TIM_PWM_Start+0x14c>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d107      	bne.n	80037be <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003838 <HAL_TIM_PWM_Start+0x14c>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d018      	beq.n	80037fa <HAL_TIM_PWM_Start+0x10e>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037d0:	d013      	beq.n	80037fa <HAL_TIM_PWM_Start+0x10e>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a19      	ldr	r2, [pc, #100]	@ (800383c <HAL_TIM_PWM_Start+0x150>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d00e      	beq.n	80037fa <HAL_TIM_PWM_Start+0x10e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a17      	ldr	r2, [pc, #92]	@ (8003840 <HAL_TIM_PWM_Start+0x154>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d009      	beq.n	80037fa <HAL_TIM_PWM_Start+0x10e>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a16      	ldr	r2, [pc, #88]	@ (8003844 <HAL_TIM_PWM_Start+0x158>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d004      	beq.n	80037fa <HAL_TIM_PWM_Start+0x10e>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a14      	ldr	r2, [pc, #80]	@ (8003848 <HAL_TIM_PWM_Start+0x15c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d111      	bne.n	800381e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	2b06      	cmp	r3, #6
 800380a:	d010      	beq.n	800382e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0201 	orr.w	r2, r2, #1
 800381a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800381c:	e007      	b.n	800382e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 0201 	orr.w	r2, r2, #1
 800382c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40010000 	.word	0x40010000
 800383c:	40000400 	.word	0x40000400
 8003840:	40000800 	.word	0x40000800
 8003844:	40000c00 	.word	0x40000c00
 8003848:	40014000 	.word	0x40014000

0800384c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	691b      	ldr	r3, [r3, #16]
 8003862:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	f003 0302 	and.w	r3, r3, #2
 800386a:	2b00      	cmp	r3, #0
 800386c:	d020      	beq.n	80038b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d01b      	beq.n	80038b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f06f 0202 	mvn.w	r2, #2
 8003880:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2201      	movs	r2, #1
 8003886:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	699b      	ldr	r3, [r3, #24]
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f000 fa5b 	bl	8003d52 <HAL_TIM_IC_CaptureCallback>
 800389c:	e005      	b.n	80038aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 fa4d 	bl	8003d3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 fa5e 	bl	8003d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	f003 0304 	and.w	r3, r3, #4
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d020      	beq.n	80038fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f003 0304 	and.w	r3, r3, #4
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d01b      	beq.n	80038fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f06f 0204 	mvn.w	r2, #4
 80038cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2202      	movs	r2, #2
 80038d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 fa35 	bl	8003d52 <HAL_TIM_IC_CaptureCallback>
 80038e8:	e005      	b.n	80038f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 fa27 	bl	8003d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 fa38 	bl	8003d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	f003 0308 	and.w	r3, r3, #8
 8003902:	2b00      	cmp	r3, #0
 8003904:	d020      	beq.n	8003948 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f003 0308 	and.w	r3, r3, #8
 800390c:	2b00      	cmp	r3, #0
 800390e:	d01b      	beq.n	8003948 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f06f 0208 	mvn.w	r2, #8
 8003918:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2204      	movs	r2, #4
 800391e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	69db      	ldr	r3, [r3, #28]
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 fa0f 	bl	8003d52 <HAL_TIM_IC_CaptureCallback>
 8003934:	e005      	b.n	8003942 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fa01 	bl	8003d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 fa12 	bl	8003d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	f003 0310 	and.w	r3, r3, #16
 800394e:	2b00      	cmp	r3, #0
 8003950:	d020      	beq.n	8003994 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	f003 0310 	and.w	r3, r3, #16
 8003958:	2b00      	cmp	r3, #0
 800395a:	d01b      	beq.n	8003994 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f06f 0210 	mvn.w	r2, #16
 8003964:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2208      	movs	r2, #8
 800396a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 f9e9 	bl	8003d52 <HAL_TIM_IC_CaptureCallback>
 8003980:	e005      	b.n	800398e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f9db 	bl	8003d3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f9ec 	bl	8003d66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00c      	beq.n	80039b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d007      	beq.n	80039b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f06f 0201 	mvn.w	r2, #1
 80039b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80039b2:	6878      	ldr	r0, [r7, #4]
 80039b4:	f7fe f960 	bl	8001c78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d00c      	beq.n	80039dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d007      	beq.n	80039dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80039d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 fd24 	bl	8004424 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d00c      	beq.n	8003a00 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d007      	beq.n	8003a00 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f9bd 	bl	8003d7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003a00:	68bb      	ldr	r3, [r7, #8]
 8003a02:	f003 0320 	and.w	r3, r3, #32
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d00c      	beq.n	8003a24 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f003 0320 	and.w	r3, r3, #32
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d007      	beq.n	8003a24 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f06f 0220 	mvn.w	r2, #32
 8003a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a1e:	6878      	ldr	r0, [r7, #4]
 8003a20:	f000 fcf6 	bl	8004410 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a24:	bf00      	nop
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d101      	bne.n	8003a4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003a46:	2302      	movs	r3, #2
 8003a48:	e0ae      	b.n	8003ba8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b0c      	cmp	r3, #12
 8003a56:	f200 809f 	bhi.w	8003b98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a60:	08003a95 	.word	0x08003a95
 8003a64:	08003b99 	.word	0x08003b99
 8003a68:	08003b99 	.word	0x08003b99
 8003a6c:	08003b99 	.word	0x08003b99
 8003a70:	08003ad5 	.word	0x08003ad5
 8003a74:	08003b99 	.word	0x08003b99
 8003a78:	08003b99 	.word	0x08003b99
 8003a7c:	08003b99 	.word	0x08003b99
 8003a80:	08003b17 	.word	0x08003b17
 8003a84:	08003b99 	.word	0x08003b99
 8003a88:	08003b99 	.word	0x08003b99
 8003a8c:	08003b99 	.word	0x08003b99
 8003a90:	08003b57 	.word	0x08003b57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	68b9      	ldr	r1, [r7, #8]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 f9fe 	bl	8003e9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	699a      	ldr	r2, [r3, #24]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0208 	orr.w	r2, r2, #8
 8003aae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	699a      	ldr	r2, [r3, #24]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 0204 	bic.w	r2, r2, #4
 8003abe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6999      	ldr	r1, [r3, #24]
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	691a      	ldr	r2, [r3, #16]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	619a      	str	r2, [r3, #24]
      break;
 8003ad2:	e064      	b.n	8003b9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68b9      	ldr	r1, [r7, #8]
 8003ada:	4618      	mov	r0, r3
 8003adc:	f000 fa44 	bl	8003f68 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699a      	ldr	r2, [r3, #24]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003aee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	699a      	ldr	r2, [r3, #24]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003afe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	6999      	ldr	r1, [r3, #24]
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	021a      	lsls	r2, r3, #8
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	430a      	orrs	r2, r1
 8003b12:	619a      	str	r2, [r3, #24]
      break;
 8003b14:	e043      	b.n	8003b9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f000 fa8f 	bl	8004040 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69da      	ldr	r2, [r3, #28]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f042 0208 	orr.w	r2, r2, #8
 8003b30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	69da      	ldr	r2, [r3, #28]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f022 0204 	bic.w	r2, r2, #4
 8003b40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	69d9      	ldr	r1, [r3, #28]
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	691a      	ldr	r2, [r3, #16]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	430a      	orrs	r2, r1
 8003b52:	61da      	str	r2, [r3, #28]
      break;
 8003b54:	e023      	b.n	8003b9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68b9      	ldr	r1, [r7, #8]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f000 fad9 	bl	8004114 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	69da      	ldr	r2, [r3, #28]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	69da      	ldr	r2, [r3, #28]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	69d9      	ldr	r1, [r3, #28]
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	021a      	lsls	r2, r3, #8
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	61da      	str	r2, [r3, #28]
      break;
 8003b96:	e002      	b.n	8003b9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ba6:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3718      	adds	r7, #24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
 8003bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d101      	bne.n	8003bcc <HAL_TIM_ConfigClockSource+0x1c>
 8003bc8:	2302      	movs	r3, #2
 8003bca:	e0b4      	b.n	8003d36 <HAL_TIM_ConfigClockSource+0x186>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003bea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003bf2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	68ba      	ldr	r2, [r7, #8]
 8003bfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c04:	d03e      	beq.n	8003c84 <HAL_TIM_ConfigClockSource+0xd4>
 8003c06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c0a:	f200 8087 	bhi.w	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c12:	f000 8086 	beq.w	8003d22 <HAL_TIM_ConfigClockSource+0x172>
 8003c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c1a:	d87f      	bhi.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c1c:	2b70      	cmp	r3, #112	@ 0x70
 8003c1e:	d01a      	beq.n	8003c56 <HAL_TIM_ConfigClockSource+0xa6>
 8003c20:	2b70      	cmp	r3, #112	@ 0x70
 8003c22:	d87b      	bhi.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c24:	2b60      	cmp	r3, #96	@ 0x60
 8003c26:	d050      	beq.n	8003cca <HAL_TIM_ConfigClockSource+0x11a>
 8003c28:	2b60      	cmp	r3, #96	@ 0x60
 8003c2a:	d877      	bhi.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c2c:	2b50      	cmp	r3, #80	@ 0x50
 8003c2e:	d03c      	beq.n	8003caa <HAL_TIM_ConfigClockSource+0xfa>
 8003c30:	2b50      	cmp	r3, #80	@ 0x50
 8003c32:	d873      	bhi.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c34:	2b40      	cmp	r3, #64	@ 0x40
 8003c36:	d058      	beq.n	8003cea <HAL_TIM_ConfigClockSource+0x13a>
 8003c38:	2b40      	cmp	r3, #64	@ 0x40
 8003c3a:	d86f      	bhi.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c3c:	2b30      	cmp	r3, #48	@ 0x30
 8003c3e:	d064      	beq.n	8003d0a <HAL_TIM_ConfigClockSource+0x15a>
 8003c40:	2b30      	cmp	r3, #48	@ 0x30
 8003c42:	d86b      	bhi.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c44:	2b20      	cmp	r3, #32
 8003c46:	d060      	beq.n	8003d0a <HAL_TIM_ConfigClockSource+0x15a>
 8003c48:	2b20      	cmp	r3, #32
 8003c4a:	d867      	bhi.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d05c      	beq.n	8003d0a <HAL_TIM_ConfigClockSource+0x15a>
 8003c50:	2b10      	cmp	r3, #16
 8003c52:	d05a      	beq.n	8003d0a <HAL_TIM_ConfigClockSource+0x15a>
 8003c54:	e062      	b.n	8003d1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c66:	f000 fb1f 	bl	80042a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003c78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	609a      	str	r2, [r3, #8]
      break;
 8003c82:	e04f      	b.n	8003d24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c94:	f000 fb08 	bl	80042a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	689a      	ldr	r2, [r3, #8]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ca6:	609a      	str	r2, [r3, #8]
      break;
 8003ca8:	e03c      	b.n	8003d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	f000 fa7c 	bl	80041b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2150      	movs	r1, #80	@ 0x50
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 fad5 	bl	8004272 <TIM_ITRx_SetConfig>
      break;
 8003cc8:	e02c      	b.n	8003d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	f000 fa9b 	bl	8004212 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2160      	movs	r1, #96	@ 0x60
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f000 fac5 	bl	8004272 <TIM_ITRx_SetConfig>
      break;
 8003ce8:	e01c      	b.n	8003d24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cf6:	461a      	mov	r2, r3
 8003cf8:	f000 fa5c 	bl	80041b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2140      	movs	r1, #64	@ 0x40
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 fab5 	bl	8004272 <TIM_ITRx_SetConfig>
      break;
 8003d08:	e00c      	b.n	8003d24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4619      	mov	r1, r3
 8003d14:	4610      	mov	r0, r2
 8003d16:	f000 faac 	bl	8004272 <TIM_ITRx_SetConfig>
      break;
 8003d1a:	e003      	b.n	8003d24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d20:	e000      	b.n	8003d24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003d22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2201      	movs	r2, #1
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b083      	sub	sp, #12
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d46:	bf00      	nop
 8003d48:	370c      	adds	r7, #12
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr

08003d52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d52:	b480      	push	{r7}
 8003d54:	b083      	sub	sp, #12
 8003d56:	af00      	add	r7, sp, #0
 8003d58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d5a:	bf00      	nop
 8003d5c:	370c      	adds	r7, #12
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d66:	b480      	push	{r7}
 8003d68:	b083      	sub	sp, #12
 8003d6a:	af00      	add	r7, sp, #0
 8003d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	b083      	sub	sp, #12
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d82:	bf00      	nop
 8003d84:	370c      	adds	r7, #12
 8003d86:	46bd      	mov	sp, r7
 8003d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8c:	4770      	bx	lr
	...

08003d90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b085      	sub	sp, #20
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a37      	ldr	r2, [pc, #220]	@ (8003e80 <TIM_Base_SetConfig+0xf0>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d00f      	beq.n	8003dc8 <TIM_Base_SetConfig+0x38>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dae:	d00b      	beq.n	8003dc8 <TIM_Base_SetConfig+0x38>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a34      	ldr	r2, [pc, #208]	@ (8003e84 <TIM_Base_SetConfig+0xf4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d007      	beq.n	8003dc8 <TIM_Base_SetConfig+0x38>
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	4a33      	ldr	r2, [pc, #204]	@ (8003e88 <TIM_Base_SetConfig+0xf8>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d003      	beq.n	8003dc8 <TIM_Base_SetConfig+0x38>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a32      	ldr	r2, [pc, #200]	@ (8003e8c <TIM_Base_SetConfig+0xfc>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d108      	bne.n	8003dda <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a28      	ldr	r2, [pc, #160]	@ (8003e80 <TIM_Base_SetConfig+0xf0>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d01b      	beq.n	8003e1a <TIM_Base_SetConfig+0x8a>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003de8:	d017      	beq.n	8003e1a <TIM_Base_SetConfig+0x8a>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a25      	ldr	r2, [pc, #148]	@ (8003e84 <TIM_Base_SetConfig+0xf4>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d013      	beq.n	8003e1a <TIM_Base_SetConfig+0x8a>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a24      	ldr	r2, [pc, #144]	@ (8003e88 <TIM_Base_SetConfig+0xf8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d00f      	beq.n	8003e1a <TIM_Base_SetConfig+0x8a>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a23      	ldr	r2, [pc, #140]	@ (8003e8c <TIM_Base_SetConfig+0xfc>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d00b      	beq.n	8003e1a <TIM_Base_SetConfig+0x8a>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a22      	ldr	r2, [pc, #136]	@ (8003e90 <TIM_Base_SetConfig+0x100>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d007      	beq.n	8003e1a <TIM_Base_SetConfig+0x8a>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a21      	ldr	r2, [pc, #132]	@ (8003e94 <TIM_Base_SetConfig+0x104>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d003      	beq.n	8003e1a <TIM_Base_SetConfig+0x8a>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a20      	ldr	r2, [pc, #128]	@ (8003e98 <TIM_Base_SetConfig+0x108>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d108      	bne.n	8003e2c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a0c      	ldr	r2, [pc, #48]	@ (8003e80 <TIM_Base_SetConfig+0xf0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d103      	bne.n	8003e5a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	691a      	ldr	r2, [r3, #16]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f043 0204 	orr.w	r2, r3, #4
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	68fa      	ldr	r2, [r7, #12]
 8003e70:	601a      	str	r2, [r3, #0]
}
 8003e72:	bf00      	nop
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	40010000 	.word	0x40010000
 8003e84:	40000400 	.word	0x40000400
 8003e88:	40000800 	.word	0x40000800
 8003e8c:	40000c00 	.word	0x40000c00
 8003e90:	40014000 	.word	0x40014000
 8003e94:	40014400 	.word	0x40014400
 8003e98:	40014800 	.word	0x40014800

08003e9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b087      	sub	sp, #28
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
 8003ea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a1b      	ldr	r3, [r3, #32]
 8003eaa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	f023 0201 	bic.w	r2, r3, #1
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003eca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f023 0303 	bic.w	r3, r3, #3
 8003ed2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68fa      	ldr	r2, [r7, #12]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ede:	697b      	ldr	r3, [r7, #20]
 8003ee0:	f023 0302 	bic.w	r3, r3, #2
 8003ee4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	4313      	orrs	r3, r2
 8003eee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8003f64 <TIM_OC1_SetConfig+0xc8>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d10c      	bne.n	8003f12 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	f023 0308 	bic.w	r3, r3, #8
 8003efe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	697a      	ldr	r2, [r7, #20]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	f023 0304 	bic.w	r3, r3, #4
 8003f10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a13      	ldr	r2, [pc, #76]	@ (8003f64 <TIM_OC1_SetConfig+0xc8>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d111      	bne.n	8003f3e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	695b      	ldr	r3, [r3, #20]
 8003f2e:	693a      	ldr	r2, [r7, #16]
 8003f30:	4313      	orrs	r3, r2
 8003f32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	699b      	ldr	r3, [r3, #24]
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685a      	ldr	r2, [r3, #4]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	621a      	str	r2, [r3, #32]
}
 8003f58:	bf00      	nop
 8003f5a:	371c      	adds	r7, #28
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f62:	4770      	bx	lr
 8003f64:	40010000 	.word	0x40010000

08003f68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b087      	sub	sp, #28
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6a1b      	ldr	r3, [r3, #32]
 8003f76:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	f023 0210 	bic.w	r2, r3, #16
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	021b      	lsls	r3, r3, #8
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	f023 0320 	bic.w	r3, r3, #32
 8003fb2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	697a      	ldr	r2, [r7, #20]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a1e      	ldr	r2, [pc, #120]	@ (800403c <TIM_OC2_SetConfig+0xd4>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d10d      	bne.n	8003fe4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	011b      	lsls	r3, r3, #4
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fe2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a15      	ldr	r2, [pc, #84]	@ (800403c <TIM_OC2_SetConfig+0xd4>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d113      	bne.n	8004014 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003ff2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	695b      	ldr	r3, [r3, #20]
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	4313      	orrs	r3, r2
 8004006:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	4313      	orrs	r3, r2
 8004012:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	621a      	str	r2, [r3, #32]
}
 800402e:	bf00      	nop
 8004030:	371c      	adds	r7, #28
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40010000 	.word	0x40010000

08004040 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004040:	b480      	push	{r7}
 8004042:	b087      	sub	sp, #28
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6a1b      	ldr	r3, [r3, #32]
 800404e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	69db      	ldr	r3, [r3, #28]
 8004066:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800406e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f023 0303 	bic.w	r3, r3, #3
 8004076:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	4313      	orrs	r3, r2
 8004080:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004088:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	021b      	lsls	r3, r3, #8
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a1d      	ldr	r2, [pc, #116]	@ (8004110 <TIM_OC3_SetConfig+0xd0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d10d      	bne.n	80040ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800409e:	697b      	ldr	r3, [r7, #20]
 80040a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	021b      	lsls	r3, r3, #8
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a14      	ldr	r2, [pc, #80]	@ (8004110 <TIM_OC3_SetConfig+0xd0>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d113      	bne.n	80040ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80040d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	695b      	ldr	r3, [r3, #20]
 80040d6:	011b      	lsls	r3, r3, #4
 80040d8:	693a      	ldr	r2, [r7, #16]
 80040da:	4313      	orrs	r3, r2
 80040dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	011b      	lsls	r3, r3, #4
 80040e4:	693a      	ldr	r2, [r7, #16]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685a      	ldr	r2, [r3, #4]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	621a      	str	r2, [r3, #32]
}
 8004104:	bf00      	nop
 8004106:	371c      	adds	r7, #28
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr
 8004110:	40010000 	.word	0x40010000

08004114 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004114:	b480      	push	{r7}
 8004116:	b087      	sub	sp, #28
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a1b      	ldr	r3, [r3, #32]
 8004122:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a1b      	ldr	r3, [r3, #32]
 8004128:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004142:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800414a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	021b      	lsls	r3, r3, #8
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	4313      	orrs	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800415e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	031b      	lsls	r3, r3, #12
 8004166:	693a      	ldr	r2, [r7, #16]
 8004168:	4313      	orrs	r3, r2
 800416a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a10      	ldr	r2, [pc, #64]	@ (80041b0 <TIM_OC4_SetConfig+0x9c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d109      	bne.n	8004188 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800417a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	695b      	ldr	r3, [r3, #20]
 8004180:	019b      	lsls	r3, r3, #6
 8004182:	697a      	ldr	r2, [r7, #20]
 8004184:	4313      	orrs	r3, r2
 8004186:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68fa      	ldr	r2, [r7, #12]
 8004192:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	621a      	str	r2, [r3, #32]
}
 80041a2:	bf00      	nop
 80041a4:	371c      	adds	r7, #28
 80041a6:	46bd      	mov	sp, r7
 80041a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40010000 	.word	0x40010000

080041b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b087      	sub	sp, #28
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	60f8      	str	r0, [r7, #12]
 80041bc:	60b9      	str	r1, [r7, #8]
 80041be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	6a1b      	ldr	r3, [r3, #32]
 80041c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	f023 0201 	bic.w	r2, r3, #1
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	699b      	ldr	r3, [r3, #24]
 80041d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	011b      	lsls	r3, r3, #4
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f023 030a 	bic.w	r3, r3, #10
 80041f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	697a      	ldr	r2, [r7, #20]
 8004204:	621a      	str	r2, [r3, #32]
}
 8004206:	bf00      	nop
 8004208:	371c      	adds	r7, #28
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr

08004212 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004212:	b480      	push	{r7}
 8004214:	b087      	sub	sp, #28
 8004216:	af00      	add	r7, sp, #0
 8004218:	60f8      	str	r0, [r7, #12]
 800421a:	60b9      	str	r1, [r7, #8]
 800421c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	f023 0210 	bic.w	r2, r3, #16
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800423c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	031b      	lsls	r3, r3, #12
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800424e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	697a      	ldr	r2, [r7, #20]
 8004256:	4313      	orrs	r3, r2
 8004258:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	621a      	str	r2, [r3, #32]
}
 8004266:	bf00      	nop
 8004268:	371c      	adds	r7, #28
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004272:	b480      	push	{r7}
 8004274:	b085      	sub	sp, #20
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
 800427a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004288:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800428a:	683a      	ldr	r2, [r7, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	4313      	orrs	r3, r2
 8004290:	f043 0307 	orr.w	r3, r3, #7
 8004294:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	609a      	str	r2, [r3, #8]
}
 800429c:	bf00      	nop
 800429e:	3714      	adds	r7, #20
 80042a0:	46bd      	mov	sp, r7
 80042a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a6:	4770      	bx	lr

080042a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
 80042b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	021a      	lsls	r2, r3, #8
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	431a      	orrs	r2, r3
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	609a      	str	r2, [r3, #8]
}
 80042dc:	bf00      	nop
 80042de:	371c      	adds	r7, #28
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b087      	sub	sp, #28
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	60f8      	str	r0, [r7, #12]
 80042f0:	60b9      	str	r1, [r7, #8]
 80042f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	f003 031f 	and.w	r3, r3, #31
 80042fa:	2201      	movs	r2, #1
 80042fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004300:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6a1a      	ldr	r2, [r3, #32]
 8004306:	697b      	ldr	r3, [r7, #20]
 8004308:	43db      	mvns	r3, r3
 800430a:	401a      	ands	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6a1a      	ldr	r2, [r3, #32]
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f003 031f 	and.w	r3, r3, #31
 800431a:	6879      	ldr	r1, [r7, #4]
 800431c:	fa01 f303 	lsl.w	r3, r1, r3
 8004320:	431a      	orrs	r2, r3
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	621a      	str	r2, [r3, #32]
}
 8004326:	bf00      	nop
 8004328:	371c      	adds	r7, #28
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
	...

08004334 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004344:	2b01      	cmp	r3, #1
 8004346:	d101      	bne.n	800434c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004348:	2302      	movs	r3, #2
 800434a:	e050      	b.n	80043ee <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2202      	movs	r2, #2
 8004358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004372:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4313      	orrs	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68fa      	ldr	r2, [r7, #12]
 8004384:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a1c      	ldr	r2, [pc, #112]	@ (80043fc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d018      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004398:	d013      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a18      	ldr	r2, [pc, #96]	@ (8004400 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00e      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a16      	ldr	r2, [pc, #88]	@ (8004404 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d009      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a15      	ldr	r2, [pc, #84]	@ (8004408 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d004      	beq.n	80043c2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a13      	ldr	r2, [pc, #76]	@ (800440c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d10c      	bne.n	80043dc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	68ba      	ldr	r2, [r7, #8]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40010000 	.word	0x40010000
 8004400:	40000400 	.word	0x40000400
 8004404:	40000800 	.word	0x40000800
 8004408:	40000c00 	.word	0x40000c00
 800440c:	40014000 	.word	0x40014000

08004410 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004410:	b480      	push	{r7}
 8004412:	b083      	sub	sp, #12
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b082      	sub	sp, #8
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d101      	bne.n	800444a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e042      	b.n	80044d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004450:	b2db      	uxtb	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7fd fef4 	bl	800224c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2224      	movs	r2, #36	@ 0x24
 8004468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68da      	ldr	r2, [r3, #12]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800447a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fa09 	bl	8004894 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	691a      	ldr	r2, [r3, #16]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004490:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	695a      	ldr	r2, [r3, #20]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68da      	ldr	r2, [r3, #12]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2200      	movs	r2, #0
 80044b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2220      	movs	r2, #32
 80044c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3708      	adds	r7, #8
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b08a      	sub	sp, #40	@ 0x28
 80044dc:	af02      	add	r7, sp, #8
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	603b      	str	r3, [r7, #0]
 80044e4:	4613      	mov	r3, r2
 80044e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b20      	cmp	r3, #32
 80044f6:	d175      	bne.n	80045e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d002      	beq.n	8004504 <HAL_UART_Transmit+0x2c>
 80044fe:	88fb      	ldrh	r3, [r7, #6]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d101      	bne.n	8004508 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e06e      	b.n	80045e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2221      	movs	r2, #33	@ 0x21
 8004512:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004516:	f7fe f88b 	bl	8002630 <HAL_GetTick>
 800451a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	88fa      	ldrh	r2, [r7, #6]
 8004520:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	88fa      	ldrh	r2, [r7, #6]
 8004526:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004530:	d108      	bne.n	8004544 <HAL_UART_Transmit+0x6c>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d104      	bne.n	8004544 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800453a:	2300      	movs	r3, #0
 800453c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	61bb      	str	r3, [r7, #24]
 8004542:	e003      	b.n	800454c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004548:	2300      	movs	r3, #0
 800454a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800454c:	e02e      	b.n	80045ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	2200      	movs	r2, #0
 8004556:	2180      	movs	r1, #128	@ 0x80
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 f8df 	bl	800471c <UART_WaitOnFlagUntilTimeout>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d005      	beq.n	8004570 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2220      	movs	r2, #32
 8004568:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e03a      	b.n	80045e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004570:	69fb      	ldr	r3, [r7, #28]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10b      	bne.n	800458e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	881b      	ldrh	r3, [r3, #0]
 800457a:	461a      	mov	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004584:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	3302      	adds	r3, #2
 800458a:	61bb      	str	r3, [r7, #24]
 800458c:	e007      	b.n	800459e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	781a      	ldrb	r2, [r3, #0]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	3301      	adds	r3, #1
 800459c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	3b01      	subs	r3, #1
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1cb      	bne.n	800454e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	2200      	movs	r2, #0
 80045be:	2140      	movs	r1, #64	@ 0x40
 80045c0:	68f8      	ldr	r0, [r7, #12]
 80045c2:	f000 f8ab 	bl	800471c <UART_WaitOnFlagUntilTimeout>
 80045c6:	4603      	mov	r3, r0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d005      	beq.n	80045d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2220      	movs	r2, #32
 80045d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e006      	b.n	80045e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80045e0:	2300      	movs	r3, #0
 80045e2:	e000      	b.n	80045e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045e4:	2302      	movs	r3, #2
  }
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3720      	adds	r7, #32
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b08a      	sub	sp, #40	@ 0x28
 80045f2:	af02      	add	r7, sp, #8
 80045f4:	60f8      	str	r0, [r7, #12]
 80045f6:	60b9      	str	r1, [r7, #8]
 80045f8:	603b      	str	r3, [r7, #0]
 80045fa:	4613      	mov	r3, r2
 80045fc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80045fe:	2300      	movs	r3, #0
 8004600:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b20      	cmp	r3, #32
 800460c:	f040 8081 	bne.w	8004712 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d002      	beq.n	800461c <HAL_UART_Receive+0x2e>
 8004616:	88fb      	ldrh	r3, [r7, #6]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d101      	bne.n	8004620 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800461c:	2301      	movs	r3, #1
 800461e:	e079      	b.n	8004714 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2200      	movs	r2, #0
 8004624:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2222      	movs	r2, #34	@ 0x22
 800462a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004634:	f7fd fffc 	bl	8002630 <HAL_GetTick>
 8004638:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	88fa      	ldrh	r2, [r7, #6]
 800463e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	88fa      	ldrh	r2, [r7, #6]
 8004644:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800464e:	d108      	bne.n	8004662 <HAL_UART_Receive+0x74>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d104      	bne.n	8004662 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004658:	2300      	movs	r3, #0
 800465a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	61bb      	str	r3, [r7, #24]
 8004660:	e003      	b.n	800466a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004666:	2300      	movs	r3, #0
 8004668:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800466a:	e047      	b.n	80046fc <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	2200      	movs	r2, #0
 8004674:	2120      	movs	r1, #32
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f850 	bl	800471c <UART_WaitOnFlagUntilTimeout>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d005      	beq.n	800468e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2220      	movs	r2, #32
 8004686:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800468a:	2303      	movs	r3, #3
 800468c:	e042      	b.n	8004714 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10c      	bne.n	80046ae <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	b29b      	uxth	r3, r3
 800469c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	3302      	adds	r3, #2
 80046aa:	61bb      	str	r3, [r7, #24]
 80046ac:	e01f      	b.n	80046ee <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046b6:	d007      	beq.n	80046c8 <HAL_UART_Receive+0xda>
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d10a      	bne.n	80046d6 <HAL_UART_Receive+0xe8>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	691b      	ldr	r3, [r3, #16]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d106      	bne.n	80046d6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	b2da      	uxtb	r2, r3
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	701a      	strb	r2, [r3, #0]
 80046d4:	e008      	b.n	80046e8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	b2db      	uxtb	r3, r3
 80046de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046e2:	b2da      	uxtb	r2, r3
 80046e4:	69fb      	ldr	r3, [r7, #28]
 80046e6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	3301      	adds	r3, #1
 80046ec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004700:	b29b      	uxth	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d1b2      	bne.n	800466c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2220      	movs	r2, #32
 800470a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800470e:	2300      	movs	r3, #0
 8004710:	e000      	b.n	8004714 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004712:	2302      	movs	r3, #2
  }
}
 8004714:	4618      	mov	r0, r3
 8004716:	3720      	adds	r7, #32
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b086      	sub	sp, #24
 8004720:	af00      	add	r7, sp, #0
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	603b      	str	r3, [r7, #0]
 8004728:	4613      	mov	r3, r2
 800472a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800472c:	e03b      	b.n	80047a6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800472e:	6a3b      	ldr	r3, [r7, #32]
 8004730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004734:	d037      	beq.n	80047a6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004736:	f7fd ff7b 	bl	8002630 <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	6a3a      	ldr	r2, [r7, #32]
 8004742:	429a      	cmp	r2, r3
 8004744:	d302      	bcc.n	800474c <UART_WaitOnFlagUntilTimeout+0x30>
 8004746:	6a3b      	ldr	r3, [r7, #32]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d101      	bne.n	8004750 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e03a      	b.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f003 0304 	and.w	r3, r3, #4
 800475a:	2b00      	cmp	r3, #0
 800475c:	d023      	beq.n	80047a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	2b80      	cmp	r3, #128	@ 0x80
 8004762:	d020      	beq.n	80047a6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	2b40      	cmp	r3, #64	@ 0x40
 8004768:	d01d      	beq.n	80047a6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0308 	and.w	r3, r3, #8
 8004774:	2b08      	cmp	r3, #8
 8004776:	d116      	bne.n	80047a6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004778:	2300      	movs	r3, #0
 800477a:	617b      	str	r3, [r7, #20]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	617b      	str	r3, [r7, #20]
 800478c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800478e:	68f8      	ldr	r0, [r7, #12]
 8004790:	f000 f81d 	bl	80047ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2208      	movs	r2, #8
 8004798:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e00f      	b.n	80047c6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	4013      	ands	r3, r2
 80047b0:	68ba      	ldr	r2, [r7, #8]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	bf0c      	ite	eq
 80047b6:	2301      	moveq	r3, #1
 80047b8:	2300      	movne	r3, #0
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	461a      	mov	r2, r3
 80047be:	79fb      	ldrb	r3, [r7, #7]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d0b4      	beq.n	800472e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047c4:	2300      	movs	r3, #0
}
 80047c6:	4618      	mov	r0, r3
 80047c8:	3718      	adds	r7, #24
 80047ca:	46bd      	mov	sp, r7
 80047cc:	bd80      	pop	{r7, pc}

080047ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047ce:	b480      	push	{r7}
 80047d0:	b095      	sub	sp, #84	@ 0x54
 80047d2:	af00      	add	r7, sp, #0
 80047d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	330c      	adds	r3, #12
 80047dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047e0:	e853 3f00 	ldrex	r3, [r3]
 80047e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	330c      	adds	r3, #12
 80047f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80047f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047fe:	e841 2300 	strex	r3, r2, [r1]
 8004802:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004804:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004806:	2b00      	cmp	r3, #0
 8004808:	d1e5      	bne.n	80047d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3314      	adds	r3, #20
 8004810:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004812:	6a3b      	ldr	r3, [r7, #32]
 8004814:	e853 3f00 	ldrex	r3, [r3]
 8004818:	61fb      	str	r3, [r7, #28]
   return(result);
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f023 0301 	bic.w	r3, r3, #1
 8004820:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3314      	adds	r3, #20
 8004828:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800482a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800482c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004830:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004832:	e841 2300 	strex	r3, r2, [r1]
 8004836:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1e5      	bne.n	800480a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004842:	2b01      	cmp	r3, #1
 8004844:	d119      	bne.n	800487a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	330c      	adds	r3, #12
 800484c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	e853 3f00 	ldrex	r3, [r3]
 8004854:	60bb      	str	r3, [r7, #8]
   return(result);
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	f023 0310 	bic.w	r3, r3, #16
 800485c:	647b      	str	r3, [r7, #68]	@ 0x44
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	330c      	adds	r3, #12
 8004864:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004866:	61ba      	str	r2, [r7, #24]
 8004868:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800486a:	6979      	ldr	r1, [r7, #20]
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	e841 2300 	strex	r3, r2, [r1]
 8004872:	613b      	str	r3, [r7, #16]
   return(result);
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1e5      	bne.n	8004846 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2220      	movs	r2, #32
 800487e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004888:	bf00      	nop
 800488a:	3754      	adds	r7, #84	@ 0x54
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004894:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004898:	b0c0      	sub	sp, #256	@ 0x100
 800489a:	af00      	add	r7, sp, #0
 800489c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80048ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b0:	68d9      	ldr	r1, [r3, #12]
 80048b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	ea40 0301 	orr.w	r3, r0, r1
 80048bc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	431a      	orrs	r2, r3
 80048cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d0:	695b      	ldr	r3, [r3, #20]
 80048d2:	431a      	orrs	r2, r3
 80048d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d8:	69db      	ldr	r3, [r3, #28]
 80048da:	4313      	orrs	r3, r2
 80048dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80048e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80048ec:	f021 010c 	bic.w	r1, r1, #12
 80048f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80048fa:	430b      	orrs	r3, r1
 80048fc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80048fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800490a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490e:	6999      	ldr	r1, [r3, #24]
 8004910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	ea40 0301 	orr.w	r3, r0, r1
 800491a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800491c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	4b8f      	ldr	r3, [pc, #572]	@ (8004b60 <UART_SetConfig+0x2cc>)
 8004924:	429a      	cmp	r2, r3
 8004926:	d005      	beq.n	8004934 <UART_SetConfig+0xa0>
 8004928:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	4b8d      	ldr	r3, [pc, #564]	@ (8004b64 <UART_SetConfig+0x2d0>)
 8004930:	429a      	cmp	r2, r3
 8004932:	d104      	bne.n	800493e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004934:	f7fe fdba 	bl	80034ac <HAL_RCC_GetPCLK2Freq>
 8004938:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800493c:	e003      	b.n	8004946 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800493e:	f7fe fda1 	bl	8003484 <HAL_RCC_GetPCLK1Freq>
 8004942:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004950:	f040 810c 	bne.w	8004b6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004954:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004958:	2200      	movs	r2, #0
 800495a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800495e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004962:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004966:	4622      	mov	r2, r4
 8004968:	462b      	mov	r3, r5
 800496a:	1891      	adds	r1, r2, r2
 800496c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800496e:	415b      	adcs	r3, r3
 8004970:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004972:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004976:	4621      	mov	r1, r4
 8004978:	eb12 0801 	adds.w	r8, r2, r1
 800497c:	4629      	mov	r1, r5
 800497e:	eb43 0901 	adc.w	r9, r3, r1
 8004982:	f04f 0200 	mov.w	r2, #0
 8004986:	f04f 0300 	mov.w	r3, #0
 800498a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800498e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004992:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004996:	4690      	mov	r8, r2
 8004998:	4699      	mov	r9, r3
 800499a:	4623      	mov	r3, r4
 800499c:	eb18 0303 	adds.w	r3, r8, r3
 80049a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80049a4:	462b      	mov	r3, r5
 80049a6:	eb49 0303 	adc.w	r3, r9, r3
 80049aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80049ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80049ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80049be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80049c2:	460b      	mov	r3, r1
 80049c4:	18db      	adds	r3, r3, r3
 80049c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80049c8:	4613      	mov	r3, r2
 80049ca:	eb42 0303 	adc.w	r3, r2, r3
 80049ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80049d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80049d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80049d8:	f7fc f96e 	bl	8000cb8 <__aeabi_uldivmod>
 80049dc:	4602      	mov	r2, r0
 80049de:	460b      	mov	r3, r1
 80049e0:	4b61      	ldr	r3, [pc, #388]	@ (8004b68 <UART_SetConfig+0x2d4>)
 80049e2:	fba3 2302 	umull	r2, r3, r3, r2
 80049e6:	095b      	lsrs	r3, r3, #5
 80049e8:	011c      	lsls	r4, r3, #4
 80049ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049ee:	2200      	movs	r2, #0
 80049f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80049f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80049f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80049fc:	4642      	mov	r2, r8
 80049fe:	464b      	mov	r3, r9
 8004a00:	1891      	adds	r1, r2, r2
 8004a02:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004a04:	415b      	adcs	r3, r3
 8004a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004a0c:	4641      	mov	r1, r8
 8004a0e:	eb12 0a01 	adds.w	sl, r2, r1
 8004a12:	4649      	mov	r1, r9
 8004a14:	eb43 0b01 	adc.w	fp, r3, r1
 8004a18:	f04f 0200 	mov.w	r2, #0
 8004a1c:	f04f 0300 	mov.w	r3, #0
 8004a20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a2c:	4692      	mov	sl, r2
 8004a2e:	469b      	mov	fp, r3
 8004a30:	4643      	mov	r3, r8
 8004a32:	eb1a 0303 	adds.w	r3, sl, r3
 8004a36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a3a:	464b      	mov	r3, r9
 8004a3c:	eb4b 0303 	adc.w	r3, fp, r3
 8004a40:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a50:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004a54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a58:	460b      	mov	r3, r1
 8004a5a:	18db      	adds	r3, r3, r3
 8004a5c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a5e:	4613      	mov	r3, r2
 8004a60:	eb42 0303 	adc.w	r3, r2, r3
 8004a64:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004a6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004a6e:	f7fc f923 	bl	8000cb8 <__aeabi_uldivmod>
 8004a72:	4602      	mov	r2, r0
 8004a74:	460b      	mov	r3, r1
 8004a76:	4611      	mov	r1, r2
 8004a78:	4b3b      	ldr	r3, [pc, #236]	@ (8004b68 <UART_SetConfig+0x2d4>)
 8004a7a:	fba3 2301 	umull	r2, r3, r3, r1
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	2264      	movs	r2, #100	@ 0x64
 8004a82:	fb02 f303 	mul.w	r3, r2, r3
 8004a86:	1acb      	subs	r3, r1, r3
 8004a88:	00db      	lsls	r3, r3, #3
 8004a8a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004a8e:	4b36      	ldr	r3, [pc, #216]	@ (8004b68 <UART_SetConfig+0x2d4>)
 8004a90:	fba3 2302 	umull	r2, r3, r3, r2
 8004a94:	095b      	lsrs	r3, r3, #5
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004a9c:	441c      	add	r4, r3
 8004a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004aa8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004aac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ab0:	4642      	mov	r2, r8
 8004ab2:	464b      	mov	r3, r9
 8004ab4:	1891      	adds	r1, r2, r2
 8004ab6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004ab8:	415b      	adcs	r3, r3
 8004aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004abc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004ac0:	4641      	mov	r1, r8
 8004ac2:	1851      	adds	r1, r2, r1
 8004ac4:	6339      	str	r1, [r7, #48]	@ 0x30
 8004ac6:	4649      	mov	r1, r9
 8004ac8:	414b      	adcs	r3, r1
 8004aca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004acc:	f04f 0200 	mov.w	r2, #0
 8004ad0:	f04f 0300 	mov.w	r3, #0
 8004ad4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ad8:	4659      	mov	r1, fp
 8004ada:	00cb      	lsls	r3, r1, #3
 8004adc:	4651      	mov	r1, sl
 8004ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ae2:	4651      	mov	r1, sl
 8004ae4:	00ca      	lsls	r2, r1, #3
 8004ae6:	4610      	mov	r0, r2
 8004ae8:	4619      	mov	r1, r3
 8004aea:	4603      	mov	r3, r0
 8004aec:	4642      	mov	r2, r8
 8004aee:	189b      	adds	r3, r3, r2
 8004af0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004af4:	464b      	mov	r3, r9
 8004af6:	460a      	mov	r2, r1
 8004af8:	eb42 0303 	adc.w	r3, r2, r3
 8004afc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004b0c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004b10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004b14:	460b      	mov	r3, r1
 8004b16:	18db      	adds	r3, r3, r3
 8004b18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b1a:	4613      	mov	r3, r2
 8004b1c:	eb42 0303 	adc.w	r3, r2, r3
 8004b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004b2a:	f7fc f8c5 	bl	8000cb8 <__aeabi_uldivmod>
 8004b2e:	4602      	mov	r2, r0
 8004b30:	460b      	mov	r3, r1
 8004b32:	4b0d      	ldr	r3, [pc, #52]	@ (8004b68 <UART_SetConfig+0x2d4>)
 8004b34:	fba3 1302 	umull	r1, r3, r3, r2
 8004b38:	095b      	lsrs	r3, r3, #5
 8004b3a:	2164      	movs	r1, #100	@ 0x64
 8004b3c:	fb01 f303 	mul.w	r3, r1, r3
 8004b40:	1ad3      	subs	r3, r2, r3
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	3332      	adds	r3, #50	@ 0x32
 8004b46:	4a08      	ldr	r2, [pc, #32]	@ (8004b68 <UART_SetConfig+0x2d4>)
 8004b48:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4c:	095b      	lsrs	r3, r3, #5
 8004b4e:	f003 0207 	and.w	r2, r3, #7
 8004b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4422      	add	r2, r4
 8004b5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b5c:	e106      	b.n	8004d6c <UART_SetConfig+0x4d8>
 8004b5e:	bf00      	nop
 8004b60:	40011000 	.word	0x40011000
 8004b64:	40011400 	.word	0x40011400
 8004b68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004b6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b70:	2200      	movs	r2, #0
 8004b72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004b76:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004b7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004b7e:	4642      	mov	r2, r8
 8004b80:	464b      	mov	r3, r9
 8004b82:	1891      	adds	r1, r2, r2
 8004b84:	6239      	str	r1, [r7, #32]
 8004b86:	415b      	adcs	r3, r3
 8004b88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004b8e:	4641      	mov	r1, r8
 8004b90:	1854      	adds	r4, r2, r1
 8004b92:	4649      	mov	r1, r9
 8004b94:	eb43 0501 	adc.w	r5, r3, r1
 8004b98:	f04f 0200 	mov.w	r2, #0
 8004b9c:	f04f 0300 	mov.w	r3, #0
 8004ba0:	00eb      	lsls	r3, r5, #3
 8004ba2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ba6:	00e2      	lsls	r2, r4, #3
 8004ba8:	4614      	mov	r4, r2
 8004baa:	461d      	mov	r5, r3
 8004bac:	4643      	mov	r3, r8
 8004bae:	18e3      	adds	r3, r4, r3
 8004bb0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	eb45 0303 	adc.w	r3, r5, r3
 8004bba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004bca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004bce:	f04f 0200 	mov.w	r2, #0
 8004bd2:	f04f 0300 	mov.w	r3, #0
 8004bd6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004bda:	4629      	mov	r1, r5
 8004bdc:	008b      	lsls	r3, r1, #2
 8004bde:	4621      	mov	r1, r4
 8004be0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004be4:	4621      	mov	r1, r4
 8004be6:	008a      	lsls	r2, r1, #2
 8004be8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004bec:	f7fc f864 	bl	8000cb8 <__aeabi_uldivmod>
 8004bf0:	4602      	mov	r2, r0
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	4b60      	ldr	r3, [pc, #384]	@ (8004d78 <UART_SetConfig+0x4e4>)
 8004bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	011c      	lsls	r4, r3, #4
 8004bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c02:	2200      	movs	r2, #0
 8004c04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c08:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004c0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004c10:	4642      	mov	r2, r8
 8004c12:	464b      	mov	r3, r9
 8004c14:	1891      	adds	r1, r2, r2
 8004c16:	61b9      	str	r1, [r7, #24]
 8004c18:	415b      	adcs	r3, r3
 8004c1a:	61fb      	str	r3, [r7, #28]
 8004c1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c20:	4641      	mov	r1, r8
 8004c22:	1851      	adds	r1, r2, r1
 8004c24:	6139      	str	r1, [r7, #16]
 8004c26:	4649      	mov	r1, r9
 8004c28:	414b      	adcs	r3, r1
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c38:	4659      	mov	r1, fp
 8004c3a:	00cb      	lsls	r3, r1, #3
 8004c3c:	4651      	mov	r1, sl
 8004c3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c42:	4651      	mov	r1, sl
 8004c44:	00ca      	lsls	r2, r1, #3
 8004c46:	4610      	mov	r0, r2
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	4642      	mov	r2, r8
 8004c4e:	189b      	adds	r3, r3, r2
 8004c50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c54:	464b      	mov	r3, r9
 8004c56:	460a      	mov	r2, r1
 8004c58:	eb42 0303 	adc.w	r3, r2, r3
 8004c5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004c6c:	f04f 0200 	mov.w	r2, #0
 8004c70:	f04f 0300 	mov.w	r3, #0
 8004c74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004c78:	4649      	mov	r1, r9
 8004c7a:	008b      	lsls	r3, r1, #2
 8004c7c:	4641      	mov	r1, r8
 8004c7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c82:	4641      	mov	r1, r8
 8004c84:	008a      	lsls	r2, r1, #2
 8004c86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004c8a:	f7fc f815 	bl	8000cb8 <__aeabi_uldivmod>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	460b      	mov	r3, r1
 8004c92:	4611      	mov	r1, r2
 8004c94:	4b38      	ldr	r3, [pc, #224]	@ (8004d78 <UART_SetConfig+0x4e4>)
 8004c96:	fba3 2301 	umull	r2, r3, r3, r1
 8004c9a:	095b      	lsrs	r3, r3, #5
 8004c9c:	2264      	movs	r2, #100	@ 0x64
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	1acb      	subs	r3, r1, r3
 8004ca4:	011b      	lsls	r3, r3, #4
 8004ca6:	3332      	adds	r3, #50	@ 0x32
 8004ca8:	4a33      	ldr	r2, [pc, #204]	@ (8004d78 <UART_SetConfig+0x4e4>)
 8004caa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cae:	095b      	lsrs	r3, r3, #5
 8004cb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cb4:	441c      	add	r4, r3
 8004cb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cba:	2200      	movs	r2, #0
 8004cbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8004cbe:	677a      	str	r2, [r7, #116]	@ 0x74
 8004cc0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004cc4:	4642      	mov	r2, r8
 8004cc6:	464b      	mov	r3, r9
 8004cc8:	1891      	adds	r1, r2, r2
 8004cca:	60b9      	str	r1, [r7, #8]
 8004ccc:	415b      	adcs	r3, r3
 8004cce:	60fb      	str	r3, [r7, #12]
 8004cd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cd4:	4641      	mov	r1, r8
 8004cd6:	1851      	adds	r1, r2, r1
 8004cd8:	6039      	str	r1, [r7, #0]
 8004cda:	4649      	mov	r1, r9
 8004cdc:	414b      	adcs	r3, r1
 8004cde:	607b      	str	r3, [r7, #4]
 8004ce0:	f04f 0200 	mov.w	r2, #0
 8004ce4:	f04f 0300 	mov.w	r3, #0
 8004ce8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004cec:	4659      	mov	r1, fp
 8004cee:	00cb      	lsls	r3, r1, #3
 8004cf0:	4651      	mov	r1, sl
 8004cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cf6:	4651      	mov	r1, sl
 8004cf8:	00ca      	lsls	r2, r1, #3
 8004cfa:	4610      	mov	r0, r2
 8004cfc:	4619      	mov	r1, r3
 8004cfe:	4603      	mov	r3, r0
 8004d00:	4642      	mov	r2, r8
 8004d02:	189b      	adds	r3, r3, r2
 8004d04:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d06:	464b      	mov	r3, r9
 8004d08:	460a      	mov	r2, r1
 8004d0a:	eb42 0303 	adc.w	r3, r2, r3
 8004d0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d1a:	667a      	str	r2, [r7, #100]	@ 0x64
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004d28:	4649      	mov	r1, r9
 8004d2a:	008b      	lsls	r3, r1, #2
 8004d2c:	4641      	mov	r1, r8
 8004d2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d32:	4641      	mov	r1, r8
 8004d34:	008a      	lsls	r2, r1, #2
 8004d36:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d3a:	f7fb ffbd 	bl	8000cb8 <__aeabi_uldivmod>
 8004d3e:	4602      	mov	r2, r0
 8004d40:	460b      	mov	r3, r1
 8004d42:	4b0d      	ldr	r3, [pc, #52]	@ (8004d78 <UART_SetConfig+0x4e4>)
 8004d44:	fba3 1302 	umull	r1, r3, r3, r2
 8004d48:	095b      	lsrs	r3, r3, #5
 8004d4a:	2164      	movs	r1, #100	@ 0x64
 8004d4c:	fb01 f303 	mul.w	r3, r1, r3
 8004d50:	1ad3      	subs	r3, r2, r3
 8004d52:	011b      	lsls	r3, r3, #4
 8004d54:	3332      	adds	r3, #50	@ 0x32
 8004d56:	4a08      	ldr	r2, [pc, #32]	@ (8004d78 <UART_SetConfig+0x4e4>)
 8004d58:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5c:	095b      	lsrs	r3, r3, #5
 8004d5e:	f003 020f 	and.w	r2, r3, #15
 8004d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4422      	add	r2, r4
 8004d6a:	609a      	str	r2, [r3, #8]
}
 8004d6c:	bf00      	nop
 8004d6e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004d72:	46bd      	mov	sp, r7
 8004d74:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d78:	51eb851f 	.word	0x51eb851f

08004d7c <atof>:
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	f000 be03 	b.w	8005988 <strtod>

08004d82 <sulp>:
 8004d82:	b570      	push	{r4, r5, r6, lr}
 8004d84:	4604      	mov	r4, r0
 8004d86:	460d      	mov	r5, r1
 8004d88:	ec45 4b10 	vmov	d0, r4, r5
 8004d8c:	4616      	mov	r6, r2
 8004d8e:	f003 fa53 	bl	8008238 <__ulp>
 8004d92:	ec51 0b10 	vmov	r0, r1, d0
 8004d96:	b17e      	cbz	r6, 8004db8 <sulp+0x36>
 8004d98:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004d9c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	dd09      	ble.n	8004db8 <sulp+0x36>
 8004da4:	051b      	lsls	r3, r3, #20
 8004da6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004daa:	2400      	movs	r4, #0
 8004dac:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004db0:	4622      	mov	r2, r4
 8004db2:	462b      	mov	r3, r5
 8004db4:	f7fb fc38 	bl	8000628 <__aeabi_dmul>
 8004db8:	ec41 0b10 	vmov	d0, r0, r1
 8004dbc:	bd70      	pop	{r4, r5, r6, pc}
	...

08004dc0 <_strtod_l>:
 8004dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dc4:	b09f      	sub	sp, #124	@ 0x7c
 8004dc6:	460c      	mov	r4, r1
 8004dc8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004dca:	2200      	movs	r2, #0
 8004dcc:	921a      	str	r2, [sp, #104]	@ 0x68
 8004dce:	9005      	str	r0, [sp, #20]
 8004dd0:	f04f 0a00 	mov.w	sl, #0
 8004dd4:	f04f 0b00 	mov.w	fp, #0
 8004dd8:	460a      	mov	r2, r1
 8004dda:	9219      	str	r2, [sp, #100]	@ 0x64
 8004ddc:	7811      	ldrb	r1, [r2, #0]
 8004dde:	292b      	cmp	r1, #43	@ 0x2b
 8004de0:	d04a      	beq.n	8004e78 <_strtod_l+0xb8>
 8004de2:	d838      	bhi.n	8004e56 <_strtod_l+0x96>
 8004de4:	290d      	cmp	r1, #13
 8004de6:	d832      	bhi.n	8004e4e <_strtod_l+0x8e>
 8004de8:	2908      	cmp	r1, #8
 8004dea:	d832      	bhi.n	8004e52 <_strtod_l+0x92>
 8004dec:	2900      	cmp	r1, #0
 8004dee:	d03b      	beq.n	8004e68 <_strtod_l+0xa8>
 8004df0:	2200      	movs	r2, #0
 8004df2:	920e      	str	r2, [sp, #56]	@ 0x38
 8004df4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004df6:	782a      	ldrb	r2, [r5, #0]
 8004df8:	2a30      	cmp	r2, #48	@ 0x30
 8004dfa:	f040 80b2 	bne.w	8004f62 <_strtod_l+0x1a2>
 8004dfe:	786a      	ldrb	r2, [r5, #1]
 8004e00:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004e04:	2a58      	cmp	r2, #88	@ 0x58
 8004e06:	d16e      	bne.n	8004ee6 <_strtod_l+0x126>
 8004e08:	9302      	str	r3, [sp, #8]
 8004e0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e0c:	9301      	str	r3, [sp, #4]
 8004e0e:	ab1a      	add	r3, sp, #104	@ 0x68
 8004e10:	9300      	str	r3, [sp, #0]
 8004e12:	4a8f      	ldr	r2, [pc, #572]	@ (8005050 <_strtod_l+0x290>)
 8004e14:	9805      	ldr	r0, [sp, #20]
 8004e16:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004e18:	a919      	add	r1, sp, #100	@ 0x64
 8004e1a:	f002 fb07 	bl	800742c <__gethex>
 8004e1e:	f010 060f 	ands.w	r6, r0, #15
 8004e22:	4604      	mov	r4, r0
 8004e24:	d005      	beq.n	8004e32 <_strtod_l+0x72>
 8004e26:	2e06      	cmp	r6, #6
 8004e28:	d128      	bne.n	8004e7c <_strtod_l+0xbc>
 8004e2a:	3501      	adds	r5, #1
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004e30:	930e      	str	r3, [sp, #56]	@ 0x38
 8004e32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f040 858e 	bne.w	8005956 <_strtod_l+0xb96>
 8004e3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e3c:	b1cb      	cbz	r3, 8004e72 <_strtod_l+0xb2>
 8004e3e:	4652      	mov	r2, sl
 8004e40:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004e44:	ec43 2b10 	vmov	d0, r2, r3
 8004e48:	b01f      	add	sp, #124	@ 0x7c
 8004e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e4e:	2920      	cmp	r1, #32
 8004e50:	d1ce      	bne.n	8004df0 <_strtod_l+0x30>
 8004e52:	3201      	adds	r2, #1
 8004e54:	e7c1      	b.n	8004dda <_strtod_l+0x1a>
 8004e56:	292d      	cmp	r1, #45	@ 0x2d
 8004e58:	d1ca      	bne.n	8004df0 <_strtod_l+0x30>
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	910e      	str	r1, [sp, #56]	@ 0x38
 8004e5e:	1c51      	adds	r1, r2, #1
 8004e60:	9119      	str	r1, [sp, #100]	@ 0x64
 8004e62:	7852      	ldrb	r2, [r2, #1]
 8004e64:	2a00      	cmp	r2, #0
 8004e66:	d1c5      	bne.n	8004df4 <_strtod_l+0x34>
 8004e68:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004e6a:	9419      	str	r4, [sp, #100]	@ 0x64
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f040 8570 	bne.w	8005952 <_strtod_l+0xb92>
 8004e72:	4652      	mov	r2, sl
 8004e74:	465b      	mov	r3, fp
 8004e76:	e7e5      	b.n	8004e44 <_strtod_l+0x84>
 8004e78:	2100      	movs	r1, #0
 8004e7a:	e7ef      	b.n	8004e5c <_strtod_l+0x9c>
 8004e7c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004e7e:	b13a      	cbz	r2, 8004e90 <_strtod_l+0xd0>
 8004e80:	2135      	movs	r1, #53	@ 0x35
 8004e82:	a81c      	add	r0, sp, #112	@ 0x70
 8004e84:	f003 fad2 	bl	800842c <__copybits>
 8004e88:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004e8a:	9805      	ldr	r0, [sp, #20]
 8004e8c:	f002 fea8 	bl	8007be0 <_Bfree>
 8004e90:	3e01      	subs	r6, #1
 8004e92:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004e94:	2e04      	cmp	r6, #4
 8004e96:	d806      	bhi.n	8004ea6 <_strtod_l+0xe6>
 8004e98:	e8df f006 	tbb	[pc, r6]
 8004e9c:	201d0314 	.word	0x201d0314
 8004ea0:	14          	.byte	0x14
 8004ea1:	00          	.byte	0x00
 8004ea2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004ea6:	05e1      	lsls	r1, r4, #23
 8004ea8:	bf48      	it	mi
 8004eaa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004eae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004eb2:	0d1b      	lsrs	r3, r3, #20
 8004eb4:	051b      	lsls	r3, r3, #20
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1bb      	bne.n	8004e32 <_strtod_l+0x72>
 8004eba:	f001 fb67 	bl	800658c <__errno>
 8004ebe:	2322      	movs	r3, #34	@ 0x22
 8004ec0:	6003      	str	r3, [r0, #0]
 8004ec2:	e7b6      	b.n	8004e32 <_strtod_l+0x72>
 8004ec4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004ec8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004ecc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004ed0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004ed4:	e7e7      	b.n	8004ea6 <_strtod_l+0xe6>
 8004ed6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005058 <_strtod_l+0x298>
 8004eda:	e7e4      	b.n	8004ea6 <_strtod_l+0xe6>
 8004edc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004ee0:	f04f 3aff 	mov.w	sl, #4294967295
 8004ee4:	e7df      	b.n	8004ea6 <_strtod_l+0xe6>
 8004ee6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	9219      	str	r2, [sp, #100]	@ 0x64
 8004eec:	785b      	ldrb	r3, [r3, #1]
 8004eee:	2b30      	cmp	r3, #48	@ 0x30
 8004ef0:	d0f9      	beq.n	8004ee6 <_strtod_l+0x126>
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d09d      	beq.n	8004e32 <_strtod_l+0x72>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	2700      	movs	r7, #0
 8004efa:	9308      	str	r3, [sp, #32]
 8004efc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004efe:	930c      	str	r3, [sp, #48]	@ 0x30
 8004f00:	970b      	str	r7, [sp, #44]	@ 0x2c
 8004f02:	46b9      	mov	r9, r7
 8004f04:	220a      	movs	r2, #10
 8004f06:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004f08:	7805      	ldrb	r5, [r0, #0]
 8004f0a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004f0e:	b2d9      	uxtb	r1, r3
 8004f10:	2909      	cmp	r1, #9
 8004f12:	d928      	bls.n	8004f66 <_strtod_l+0x1a6>
 8004f14:	494f      	ldr	r1, [pc, #316]	@ (8005054 <_strtod_l+0x294>)
 8004f16:	2201      	movs	r2, #1
 8004f18:	f001 fadb 	bl	80064d2 <strncmp>
 8004f1c:	2800      	cmp	r0, #0
 8004f1e:	d032      	beq.n	8004f86 <_strtod_l+0x1c6>
 8004f20:	2000      	movs	r0, #0
 8004f22:	462a      	mov	r2, r5
 8004f24:	900a      	str	r0, [sp, #40]	@ 0x28
 8004f26:	464d      	mov	r5, r9
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2a65      	cmp	r2, #101	@ 0x65
 8004f2c:	d001      	beq.n	8004f32 <_strtod_l+0x172>
 8004f2e:	2a45      	cmp	r2, #69	@ 0x45
 8004f30:	d114      	bne.n	8004f5c <_strtod_l+0x19c>
 8004f32:	b91d      	cbnz	r5, 8004f3c <_strtod_l+0x17c>
 8004f34:	9a08      	ldr	r2, [sp, #32]
 8004f36:	4302      	orrs	r2, r0
 8004f38:	d096      	beq.n	8004e68 <_strtod_l+0xa8>
 8004f3a:	2500      	movs	r5, #0
 8004f3c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004f3e:	1c62      	adds	r2, r4, #1
 8004f40:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f42:	7862      	ldrb	r2, [r4, #1]
 8004f44:	2a2b      	cmp	r2, #43	@ 0x2b
 8004f46:	d07a      	beq.n	800503e <_strtod_l+0x27e>
 8004f48:	2a2d      	cmp	r2, #45	@ 0x2d
 8004f4a:	d07e      	beq.n	800504a <_strtod_l+0x28a>
 8004f4c:	f04f 0c00 	mov.w	ip, #0
 8004f50:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004f54:	2909      	cmp	r1, #9
 8004f56:	f240 8085 	bls.w	8005064 <_strtod_l+0x2a4>
 8004f5a:	9419      	str	r4, [sp, #100]	@ 0x64
 8004f5c:	f04f 0800 	mov.w	r8, #0
 8004f60:	e0a5      	b.n	80050ae <_strtod_l+0x2ee>
 8004f62:	2300      	movs	r3, #0
 8004f64:	e7c8      	b.n	8004ef8 <_strtod_l+0x138>
 8004f66:	f1b9 0f08 	cmp.w	r9, #8
 8004f6a:	bfd8      	it	le
 8004f6c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8004f6e:	f100 0001 	add.w	r0, r0, #1
 8004f72:	bfda      	itte	le
 8004f74:	fb02 3301 	mlale	r3, r2, r1, r3
 8004f78:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8004f7a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8004f7e:	f109 0901 	add.w	r9, r9, #1
 8004f82:	9019      	str	r0, [sp, #100]	@ 0x64
 8004f84:	e7bf      	b.n	8004f06 <_strtod_l+0x146>
 8004f86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f88:	1c5a      	adds	r2, r3, #1
 8004f8a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f8c:	785a      	ldrb	r2, [r3, #1]
 8004f8e:	f1b9 0f00 	cmp.w	r9, #0
 8004f92:	d03b      	beq.n	800500c <_strtod_l+0x24c>
 8004f94:	900a      	str	r0, [sp, #40]	@ 0x28
 8004f96:	464d      	mov	r5, r9
 8004f98:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004f9c:	2b09      	cmp	r3, #9
 8004f9e:	d912      	bls.n	8004fc6 <_strtod_l+0x206>
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e7c2      	b.n	8004f2a <_strtod_l+0x16a>
 8004fa4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	9219      	str	r2, [sp, #100]	@ 0x64
 8004faa:	785a      	ldrb	r2, [r3, #1]
 8004fac:	3001      	adds	r0, #1
 8004fae:	2a30      	cmp	r2, #48	@ 0x30
 8004fb0:	d0f8      	beq.n	8004fa4 <_strtod_l+0x1e4>
 8004fb2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004fb6:	2b08      	cmp	r3, #8
 8004fb8:	f200 84d2 	bhi.w	8005960 <_strtod_l+0xba0>
 8004fbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004fbe:	900a      	str	r0, [sp, #40]	@ 0x28
 8004fc0:	2000      	movs	r0, #0
 8004fc2:	930c      	str	r3, [sp, #48]	@ 0x30
 8004fc4:	4605      	mov	r5, r0
 8004fc6:	3a30      	subs	r2, #48	@ 0x30
 8004fc8:	f100 0301 	add.w	r3, r0, #1
 8004fcc:	d018      	beq.n	8005000 <_strtod_l+0x240>
 8004fce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004fd0:	4419      	add	r1, r3
 8004fd2:	910a      	str	r1, [sp, #40]	@ 0x28
 8004fd4:	462e      	mov	r6, r5
 8004fd6:	f04f 0e0a 	mov.w	lr, #10
 8004fda:	1c71      	adds	r1, r6, #1
 8004fdc:	eba1 0c05 	sub.w	ip, r1, r5
 8004fe0:	4563      	cmp	r3, ip
 8004fe2:	dc15      	bgt.n	8005010 <_strtod_l+0x250>
 8004fe4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8004fe8:	182b      	adds	r3, r5, r0
 8004fea:	2b08      	cmp	r3, #8
 8004fec:	f105 0501 	add.w	r5, r5, #1
 8004ff0:	4405      	add	r5, r0
 8004ff2:	dc1a      	bgt.n	800502a <_strtod_l+0x26a>
 8004ff4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ff6:	230a      	movs	r3, #10
 8004ff8:	fb03 2301 	mla	r3, r3, r1, r2
 8004ffc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ffe:	2300      	movs	r3, #0
 8005000:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005002:	1c51      	adds	r1, r2, #1
 8005004:	9119      	str	r1, [sp, #100]	@ 0x64
 8005006:	7852      	ldrb	r2, [r2, #1]
 8005008:	4618      	mov	r0, r3
 800500a:	e7c5      	b.n	8004f98 <_strtod_l+0x1d8>
 800500c:	4648      	mov	r0, r9
 800500e:	e7ce      	b.n	8004fae <_strtod_l+0x1ee>
 8005010:	2e08      	cmp	r6, #8
 8005012:	dc05      	bgt.n	8005020 <_strtod_l+0x260>
 8005014:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005016:	fb0e f606 	mul.w	r6, lr, r6
 800501a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800501c:	460e      	mov	r6, r1
 800501e:	e7dc      	b.n	8004fda <_strtod_l+0x21a>
 8005020:	2910      	cmp	r1, #16
 8005022:	bfd8      	it	le
 8005024:	fb0e f707 	mulle.w	r7, lr, r7
 8005028:	e7f8      	b.n	800501c <_strtod_l+0x25c>
 800502a:	2b0f      	cmp	r3, #15
 800502c:	bfdc      	itt	le
 800502e:	230a      	movle	r3, #10
 8005030:	fb03 2707 	mlale	r7, r3, r7, r2
 8005034:	e7e3      	b.n	8004ffe <_strtod_l+0x23e>
 8005036:	2300      	movs	r3, #0
 8005038:	930a      	str	r3, [sp, #40]	@ 0x28
 800503a:	2301      	movs	r3, #1
 800503c:	e77a      	b.n	8004f34 <_strtod_l+0x174>
 800503e:	f04f 0c00 	mov.w	ip, #0
 8005042:	1ca2      	adds	r2, r4, #2
 8005044:	9219      	str	r2, [sp, #100]	@ 0x64
 8005046:	78a2      	ldrb	r2, [r4, #2]
 8005048:	e782      	b.n	8004f50 <_strtod_l+0x190>
 800504a:	f04f 0c01 	mov.w	ip, #1
 800504e:	e7f8      	b.n	8005042 <_strtod_l+0x282>
 8005050:	08009424 	.word	0x08009424
 8005054:	0800923c 	.word	0x0800923c
 8005058:	7ff00000 	.word	0x7ff00000
 800505c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800505e:	1c51      	adds	r1, r2, #1
 8005060:	9119      	str	r1, [sp, #100]	@ 0x64
 8005062:	7852      	ldrb	r2, [r2, #1]
 8005064:	2a30      	cmp	r2, #48	@ 0x30
 8005066:	d0f9      	beq.n	800505c <_strtod_l+0x29c>
 8005068:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800506c:	2908      	cmp	r1, #8
 800506e:	f63f af75 	bhi.w	8004f5c <_strtod_l+0x19c>
 8005072:	3a30      	subs	r2, #48	@ 0x30
 8005074:	9209      	str	r2, [sp, #36]	@ 0x24
 8005076:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005078:	920f      	str	r2, [sp, #60]	@ 0x3c
 800507a:	f04f 080a 	mov.w	r8, #10
 800507e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005080:	1c56      	adds	r6, r2, #1
 8005082:	9619      	str	r6, [sp, #100]	@ 0x64
 8005084:	7852      	ldrb	r2, [r2, #1]
 8005086:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800508a:	f1be 0f09 	cmp.w	lr, #9
 800508e:	d939      	bls.n	8005104 <_strtod_l+0x344>
 8005090:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005092:	1a76      	subs	r6, r6, r1
 8005094:	2e08      	cmp	r6, #8
 8005096:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800509a:	dc03      	bgt.n	80050a4 <_strtod_l+0x2e4>
 800509c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800509e:	4588      	cmp	r8, r1
 80050a0:	bfa8      	it	ge
 80050a2:	4688      	movge	r8, r1
 80050a4:	f1bc 0f00 	cmp.w	ip, #0
 80050a8:	d001      	beq.n	80050ae <_strtod_l+0x2ee>
 80050aa:	f1c8 0800 	rsb	r8, r8, #0
 80050ae:	2d00      	cmp	r5, #0
 80050b0:	d14e      	bne.n	8005150 <_strtod_l+0x390>
 80050b2:	9908      	ldr	r1, [sp, #32]
 80050b4:	4308      	orrs	r0, r1
 80050b6:	f47f aebc 	bne.w	8004e32 <_strtod_l+0x72>
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f47f aed4 	bne.w	8004e68 <_strtod_l+0xa8>
 80050c0:	2a69      	cmp	r2, #105	@ 0x69
 80050c2:	d028      	beq.n	8005116 <_strtod_l+0x356>
 80050c4:	dc25      	bgt.n	8005112 <_strtod_l+0x352>
 80050c6:	2a49      	cmp	r2, #73	@ 0x49
 80050c8:	d025      	beq.n	8005116 <_strtod_l+0x356>
 80050ca:	2a4e      	cmp	r2, #78	@ 0x4e
 80050cc:	f47f aecc 	bne.w	8004e68 <_strtod_l+0xa8>
 80050d0:	499a      	ldr	r1, [pc, #616]	@ (800533c <_strtod_l+0x57c>)
 80050d2:	a819      	add	r0, sp, #100	@ 0x64
 80050d4:	f002 fbcc 	bl	8007870 <__match>
 80050d8:	2800      	cmp	r0, #0
 80050da:	f43f aec5 	beq.w	8004e68 <_strtod_l+0xa8>
 80050de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	2b28      	cmp	r3, #40	@ 0x28
 80050e4:	d12e      	bne.n	8005144 <_strtod_l+0x384>
 80050e6:	4996      	ldr	r1, [pc, #600]	@ (8005340 <_strtod_l+0x580>)
 80050e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80050ea:	a819      	add	r0, sp, #100	@ 0x64
 80050ec:	f002 fbd4 	bl	8007898 <__hexnan>
 80050f0:	2805      	cmp	r0, #5
 80050f2:	d127      	bne.n	8005144 <_strtod_l+0x384>
 80050f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80050f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80050fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80050fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005102:	e696      	b.n	8004e32 <_strtod_l+0x72>
 8005104:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005106:	fb08 2101 	mla	r1, r8, r1, r2
 800510a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800510e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005110:	e7b5      	b.n	800507e <_strtod_l+0x2be>
 8005112:	2a6e      	cmp	r2, #110	@ 0x6e
 8005114:	e7da      	b.n	80050cc <_strtod_l+0x30c>
 8005116:	498b      	ldr	r1, [pc, #556]	@ (8005344 <_strtod_l+0x584>)
 8005118:	a819      	add	r0, sp, #100	@ 0x64
 800511a:	f002 fba9 	bl	8007870 <__match>
 800511e:	2800      	cmp	r0, #0
 8005120:	f43f aea2 	beq.w	8004e68 <_strtod_l+0xa8>
 8005124:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005126:	4988      	ldr	r1, [pc, #544]	@ (8005348 <_strtod_l+0x588>)
 8005128:	3b01      	subs	r3, #1
 800512a:	a819      	add	r0, sp, #100	@ 0x64
 800512c:	9319      	str	r3, [sp, #100]	@ 0x64
 800512e:	f002 fb9f 	bl	8007870 <__match>
 8005132:	b910      	cbnz	r0, 800513a <_strtod_l+0x37a>
 8005134:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005136:	3301      	adds	r3, #1
 8005138:	9319      	str	r3, [sp, #100]	@ 0x64
 800513a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8005358 <_strtod_l+0x598>
 800513e:	f04f 0a00 	mov.w	sl, #0
 8005142:	e676      	b.n	8004e32 <_strtod_l+0x72>
 8005144:	4881      	ldr	r0, [pc, #516]	@ (800534c <_strtod_l+0x58c>)
 8005146:	f001 fa5f 	bl	8006608 <nan>
 800514a:	ec5b ab10 	vmov	sl, fp, d0
 800514e:	e670      	b.n	8004e32 <_strtod_l+0x72>
 8005150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005152:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005154:	eba8 0303 	sub.w	r3, r8, r3
 8005158:	f1b9 0f00 	cmp.w	r9, #0
 800515c:	bf08      	it	eq
 800515e:	46a9      	moveq	r9, r5
 8005160:	2d10      	cmp	r5, #16
 8005162:	9309      	str	r3, [sp, #36]	@ 0x24
 8005164:	462c      	mov	r4, r5
 8005166:	bfa8      	it	ge
 8005168:	2410      	movge	r4, #16
 800516a:	f7fb f9e3 	bl	8000534 <__aeabi_ui2d>
 800516e:	2d09      	cmp	r5, #9
 8005170:	4682      	mov	sl, r0
 8005172:	468b      	mov	fp, r1
 8005174:	dc13      	bgt.n	800519e <_strtod_l+0x3de>
 8005176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005178:	2b00      	cmp	r3, #0
 800517a:	f43f ae5a 	beq.w	8004e32 <_strtod_l+0x72>
 800517e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005180:	dd78      	ble.n	8005274 <_strtod_l+0x4b4>
 8005182:	2b16      	cmp	r3, #22
 8005184:	dc5f      	bgt.n	8005246 <_strtod_l+0x486>
 8005186:	4972      	ldr	r1, [pc, #456]	@ (8005350 <_strtod_l+0x590>)
 8005188:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800518c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005190:	4652      	mov	r2, sl
 8005192:	465b      	mov	r3, fp
 8005194:	f7fb fa48 	bl	8000628 <__aeabi_dmul>
 8005198:	4682      	mov	sl, r0
 800519a:	468b      	mov	fp, r1
 800519c:	e649      	b.n	8004e32 <_strtod_l+0x72>
 800519e:	4b6c      	ldr	r3, [pc, #432]	@ (8005350 <_strtod_l+0x590>)
 80051a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80051a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80051a8:	f7fb fa3e 	bl	8000628 <__aeabi_dmul>
 80051ac:	4682      	mov	sl, r0
 80051ae:	4638      	mov	r0, r7
 80051b0:	468b      	mov	fp, r1
 80051b2:	f7fb f9bf 	bl	8000534 <__aeabi_ui2d>
 80051b6:	4602      	mov	r2, r0
 80051b8:	460b      	mov	r3, r1
 80051ba:	4650      	mov	r0, sl
 80051bc:	4659      	mov	r1, fp
 80051be:	f7fb f87d 	bl	80002bc <__adddf3>
 80051c2:	2d0f      	cmp	r5, #15
 80051c4:	4682      	mov	sl, r0
 80051c6:	468b      	mov	fp, r1
 80051c8:	ddd5      	ble.n	8005176 <_strtod_l+0x3b6>
 80051ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051cc:	1b2c      	subs	r4, r5, r4
 80051ce:	441c      	add	r4, r3
 80051d0:	2c00      	cmp	r4, #0
 80051d2:	f340 8093 	ble.w	80052fc <_strtod_l+0x53c>
 80051d6:	f014 030f 	ands.w	r3, r4, #15
 80051da:	d00a      	beq.n	80051f2 <_strtod_l+0x432>
 80051dc:	495c      	ldr	r1, [pc, #368]	@ (8005350 <_strtod_l+0x590>)
 80051de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80051e2:	4652      	mov	r2, sl
 80051e4:	465b      	mov	r3, fp
 80051e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051ea:	f7fb fa1d 	bl	8000628 <__aeabi_dmul>
 80051ee:	4682      	mov	sl, r0
 80051f0:	468b      	mov	fp, r1
 80051f2:	f034 040f 	bics.w	r4, r4, #15
 80051f6:	d073      	beq.n	80052e0 <_strtod_l+0x520>
 80051f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80051fc:	dd49      	ble.n	8005292 <_strtod_l+0x4d2>
 80051fe:	2400      	movs	r4, #0
 8005200:	46a0      	mov	r8, r4
 8005202:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005204:	46a1      	mov	r9, r4
 8005206:	9a05      	ldr	r2, [sp, #20]
 8005208:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8005358 <_strtod_l+0x598>
 800520c:	2322      	movs	r3, #34	@ 0x22
 800520e:	6013      	str	r3, [r2, #0]
 8005210:	f04f 0a00 	mov.w	sl, #0
 8005214:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005216:	2b00      	cmp	r3, #0
 8005218:	f43f ae0b 	beq.w	8004e32 <_strtod_l+0x72>
 800521c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800521e:	9805      	ldr	r0, [sp, #20]
 8005220:	f002 fcde 	bl	8007be0 <_Bfree>
 8005224:	9805      	ldr	r0, [sp, #20]
 8005226:	4649      	mov	r1, r9
 8005228:	f002 fcda 	bl	8007be0 <_Bfree>
 800522c:	9805      	ldr	r0, [sp, #20]
 800522e:	4641      	mov	r1, r8
 8005230:	f002 fcd6 	bl	8007be0 <_Bfree>
 8005234:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005236:	9805      	ldr	r0, [sp, #20]
 8005238:	f002 fcd2 	bl	8007be0 <_Bfree>
 800523c:	9805      	ldr	r0, [sp, #20]
 800523e:	4621      	mov	r1, r4
 8005240:	f002 fcce 	bl	8007be0 <_Bfree>
 8005244:	e5f5      	b.n	8004e32 <_strtod_l+0x72>
 8005246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005248:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800524c:	4293      	cmp	r3, r2
 800524e:	dbbc      	blt.n	80051ca <_strtod_l+0x40a>
 8005250:	4c3f      	ldr	r4, [pc, #252]	@ (8005350 <_strtod_l+0x590>)
 8005252:	f1c5 050f 	rsb	r5, r5, #15
 8005256:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800525a:	4652      	mov	r2, sl
 800525c:	465b      	mov	r3, fp
 800525e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005262:	f7fb f9e1 	bl	8000628 <__aeabi_dmul>
 8005266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005268:	1b5d      	subs	r5, r3, r5
 800526a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800526e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005272:	e78f      	b.n	8005194 <_strtod_l+0x3d4>
 8005274:	3316      	adds	r3, #22
 8005276:	dba8      	blt.n	80051ca <_strtod_l+0x40a>
 8005278:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800527a:	eba3 0808 	sub.w	r8, r3, r8
 800527e:	4b34      	ldr	r3, [pc, #208]	@ (8005350 <_strtod_l+0x590>)
 8005280:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005284:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005288:	4650      	mov	r0, sl
 800528a:	4659      	mov	r1, fp
 800528c:	f7fb faf6 	bl	800087c <__aeabi_ddiv>
 8005290:	e782      	b.n	8005198 <_strtod_l+0x3d8>
 8005292:	2300      	movs	r3, #0
 8005294:	4f2f      	ldr	r7, [pc, #188]	@ (8005354 <_strtod_l+0x594>)
 8005296:	1124      	asrs	r4, r4, #4
 8005298:	4650      	mov	r0, sl
 800529a:	4659      	mov	r1, fp
 800529c:	461e      	mov	r6, r3
 800529e:	2c01      	cmp	r4, #1
 80052a0:	dc21      	bgt.n	80052e6 <_strtod_l+0x526>
 80052a2:	b10b      	cbz	r3, 80052a8 <_strtod_l+0x4e8>
 80052a4:	4682      	mov	sl, r0
 80052a6:	468b      	mov	fp, r1
 80052a8:	492a      	ldr	r1, [pc, #168]	@ (8005354 <_strtod_l+0x594>)
 80052aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80052ae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80052b2:	4652      	mov	r2, sl
 80052b4:	465b      	mov	r3, fp
 80052b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052ba:	f7fb f9b5 	bl	8000628 <__aeabi_dmul>
 80052be:	4b26      	ldr	r3, [pc, #152]	@ (8005358 <_strtod_l+0x598>)
 80052c0:	460a      	mov	r2, r1
 80052c2:	400b      	ands	r3, r1
 80052c4:	4925      	ldr	r1, [pc, #148]	@ (800535c <_strtod_l+0x59c>)
 80052c6:	428b      	cmp	r3, r1
 80052c8:	4682      	mov	sl, r0
 80052ca:	d898      	bhi.n	80051fe <_strtod_l+0x43e>
 80052cc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80052d0:	428b      	cmp	r3, r1
 80052d2:	bf86      	itte	hi
 80052d4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8005360 <_strtod_l+0x5a0>
 80052d8:	f04f 3aff 	movhi.w	sl, #4294967295
 80052dc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80052e0:	2300      	movs	r3, #0
 80052e2:	9308      	str	r3, [sp, #32]
 80052e4:	e076      	b.n	80053d4 <_strtod_l+0x614>
 80052e6:	07e2      	lsls	r2, r4, #31
 80052e8:	d504      	bpl.n	80052f4 <_strtod_l+0x534>
 80052ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052ee:	f7fb f99b 	bl	8000628 <__aeabi_dmul>
 80052f2:	2301      	movs	r3, #1
 80052f4:	3601      	adds	r6, #1
 80052f6:	1064      	asrs	r4, r4, #1
 80052f8:	3708      	adds	r7, #8
 80052fa:	e7d0      	b.n	800529e <_strtod_l+0x4de>
 80052fc:	d0f0      	beq.n	80052e0 <_strtod_l+0x520>
 80052fe:	4264      	negs	r4, r4
 8005300:	f014 020f 	ands.w	r2, r4, #15
 8005304:	d00a      	beq.n	800531c <_strtod_l+0x55c>
 8005306:	4b12      	ldr	r3, [pc, #72]	@ (8005350 <_strtod_l+0x590>)
 8005308:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800530c:	4650      	mov	r0, sl
 800530e:	4659      	mov	r1, fp
 8005310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005314:	f7fb fab2 	bl	800087c <__aeabi_ddiv>
 8005318:	4682      	mov	sl, r0
 800531a:	468b      	mov	fp, r1
 800531c:	1124      	asrs	r4, r4, #4
 800531e:	d0df      	beq.n	80052e0 <_strtod_l+0x520>
 8005320:	2c1f      	cmp	r4, #31
 8005322:	dd1f      	ble.n	8005364 <_strtod_l+0x5a4>
 8005324:	2400      	movs	r4, #0
 8005326:	46a0      	mov	r8, r4
 8005328:	940b      	str	r4, [sp, #44]	@ 0x2c
 800532a:	46a1      	mov	r9, r4
 800532c:	9a05      	ldr	r2, [sp, #20]
 800532e:	2322      	movs	r3, #34	@ 0x22
 8005330:	f04f 0a00 	mov.w	sl, #0
 8005334:	f04f 0b00 	mov.w	fp, #0
 8005338:	6013      	str	r3, [r2, #0]
 800533a:	e76b      	b.n	8005214 <_strtod_l+0x454>
 800533c:	0800924b 	.word	0x0800924b
 8005340:	08009410 	.word	0x08009410
 8005344:	08009243 	.word	0x08009243
 8005348:	0800927d 	.word	0x0800927d
 800534c:	0800940c 	.word	0x0800940c
 8005350:	08009498 	.word	0x08009498
 8005354:	08009470 	.word	0x08009470
 8005358:	7ff00000 	.word	0x7ff00000
 800535c:	7ca00000 	.word	0x7ca00000
 8005360:	7fefffff 	.word	0x7fefffff
 8005364:	f014 0310 	ands.w	r3, r4, #16
 8005368:	bf18      	it	ne
 800536a:	236a      	movne	r3, #106	@ 0x6a
 800536c:	4ea9      	ldr	r6, [pc, #676]	@ (8005614 <_strtod_l+0x854>)
 800536e:	9308      	str	r3, [sp, #32]
 8005370:	4650      	mov	r0, sl
 8005372:	4659      	mov	r1, fp
 8005374:	2300      	movs	r3, #0
 8005376:	07e7      	lsls	r7, r4, #31
 8005378:	d504      	bpl.n	8005384 <_strtod_l+0x5c4>
 800537a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800537e:	f7fb f953 	bl	8000628 <__aeabi_dmul>
 8005382:	2301      	movs	r3, #1
 8005384:	1064      	asrs	r4, r4, #1
 8005386:	f106 0608 	add.w	r6, r6, #8
 800538a:	d1f4      	bne.n	8005376 <_strtod_l+0x5b6>
 800538c:	b10b      	cbz	r3, 8005392 <_strtod_l+0x5d2>
 800538e:	4682      	mov	sl, r0
 8005390:	468b      	mov	fp, r1
 8005392:	9b08      	ldr	r3, [sp, #32]
 8005394:	b1b3      	cbz	r3, 80053c4 <_strtod_l+0x604>
 8005396:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800539a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800539e:	2b00      	cmp	r3, #0
 80053a0:	4659      	mov	r1, fp
 80053a2:	dd0f      	ble.n	80053c4 <_strtod_l+0x604>
 80053a4:	2b1f      	cmp	r3, #31
 80053a6:	dd56      	ble.n	8005456 <_strtod_l+0x696>
 80053a8:	2b34      	cmp	r3, #52	@ 0x34
 80053aa:	bfde      	ittt	le
 80053ac:	f04f 33ff 	movle.w	r3, #4294967295
 80053b0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80053b4:	4093      	lslle	r3, r2
 80053b6:	f04f 0a00 	mov.w	sl, #0
 80053ba:	bfcc      	ite	gt
 80053bc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80053c0:	ea03 0b01 	andle.w	fp, r3, r1
 80053c4:	2200      	movs	r2, #0
 80053c6:	2300      	movs	r3, #0
 80053c8:	4650      	mov	r0, sl
 80053ca:	4659      	mov	r1, fp
 80053cc:	f7fb fb94 	bl	8000af8 <__aeabi_dcmpeq>
 80053d0:	2800      	cmp	r0, #0
 80053d2:	d1a7      	bne.n	8005324 <_strtod_l+0x564>
 80053d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80053da:	9805      	ldr	r0, [sp, #20]
 80053dc:	462b      	mov	r3, r5
 80053de:	464a      	mov	r2, r9
 80053e0:	f002 fc66 	bl	8007cb0 <__s2b>
 80053e4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80053e6:	2800      	cmp	r0, #0
 80053e8:	f43f af09 	beq.w	80051fe <_strtod_l+0x43e>
 80053ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053ee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053f0:	2a00      	cmp	r2, #0
 80053f2:	eba3 0308 	sub.w	r3, r3, r8
 80053f6:	bfa8      	it	ge
 80053f8:	2300      	movge	r3, #0
 80053fa:	9312      	str	r3, [sp, #72]	@ 0x48
 80053fc:	2400      	movs	r4, #0
 80053fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005402:	9316      	str	r3, [sp, #88]	@ 0x58
 8005404:	46a0      	mov	r8, r4
 8005406:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005408:	9805      	ldr	r0, [sp, #20]
 800540a:	6859      	ldr	r1, [r3, #4]
 800540c:	f002 fba8 	bl	8007b60 <_Balloc>
 8005410:	4681      	mov	r9, r0
 8005412:	2800      	cmp	r0, #0
 8005414:	f43f aef7 	beq.w	8005206 <_strtod_l+0x446>
 8005418:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800541a:	691a      	ldr	r2, [r3, #16]
 800541c:	3202      	adds	r2, #2
 800541e:	f103 010c 	add.w	r1, r3, #12
 8005422:	0092      	lsls	r2, r2, #2
 8005424:	300c      	adds	r0, #12
 8005426:	f001 f8de 	bl	80065e6 <memcpy>
 800542a:	ec4b ab10 	vmov	d0, sl, fp
 800542e:	9805      	ldr	r0, [sp, #20]
 8005430:	aa1c      	add	r2, sp, #112	@ 0x70
 8005432:	a91b      	add	r1, sp, #108	@ 0x6c
 8005434:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005438:	f002 ff6e 	bl	8008318 <__d2b>
 800543c:	901a      	str	r0, [sp, #104]	@ 0x68
 800543e:	2800      	cmp	r0, #0
 8005440:	f43f aee1 	beq.w	8005206 <_strtod_l+0x446>
 8005444:	9805      	ldr	r0, [sp, #20]
 8005446:	2101      	movs	r1, #1
 8005448:	f002 fcc8 	bl	8007ddc <__i2b>
 800544c:	4680      	mov	r8, r0
 800544e:	b948      	cbnz	r0, 8005464 <_strtod_l+0x6a4>
 8005450:	f04f 0800 	mov.w	r8, #0
 8005454:	e6d7      	b.n	8005206 <_strtod_l+0x446>
 8005456:	f04f 32ff 	mov.w	r2, #4294967295
 800545a:	fa02 f303 	lsl.w	r3, r2, r3
 800545e:	ea03 0a0a 	and.w	sl, r3, sl
 8005462:	e7af      	b.n	80053c4 <_strtod_l+0x604>
 8005464:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005466:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005468:	2d00      	cmp	r5, #0
 800546a:	bfab      	itete	ge
 800546c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800546e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005470:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005472:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005474:	bfac      	ite	ge
 8005476:	18ef      	addge	r7, r5, r3
 8005478:	1b5e      	sublt	r6, r3, r5
 800547a:	9b08      	ldr	r3, [sp, #32]
 800547c:	1aed      	subs	r5, r5, r3
 800547e:	4415      	add	r5, r2
 8005480:	4b65      	ldr	r3, [pc, #404]	@ (8005618 <_strtod_l+0x858>)
 8005482:	3d01      	subs	r5, #1
 8005484:	429d      	cmp	r5, r3
 8005486:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800548a:	da50      	bge.n	800552e <_strtod_l+0x76e>
 800548c:	1b5b      	subs	r3, r3, r5
 800548e:	2b1f      	cmp	r3, #31
 8005490:	eba2 0203 	sub.w	r2, r2, r3
 8005494:	f04f 0101 	mov.w	r1, #1
 8005498:	dc3d      	bgt.n	8005516 <_strtod_l+0x756>
 800549a:	fa01 f303 	lsl.w	r3, r1, r3
 800549e:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054a0:	2300      	movs	r3, #0
 80054a2:	9310      	str	r3, [sp, #64]	@ 0x40
 80054a4:	18bd      	adds	r5, r7, r2
 80054a6:	9b08      	ldr	r3, [sp, #32]
 80054a8:	42af      	cmp	r7, r5
 80054aa:	4416      	add	r6, r2
 80054ac:	441e      	add	r6, r3
 80054ae:	463b      	mov	r3, r7
 80054b0:	bfa8      	it	ge
 80054b2:	462b      	movge	r3, r5
 80054b4:	42b3      	cmp	r3, r6
 80054b6:	bfa8      	it	ge
 80054b8:	4633      	movge	r3, r6
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	bfc2      	ittt	gt
 80054be:	1aed      	subgt	r5, r5, r3
 80054c0:	1af6      	subgt	r6, r6, r3
 80054c2:	1aff      	subgt	r7, r7, r3
 80054c4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	dd16      	ble.n	80054f8 <_strtod_l+0x738>
 80054ca:	4641      	mov	r1, r8
 80054cc:	9805      	ldr	r0, [sp, #20]
 80054ce:	461a      	mov	r2, r3
 80054d0:	f002 fd3c 	bl	8007f4c <__pow5mult>
 80054d4:	4680      	mov	r8, r0
 80054d6:	2800      	cmp	r0, #0
 80054d8:	d0ba      	beq.n	8005450 <_strtod_l+0x690>
 80054da:	4601      	mov	r1, r0
 80054dc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80054de:	9805      	ldr	r0, [sp, #20]
 80054e0:	f002 fc92 	bl	8007e08 <__multiply>
 80054e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80054e6:	2800      	cmp	r0, #0
 80054e8:	f43f ae8d 	beq.w	8005206 <_strtod_l+0x446>
 80054ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80054ee:	9805      	ldr	r0, [sp, #20]
 80054f0:	f002 fb76 	bl	8007be0 <_Bfree>
 80054f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80054f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80054f8:	2d00      	cmp	r5, #0
 80054fa:	dc1d      	bgt.n	8005538 <_strtod_l+0x778>
 80054fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054fe:	2b00      	cmp	r3, #0
 8005500:	dd23      	ble.n	800554a <_strtod_l+0x78a>
 8005502:	4649      	mov	r1, r9
 8005504:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005506:	9805      	ldr	r0, [sp, #20]
 8005508:	f002 fd20 	bl	8007f4c <__pow5mult>
 800550c:	4681      	mov	r9, r0
 800550e:	b9e0      	cbnz	r0, 800554a <_strtod_l+0x78a>
 8005510:	f04f 0900 	mov.w	r9, #0
 8005514:	e677      	b.n	8005206 <_strtod_l+0x446>
 8005516:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800551a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800551e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005522:	35e2      	adds	r5, #226	@ 0xe2
 8005524:	fa01 f305 	lsl.w	r3, r1, r5
 8005528:	9310      	str	r3, [sp, #64]	@ 0x40
 800552a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800552c:	e7ba      	b.n	80054a4 <_strtod_l+0x6e4>
 800552e:	2300      	movs	r3, #0
 8005530:	9310      	str	r3, [sp, #64]	@ 0x40
 8005532:	2301      	movs	r3, #1
 8005534:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005536:	e7b5      	b.n	80054a4 <_strtod_l+0x6e4>
 8005538:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800553a:	9805      	ldr	r0, [sp, #20]
 800553c:	462a      	mov	r2, r5
 800553e:	f002 fd5f 	bl	8008000 <__lshift>
 8005542:	901a      	str	r0, [sp, #104]	@ 0x68
 8005544:	2800      	cmp	r0, #0
 8005546:	d1d9      	bne.n	80054fc <_strtod_l+0x73c>
 8005548:	e65d      	b.n	8005206 <_strtod_l+0x446>
 800554a:	2e00      	cmp	r6, #0
 800554c:	dd07      	ble.n	800555e <_strtod_l+0x79e>
 800554e:	4649      	mov	r1, r9
 8005550:	9805      	ldr	r0, [sp, #20]
 8005552:	4632      	mov	r2, r6
 8005554:	f002 fd54 	bl	8008000 <__lshift>
 8005558:	4681      	mov	r9, r0
 800555a:	2800      	cmp	r0, #0
 800555c:	d0d8      	beq.n	8005510 <_strtod_l+0x750>
 800555e:	2f00      	cmp	r7, #0
 8005560:	dd08      	ble.n	8005574 <_strtod_l+0x7b4>
 8005562:	4641      	mov	r1, r8
 8005564:	9805      	ldr	r0, [sp, #20]
 8005566:	463a      	mov	r2, r7
 8005568:	f002 fd4a 	bl	8008000 <__lshift>
 800556c:	4680      	mov	r8, r0
 800556e:	2800      	cmp	r0, #0
 8005570:	f43f ae49 	beq.w	8005206 <_strtod_l+0x446>
 8005574:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005576:	9805      	ldr	r0, [sp, #20]
 8005578:	464a      	mov	r2, r9
 800557a:	f002 fdc9 	bl	8008110 <__mdiff>
 800557e:	4604      	mov	r4, r0
 8005580:	2800      	cmp	r0, #0
 8005582:	f43f ae40 	beq.w	8005206 <_strtod_l+0x446>
 8005586:	68c3      	ldr	r3, [r0, #12]
 8005588:	930f      	str	r3, [sp, #60]	@ 0x3c
 800558a:	2300      	movs	r3, #0
 800558c:	60c3      	str	r3, [r0, #12]
 800558e:	4641      	mov	r1, r8
 8005590:	f002 fda2 	bl	80080d8 <__mcmp>
 8005594:	2800      	cmp	r0, #0
 8005596:	da45      	bge.n	8005624 <_strtod_l+0x864>
 8005598:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800559a:	ea53 030a 	orrs.w	r3, r3, sl
 800559e:	d16b      	bne.n	8005678 <_strtod_l+0x8b8>
 80055a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d167      	bne.n	8005678 <_strtod_l+0x8b8>
 80055a8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80055ac:	0d1b      	lsrs	r3, r3, #20
 80055ae:	051b      	lsls	r3, r3, #20
 80055b0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80055b4:	d960      	bls.n	8005678 <_strtod_l+0x8b8>
 80055b6:	6963      	ldr	r3, [r4, #20]
 80055b8:	b913      	cbnz	r3, 80055c0 <_strtod_l+0x800>
 80055ba:	6923      	ldr	r3, [r4, #16]
 80055bc:	2b01      	cmp	r3, #1
 80055be:	dd5b      	ble.n	8005678 <_strtod_l+0x8b8>
 80055c0:	4621      	mov	r1, r4
 80055c2:	2201      	movs	r2, #1
 80055c4:	9805      	ldr	r0, [sp, #20]
 80055c6:	f002 fd1b 	bl	8008000 <__lshift>
 80055ca:	4641      	mov	r1, r8
 80055cc:	4604      	mov	r4, r0
 80055ce:	f002 fd83 	bl	80080d8 <__mcmp>
 80055d2:	2800      	cmp	r0, #0
 80055d4:	dd50      	ble.n	8005678 <_strtod_l+0x8b8>
 80055d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80055da:	9a08      	ldr	r2, [sp, #32]
 80055dc:	0d1b      	lsrs	r3, r3, #20
 80055de:	051b      	lsls	r3, r3, #20
 80055e0:	2a00      	cmp	r2, #0
 80055e2:	d06a      	beq.n	80056ba <_strtod_l+0x8fa>
 80055e4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80055e8:	d867      	bhi.n	80056ba <_strtod_l+0x8fa>
 80055ea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80055ee:	f67f ae9d 	bls.w	800532c <_strtod_l+0x56c>
 80055f2:	4b0a      	ldr	r3, [pc, #40]	@ (800561c <_strtod_l+0x85c>)
 80055f4:	4650      	mov	r0, sl
 80055f6:	4659      	mov	r1, fp
 80055f8:	2200      	movs	r2, #0
 80055fa:	f7fb f815 	bl	8000628 <__aeabi_dmul>
 80055fe:	4b08      	ldr	r3, [pc, #32]	@ (8005620 <_strtod_l+0x860>)
 8005600:	400b      	ands	r3, r1
 8005602:	4682      	mov	sl, r0
 8005604:	468b      	mov	fp, r1
 8005606:	2b00      	cmp	r3, #0
 8005608:	f47f ae08 	bne.w	800521c <_strtod_l+0x45c>
 800560c:	9a05      	ldr	r2, [sp, #20]
 800560e:	2322      	movs	r3, #34	@ 0x22
 8005610:	6013      	str	r3, [r2, #0]
 8005612:	e603      	b.n	800521c <_strtod_l+0x45c>
 8005614:	08009438 	.word	0x08009438
 8005618:	fffffc02 	.word	0xfffffc02
 800561c:	39500000 	.word	0x39500000
 8005620:	7ff00000 	.word	0x7ff00000
 8005624:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005628:	d165      	bne.n	80056f6 <_strtod_l+0x936>
 800562a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800562c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005630:	b35a      	cbz	r2, 800568a <_strtod_l+0x8ca>
 8005632:	4a9f      	ldr	r2, [pc, #636]	@ (80058b0 <_strtod_l+0xaf0>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d12b      	bne.n	8005690 <_strtod_l+0x8d0>
 8005638:	9b08      	ldr	r3, [sp, #32]
 800563a:	4651      	mov	r1, sl
 800563c:	b303      	cbz	r3, 8005680 <_strtod_l+0x8c0>
 800563e:	4b9d      	ldr	r3, [pc, #628]	@ (80058b4 <_strtod_l+0xaf4>)
 8005640:	465a      	mov	r2, fp
 8005642:	4013      	ands	r3, r2
 8005644:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005648:	f04f 32ff 	mov.w	r2, #4294967295
 800564c:	d81b      	bhi.n	8005686 <_strtod_l+0x8c6>
 800564e:	0d1b      	lsrs	r3, r3, #20
 8005650:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005654:	fa02 f303 	lsl.w	r3, r2, r3
 8005658:	4299      	cmp	r1, r3
 800565a:	d119      	bne.n	8005690 <_strtod_l+0x8d0>
 800565c:	4b96      	ldr	r3, [pc, #600]	@ (80058b8 <_strtod_l+0xaf8>)
 800565e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005660:	429a      	cmp	r2, r3
 8005662:	d102      	bne.n	800566a <_strtod_l+0x8aa>
 8005664:	3101      	adds	r1, #1
 8005666:	f43f adce 	beq.w	8005206 <_strtod_l+0x446>
 800566a:	4b92      	ldr	r3, [pc, #584]	@ (80058b4 <_strtod_l+0xaf4>)
 800566c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800566e:	401a      	ands	r2, r3
 8005670:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005674:	f04f 0a00 	mov.w	sl, #0
 8005678:	9b08      	ldr	r3, [sp, #32]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1b9      	bne.n	80055f2 <_strtod_l+0x832>
 800567e:	e5cd      	b.n	800521c <_strtod_l+0x45c>
 8005680:	f04f 33ff 	mov.w	r3, #4294967295
 8005684:	e7e8      	b.n	8005658 <_strtod_l+0x898>
 8005686:	4613      	mov	r3, r2
 8005688:	e7e6      	b.n	8005658 <_strtod_l+0x898>
 800568a:	ea53 030a 	orrs.w	r3, r3, sl
 800568e:	d0a2      	beq.n	80055d6 <_strtod_l+0x816>
 8005690:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005692:	b1db      	cbz	r3, 80056cc <_strtod_l+0x90c>
 8005694:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005696:	4213      	tst	r3, r2
 8005698:	d0ee      	beq.n	8005678 <_strtod_l+0x8b8>
 800569a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800569c:	9a08      	ldr	r2, [sp, #32]
 800569e:	4650      	mov	r0, sl
 80056a0:	4659      	mov	r1, fp
 80056a2:	b1bb      	cbz	r3, 80056d4 <_strtod_l+0x914>
 80056a4:	f7ff fb6d 	bl	8004d82 <sulp>
 80056a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056ac:	ec53 2b10 	vmov	r2, r3, d0
 80056b0:	f7fa fe04 	bl	80002bc <__adddf3>
 80056b4:	4682      	mov	sl, r0
 80056b6:	468b      	mov	fp, r1
 80056b8:	e7de      	b.n	8005678 <_strtod_l+0x8b8>
 80056ba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80056be:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80056c2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80056c6:	f04f 3aff 	mov.w	sl, #4294967295
 80056ca:	e7d5      	b.n	8005678 <_strtod_l+0x8b8>
 80056cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80056ce:	ea13 0f0a 	tst.w	r3, sl
 80056d2:	e7e1      	b.n	8005698 <_strtod_l+0x8d8>
 80056d4:	f7ff fb55 	bl	8004d82 <sulp>
 80056d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056dc:	ec53 2b10 	vmov	r2, r3, d0
 80056e0:	f7fa fdea 	bl	80002b8 <__aeabi_dsub>
 80056e4:	2200      	movs	r2, #0
 80056e6:	2300      	movs	r3, #0
 80056e8:	4682      	mov	sl, r0
 80056ea:	468b      	mov	fp, r1
 80056ec:	f7fb fa04 	bl	8000af8 <__aeabi_dcmpeq>
 80056f0:	2800      	cmp	r0, #0
 80056f2:	d0c1      	beq.n	8005678 <_strtod_l+0x8b8>
 80056f4:	e61a      	b.n	800532c <_strtod_l+0x56c>
 80056f6:	4641      	mov	r1, r8
 80056f8:	4620      	mov	r0, r4
 80056fa:	f002 fe65 	bl	80083c8 <__ratio>
 80056fe:	ec57 6b10 	vmov	r6, r7, d0
 8005702:	2200      	movs	r2, #0
 8005704:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005708:	4630      	mov	r0, r6
 800570a:	4639      	mov	r1, r7
 800570c:	f7fb fa08 	bl	8000b20 <__aeabi_dcmple>
 8005710:	2800      	cmp	r0, #0
 8005712:	d06f      	beq.n	80057f4 <_strtod_l+0xa34>
 8005714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005716:	2b00      	cmp	r3, #0
 8005718:	d17a      	bne.n	8005810 <_strtod_l+0xa50>
 800571a:	f1ba 0f00 	cmp.w	sl, #0
 800571e:	d158      	bne.n	80057d2 <_strtod_l+0xa12>
 8005720:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005722:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005726:	2b00      	cmp	r3, #0
 8005728:	d15a      	bne.n	80057e0 <_strtod_l+0xa20>
 800572a:	4b64      	ldr	r3, [pc, #400]	@ (80058bc <_strtod_l+0xafc>)
 800572c:	2200      	movs	r2, #0
 800572e:	4630      	mov	r0, r6
 8005730:	4639      	mov	r1, r7
 8005732:	f7fb f9eb 	bl	8000b0c <__aeabi_dcmplt>
 8005736:	2800      	cmp	r0, #0
 8005738:	d159      	bne.n	80057ee <_strtod_l+0xa2e>
 800573a:	4630      	mov	r0, r6
 800573c:	4639      	mov	r1, r7
 800573e:	4b60      	ldr	r3, [pc, #384]	@ (80058c0 <_strtod_l+0xb00>)
 8005740:	2200      	movs	r2, #0
 8005742:	f7fa ff71 	bl	8000628 <__aeabi_dmul>
 8005746:	4606      	mov	r6, r0
 8005748:	460f      	mov	r7, r1
 800574a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800574e:	9606      	str	r6, [sp, #24]
 8005750:	9307      	str	r3, [sp, #28]
 8005752:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005756:	4d57      	ldr	r5, [pc, #348]	@ (80058b4 <_strtod_l+0xaf4>)
 8005758:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800575c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800575e:	401d      	ands	r5, r3
 8005760:	4b58      	ldr	r3, [pc, #352]	@ (80058c4 <_strtod_l+0xb04>)
 8005762:	429d      	cmp	r5, r3
 8005764:	f040 80b2 	bne.w	80058cc <_strtod_l+0xb0c>
 8005768:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800576a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800576e:	ec4b ab10 	vmov	d0, sl, fp
 8005772:	f002 fd61 	bl	8008238 <__ulp>
 8005776:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800577a:	ec51 0b10 	vmov	r0, r1, d0
 800577e:	f7fa ff53 	bl	8000628 <__aeabi_dmul>
 8005782:	4652      	mov	r2, sl
 8005784:	465b      	mov	r3, fp
 8005786:	f7fa fd99 	bl	80002bc <__adddf3>
 800578a:	460b      	mov	r3, r1
 800578c:	4949      	ldr	r1, [pc, #292]	@ (80058b4 <_strtod_l+0xaf4>)
 800578e:	4a4e      	ldr	r2, [pc, #312]	@ (80058c8 <_strtod_l+0xb08>)
 8005790:	4019      	ands	r1, r3
 8005792:	4291      	cmp	r1, r2
 8005794:	4682      	mov	sl, r0
 8005796:	d942      	bls.n	800581e <_strtod_l+0xa5e>
 8005798:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800579a:	4b47      	ldr	r3, [pc, #284]	@ (80058b8 <_strtod_l+0xaf8>)
 800579c:	429a      	cmp	r2, r3
 800579e:	d103      	bne.n	80057a8 <_strtod_l+0x9e8>
 80057a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80057a2:	3301      	adds	r3, #1
 80057a4:	f43f ad2f 	beq.w	8005206 <_strtod_l+0x446>
 80057a8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80058b8 <_strtod_l+0xaf8>
 80057ac:	f04f 3aff 	mov.w	sl, #4294967295
 80057b0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80057b2:	9805      	ldr	r0, [sp, #20]
 80057b4:	f002 fa14 	bl	8007be0 <_Bfree>
 80057b8:	9805      	ldr	r0, [sp, #20]
 80057ba:	4649      	mov	r1, r9
 80057bc:	f002 fa10 	bl	8007be0 <_Bfree>
 80057c0:	9805      	ldr	r0, [sp, #20]
 80057c2:	4641      	mov	r1, r8
 80057c4:	f002 fa0c 	bl	8007be0 <_Bfree>
 80057c8:	9805      	ldr	r0, [sp, #20]
 80057ca:	4621      	mov	r1, r4
 80057cc:	f002 fa08 	bl	8007be0 <_Bfree>
 80057d0:	e619      	b.n	8005406 <_strtod_l+0x646>
 80057d2:	f1ba 0f01 	cmp.w	sl, #1
 80057d6:	d103      	bne.n	80057e0 <_strtod_l+0xa20>
 80057d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f43f ada6 	beq.w	800532c <_strtod_l+0x56c>
 80057e0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8005890 <_strtod_l+0xad0>
 80057e4:	4f35      	ldr	r7, [pc, #212]	@ (80058bc <_strtod_l+0xafc>)
 80057e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80057ea:	2600      	movs	r6, #0
 80057ec:	e7b1      	b.n	8005752 <_strtod_l+0x992>
 80057ee:	4f34      	ldr	r7, [pc, #208]	@ (80058c0 <_strtod_l+0xb00>)
 80057f0:	2600      	movs	r6, #0
 80057f2:	e7aa      	b.n	800574a <_strtod_l+0x98a>
 80057f4:	4b32      	ldr	r3, [pc, #200]	@ (80058c0 <_strtod_l+0xb00>)
 80057f6:	4630      	mov	r0, r6
 80057f8:	4639      	mov	r1, r7
 80057fa:	2200      	movs	r2, #0
 80057fc:	f7fa ff14 	bl	8000628 <__aeabi_dmul>
 8005800:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005802:	4606      	mov	r6, r0
 8005804:	460f      	mov	r7, r1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d09f      	beq.n	800574a <_strtod_l+0x98a>
 800580a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800580e:	e7a0      	b.n	8005752 <_strtod_l+0x992>
 8005810:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8005898 <_strtod_l+0xad8>
 8005814:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005818:	ec57 6b17 	vmov	r6, r7, d7
 800581c:	e799      	b.n	8005752 <_strtod_l+0x992>
 800581e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005822:	9b08      	ldr	r3, [sp, #32]
 8005824:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005828:	2b00      	cmp	r3, #0
 800582a:	d1c1      	bne.n	80057b0 <_strtod_l+0x9f0>
 800582c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005830:	0d1b      	lsrs	r3, r3, #20
 8005832:	051b      	lsls	r3, r3, #20
 8005834:	429d      	cmp	r5, r3
 8005836:	d1bb      	bne.n	80057b0 <_strtod_l+0x9f0>
 8005838:	4630      	mov	r0, r6
 800583a:	4639      	mov	r1, r7
 800583c:	f7fb fa54 	bl	8000ce8 <__aeabi_d2lz>
 8005840:	f7fa fec4 	bl	80005cc <__aeabi_l2d>
 8005844:	4602      	mov	r2, r0
 8005846:	460b      	mov	r3, r1
 8005848:	4630      	mov	r0, r6
 800584a:	4639      	mov	r1, r7
 800584c:	f7fa fd34 	bl	80002b8 <__aeabi_dsub>
 8005850:	460b      	mov	r3, r1
 8005852:	4602      	mov	r2, r0
 8005854:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005858:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800585c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800585e:	ea46 060a 	orr.w	r6, r6, sl
 8005862:	431e      	orrs	r6, r3
 8005864:	d06f      	beq.n	8005946 <_strtod_l+0xb86>
 8005866:	a30e      	add	r3, pc, #56	@ (adr r3, 80058a0 <_strtod_l+0xae0>)
 8005868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800586c:	f7fb f94e 	bl	8000b0c <__aeabi_dcmplt>
 8005870:	2800      	cmp	r0, #0
 8005872:	f47f acd3 	bne.w	800521c <_strtod_l+0x45c>
 8005876:	a30c      	add	r3, pc, #48	@ (adr r3, 80058a8 <_strtod_l+0xae8>)
 8005878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800587c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005880:	f7fb f962 	bl	8000b48 <__aeabi_dcmpgt>
 8005884:	2800      	cmp	r0, #0
 8005886:	d093      	beq.n	80057b0 <_strtod_l+0x9f0>
 8005888:	e4c8      	b.n	800521c <_strtod_l+0x45c>
 800588a:	bf00      	nop
 800588c:	f3af 8000 	nop.w
 8005890:	00000000 	.word	0x00000000
 8005894:	bff00000 	.word	0xbff00000
 8005898:	00000000 	.word	0x00000000
 800589c:	3ff00000 	.word	0x3ff00000
 80058a0:	94a03595 	.word	0x94a03595
 80058a4:	3fdfffff 	.word	0x3fdfffff
 80058a8:	35afe535 	.word	0x35afe535
 80058ac:	3fe00000 	.word	0x3fe00000
 80058b0:	000fffff 	.word	0x000fffff
 80058b4:	7ff00000 	.word	0x7ff00000
 80058b8:	7fefffff 	.word	0x7fefffff
 80058bc:	3ff00000 	.word	0x3ff00000
 80058c0:	3fe00000 	.word	0x3fe00000
 80058c4:	7fe00000 	.word	0x7fe00000
 80058c8:	7c9fffff 	.word	0x7c9fffff
 80058cc:	9b08      	ldr	r3, [sp, #32]
 80058ce:	b323      	cbz	r3, 800591a <_strtod_l+0xb5a>
 80058d0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80058d4:	d821      	bhi.n	800591a <_strtod_l+0xb5a>
 80058d6:	a328      	add	r3, pc, #160	@ (adr r3, 8005978 <_strtod_l+0xbb8>)
 80058d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058dc:	4630      	mov	r0, r6
 80058de:	4639      	mov	r1, r7
 80058e0:	f7fb f91e 	bl	8000b20 <__aeabi_dcmple>
 80058e4:	b1a0      	cbz	r0, 8005910 <_strtod_l+0xb50>
 80058e6:	4639      	mov	r1, r7
 80058e8:	4630      	mov	r0, r6
 80058ea:	f7fb f975 	bl	8000bd8 <__aeabi_d2uiz>
 80058ee:	2801      	cmp	r0, #1
 80058f0:	bf38      	it	cc
 80058f2:	2001      	movcc	r0, #1
 80058f4:	f7fa fe1e 	bl	8000534 <__aeabi_ui2d>
 80058f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058fa:	4606      	mov	r6, r0
 80058fc:	460f      	mov	r7, r1
 80058fe:	b9fb      	cbnz	r3, 8005940 <_strtod_l+0xb80>
 8005900:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005904:	9014      	str	r0, [sp, #80]	@ 0x50
 8005906:	9315      	str	r3, [sp, #84]	@ 0x54
 8005908:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800590c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005910:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005912:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005916:	1b5b      	subs	r3, r3, r5
 8005918:	9311      	str	r3, [sp, #68]	@ 0x44
 800591a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800591e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005922:	f002 fc89 	bl	8008238 <__ulp>
 8005926:	4650      	mov	r0, sl
 8005928:	ec53 2b10 	vmov	r2, r3, d0
 800592c:	4659      	mov	r1, fp
 800592e:	f7fa fe7b 	bl	8000628 <__aeabi_dmul>
 8005932:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005936:	f7fa fcc1 	bl	80002bc <__adddf3>
 800593a:	4682      	mov	sl, r0
 800593c:	468b      	mov	fp, r1
 800593e:	e770      	b.n	8005822 <_strtod_l+0xa62>
 8005940:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005944:	e7e0      	b.n	8005908 <_strtod_l+0xb48>
 8005946:	a30e      	add	r3, pc, #56	@ (adr r3, 8005980 <_strtod_l+0xbc0>)
 8005948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594c:	f7fb f8de 	bl	8000b0c <__aeabi_dcmplt>
 8005950:	e798      	b.n	8005884 <_strtod_l+0xac4>
 8005952:	2300      	movs	r3, #0
 8005954:	930e      	str	r3, [sp, #56]	@ 0x38
 8005956:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005958:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800595a:	6013      	str	r3, [r2, #0]
 800595c:	f7ff ba6d 	b.w	8004e3a <_strtod_l+0x7a>
 8005960:	2a65      	cmp	r2, #101	@ 0x65
 8005962:	f43f ab68 	beq.w	8005036 <_strtod_l+0x276>
 8005966:	2a45      	cmp	r2, #69	@ 0x45
 8005968:	f43f ab65 	beq.w	8005036 <_strtod_l+0x276>
 800596c:	2301      	movs	r3, #1
 800596e:	f7ff bba0 	b.w	80050b2 <_strtod_l+0x2f2>
 8005972:	bf00      	nop
 8005974:	f3af 8000 	nop.w
 8005978:	ffc00000 	.word	0xffc00000
 800597c:	41dfffff 	.word	0x41dfffff
 8005980:	94a03595 	.word	0x94a03595
 8005984:	3fcfffff 	.word	0x3fcfffff

08005988 <strtod>:
 8005988:	460a      	mov	r2, r1
 800598a:	4601      	mov	r1, r0
 800598c:	4802      	ldr	r0, [pc, #8]	@ (8005998 <strtod+0x10>)
 800598e:	4b03      	ldr	r3, [pc, #12]	@ (800599c <strtod+0x14>)
 8005990:	6800      	ldr	r0, [r0, #0]
 8005992:	f7ff ba15 	b.w	8004dc0 <_strtod_l>
 8005996:	bf00      	nop
 8005998:	20000194 	.word	0x20000194
 800599c:	20000028 	.word	0x20000028

080059a0 <__cvt>:
 80059a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059a4:	ec57 6b10 	vmov	r6, r7, d0
 80059a8:	2f00      	cmp	r7, #0
 80059aa:	460c      	mov	r4, r1
 80059ac:	4619      	mov	r1, r3
 80059ae:	463b      	mov	r3, r7
 80059b0:	bfbb      	ittet	lt
 80059b2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80059b6:	461f      	movlt	r7, r3
 80059b8:	2300      	movge	r3, #0
 80059ba:	232d      	movlt	r3, #45	@ 0x2d
 80059bc:	700b      	strb	r3, [r1, #0]
 80059be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059c0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80059c4:	4691      	mov	r9, r2
 80059c6:	f023 0820 	bic.w	r8, r3, #32
 80059ca:	bfbc      	itt	lt
 80059cc:	4632      	movlt	r2, r6
 80059ce:	4616      	movlt	r6, r2
 80059d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059d4:	d005      	beq.n	80059e2 <__cvt+0x42>
 80059d6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80059da:	d100      	bne.n	80059de <__cvt+0x3e>
 80059dc:	3401      	adds	r4, #1
 80059de:	2102      	movs	r1, #2
 80059e0:	e000      	b.n	80059e4 <__cvt+0x44>
 80059e2:	2103      	movs	r1, #3
 80059e4:	ab03      	add	r3, sp, #12
 80059e6:	9301      	str	r3, [sp, #4]
 80059e8:	ab02      	add	r3, sp, #8
 80059ea:	9300      	str	r3, [sp, #0]
 80059ec:	ec47 6b10 	vmov	d0, r6, r7
 80059f0:	4653      	mov	r3, sl
 80059f2:	4622      	mov	r2, r4
 80059f4:	f000 fe98 	bl	8006728 <_dtoa_r>
 80059f8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80059fc:	4605      	mov	r5, r0
 80059fe:	d119      	bne.n	8005a34 <__cvt+0x94>
 8005a00:	f019 0f01 	tst.w	r9, #1
 8005a04:	d00e      	beq.n	8005a24 <__cvt+0x84>
 8005a06:	eb00 0904 	add.w	r9, r0, r4
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	2300      	movs	r3, #0
 8005a0e:	4630      	mov	r0, r6
 8005a10:	4639      	mov	r1, r7
 8005a12:	f7fb f871 	bl	8000af8 <__aeabi_dcmpeq>
 8005a16:	b108      	cbz	r0, 8005a1c <__cvt+0x7c>
 8005a18:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a1c:	2230      	movs	r2, #48	@ 0x30
 8005a1e:	9b03      	ldr	r3, [sp, #12]
 8005a20:	454b      	cmp	r3, r9
 8005a22:	d31e      	bcc.n	8005a62 <__cvt+0xc2>
 8005a24:	9b03      	ldr	r3, [sp, #12]
 8005a26:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a28:	1b5b      	subs	r3, r3, r5
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	b004      	add	sp, #16
 8005a30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a38:	eb00 0904 	add.w	r9, r0, r4
 8005a3c:	d1e5      	bne.n	8005a0a <__cvt+0x6a>
 8005a3e:	7803      	ldrb	r3, [r0, #0]
 8005a40:	2b30      	cmp	r3, #48	@ 0x30
 8005a42:	d10a      	bne.n	8005a5a <__cvt+0xba>
 8005a44:	2200      	movs	r2, #0
 8005a46:	2300      	movs	r3, #0
 8005a48:	4630      	mov	r0, r6
 8005a4a:	4639      	mov	r1, r7
 8005a4c:	f7fb f854 	bl	8000af8 <__aeabi_dcmpeq>
 8005a50:	b918      	cbnz	r0, 8005a5a <__cvt+0xba>
 8005a52:	f1c4 0401 	rsb	r4, r4, #1
 8005a56:	f8ca 4000 	str.w	r4, [sl]
 8005a5a:	f8da 3000 	ldr.w	r3, [sl]
 8005a5e:	4499      	add	r9, r3
 8005a60:	e7d3      	b.n	8005a0a <__cvt+0x6a>
 8005a62:	1c59      	adds	r1, r3, #1
 8005a64:	9103      	str	r1, [sp, #12]
 8005a66:	701a      	strb	r2, [r3, #0]
 8005a68:	e7d9      	b.n	8005a1e <__cvt+0x7e>

08005a6a <__exponent>:
 8005a6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a6c:	2900      	cmp	r1, #0
 8005a6e:	bfba      	itte	lt
 8005a70:	4249      	neglt	r1, r1
 8005a72:	232d      	movlt	r3, #45	@ 0x2d
 8005a74:	232b      	movge	r3, #43	@ 0x2b
 8005a76:	2909      	cmp	r1, #9
 8005a78:	7002      	strb	r2, [r0, #0]
 8005a7a:	7043      	strb	r3, [r0, #1]
 8005a7c:	dd29      	ble.n	8005ad2 <__exponent+0x68>
 8005a7e:	f10d 0307 	add.w	r3, sp, #7
 8005a82:	461d      	mov	r5, r3
 8005a84:	270a      	movs	r7, #10
 8005a86:	461a      	mov	r2, r3
 8005a88:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a8c:	fb07 1416 	mls	r4, r7, r6, r1
 8005a90:	3430      	adds	r4, #48	@ 0x30
 8005a92:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a96:	460c      	mov	r4, r1
 8005a98:	2c63      	cmp	r4, #99	@ 0x63
 8005a9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a9e:	4631      	mov	r1, r6
 8005aa0:	dcf1      	bgt.n	8005a86 <__exponent+0x1c>
 8005aa2:	3130      	adds	r1, #48	@ 0x30
 8005aa4:	1e94      	subs	r4, r2, #2
 8005aa6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005aaa:	1c41      	adds	r1, r0, #1
 8005aac:	4623      	mov	r3, r4
 8005aae:	42ab      	cmp	r3, r5
 8005ab0:	d30a      	bcc.n	8005ac8 <__exponent+0x5e>
 8005ab2:	f10d 0309 	add.w	r3, sp, #9
 8005ab6:	1a9b      	subs	r3, r3, r2
 8005ab8:	42ac      	cmp	r4, r5
 8005aba:	bf88      	it	hi
 8005abc:	2300      	movhi	r3, #0
 8005abe:	3302      	adds	r3, #2
 8005ac0:	4403      	add	r3, r0
 8005ac2:	1a18      	subs	r0, r3, r0
 8005ac4:	b003      	add	sp, #12
 8005ac6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ac8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005acc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005ad0:	e7ed      	b.n	8005aae <__exponent+0x44>
 8005ad2:	2330      	movs	r3, #48	@ 0x30
 8005ad4:	3130      	adds	r1, #48	@ 0x30
 8005ad6:	7083      	strb	r3, [r0, #2]
 8005ad8:	70c1      	strb	r1, [r0, #3]
 8005ada:	1d03      	adds	r3, r0, #4
 8005adc:	e7f1      	b.n	8005ac2 <__exponent+0x58>
	...

08005ae0 <_printf_float>:
 8005ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ae4:	b08d      	sub	sp, #52	@ 0x34
 8005ae6:	460c      	mov	r4, r1
 8005ae8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005aec:	4616      	mov	r6, r2
 8005aee:	461f      	mov	r7, r3
 8005af0:	4605      	mov	r5, r0
 8005af2:	f000 fd01 	bl	80064f8 <_localeconv_r>
 8005af6:	6803      	ldr	r3, [r0, #0]
 8005af8:	9304      	str	r3, [sp, #16]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f7fa fbd0 	bl	80002a0 <strlen>
 8005b00:	2300      	movs	r3, #0
 8005b02:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b04:	f8d8 3000 	ldr.w	r3, [r8]
 8005b08:	9005      	str	r0, [sp, #20]
 8005b0a:	3307      	adds	r3, #7
 8005b0c:	f023 0307 	bic.w	r3, r3, #7
 8005b10:	f103 0208 	add.w	r2, r3, #8
 8005b14:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b18:	f8d4 b000 	ldr.w	fp, [r4]
 8005b1c:	f8c8 2000 	str.w	r2, [r8]
 8005b20:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b24:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b28:	9307      	str	r3, [sp, #28]
 8005b2a:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b2e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b36:	4b9c      	ldr	r3, [pc, #624]	@ (8005da8 <_printf_float+0x2c8>)
 8005b38:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3c:	f7fb f80e 	bl	8000b5c <__aeabi_dcmpun>
 8005b40:	bb70      	cbnz	r0, 8005ba0 <_printf_float+0xc0>
 8005b42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b46:	4b98      	ldr	r3, [pc, #608]	@ (8005da8 <_printf_float+0x2c8>)
 8005b48:	f04f 32ff 	mov.w	r2, #4294967295
 8005b4c:	f7fa ffe8 	bl	8000b20 <__aeabi_dcmple>
 8005b50:	bb30      	cbnz	r0, 8005ba0 <_printf_float+0xc0>
 8005b52:	2200      	movs	r2, #0
 8005b54:	2300      	movs	r3, #0
 8005b56:	4640      	mov	r0, r8
 8005b58:	4649      	mov	r1, r9
 8005b5a:	f7fa ffd7 	bl	8000b0c <__aeabi_dcmplt>
 8005b5e:	b110      	cbz	r0, 8005b66 <_printf_float+0x86>
 8005b60:	232d      	movs	r3, #45	@ 0x2d
 8005b62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b66:	4a91      	ldr	r2, [pc, #580]	@ (8005dac <_printf_float+0x2cc>)
 8005b68:	4b91      	ldr	r3, [pc, #580]	@ (8005db0 <_printf_float+0x2d0>)
 8005b6a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b6e:	bf8c      	ite	hi
 8005b70:	4690      	movhi	r8, r2
 8005b72:	4698      	movls	r8, r3
 8005b74:	2303      	movs	r3, #3
 8005b76:	6123      	str	r3, [r4, #16]
 8005b78:	f02b 0304 	bic.w	r3, fp, #4
 8005b7c:	6023      	str	r3, [r4, #0]
 8005b7e:	f04f 0900 	mov.w	r9, #0
 8005b82:	9700      	str	r7, [sp, #0]
 8005b84:	4633      	mov	r3, r6
 8005b86:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b88:	4621      	mov	r1, r4
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	f000 f9d2 	bl	8005f34 <_printf_common>
 8005b90:	3001      	adds	r0, #1
 8005b92:	f040 808d 	bne.w	8005cb0 <_printf_float+0x1d0>
 8005b96:	f04f 30ff 	mov.w	r0, #4294967295
 8005b9a:	b00d      	add	sp, #52	@ 0x34
 8005b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ba0:	4642      	mov	r2, r8
 8005ba2:	464b      	mov	r3, r9
 8005ba4:	4640      	mov	r0, r8
 8005ba6:	4649      	mov	r1, r9
 8005ba8:	f7fa ffd8 	bl	8000b5c <__aeabi_dcmpun>
 8005bac:	b140      	cbz	r0, 8005bc0 <_printf_float+0xe0>
 8005bae:	464b      	mov	r3, r9
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	bfbc      	itt	lt
 8005bb4:	232d      	movlt	r3, #45	@ 0x2d
 8005bb6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005bba:	4a7e      	ldr	r2, [pc, #504]	@ (8005db4 <_printf_float+0x2d4>)
 8005bbc:	4b7e      	ldr	r3, [pc, #504]	@ (8005db8 <_printf_float+0x2d8>)
 8005bbe:	e7d4      	b.n	8005b6a <_printf_float+0x8a>
 8005bc0:	6863      	ldr	r3, [r4, #4]
 8005bc2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005bc6:	9206      	str	r2, [sp, #24]
 8005bc8:	1c5a      	adds	r2, r3, #1
 8005bca:	d13b      	bne.n	8005c44 <_printf_float+0x164>
 8005bcc:	2306      	movs	r3, #6
 8005bce:	6063      	str	r3, [r4, #4]
 8005bd0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	6022      	str	r2, [r4, #0]
 8005bd8:	9303      	str	r3, [sp, #12]
 8005bda:	ab0a      	add	r3, sp, #40	@ 0x28
 8005bdc:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005be0:	ab09      	add	r3, sp, #36	@ 0x24
 8005be2:	9300      	str	r3, [sp, #0]
 8005be4:	6861      	ldr	r1, [r4, #4]
 8005be6:	ec49 8b10 	vmov	d0, r8, r9
 8005bea:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005bee:	4628      	mov	r0, r5
 8005bf0:	f7ff fed6 	bl	80059a0 <__cvt>
 8005bf4:	9b06      	ldr	r3, [sp, #24]
 8005bf6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005bf8:	2b47      	cmp	r3, #71	@ 0x47
 8005bfa:	4680      	mov	r8, r0
 8005bfc:	d129      	bne.n	8005c52 <_printf_float+0x172>
 8005bfe:	1cc8      	adds	r0, r1, #3
 8005c00:	db02      	blt.n	8005c08 <_printf_float+0x128>
 8005c02:	6863      	ldr	r3, [r4, #4]
 8005c04:	4299      	cmp	r1, r3
 8005c06:	dd41      	ble.n	8005c8c <_printf_float+0x1ac>
 8005c08:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c0c:	fa5f fa8a 	uxtb.w	sl, sl
 8005c10:	3901      	subs	r1, #1
 8005c12:	4652      	mov	r2, sl
 8005c14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c18:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c1a:	f7ff ff26 	bl	8005a6a <__exponent>
 8005c1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c20:	1813      	adds	r3, r2, r0
 8005c22:	2a01      	cmp	r2, #1
 8005c24:	4681      	mov	r9, r0
 8005c26:	6123      	str	r3, [r4, #16]
 8005c28:	dc02      	bgt.n	8005c30 <_printf_float+0x150>
 8005c2a:	6822      	ldr	r2, [r4, #0]
 8005c2c:	07d2      	lsls	r2, r2, #31
 8005c2e:	d501      	bpl.n	8005c34 <_printf_float+0x154>
 8005c30:	3301      	adds	r3, #1
 8005c32:	6123      	str	r3, [r4, #16]
 8005c34:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d0a2      	beq.n	8005b82 <_printf_float+0xa2>
 8005c3c:	232d      	movs	r3, #45	@ 0x2d
 8005c3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c42:	e79e      	b.n	8005b82 <_printf_float+0xa2>
 8005c44:	9a06      	ldr	r2, [sp, #24]
 8005c46:	2a47      	cmp	r2, #71	@ 0x47
 8005c48:	d1c2      	bne.n	8005bd0 <_printf_float+0xf0>
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d1c0      	bne.n	8005bd0 <_printf_float+0xf0>
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e7bd      	b.n	8005bce <_printf_float+0xee>
 8005c52:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c56:	d9db      	bls.n	8005c10 <_printf_float+0x130>
 8005c58:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c5c:	d118      	bne.n	8005c90 <_printf_float+0x1b0>
 8005c5e:	2900      	cmp	r1, #0
 8005c60:	6863      	ldr	r3, [r4, #4]
 8005c62:	dd0b      	ble.n	8005c7c <_printf_float+0x19c>
 8005c64:	6121      	str	r1, [r4, #16]
 8005c66:	b913      	cbnz	r3, 8005c6e <_printf_float+0x18e>
 8005c68:	6822      	ldr	r2, [r4, #0]
 8005c6a:	07d0      	lsls	r0, r2, #31
 8005c6c:	d502      	bpl.n	8005c74 <_printf_float+0x194>
 8005c6e:	3301      	adds	r3, #1
 8005c70:	440b      	add	r3, r1
 8005c72:	6123      	str	r3, [r4, #16]
 8005c74:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005c76:	f04f 0900 	mov.w	r9, #0
 8005c7a:	e7db      	b.n	8005c34 <_printf_float+0x154>
 8005c7c:	b913      	cbnz	r3, 8005c84 <_printf_float+0x1a4>
 8005c7e:	6822      	ldr	r2, [r4, #0]
 8005c80:	07d2      	lsls	r2, r2, #31
 8005c82:	d501      	bpl.n	8005c88 <_printf_float+0x1a8>
 8005c84:	3302      	adds	r3, #2
 8005c86:	e7f4      	b.n	8005c72 <_printf_float+0x192>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e7f2      	b.n	8005c72 <_printf_float+0x192>
 8005c8c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c92:	4299      	cmp	r1, r3
 8005c94:	db05      	blt.n	8005ca2 <_printf_float+0x1c2>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	6121      	str	r1, [r4, #16]
 8005c9a:	07d8      	lsls	r0, r3, #31
 8005c9c:	d5ea      	bpl.n	8005c74 <_printf_float+0x194>
 8005c9e:	1c4b      	adds	r3, r1, #1
 8005ca0:	e7e7      	b.n	8005c72 <_printf_float+0x192>
 8005ca2:	2900      	cmp	r1, #0
 8005ca4:	bfd4      	ite	le
 8005ca6:	f1c1 0202 	rsble	r2, r1, #2
 8005caa:	2201      	movgt	r2, #1
 8005cac:	4413      	add	r3, r2
 8005cae:	e7e0      	b.n	8005c72 <_printf_float+0x192>
 8005cb0:	6823      	ldr	r3, [r4, #0]
 8005cb2:	055a      	lsls	r2, r3, #21
 8005cb4:	d407      	bmi.n	8005cc6 <_printf_float+0x1e6>
 8005cb6:	6923      	ldr	r3, [r4, #16]
 8005cb8:	4642      	mov	r2, r8
 8005cba:	4631      	mov	r1, r6
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	47b8      	blx	r7
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	d12b      	bne.n	8005d1c <_printf_float+0x23c>
 8005cc4:	e767      	b.n	8005b96 <_printf_float+0xb6>
 8005cc6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cca:	f240 80dd 	bls.w	8005e88 <_printf_float+0x3a8>
 8005cce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	f7fa ff0f 	bl	8000af8 <__aeabi_dcmpeq>
 8005cda:	2800      	cmp	r0, #0
 8005cdc:	d033      	beq.n	8005d46 <_printf_float+0x266>
 8005cde:	4a37      	ldr	r2, [pc, #220]	@ (8005dbc <_printf_float+0x2dc>)
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	4631      	mov	r1, r6
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	47b8      	blx	r7
 8005ce8:	3001      	adds	r0, #1
 8005cea:	f43f af54 	beq.w	8005b96 <_printf_float+0xb6>
 8005cee:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005cf2:	4543      	cmp	r3, r8
 8005cf4:	db02      	blt.n	8005cfc <_printf_float+0x21c>
 8005cf6:	6823      	ldr	r3, [r4, #0]
 8005cf8:	07d8      	lsls	r0, r3, #31
 8005cfa:	d50f      	bpl.n	8005d1c <_printf_float+0x23c>
 8005cfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d00:	4631      	mov	r1, r6
 8005d02:	4628      	mov	r0, r5
 8005d04:	47b8      	blx	r7
 8005d06:	3001      	adds	r0, #1
 8005d08:	f43f af45 	beq.w	8005b96 <_printf_float+0xb6>
 8005d0c:	f04f 0900 	mov.w	r9, #0
 8005d10:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d14:	f104 0a1a 	add.w	sl, r4, #26
 8005d18:	45c8      	cmp	r8, r9
 8005d1a:	dc09      	bgt.n	8005d30 <_printf_float+0x250>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	079b      	lsls	r3, r3, #30
 8005d20:	f100 8103 	bmi.w	8005f2a <_printf_float+0x44a>
 8005d24:	68e0      	ldr	r0, [r4, #12]
 8005d26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d28:	4298      	cmp	r0, r3
 8005d2a:	bfb8      	it	lt
 8005d2c:	4618      	movlt	r0, r3
 8005d2e:	e734      	b.n	8005b9a <_printf_float+0xba>
 8005d30:	2301      	movs	r3, #1
 8005d32:	4652      	mov	r2, sl
 8005d34:	4631      	mov	r1, r6
 8005d36:	4628      	mov	r0, r5
 8005d38:	47b8      	blx	r7
 8005d3a:	3001      	adds	r0, #1
 8005d3c:	f43f af2b 	beq.w	8005b96 <_printf_float+0xb6>
 8005d40:	f109 0901 	add.w	r9, r9, #1
 8005d44:	e7e8      	b.n	8005d18 <_printf_float+0x238>
 8005d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	dc39      	bgt.n	8005dc0 <_printf_float+0x2e0>
 8005d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dbc <_printf_float+0x2dc>)
 8005d4e:	2301      	movs	r3, #1
 8005d50:	4631      	mov	r1, r6
 8005d52:	4628      	mov	r0, r5
 8005d54:	47b8      	blx	r7
 8005d56:	3001      	adds	r0, #1
 8005d58:	f43f af1d 	beq.w	8005b96 <_printf_float+0xb6>
 8005d5c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d60:	ea59 0303 	orrs.w	r3, r9, r3
 8005d64:	d102      	bne.n	8005d6c <_printf_float+0x28c>
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	07d9      	lsls	r1, r3, #31
 8005d6a:	d5d7      	bpl.n	8005d1c <_printf_float+0x23c>
 8005d6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d70:	4631      	mov	r1, r6
 8005d72:	4628      	mov	r0, r5
 8005d74:	47b8      	blx	r7
 8005d76:	3001      	adds	r0, #1
 8005d78:	f43f af0d 	beq.w	8005b96 <_printf_float+0xb6>
 8005d7c:	f04f 0a00 	mov.w	sl, #0
 8005d80:	f104 0b1a 	add.w	fp, r4, #26
 8005d84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d86:	425b      	negs	r3, r3
 8005d88:	4553      	cmp	r3, sl
 8005d8a:	dc01      	bgt.n	8005d90 <_printf_float+0x2b0>
 8005d8c:	464b      	mov	r3, r9
 8005d8e:	e793      	b.n	8005cb8 <_printf_float+0x1d8>
 8005d90:	2301      	movs	r3, #1
 8005d92:	465a      	mov	r2, fp
 8005d94:	4631      	mov	r1, r6
 8005d96:	4628      	mov	r0, r5
 8005d98:	47b8      	blx	r7
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	f43f aefb 	beq.w	8005b96 <_printf_float+0xb6>
 8005da0:	f10a 0a01 	add.w	sl, sl, #1
 8005da4:	e7ee      	b.n	8005d84 <_printf_float+0x2a4>
 8005da6:	bf00      	nop
 8005da8:	7fefffff 	.word	0x7fefffff
 8005dac:	08009242 	.word	0x08009242
 8005db0:	0800923e 	.word	0x0800923e
 8005db4:	0800924a 	.word	0x0800924a
 8005db8:	08009246 	.word	0x08009246
 8005dbc:	0800924e 	.word	0x0800924e
 8005dc0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dc2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005dc6:	4553      	cmp	r3, sl
 8005dc8:	bfa8      	it	ge
 8005dca:	4653      	movge	r3, sl
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	4699      	mov	r9, r3
 8005dd0:	dc36      	bgt.n	8005e40 <_printf_float+0x360>
 8005dd2:	f04f 0b00 	mov.w	fp, #0
 8005dd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005dda:	f104 021a 	add.w	r2, r4, #26
 8005dde:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005de0:	9306      	str	r3, [sp, #24]
 8005de2:	eba3 0309 	sub.w	r3, r3, r9
 8005de6:	455b      	cmp	r3, fp
 8005de8:	dc31      	bgt.n	8005e4e <_printf_float+0x36e>
 8005dea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dec:	459a      	cmp	sl, r3
 8005dee:	dc3a      	bgt.n	8005e66 <_printf_float+0x386>
 8005df0:	6823      	ldr	r3, [r4, #0]
 8005df2:	07da      	lsls	r2, r3, #31
 8005df4:	d437      	bmi.n	8005e66 <_printf_float+0x386>
 8005df6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df8:	ebaa 0903 	sub.w	r9, sl, r3
 8005dfc:	9b06      	ldr	r3, [sp, #24]
 8005dfe:	ebaa 0303 	sub.w	r3, sl, r3
 8005e02:	4599      	cmp	r9, r3
 8005e04:	bfa8      	it	ge
 8005e06:	4699      	movge	r9, r3
 8005e08:	f1b9 0f00 	cmp.w	r9, #0
 8005e0c:	dc33      	bgt.n	8005e76 <_printf_float+0x396>
 8005e0e:	f04f 0800 	mov.w	r8, #0
 8005e12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e16:	f104 0b1a 	add.w	fp, r4, #26
 8005e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e1c:	ebaa 0303 	sub.w	r3, sl, r3
 8005e20:	eba3 0309 	sub.w	r3, r3, r9
 8005e24:	4543      	cmp	r3, r8
 8005e26:	f77f af79 	ble.w	8005d1c <_printf_float+0x23c>
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	465a      	mov	r2, fp
 8005e2e:	4631      	mov	r1, r6
 8005e30:	4628      	mov	r0, r5
 8005e32:	47b8      	blx	r7
 8005e34:	3001      	adds	r0, #1
 8005e36:	f43f aeae 	beq.w	8005b96 <_printf_float+0xb6>
 8005e3a:	f108 0801 	add.w	r8, r8, #1
 8005e3e:	e7ec      	b.n	8005e1a <_printf_float+0x33a>
 8005e40:	4642      	mov	r2, r8
 8005e42:	4631      	mov	r1, r6
 8005e44:	4628      	mov	r0, r5
 8005e46:	47b8      	blx	r7
 8005e48:	3001      	adds	r0, #1
 8005e4a:	d1c2      	bne.n	8005dd2 <_printf_float+0x2f2>
 8005e4c:	e6a3      	b.n	8005b96 <_printf_float+0xb6>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	4631      	mov	r1, r6
 8005e52:	4628      	mov	r0, r5
 8005e54:	9206      	str	r2, [sp, #24]
 8005e56:	47b8      	blx	r7
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f43f ae9c 	beq.w	8005b96 <_printf_float+0xb6>
 8005e5e:	9a06      	ldr	r2, [sp, #24]
 8005e60:	f10b 0b01 	add.w	fp, fp, #1
 8005e64:	e7bb      	b.n	8005dde <_printf_float+0x2fe>
 8005e66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e6a:	4631      	mov	r1, r6
 8005e6c:	4628      	mov	r0, r5
 8005e6e:	47b8      	blx	r7
 8005e70:	3001      	adds	r0, #1
 8005e72:	d1c0      	bne.n	8005df6 <_printf_float+0x316>
 8005e74:	e68f      	b.n	8005b96 <_printf_float+0xb6>
 8005e76:	9a06      	ldr	r2, [sp, #24]
 8005e78:	464b      	mov	r3, r9
 8005e7a:	4442      	add	r2, r8
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4628      	mov	r0, r5
 8005e80:	47b8      	blx	r7
 8005e82:	3001      	adds	r0, #1
 8005e84:	d1c3      	bne.n	8005e0e <_printf_float+0x32e>
 8005e86:	e686      	b.n	8005b96 <_printf_float+0xb6>
 8005e88:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e8c:	f1ba 0f01 	cmp.w	sl, #1
 8005e90:	dc01      	bgt.n	8005e96 <_printf_float+0x3b6>
 8005e92:	07db      	lsls	r3, r3, #31
 8005e94:	d536      	bpl.n	8005f04 <_printf_float+0x424>
 8005e96:	2301      	movs	r3, #1
 8005e98:	4642      	mov	r2, r8
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	f43f ae78 	beq.w	8005b96 <_printf_float+0xb6>
 8005ea6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005eaa:	4631      	mov	r1, r6
 8005eac:	4628      	mov	r0, r5
 8005eae:	47b8      	blx	r7
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	f43f ae70 	beq.w	8005b96 <_printf_float+0xb6>
 8005eb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005eba:	2200      	movs	r2, #0
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ec2:	f7fa fe19 	bl	8000af8 <__aeabi_dcmpeq>
 8005ec6:	b9c0      	cbnz	r0, 8005efa <_printf_float+0x41a>
 8005ec8:	4653      	mov	r3, sl
 8005eca:	f108 0201 	add.w	r2, r8, #1
 8005ece:	4631      	mov	r1, r6
 8005ed0:	4628      	mov	r0, r5
 8005ed2:	47b8      	blx	r7
 8005ed4:	3001      	adds	r0, #1
 8005ed6:	d10c      	bne.n	8005ef2 <_printf_float+0x412>
 8005ed8:	e65d      	b.n	8005b96 <_printf_float+0xb6>
 8005eda:	2301      	movs	r3, #1
 8005edc:	465a      	mov	r2, fp
 8005ede:	4631      	mov	r1, r6
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	47b8      	blx	r7
 8005ee4:	3001      	adds	r0, #1
 8005ee6:	f43f ae56 	beq.w	8005b96 <_printf_float+0xb6>
 8005eea:	f108 0801 	add.w	r8, r8, #1
 8005eee:	45d0      	cmp	r8, sl
 8005ef0:	dbf3      	blt.n	8005eda <_printf_float+0x3fa>
 8005ef2:	464b      	mov	r3, r9
 8005ef4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005ef8:	e6df      	b.n	8005cba <_printf_float+0x1da>
 8005efa:	f04f 0800 	mov.w	r8, #0
 8005efe:	f104 0b1a 	add.w	fp, r4, #26
 8005f02:	e7f4      	b.n	8005eee <_printf_float+0x40e>
 8005f04:	2301      	movs	r3, #1
 8005f06:	4642      	mov	r2, r8
 8005f08:	e7e1      	b.n	8005ece <_printf_float+0x3ee>
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	464a      	mov	r2, r9
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	47b8      	blx	r7
 8005f14:	3001      	adds	r0, #1
 8005f16:	f43f ae3e 	beq.w	8005b96 <_printf_float+0xb6>
 8005f1a:	f108 0801 	add.w	r8, r8, #1
 8005f1e:	68e3      	ldr	r3, [r4, #12]
 8005f20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f22:	1a5b      	subs	r3, r3, r1
 8005f24:	4543      	cmp	r3, r8
 8005f26:	dcf0      	bgt.n	8005f0a <_printf_float+0x42a>
 8005f28:	e6fc      	b.n	8005d24 <_printf_float+0x244>
 8005f2a:	f04f 0800 	mov.w	r8, #0
 8005f2e:	f104 0919 	add.w	r9, r4, #25
 8005f32:	e7f4      	b.n	8005f1e <_printf_float+0x43e>

08005f34 <_printf_common>:
 8005f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f38:	4616      	mov	r6, r2
 8005f3a:	4698      	mov	r8, r3
 8005f3c:	688a      	ldr	r2, [r1, #8]
 8005f3e:	690b      	ldr	r3, [r1, #16]
 8005f40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f44:	4293      	cmp	r3, r2
 8005f46:	bfb8      	it	lt
 8005f48:	4613      	movlt	r3, r2
 8005f4a:	6033      	str	r3, [r6, #0]
 8005f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f50:	4607      	mov	r7, r0
 8005f52:	460c      	mov	r4, r1
 8005f54:	b10a      	cbz	r2, 8005f5a <_printf_common+0x26>
 8005f56:	3301      	adds	r3, #1
 8005f58:	6033      	str	r3, [r6, #0]
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	0699      	lsls	r1, r3, #26
 8005f5e:	bf42      	ittt	mi
 8005f60:	6833      	ldrmi	r3, [r6, #0]
 8005f62:	3302      	addmi	r3, #2
 8005f64:	6033      	strmi	r3, [r6, #0]
 8005f66:	6825      	ldr	r5, [r4, #0]
 8005f68:	f015 0506 	ands.w	r5, r5, #6
 8005f6c:	d106      	bne.n	8005f7c <_printf_common+0x48>
 8005f6e:	f104 0a19 	add.w	sl, r4, #25
 8005f72:	68e3      	ldr	r3, [r4, #12]
 8005f74:	6832      	ldr	r2, [r6, #0]
 8005f76:	1a9b      	subs	r3, r3, r2
 8005f78:	42ab      	cmp	r3, r5
 8005f7a:	dc26      	bgt.n	8005fca <_printf_common+0x96>
 8005f7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f80:	6822      	ldr	r2, [r4, #0]
 8005f82:	3b00      	subs	r3, #0
 8005f84:	bf18      	it	ne
 8005f86:	2301      	movne	r3, #1
 8005f88:	0692      	lsls	r2, r2, #26
 8005f8a:	d42b      	bmi.n	8005fe4 <_printf_common+0xb0>
 8005f8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f90:	4641      	mov	r1, r8
 8005f92:	4638      	mov	r0, r7
 8005f94:	47c8      	blx	r9
 8005f96:	3001      	adds	r0, #1
 8005f98:	d01e      	beq.n	8005fd8 <_printf_common+0xa4>
 8005f9a:	6823      	ldr	r3, [r4, #0]
 8005f9c:	6922      	ldr	r2, [r4, #16]
 8005f9e:	f003 0306 	and.w	r3, r3, #6
 8005fa2:	2b04      	cmp	r3, #4
 8005fa4:	bf02      	ittt	eq
 8005fa6:	68e5      	ldreq	r5, [r4, #12]
 8005fa8:	6833      	ldreq	r3, [r6, #0]
 8005faa:	1aed      	subeq	r5, r5, r3
 8005fac:	68a3      	ldr	r3, [r4, #8]
 8005fae:	bf0c      	ite	eq
 8005fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fb4:	2500      	movne	r5, #0
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	bfc4      	itt	gt
 8005fba:	1a9b      	subgt	r3, r3, r2
 8005fbc:	18ed      	addgt	r5, r5, r3
 8005fbe:	2600      	movs	r6, #0
 8005fc0:	341a      	adds	r4, #26
 8005fc2:	42b5      	cmp	r5, r6
 8005fc4:	d11a      	bne.n	8005ffc <_printf_common+0xc8>
 8005fc6:	2000      	movs	r0, #0
 8005fc8:	e008      	b.n	8005fdc <_printf_common+0xa8>
 8005fca:	2301      	movs	r3, #1
 8005fcc:	4652      	mov	r2, sl
 8005fce:	4641      	mov	r1, r8
 8005fd0:	4638      	mov	r0, r7
 8005fd2:	47c8      	blx	r9
 8005fd4:	3001      	adds	r0, #1
 8005fd6:	d103      	bne.n	8005fe0 <_printf_common+0xac>
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe0:	3501      	adds	r5, #1
 8005fe2:	e7c6      	b.n	8005f72 <_printf_common+0x3e>
 8005fe4:	18e1      	adds	r1, r4, r3
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	2030      	movs	r0, #48	@ 0x30
 8005fea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fee:	4422      	add	r2, r4
 8005ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005ff4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005ff8:	3302      	adds	r3, #2
 8005ffa:	e7c7      	b.n	8005f8c <_printf_common+0x58>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	4622      	mov	r2, r4
 8006000:	4641      	mov	r1, r8
 8006002:	4638      	mov	r0, r7
 8006004:	47c8      	blx	r9
 8006006:	3001      	adds	r0, #1
 8006008:	d0e6      	beq.n	8005fd8 <_printf_common+0xa4>
 800600a:	3601      	adds	r6, #1
 800600c:	e7d9      	b.n	8005fc2 <_printf_common+0x8e>
	...

08006010 <_printf_i>:
 8006010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006014:	7e0f      	ldrb	r7, [r1, #24]
 8006016:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006018:	2f78      	cmp	r7, #120	@ 0x78
 800601a:	4691      	mov	r9, r2
 800601c:	4680      	mov	r8, r0
 800601e:	460c      	mov	r4, r1
 8006020:	469a      	mov	sl, r3
 8006022:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006026:	d807      	bhi.n	8006038 <_printf_i+0x28>
 8006028:	2f62      	cmp	r7, #98	@ 0x62
 800602a:	d80a      	bhi.n	8006042 <_printf_i+0x32>
 800602c:	2f00      	cmp	r7, #0
 800602e:	f000 80d1 	beq.w	80061d4 <_printf_i+0x1c4>
 8006032:	2f58      	cmp	r7, #88	@ 0x58
 8006034:	f000 80b8 	beq.w	80061a8 <_printf_i+0x198>
 8006038:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800603c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006040:	e03a      	b.n	80060b8 <_printf_i+0xa8>
 8006042:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006046:	2b15      	cmp	r3, #21
 8006048:	d8f6      	bhi.n	8006038 <_printf_i+0x28>
 800604a:	a101      	add	r1, pc, #4	@ (adr r1, 8006050 <_printf_i+0x40>)
 800604c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006050:	080060a9 	.word	0x080060a9
 8006054:	080060bd 	.word	0x080060bd
 8006058:	08006039 	.word	0x08006039
 800605c:	08006039 	.word	0x08006039
 8006060:	08006039 	.word	0x08006039
 8006064:	08006039 	.word	0x08006039
 8006068:	080060bd 	.word	0x080060bd
 800606c:	08006039 	.word	0x08006039
 8006070:	08006039 	.word	0x08006039
 8006074:	08006039 	.word	0x08006039
 8006078:	08006039 	.word	0x08006039
 800607c:	080061bb 	.word	0x080061bb
 8006080:	080060e7 	.word	0x080060e7
 8006084:	08006175 	.word	0x08006175
 8006088:	08006039 	.word	0x08006039
 800608c:	08006039 	.word	0x08006039
 8006090:	080061dd 	.word	0x080061dd
 8006094:	08006039 	.word	0x08006039
 8006098:	080060e7 	.word	0x080060e7
 800609c:	08006039 	.word	0x08006039
 80060a0:	08006039 	.word	0x08006039
 80060a4:	0800617d 	.word	0x0800617d
 80060a8:	6833      	ldr	r3, [r6, #0]
 80060aa:	1d1a      	adds	r2, r3, #4
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	6032      	str	r2, [r6, #0]
 80060b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060b8:	2301      	movs	r3, #1
 80060ba:	e09c      	b.n	80061f6 <_printf_i+0x1e6>
 80060bc:	6833      	ldr	r3, [r6, #0]
 80060be:	6820      	ldr	r0, [r4, #0]
 80060c0:	1d19      	adds	r1, r3, #4
 80060c2:	6031      	str	r1, [r6, #0]
 80060c4:	0606      	lsls	r6, r0, #24
 80060c6:	d501      	bpl.n	80060cc <_printf_i+0xbc>
 80060c8:	681d      	ldr	r5, [r3, #0]
 80060ca:	e003      	b.n	80060d4 <_printf_i+0xc4>
 80060cc:	0645      	lsls	r5, r0, #25
 80060ce:	d5fb      	bpl.n	80060c8 <_printf_i+0xb8>
 80060d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060d4:	2d00      	cmp	r5, #0
 80060d6:	da03      	bge.n	80060e0 <_printf_i+0xd0>
 80060d8:	232d      	movs	r3, #45	@ 0x2d
 80060da:	426d      	negs	r5, r5
 80060dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060e0:	4858      	ldr	r0, [pc, #352]	@ (8006244 <_printf_i+0x234>)
 80060e2:	230a      	movs	r3, #10
 80060e4:	e011      	b.n	800610a <_printf_i+0xfa>
 80060e6:	6821      	ldr	r1, [r4, #0]
 80060e8:	6833      	ldr	r3, [r6, #0]
 80060ea:	0608      	lsls	r0, r1, #24
 80060ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80060f0:	d402      	bmi.n	80060f8 <_printf_i+0xe8>
 80060f2:	0649      	lsls	r1, r1, #25
 80060f4:	bf48      	it	mi
 80060f6:	b2ad      	uxthmi	r5, r5
 80060f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80060fa:	4852      	ldr	r0, [pc, #328]	@ (8006244 <_printf_i+0x234>)
 80060fc:	6033      	str	r3, [r6, #0]
 80060fe:	bf14      	ite	ne
 8006100:	230a      	movne	r3, #10
 8006102:	2308      	moveq	r3, #8
 8006104:	2100      	movs	r1, #0
 8006106:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800610a:	6866      	ldr	r6, [r4, #4]
 800610c:	60a6      	str	r6, [r4, #8]
 800610e:	2e00      	cmp	r6, #0
 8006110:	db05      	blt.n	800611e <_printf_i+0x10e>
 8006112:	6821      	ldr	r1, [r4, #0]
 8006114:	432e      	orrs	r6, r5
 8006116:	f021 0104 	bic.w	r1, r1, #4
 800611a:	6021      	str	r1, [r4, #0]
 800611c:	d04b      	beq.n	80061b6 <_printf_i+0x1a6>
 800611e:	4616      	mov	r6, r2
 8006120:	fbb5 f1f3 	udiv	r1, r5, r3
 8006124:	fb03 5711 	mls	r7, r3, r1, r5
 8006128:	5dc7      	ldrb	r7, [r0, r7]
 800612a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800612e:	462f      	mov	r7, r5
 8006130:	42bb      	cmp	r3, r7
 8006132:	460d      	mov	r5, r1
 8006134:	d9f4      	bls.n	8006120 <_printf_i+0x110>
 8006136:	2b08      	cmp	r3, #8
 8006138:	d10b      	bne.n	8006152 <_printf_i+0x142>
 800613a:	6823      	ldr	r3, [r4, #0]
 800613c:	07df      	lsls	r7, r3, #31
 800613e:	d508      	bpl.n	8006152 <_printf_i+0x142>
 8006140:	6923      	ldr	r3, [r4, #16]
 8006142:	6861      	ldr	r1, [r4, #4]
 8006144:	4299      	cmp	r1, r3
 8006146:	bfde      	ittt	le
 8006148:	2330      	movle	r3, #48	@ 0x30
 800614a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800614e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006152:	1b92      	subs	r2, r2, r6
 8006154:	6122      	str	r2, [r4, #16]
 8006156:	f8cd a000 	str.w	sl, [sp]
 800615a:	464b      	mov	r3, r9
 800615c:	aa03      	add	r2, sp, #12
 800615e:	4621      	mov	r1, r4
 8006160:	4640      	mov	r0, r8
 8006162:	f7ff fee7 	bl	8005f34 <_printf_common>
 8006166:	3001      	adds	r0, #1
 8006168:	d14a      	bne.n	8006200 <_printf_i+0x1f0>
 800616a:	f04f 30ff 	mov.w	r0, #4294967295
 800616e:	b004      	add	sp, #16
 8006170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	f043 0320 	orr.w	r3, r3, #32
 800617a:	6023      	str	r3, [r4, #0]
 800617c:	4832      	ldr	r0, [pc, #200]	@ (8006248 <_printf_i+0x238>)
 800617e:	2778      	movs	r7, #120	@ 0x78
 8006180:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	6831      	ldr	r1, [r6, #0]
 8006188:	061f      	lsls	r7, r3, #24
 800618a:	f851 5b04 	ldr.w	r5, [r1], #4
 800618e:	d402      	bmi.n	8006196 <_printf_i+0x186>
 8006190:	065f      	lsls	r7, r3, #25
 8006192:	bf48      	it	mi
 8006194:	b2ad      	uxthmi	r5, r5
 8006196:	6031      	str	r1, [r6, #0]
 8006198:	07d9      	lsls	r1, r3, #31
 800619a:	bf44      	itt	mi
 800619c:	f043 0320 	orrmi.w	r3, r3, #32
 80061a0:	6023      	strmi	r3, [r4, #0]
 80061a2:	b11d      	cbz	r5, 80061ac <_printf_i+0x19c>
 80061a4:	2310      	movs	r3, #16
 80061a6:	e7ad      	b.n	8006104 <_printf_i+0xf4>
 80061a8:	4826      	ldr	r0, [pc, #152]	@ (8006244 <_printf_i+0x234>)
 80061aa:	e7e9      	b.n	8006180 <_printf_i+0x170>
 80061ac:	6823      	ldr	r3, [r4, #0]
 80061ae:	f023 0320 	bic.w	r3, r3, #32
 80061b2:	6023      	str	r3, [r4, #0]
 80061b4:	e7f6      	b.n	80061a4 <_printf_i+0x194>
 80061b6:	4616      	mov	r6, r2
 80061b8:	e7bd      	b.n	8006136 <_printf_i+0x126>
 80061ba:	6833      	ldr	r3, [r6, #0]
 80061bc:	6825      	ldr	r5, [r4, #0]
 80061be:	6961      	ldr	r1, [r4, #20]
 80061c0:	1d18      	adds	r0, r3, #4
 80061c2:	6030      	str	r0, [r6, #0]
 80061c4:	062e      	lsls	r6, r5, #24
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	d501      	bpl.n	80061ce <_printf_i+0x1be>
 80061ca:	6019      	str	r1, [r3, #0]
 80061cc:	e002      	b.n	80061d4 <_printf_i+0x1c4>
 80061ce:	0668      	lsls	r0, r5, #25
 80061d0:	d5fb      	bpl.n	80061ca <_printf_i+0x1ba>
 80061d2:	8019      	strh	r1, [r3, #0]
 80061d4:	2300      	movs	r3, #0
 80061d6:	6123      	str	r3, [r4, #16]
 80061d8:	4616      	mov	r6, r2
 80061da:	e7bc      	b.n	8006156 <_printf_i+0x146>
 80061dc:	6833      	ldr	r3, [r6, #0]
 80061de:	1d1a      	adds	r2, r3, #4
 80061e0:	6032      	str	r2, [r6, #0]
 80061e2:	681e      	ldr	r6, [r3, #0]
 80061e4:	6862      	ldr	r2, [r4, #4]
 80061e6:	2100      	movs	r1, #0
 80061e8:	4630      	mov	r0, r6
 80061ea:	f7fa f809 	bl	8000200 <memchr>
 80061ee:	b108      	cbz	r0, 80061f4 <_printf_i+0x1e4>
 80061f0:	1b80      	subs	r0, r0, r6
 80061f2:	6060      	str	r0, [r4, #4]
 80061f4:	6863      	ldr	r3, [r4, #4]
 80061f6:	6123      	str	r3, [r4, #16]
 80061f8:	2300      	movs	r3, #0
 80061fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061fe:	e7aa      	b.n	8006156 <_printf_i+0x146>
 8006200:	6923      	ldr	r3, [r4, #16]
 8006202:	4632      	mov	r2, r6
 8006204:	4649      	mov	r1, r9
 8006206:	4640      	mov	r0, r8
 8006208:	47d0      	blx	sl
 800620a:	3001      	adds	r0, #1
 800620c:	d0ad      	beq.n	800616a <_printf_i+0x15a>
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	079b      	lsls	r3, r3, #30
 8006212:	d413      	bmi.n	800623c <_printf_i+0x22c>
 8006214:	68e0      	ldr	r0, [r4, #12]
 8006216:	9b03      	ldr	r3, [sp, #12]
 8006218:	4298      	cmp	r0, r3
 800621a:	bfb8      	it	lt
 800621c:	4618      	movlt	r0, r3
 800621e:	e7a6      	b.n	800616e <_printf_i+0x15e>
 8006220:	2301      	movs	r3, #1
 8006222:	4632      	mov	r2, r6
 8006224:	4649      	mov	r1, r9
 8006226:	4640      	mov	r0, r8
 8006228:	47d0      	blx	sl
 800622a:	3001      	adds	r0, #1
 800622c:	d09d      	beq.n	800616a <_printf_i+0x15a>
 800622e:	3501      	adds	r5, #1
 8006230:	68e3      	ldr	r3, [r4, #12]
 8006232:	9903      	ldr	r1, [sp, #12]
 8006234:	1a5b      	subs	r3, r3, r1
 8006236:	42ab      	cmp	r3, r5
 8006238:	dcf2      	bgt.n	8006220 <_printf_i+0x210>
 800623a:	e7eb      	b.n	8006214 <_printf_i+0x204>
 800623c:	2500      	movs	r5, #0
 800623e:	f104 0619 	add.w	r6, r4, #25
 8006242:	e7f5      	b.n	8006230 <_printf_i+0x220>
 8006244:	08009250 	.word	0x08009250
 8006248:	08009261 	.word	0x08009261

0800624c <std>:
 800624c:	2300      	movs	r3, #0
 800624e:	b510      	push	{r4, lr}
 8006250:	4604      	mov	r4, r0
 8006252:	e9c0 3300 	strd	r3, r3, [r0]
 8006256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800625a:	6083      	str	r3, [r0, #8]
 800625c:	8181      	strh	r1, [r0, #12]
 800625e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006260:	81c2      	strh	r2, [r0, #14]
 8006262:	6183      	str	r3, [r0, #24]
 8006264:	4619      	mov	r1, r3
 8006266:	2208      	movs	r2, #8
 8006268:	305c      	adds	r0, #92	@ 0x5c
 800626a:	f000 f92a 	bl	80064c2 <memset>
 800626e:	4b0d      	ldr	r3, [pc, #52]	@ (80062a4 <std+0x58>)
 8006270:	6263      	str	r3, [r4, #36]	@ 0x24
 8006272:	4b0d      	ldr	r3, [pc, #52]	@ (80062a8 <std+0x5c>)
 8006274:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006276:	4b0d      	ldr	r3, [pc, #52]	@ (80062ac <std+0x60>)
 8006278:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800627a:	4b0d      	ldr	r3, [pc, #52]	@ (80062b0 <std+0x64>)
 800627c:	6323      	str	r3, [r4, #48]	@ 0x30
 800627e:	4b0d      	ldr	r3, [pc, #52]	@ (80062b4 <std+0x68>)
 8006280:	6224      	str	r4, [r4, #32]
 8006282:	429c      	cmp	r4, r3
 8006284:	d006      	beq.n	8006294 <std+0x48>
 8006286:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800628a:	4294      	cmp	r4, r2
 800628c:	d002      	beq.n	8006294 <std+0x48>
 800628e:	33d0      	adds	r3, #208	@ 0xd0
 8006290:	429c      	cmp	r4, r3
 8006292:	d105      	bne.n	80062a0 <std+0x54>
 8006294:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006298:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800629c:	f000 b9a0 	b.w	80065e0 <__retarget_lock_init_recursive>
 80062a0:	bd10      	pop	{r4, pc}
 80062a2:	bf00      	nop
 80062a4:	0800643d 	.word	0x0800643d
 80062a8:	0800645f 	.word	0x0800645f
 80062ac:	08006497 	.word	0x08006497
 80062b0:	080064bb 	.word	0x080064bb
 80062b4:	20000378 	.word	0x20000378

080062b8 <stdio_exit_handler>:
 80062b8:	4a02      	ldr	r2, [pc, #8]	@ (80062c4 <stdio_exit_handler+0xc>)
 80062ba:	4903      	ldr	r1, [pc, #12]	@ (80062c8 <stdio_exit_handler+0x10>)
 80062bc:	4803      	ldr	r0, [pc, #12]	@ (80062cc <stdio_exit_handler+0x14>)
 80062be:	f000 b869 	b.w	8006394 <_fwalk_sglue>
 80062c2:	bf00      	nop
 80062c4:	2000001c 	.word	0x2000001c
 80062c8:	08008885 	.word	0x08008885
 80062cc:	20000198 	.word	0x20000198

080062d0 <cleanup_stdio>:
 80062d0:	6841      	ldr	r1, [r0, #4]
 80062d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006304 <cleanup_stdio+0x34>)
 80062d4:	4299      	cmp	r1, r3
 80062d6:	b510      	push	{r4, lr}
 80062d8:	4604      	mov	r4, r0
 80062da:	d001      	beq.n	80062e0 <cleanup_stdio+0x10>
 80062dc:	f002 fad2 	bl	8008884 <_fflush_r>
 80062e0:	68a1      	ldr	r1, [r4, #8]
 80062e2:	4b09      	ldr	r3, [pc, #36]	@ (8006308 <cleanup_stdio+0x38>)
 80062e4:	4299      	cmp	r1, r3
 80062e6:	d002      	beq.n	80062ee <cleanup_stdio+0x1e>
 80062e8:	4620      	mov	r0, r4
 80062ea:	f002 facb 	bl	8008884 <_fflush_r>
 80062ee:	68e1      	ldr	r1, [r4, #12]
 80062f0:	4b06      	ldr	r3, [pc, #24]	@ (800630c <cleanup_stdio+0x3c>)
 80062f2:	4299      	cmp	r1, r3
 80062f4:	d004      	beq.n	8006300 <cleanup_stdio+0x30>
 80062f6:	4620      	mov	r0, r4
 80062f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062fc:	f002 bac2 	b.w	8008884 <_fflush_r>
 8006300:	bd10      	pop	{r4, pc}
 8006302:	bf00      	nop
 8006304:	20000378 	.word	0x20000378
 8006308:	200003e0 	.word	0x200003e0
 800630c:	20000448 	.word	0x20000448

08006310 <global_stdio_init.part.0>:
 8006310:	b510      	push	{r4, lr}
 8006312:	4b0b      	ldr	r3, [pc, #44]	@ (8006340 <global_stdio_init.part.0+0x30>)
 8006314:	4c0b      	ldr	r4, [pc, #44]	@ (8006344 <global_stdio_init.part.0+0x34>)
 8006316:	4a0c      	ldr	r2, [pc, #48]	@ (8006348 <global_stdio_init.part.0+0x38>)
 8006318:	601a      	str	r2, [r3, #0]
 800631a:	4620      	mov	r0, r4
 800631c:	2200      	movs	r2, #0
 800631e:	2104      	movs	r1, #4
 8006320:	f7ff ff94 	bl	800624c <std>
 8006324:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006328:	2201      	movs	r2, #1
 800632a:	2109      	movs	r1, #9
 800632c:	f7ff ff8e 	bl	800624c <std>
 8006330:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006334:	2202      	movs	r2, #2
 8006336:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800633a:	2112      	movs	r1, #18
 800633c:	f7ff bf86 	b.w	800624c <std>
 8006340:	200004b0 	.word	0x200004b0
 8006344:	20000378 	.word	0x20000378
 8006348:	080062b9 	.word	0x080062b9

0800634c <__sfp_lock_acquire>:
 800634c:	4801      	ldr	r0, [pc, #4]	@ (8006354 <__sfp_lock_acquire+0x8>)
 800634e:	f000 b948 	b.w	80065e2 <__retarget_lock_acquire_recursive>
 8006352:	bf00      	nop
 8006354:	200004b9 	.word	0x200004b9

08006358 <__sfp_lock_release>:
 8006358:	4801      	ldr	r0, [pc, #4]	@ (8006360 <__sfp_lock_release+0x8>)
 800635a:	f000 b943 	b.w	80065e4 <__retarget_lock_release_recursive>
 800635e:	bf00      	nop
 8006360:	200004b9 	.word	0x200004b9

08006364 <__sinit>:
 8006364:	b510      	push	{r4, lr}
 8006366:	4604      	mov	r4, r0
 8006368:	f7ff fff0 	bl	800634c <__sfp_lock_acquire>
 800636c:	6a23      	ldr	r3, [r4, #32]
 800636e:	b11b      	cbz	r3, 8006378 <__sinit+0x14>
 8006370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006374:	f7ff bff0 	b.w	8006358 <__sfp_lock_release>
 8006378:	4b04      	ldr	r3, [pc, #16]	@ (800638c <__sinit+0x28>)
 800637a:	6223      	str	r3, [r4, #32]
 800637c:	4b04      	ldr	r3, [pc, #16]	@ (8006390 <__sinit+0x2c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d1f5      	bne.n	8006370 <__sinit+0xc>
 8006384:	f7ff ffc4 	bl	8006310 <global_stdio_init.part.0>
 8006388:	e7f2      	b.n	8006370 <__sinit+0xc>
 800638a:	bf00      	nop
 800638c:	080062d1 	.word	0x080062d1
 8006390:	200004b0 	.word	0x200004b0

08006394 <_fwalk_sglue>:
 8006394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006398:	4607      	mov	r7, r0
 800639a:	4688      	mov	r8, r1
 800639c:	4614      	mov	r4, r2
 800639e:	2600      	movs	r6, #0
 80063a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063a4:	f1b9 0901 	subs.w	r9, r9, #1
 80063a8:	d505      	bpl.n	80063b6 <_fwalk_sglue+0x22>
 80063aa:	6824      	ldr	r4, [r4, #0]
 80063ac:	2c00      	cmp	r4, #0
 80063ae:	d1f7      	bne.n	80063a0 <_fwalk_sglue+0xc>
 80063b0:	4630      	mov	r0, r6
 80063b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063b6:	89ab      	ldrh	r3, [r5, #12]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d907      	bls.n	80063cc <_fwalk_sglue+0x38>
 80063bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063c0:	3301      	adds	r3, #1
 80063c2:	d003      	beq.n	80063cc <_fwalk_sglue+0x38>
 80063c4:	4629      	mov	r1, r5
 80063c6:	4638      	mov	r0, r7
 80063c8:	47c0      	blx	r8
 80063ca:	4306      	orrs	r6, r0
 80063cc:	3568      	adds	r5, #104	@ 0x68
 80063ce:	e7e9      	b.n	80063a4 <_fwalk_sglue+0x10>

080063d0 <sniprintf>:
 80063d0:	b40c      	push	{r2, r3}
 80063d2:	b530      	push	{r4, r5, lr}
 80063d4:	4b18      	ldr	r3, [pc, #96]	@ (8006438 <sniprintf+0x68>)
 80063d6:	1e0c      	subs	r4, r1, #0
 80063d8:	681d      	ldr	r5, [r3, #0]
 80063da:	b09d      	sub	sp, #116	@ 0x74
 80063dc:	da08      	bge.n	80063f0 <sniprintf+0x20>
 80063de:	238b      	movs	r3, #139	@ 0x8b
 80063e0:	602b      	str	r3, [r5, #0]
 80063e2:	f04f 30ff 	mov.w	r0, #4294967295
 80063e6:	b01d      	add	sp, #116	@ 0x74
 80063e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80063ec:	b002      	add	sp, #8
 80063ee:	4770      	bx	lr
 80063f0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80063f4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80063f8:	f04f 0300 	mov.w	r3, #0
 80063fc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80063fe:	bf14      	ite	ne
 8006400:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006404:	4623      	moveq	r3, r4
 8006406:	9304      	str	r3, [sp, #16]
 8006408:	9307      	str	r3, [sp, #28]
 800640a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800640e:	9002      	str	r0, [sp, #8]
 8006410:	9006      	str	r0, [sp, #24]
 8006412:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006416:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006418:	ab21      	add	r3, sp, #132	@ 0x84
 800641a:	a902      	add	r1, sp, #8
 800641c:	4628      	mov	r0, r5
 800641e:	9301      	str	r3, [sp, #4]
 8006420:	f002 f8b0 	bl	8008584 <_svfiprintf_r>
 8006424:	1c43      	adds	r3, r0, #1
 8006426:	bfbc      	itt	lt
 8006428:	238b      	movlt	r3, #139	@ 0x8b
 800642a:	602b      	strlt	r3, [r5, #0]
 800642c:	2c00      	cmp	r4, #0
 800642e:	d0da      	beq.n	80063e6 <sniprintf+0x16>
 8006430:	9b02      	ldr	r3, [sp, #8]
 8006432:	2200      	movs	r2, #0
 8006434:	701a      	strb	r2, [r3, #0]
 8006436:	e7d6      	b.n	80063e6 <sniprintf+0x16>
 8006438:	20000194 	.word	0x20000194

0800643c <__sread>:
 800643c:	b510      	push	{r4, lr}
 800643e:	460c      	mov	r4, r1
 8006440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006444:	f000 f87e 	bl	8006544 <_read_r>
 8006448:	2800      	cmp	r0, #0
 800644a:	bfab      	itete	ge
 800644c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800644e:	89a3      	ldrhlt	r3, [r4, #12]
 8006450:	181b      	addge	r3, r3, r0
 8006452:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006456:	bfac      	ite	ge
 8006458:	6563      	strge	r3, [r4, #84]	@ 0x54
 800645a:	81a3      	strhlt	r3, [r4, #12]
 800645c:	bd10      	pop	{r4, pc}

0800645e <__swrite>:
 800645e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006462:	461f      	mov	r7, r3
 8006464:	898b      	ldrh	r3, [r1, #12]
 8006466:	05db      	lsls	r3, r3, #23
 8006468:	4605      	mov	r5, r0
 800646a:	460c      	mov	r4, r1
 800646c:	4616      	mov	r6, r2
 800646e:	d505      	bpl.n	800647c <__swrite+0x1e>
 8006470:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006474:	2302      	movs	r3, #2
 8006476:	2200      	movs	r2, #0
 8006478:	f000 f852 	bl	8006520 <_lseek_r>
 800647c:	89a3      	ldrh	r3, [r4, #12]
 800647e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006482:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006486:	81a3      	strh	r3, [r4, #12]
 8006488:	4632      	mov	r2, r6
 800648a:	463b      	mov	r3, r7
 800648c:	4628      	mov	r0, r5
 800648e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006492:	f000 b869 	b.w	8006568 <_write_r>

08006496 <__sseek>:
 8006496:	b510      	push	{r4, lr}
 8006498:	460c      	mov	r4, r1
 800649a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800649e:	f000 f83f 	bl	8006520 <_lseek_r>
 80064a2:	1c43      	adds	r3, r0, #1
 80064a4:	89a3      	ldrh	r3, [r4, #12]
 80064a6:	bf15      	itete	ne
 80064a8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80064aa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80064ae:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80064b2:	81a3      	strheq	r3, [r4, #12]
 80064b4:	bf18      	it	ne
 80064b6:	81a3      	strhne	r3, [r4, #12]
 80064b8:	bd10      	pop	{r4, pc}

080064ba <__sclose>:
 80064ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064be:	f000 b81f 	b.w	8006500 <_close_r>

080064c2 <memset>:
 80064c2:	4402      	add	r2, r0
 80064c4:	4603      	mov	r3, r0
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d100      	bne.n	80064cc <memset+0xa>
 80064ca:	4770      	bx	lr
 80064cc:	f803 1b01 	strb.w	r1, [r3], #1
 80064d0:	e7f9      	b.n	80064c6 <memset+0x4>

080064d2 <strncmp>:
 80064d2:	b510      	push	{r4, lr}
 80064d4:	b16a      	cbz	r2, 80064f2 <strncmp+0x20>
 80064d6:	3901      	subs	r1, #1
 80064d8:	1884      	adds	r4, r0, r2
 80064da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064de:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d103      	bne.n	80064ee <strncmp+0x1c>
 80064e6:	42a0      	cmp	r0, r4
 80064e8:	d001      	beq.n	80064ee <strncmp+0x1c>
 80064ea:	2a00      	cmp	r2, #0
 80064ec:	d1f5      	bne.n	80064da <strncmp+0x8>
 80064ee:	1ad0      	subs	r0, r2, r3
 80064f0:	bd10      	pop	{r4, pc}
 80064f2:	4610      	mov	r0, r2
 80064f4:	e7fc      	b.n	80064f0 <strncmp+0x1e>
	...

080064f8 <_localeconv_r>:
 80064f8:	4800      	ldr	r0, [pc, #0]	@ (80064fc <_localeconv_r+0x4>)
 80064fa:	4770      	bx	lr
 80064fc:	20000118 	.word	0x20000118

08006500 <_close_r>:
 8006500:	b538      	push	{r3, r4, r5, lr}
 8006502:	4d06      	ldr	r5, [pc, #24]	@ (800651c <_close_r+0x1c>)
 8006504:	2300      	movs	r3, #0
 8006506:	4604      	mov	r4, r0
 8006508:	4608      	mov	r0, r1
 800650a:	602b      	str	r3, [r5, #0]
 800650c:	f7fb ff84 	bl	8002418 <_close>
 8006510:	1c43      	adds	r3, r0, #1
 8006512:	d102      	bne.n	800651a <_close_r+0x1a>
 8006514:	682b      	ldr	r3, [r5, #0]
 8006516:	b103      	cbz	r3, 800651a <_close_r+0x1a>
 8006518:	6023      	str	r3, [r4, #0]
 800651a:	bd38      	pop	{r3, r4, r5, pc}
 800651c:	200004b4 	.word	0x200004b4

08006520 <_lseek_r>:
 8006520:	b538      	push	{r3, r4, r5, lr}
 8006522:	4d07      	ldr	r5, [pc, #28]	@ (8006540 <_lseek_r+0x20>)
 8006524:	4604      	mov	r4, r0
 8006526:	4608      	mov	r0, r1
 8006528:	4611      	mov	r1, r2
 800652a:	2200      	movs	r2, #0
 800652c:	602a      	str	r2, [r5, #0]
 800652e:	461a      	mov	r2, r3
 8006530:	f7fb ff99 	bl	8002466 <_lseek>
 8006534:	1c43      	adds	r3, r0, #1
 8006536:	d102      	bne.n	800653e <_lseek_r+0x1e>
 8006538:	682b      	ldr	r3, [r5, #0]
 800653a:	b103      	cbz	r3, 800653e <_lseek_r+0x1e>
 800653c:	6023      	str	r3, [r4, #0]
 800653e:	bd38      	pop	{r3, r4, r5, pc}
 8006540:	200004b4 	.word	0x200004b4

08006544 <_read_r>:
 8006544:	b538      	push	{r3, r4, r5, lr}
 8006546:	4d07      	ldr	r5, [pc, #28]	@ (8006564 <_read_r+0x20>)
 8006548:	4604      	mov	r4, r0
 800654a:	4608      	mov	r0, r1
 800654c:	4611      	mov	r1, r2
 800654e:	2200      	movs	r2, #0
 8006550:	602a      	str	r2, [r5, #0]
 8006552:	461a      	mov	r2, r3
 8006554:	f7fb ff27 	bl	80023a6 <_read>
 8006558:	1c43      	adds	r3, r0, #1
 800655a:	d102      	bne.n	8006562 <_read_r+0x1e>
 800655c:	682b      	ldr	r3, [r5, #0]
 800655e:	b103      	cbz	r3, 8006562 <_read_r+0x1e>
 8006560:	6023      	str	r3, [r4, #0]
 8006562:	bd38      	pop	{r3, r4, r5, pc}
 8006564:	200004b4 	.word	0x200004b4

08006568 <_write_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	4d07      	ldr	r5, [pc, #28]	@ (8006588 <_write_r+0x20>)
 800656c:	4604      	mov	r4, r0
 800656e:	4608      	mov	r0, r1
 8006570:	4611      	mov	r1, r2
 8006572:	2200      	movs	r2, #0
 8006574:	602a      	str	r2, [r5, #0]
 8006576:	461a      	mov	r2, r3
 8006578:	f7fb ff32 	bl	80023e0 <_write>
 800657c:	1c43      	adds	r3, r0, #1
 800657e:	d102      	bne.n	8006586 <_write_r+0x1e>
 8006580:	682b      	ldr	r3, [r5, #0]
 8006582:	b103      	cbz	r3, 8006586 <_write_r+0x1e>
 8006584:	6023      	str	r3, [r4, #0]
 8006586:	bd38      	pop	{r3, r4, r5, pc}
 8006588:	200004b4 	.word	0x200004b4

0800658c <__errno>:
 800658c:	4b01      	ldr	r3, [pc, #4]	@ (8006594 <__errno+0x8>)
 800658e:	6818      	ldr	r0, [r3, #0]
 8006590:	4770      	bx	lr
 8006592:	bf00      	nop
 8006594:	20000194 	.word	0x20000194

08006598 <__libc_init_array>:
 8006598:	b570      	push	{r4, r5, r6, lr}
 800659a:	4d0d      	ldr	r5, [pc, #52]	@ (80065d0 <__libc_init_array+0x38>)
 800659c:	4c0d      	ldr	r4, [pc, #52]	@ (80065d4 <__libc_init_array+0x3c>)
 800659e:	1b64      	subs	r4, r4, r5
 80065a0:	10a4      	asrs	r4, r4, #2
 80065a2:	2600      	movs	r6, #0
 80065a4:	42a6      	cmp	r6, r4
 80065a6:	d109      	bne.n	80065bc <__libc_init_array+0x24>
 80065a8:	4d0b      	ldr	r5, [pc, #44]	@ (80065d8 <__libc_init_array+0x40>)
 80065aa:	4c0c      	ldr	r4, [pc, #48]	@ (80065dc <__libc_init_array+0x44>)
 80065ac:	f002 fcda 	bl	8008f64 <_init>
 80065b0:	1b64      	subs	r4, r4, r5
 80065b2:	10a4      	asrs	r4, r4, #2
 80065b4:	2600      	movs	r6, #0
 80065b6:	42a6      	cmp	r6, r4
 80065b8:	d105      	bne.n	80065c6 <__libc_init_array+0x2e>
 80065ba:	bd70      	pop	{r4, r5, r6, pc}
 80065bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80065c0:	4798      	blx	r3
 80065c2:	3601      	adds	r6, #1
 80065c4:	e7ee      	b.n	80065a4 <__libc_init_array+0xc>
 80065c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80065ca:	4798      	blx	r3
 80065cc:	3601      	adds	r6, #1
 80065ce:	e7f2      	b.n	80065b6 <__libc_init_array+0x1e>
 80065d0:	0800966c 	.word	0x0800966c
 80065d4:	0800966c 	.word	0x0800966c
 80065d8:	0800966c 	.word	0x0800966c
 80065dc:	08009670 	.word	0x08009670

080065e0 <__retarget_lock_init_recursive>:
 80065e0:	4770      	bx	lr

080065e2 <__retarget_lock_acquire_recursive>:
 80065e2:	4770      	bx	lr

080065e4 <__retarget_lock_release_recursive>:
 80065e4:	4770      	bx	lr

080065e6 <memcpy>:
 80065e6:	440a      	add	r2, r1
 80065e8:	4291      	cmp	r1, r2
 80065ea:	f100 33ff 	add.w	r3, r0, #4294967295
 80065ee:	d100      	bne.n	80065f2 <memcpy+0xc>
 80065f0:	4770      	bx	lr
 80065f2:	b510      	push	{r4, lr}
 80065f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065fc:	4291      	cmp	r1, r2
 80065fe:	d1f9      	bne.n	80065f4 <memcpy+0xe>
 8006600:	bd10      	pop	{r4, pc}
 8006602:	0000      	movs	r0, r0
 8006604:	0000      	movs	r0, r0
	...

08006608 <nan>:
 8006608:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006610 <nan+0x8>
 800660c:	4770      	bx	lr
 800660e:	bf00      	nop
 8006610:	00000000 	.word	0x00000000
 8006614:	7ff80000 	.word	0x7ff80000

08006618 <quorem>:
 8006618:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800661c:	6903      	ldr	r3, [r0, #16]
 800661e:	690c      	ldr	r4, [r1, #16]
 8006620:	42a3      	cmp	r3, r4
 8006622:	4607      	mov	r7, r0
 8006624:	db7e      	blt.n	8006724 <quorem+0x10c>
 8006626:	3c01      	subs	r4, #1
 8006628:	f101 0814 	add.w	r8, r1, #20
 800662c:	00a3      	lsls	r3, r4, #2
 800662e:	f100 0514 	add.w	r5, r0, #20
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006638:	9301      	str	r3, [sp, #4]
 800663a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800663e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006642:	3301      	adds	r3, #1
 8006644:	429a      	cmp	r2, r3
 8006646:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800664a:	fbb2 f6f3 	udiv	r6, r2, r3
 800664e:	d32e      	bcc.n	80066ae <quorem+0x96>
 8006650:	f04f 0a00 	mov.w	sl, #0
 8006654:	46c4      	mov	ip, r8
 8006656:	46ae      	mov	lr, r5
 8006658:	46d3      	mov	fp, sl
 800665a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800665e:	b298      	uxth	r0, r3
 8006660:	fb06 a000 	mla	r0, r6, r0, sl
 8006664:	0c02      	lsrs	r2, r0, #16
 8006666:	0c1b      	lsrs	r3, r3, #16
 8006668:	fb06 2303 	mla	r3, r6, r3, r2
 800666c:	f8de 2000 	ldr.w	r2, [lr]
 8006670:	b280      	uxth	r0, r0
 8006672:	b292      	uxth	r2, r2
 8006674:	1a12      	subs	r2, r2, r0
 8006676:	445a      	add	r2, fp
 8006678:	f8de 0000 	ldr.w	r0, [lr]
 800667c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006680:	b29b      	uxth	r3, r3
 8006682:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006686:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800668a:	b292      	uxth	r2, r2
 800668c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006690:	45e1      	cmp	r9, ip
 8006692:	f84e 2b04 	str.w	r2, [lr], #4
 8006696:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800669a:	d2de      	bcs.n	800665a <quorem+0x42>
 800669c:	9b00      	ldr	r3, [sp, #0]
 800669e:	58eb      	ldr	r3, [r5, r3]
 80066a0:	b92b      	cbnz	r3, 80066ae <quorem+0x96>
 80066a2:	9b01      	ldr	r3, [sp, #4]
 80066a4:	3b04      	subs	r3, #4
 80066a6:	429d      	cmp	r5, r3
 80066a8:	461a      	mov	r2, r3
 80066aa:	d32f      	bcc.n	800670c <quorem+0xf4>
 80066ac:	613c      	str	r4, [r7, #16]
 80066ae:	4638      	mov	r0, r7
 80066b0:	f001 fd12 	bl	80080d8 <__mcmp>
 80066b4:	2800      	cmp	r0, #0
 80066b6:	db25      	blt.n	8006704 <quorem+0xec>
 80066b8:	4629      	mov	r1, r5
 80066ba:	2000      	movs	r0, #0
 80066bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80066c0:	f8d1 c000 	ldr.w	ip, [r1]
 80066c4:	fa1f fe82 	uxth.w	lr, r2
 80066c8:	fa1f f38c 	uxth.w	r3, ip
 80066cc:	eba3 030e 	sub.w	r3, r3, lr
 80066d0:	4403      	add	r3, r0
 80066d2:	0c12      	lsrs	r2, r2, #16
 80066d4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80066d8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80066dc:	b29b      	uxth	r3, r3
 80066de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066e2:	45c1      	cmp	r9, r8
 80066e4:	f841 3b04 	str.w	r3, [r1], #4
 80066e8:	ea4f 4022 	mov.w	r0, r2, asr #16
 80066ec:	d2e6      	bcs.n	80066bc <quorem+0xa4>
 80066ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066f6:	b922      	cbnz	r2, 8006702 <quorem+0xea>
 80066f8:	3b04      	subs	r3, #4
 80066fa:	429d      	cmp	r5, r3
 80066fc:	461a      	mov	r2, r3
 80066fe:	d30b      	bcc.n	8006718 <quorem+0x100>
 8006700:	613c      	str	r4, [r7, #16]
 8006702:	3601      	adds	r6, #1
 8006704:	4630      	mov	r0, r6
 8006706:	b003      	add	sp, #12
 8006708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800670c:	6812      	ldr	r2, [r2, #0]
 800670e:	3b04      	subs	r3, #4
 8006710:	2a00      	cmp	r2, #0
 8006712:	d1cb      	bne.n	80066ac <quorem+0x94>
 8006714:	3c01      	subs	r4, #1
 8006716:	e7c6      	b.n	80066a6 <quorem+0x8e>
 8006718:	6812      	ldr	r2, [r2, #0]
 800671a:	3b04      	subs	r3, #4
 800671c:	2a00      	cmp	r2, #0
 800671e:	d1ef      	bne.n	8006700 <quorem+0xe8>
 8006720:	3c01      	subs	r4, #1
 8006722:	e7ea      	b.n	80066fa <quorem+0xe2>
 8006724:	2000      	movs	r0, #0
 8006726:	e7ee      	b.n	8006706 <quorem+0xee>

08006728 <_dtoa_r>:
 8006728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800672c:	69c7      	ldr	r7, [r0, #28]
 800672e:	b097      	sub	sp, #92	@ 0x5c
 8006730:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006734:	ec55 4b10 	vmov	r4, r5, d0
 8006738:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800673a:	9107      	str	r1, [sp, #28]
 800673c:	4681      	mov	r9, r0
 800673e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006740:	9311      	str	r3, [sp, #68]	@ 0x44
 8006742:	b97f      	cbnz	r7, 8006764 <_dtoa_r+0x3c>
 8006744:	2010      	movs	r0, #16
 8006746:	f001 f943 	bl	80079d0 <malloc>
 800674a:	4602      	mov	r2, r0
 800674c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006750:	b920      	cbnz	r0, 800675c <_dtoa_r+0x34>
 8006752:	4ba9      	ldr	r3, [pc, #676]	@ (80069f8 <_dtoa_r+0x2d0>)
 8006754:	21ef      	movs	r1, #239	@ 0xef
 8006756:	48a9      	ldr	r0, [pc, #676]	@ (80069fc <_dtoa_r+0x2d4>)
 8006758:	f002 f8e6 	bl	8008928 <__assert_func>
 800675c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006760:	6007      	str	r7, [r0, #0]
 8006762:	60c7      	str	r7, [r0, #12]
 8006764:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006768:	6819      	ldr	r1, [r3, #0]
 800676a:	b159      	cbz	r1, 8006784 <_dtoa_r+0x5c>
 800676c:	685a      	ldr	r2, [r3, #4]
 800676e:	604a      	str	r2, [r1, #4]
 8006770:	2301      	movs	r3, #1
 8006772:	4093      	lsls	r3, r2
 8006774:	608b      	str	r3, [r1, #8]
 8006776:	4648      	mov	r0, r9
 8006778:	f001 fa32 	bl	8007be0 <_Bfree>
 800677c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006780:	2200      	movs	r2, #0
 8006782:	601a      	str	r2, [r3, #0]
 8006784:	1e2b      	subs	r3, r5, #0
 8006786:	bfb9      	ittee	lt
 8006788:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800678c:	9305      	strlt	r3, [sp, #20]
 800678e:	2300      	movge	r3, #0
 8006790:	6033      	strge	r3, [r6, #0]
 8006792:	9f05      	ldr	r7, [sp, #20]
 8006794:	4b9a      	ldr	r3, [pc, #616]	@ (8006a00 <_dtoa_r+0x2d8>)
 8006796:	bfbc      	itt	lt
 8006798:	2201      	movlt	r2, #1
 800679a:	6032      	strlt	r2, [r6, #0]
 800679c:	43bb      	bics	r3, r7
 800679e:	d112      	bne.n	80067c6 <_dtoa_r+0x9e>
 80067a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80067a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067a6:	6013      	str	r3, [r2, #0]
 80067a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067ac:	4323      	orrs	r3, r4
 80067ae:	f000 855a 	beq.w	8007266 <_dtoa_r+0xb3e>
 80067b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006a14 <_dtoa_r+0x2ec>
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 855c 	beq.w	8007276 <_dtoa_r+0xb4e>
 80067be:	f10a 0303 	add.w	r3, sl, #3
 80067c2:	f000 bd56 	b.w	8007272 <_dtoa_r+0xb4a>
 80067c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80067ca:	2200      	movs	r2, #0
 80067cc:	ec51 0b17 	vmov	r0, r1, d7
 80067d0:	2300      	movs	r3, #0
 80067d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80067d6:	f7fa f98f 	bl	8000af8 <__aeabi_dcmpeq>
 80067da:	4680      	mov	r8, r0
 80067dc:	b158      	cbz	r0, 80067f6 <_dtoa_r+0xce>
 80067de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80067e0:	2301      	movs	r3, #1
 80067e2:	6013      	str	r3, [r2, #0]
 80067e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80067e6:	b113      	cbz	r3, 80067ee <_dtoa_r+0xc6>
 80067e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80067ea:	4b86      	ldr	r3, [pc, #536]	@ (8006a04 <_dtoa_r+0x2dc>)
 80067ec:	6013      	str	r3, [r2, #0]
 80067ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006a18 <_dtoa_r+0x2f0>
 80067f2:	f000 bd40 	b.w	8007276 <_dtoa_r+0xb4e>
 80067f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80067fa:	aa14      	add	r2, sp, #80	@ 0x50
 80067fc:	a915      	add	r1, sp, #84	@ 0x54
 80067fe:	4648      	mov	r0, r9
 8006800:	f001 fd8a 	bl	8008318 <__d2b>
 8006804:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006808:	9002      	str	r0, [sp, #8]
 800680a:	2e00      	cmp	r6, #0
 800680c:	d078      	beq.n	8006900 <_dtoa_r+0x1d8>
 800680e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006810:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006818:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800681c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006820:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006824:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006828:	4619      	mov	r1, r3
 800682a:	2200      	movs	r2, #0
 800682c:	4b76      	ldr	r3, [pc, #472]	@ (8006a08 <_dtoa_r+0x2e0>)
 800682e:	f7f9 fd43 	bl	80002b8 <__aeabi_dsub>
 8006832:	a36b      	add	r3, pc, #428	@ (adr r3, 80069e0 <_dtoa_r+0x2b8>)
 8006834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006838:	f7f9 fef6 	bl	8000628 <__aeabi_dmul>
 800683c:	a36a      	add	r3, pc, #424	@ (adr r3, 80069e8 <_dtoa_r+0x2c0>)
 800683e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006842:	f7f9 fd3b 	bl	80002bc <__adddf3>
 8006846:	4604      	mov	r4, r0
 8006848:	4630      	mov	r0, r6
 800684a:	460d      	mov	r5, r1
 800684c:	f7f9 fe82 	bl	8000554 <__aeabi_i2d>
 8006850:	a367      	add	r3, pc, #412	@ (adr r3, 80069f0 <_dtoa_r+0x2c8>)
 8006852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006856:	f7f9 fee7 	bl	8000628 <__aeabi_dmul>
 800685a:	4602      	mov	r2, r0
 800685c:	460b      	mov	r3, r1
 800685e:	4620      	mov	r0, r4
 8006860:	4629      	mov	r1, r5
 8006862:	f7f9 fd2b 	bl	80002bc <__adddf3>
 8006866:	4604      	mov	r4, r0
 8006868:	460d      	mov	r5, r1
 800686a:	f7fa f98d 	bl	8000b88 <__aeabi_d2iz>
 800686e:	2200      	movs	r2, #0
 8006870:	4607      	mov	r7, r0
 8006872:	2300      	movs	r3, #0
 8006874:	4620      	mov	r0, r4
 8006876:	4629      	mov	r1, r5
 8006878:	f7fa f948 	bl	8000b0c <__aeabi_dcmplt>
 800687c:	b140      	cbz	r0, 8006890 <_dtoa_r+0x168>
 800687e:	4638      	mov	r0, r7
 8006880:	f7f9 fe68 	bl	8000554 <__aeabi_i2d>
 8006884:	4622      	mov	r2, r4
 8006886:	462b      	mov	r3, r5
 8006888:	f7fa f936 	bl	8000af8 <__aeabi_dcmpeq>
 800688c:	b900      	cbnz	r0, 8006890 <_dtoa_r+0x168>
 800688e:	3f01      	subs	r7, #1
 8006890:	2f16      	cmp	r7, #22
 8006892:	d852      	bhi.n	800693a <_dtoa_r+0x212>
 8006894:	4b5d      	ldr	r3, [pc, #372]	@ (8006a0c <_dtoa_r+0x2e4>)
 8006896:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800689a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068a2:	f7fa f933 	bl	8000b0c <__aeabi_dcmplt>
 80068a6:	2800      	cmp	r0, #0
 80068a8:	d049      	beq.n	800693e <_dtoa_r+0x216>
 80068aa:	3f01      	subs	r7, #1
 80068ac:	2300      	movs	r3, #0
 80068ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80068b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80068b2:	1b9b      	subs	r3, r3, r6
 80068b4:	1e5a      	subs	r2, r3, #1
 80068b6:	bf45      	ittet	mi
 80068b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80068bc:	9300      	strmi	r3, [sp, #0]
 80068be:	2300      	movpl	r3, #0
 80068c0:	2300      	movmi	r3, #0
 80068c2:	9206      	str	r2, [sp, #24]
 80068c4:	bf54      	ite	pl
 80068c6:	9300      	strpl	r3, [sp, #0]
 80068c8:	9306      	strmi	r3, [sp, #24]
 80068ca:	2f00      	cmp	r7, #0
 80068cc:	db39      	blt.n	8006942 <_dtoa_r+0x21a>
 80068ce:	9b06      	ldr	r3, [sp, #24]
 80068d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80068d2:	443b      	add	r3, r7
 80068d4:	9306      	str	r3, [sp, #24]
 80068d6:	2300      	movs	r3, #0
 80068d8:	9308      	str	r3, [sp, #32]
 80068da:	9b07      	ldr	r3, [sp, #28]
 80068dc:	2b09      	cmp	r3, #9
 80068de:	d863      	bhi.n	80069a8 <_dtoa_r+0x280>
 80068e0:	2b05      	cmp	r3, #5
 80068e2:	bfc4      	itt	gt
 80068e4:	3b04      	subgt	r3, #4
 80068e6:	9307      	strgt	r3, [sp, #28]
 80068e8:	9b07      	ldr	r3, [sp, #28]
 80068ea:	f1a3 0302 	sub.w	r3, r3, #2
 80068ee:	bfcc      	ite	gt
 80068f0:	2400      	movgt	r4, #0
 80068f2:	2401      	movle	r4, #1
 80068f4:	2b03      	cmp	r3, #3
 80068f6:	d863      	bhi.n	80069c0 <_dtoa_r+0x298>
 80068f8:	e8df f003 	tbb	[pc, r3]
 80068fc:	2b375452 	.word	0x2b375452
 8006900:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006904:	441e      	add	r6, r3
 8006906:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800690a:	2b20      	cmp	r3, #32
 800690c:	bfc1      	itttt	gt
 800690e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006912:	409f      	lslgt	r7, r3
 8006914:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006918:	fa24 f303 	lsrgt.w	r3, r4, r3
 800691c:	bfd6      	itet	le
 800691e:	f1c3 0320 	rsble	r3, r3, #32
 8006922:	ea47 0003 	orrgt.w	r0, r7, r3
 8006926:	fa04 f003 	lslle.w	r0, r4, r3
 800692a:	f7f9 fe03 	bl	8000534 <__aeabi_ui2d>
 800692e:	2201      	movs	r2, #1
 8006930:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006934:	3e01      	subs	r6, #1
 8006936:	9212      	str	r2, [sp, #72]	@ 0x48
 8006938:	e776      	b.n	8006828 <_dtoa_r+0x100>
 800693a:	2301      	movs	r3, #1
 800693c:	e7b7      	b.n	80068ae <_dtoa_r+0x186>
 800693e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006940:	e7b6      	b.n	80068b0 <_dtoa_r+0x188>
 8006942:	9b00      	ldr	r3, [sp, #0]
 8006944:	1bdb      	subs	r3, r3, r7
 8006946:	9300      	str	r3, [sp, #0]
 8006948:	427b      	negs	r3, r7
 800694a:	9308      	str	r3, [sp, #32]
 800694c:	2300      	movs	r3, #0
 800694e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006950:	e7c3      	b.n	80068da <_dtoa_r+0x1b2>
 8006952:	2301      	movs	r3, #1
 8006954:	9309      	str	r3, [sp, #36]	@ 0x24
 8006956:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006958:	eb07 0b03 	add.w	fp, r7, r3
 800695c:	f10b 0301 	add.w	r3, fp, #1
 8006960:	2b01      	cmp	r3, #1
 8006962:	9303      	str	r3, [sp, #12]
 8006964:	bfb8      	it	lt
 8006966:	2301      	movlt	r3, #1
 8006968:	e006      	b.n	8006978 <_dtoa_r+0x250>
 800696a:	2301      	movs	r3, #1
 800696c:	9309      	str	r3, [sp, #36]	@ 0x24
 800696e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006970:	2b00      	cmp	r3, #0
 8006972:	dd28      	ble.n	80069c6 <_dtoa_r+0x29e>
 8006974:	469b      	mov	fp, r3
 8006976:	9303      	str	r3, [sp, #12]
 8006978:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800697c:	2100      	movs	r1, #0
 800697e:	2204      	movs	r2, #4
 8006980:	f102 0514 	add.w	r5, r2, #20
 8006984:	429d      	cmp	r5, r3
 8006986:	d926      	bls.n	80069d6 <_dtoa_r+0x2ae>
 8006988:	6041      	str	r1, [r0, #4]
 800698a:	4648      	mov	r0, r9
 800698c:	f001 f8e8 	bl	8007b60 <_Balloc>
 8006990:	4682      	mov	sl, r0
 8006992:	2800      	cmp	r0, #0
 8006994:	d142      	bne.n	8006a1c <_dtoa_r+0x2f4>
 8006996:	4b1e      	ldr	r3, [pc, #120]	@ (8006a10 <_dtoa_r+0x2e8>)
 8006998:	4602      	mov	r2, r0
 800699a:	f240 11af 	movw	r1, #431	@ 0x1af
 800699e:	e6da      	b.n	8006756 <_dtoa_r+0x2e>
 80069a0:	2300      	movs	r3, #0
 80069a2:	e7e3      	b.n	800696c <_dtoa_r+0x244>
 80069a4:	2300      	movs	r3, #0
 80069a6:	e7d5      	b.n	8006954 <_dtoa_r+0x22c>
 80069a8:	2401      	movs	r4, #1
 80069aa:	2300      	movs	r3, #0
 80069ac:	9307      	str	r3, [sp, #28]
 80069ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80069b0:	f04f 3bff 	mov.w	fp, #4294967295
 80069b4:	2200      	movs	r2, #0
 80069b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80069ba:	2312      	movs	r3, #18
 80069bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80069be:	e7db      	b.n	8006978 <_dtoa_r+0x250>
 80069c0:	2301      	movs	r3, #1
 80069c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80069c4:	e7f4      	b.n	80069b0 <_dtoa_r+0x288>
 80069c6:	f04f 0b01 	mov.w	fp, #1
 80069ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80069ce:	465b      	mov	r3, fp
 80069d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80069d4:	e7d0      	b.n	8006978 <_dtoa_r+0x250>
 80069d6:	3101      	adds	r1, #1
 80069d8:	0052      	lsls	r2, r2, #1
 80069da:	e7d1      	b.n	8006980 <_dtoa_r+0x258>
 80069dc:	f3af 8000 	nop.w
 80069e0:	636f4361 	.word	0x636f4361
 80069e4:	3fd287a7 	.word	0x3fd287a7
 80069e8:	8b60c8b3 	.word	0x8b60c8b3
 80069ec:	3fc68a28 	.word	0x3fc68a28
 80069f0:	509f79fb 	.word	0x509f79fb
 80069f4:	3fd34413 	.word	0x3fd34413
 80069f8:	08009287 	.word	0x08009287
 80069fc:	0800929e 	.word	0x0800929e
 8006a00:	7ff00000 	.word	0x7ff00000
 8006a04:	0800924f 	.word	0x0800924f
 8006a08:	3ff80000 	.word	0x3ff80000
 8006a0c:	08009498 	.word	0x08009498
 8006a10:	080092f6 	.word	0x080092f6
 8006a14:	08009283 	.word	0x08009283
 8006a18:	0800924e 	.word	0x0800924e
 8006a1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006a20:	6018      	str	r0, [r3, #0]
 8006a22:	9b03      	ldr	r3, [sp, #12]
 8006a24:	2b0e      	cmp	r3, #14
 8006a26:	f200 80a1 	bhi.w	8006b6c <_dtoa_r+0x444>
 8006a2a:	2c00      	cmp	r4, #0
 8006a2c:	f000 809e 	beq.w	8006b6c <_dtoa_r+0x444>
 8006a30:	2f00      	cmp	r7, #0
 8006a32:	dd33      	ble.n	8006a9c <_dtoa_r+0x374>
 8006a34:	4b9c      	ldr	r3, [pc, #624]	@ (8006ca8 <_dtoa_r+0x580>)
 8006a36:	f007 020f 	and.w	r2, r7, #15
 8006a3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a3e:	ed93 7b00 	vldr	d7, [r3]
 8006a42:	05f8      	lsls	r0, r7, #23
 8006a44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006a48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006a4c:	d516      	bpl.n	8006a7c <_dtoa_r+0x354>
 8006a4e:	4b97      	ldr	r3, [pc, #604]	@ (8006cac <_dtoa_r+0x584>)
 8006a50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a58:	f7f9 ff10 	bl	800087c <__aeabi_ddiv>
 8006a5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a60:	f004 040f 	and.w	r4, r4, #15
 8006a64:	2603      	movs	r6, #3
 8006a66:	4d91      	ldr	r5, [pc, #580]	@ (8006cac <_dtoa_r+0x584>)
 8006a68:	b954      	cbnz	r4, 8006a80 <_dtoa_r+0x358>
 8006a6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006a6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a72:	f7f9 ff03 	bl	800087c <__aeabi_ddiv>
 8006a76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a7a:	e028      	b.n	8006ace <_dtoa_r+0x3a6>
 8006a7c:	2602      	movs	r6, #2
 8006a7e:	e7f2      	b.n	8006a66 <_dtoa_r+0x33e>
 8006a80:	07e1      	lsls	r1, r4, #31
 8006a82:	d508      	bpl.n	8006a96 <_dtoa_r+0x36e>
 8006a84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006a88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a8c:	f7f9 fdcc 	bl	8000628 <__aeabi_dmul>
 8006a90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006a94:	3601      	adds	r6, #1
 8006a96:	1064      	asrs	r4, r4, #1
 8006a98:	3508      	adds	r5, #8
 8006a9a:	e7e5      	b.n	8006a68 <_dtoa_r+0x340>
 8006a9c:	f000 80af 	beq.w	8006bfe <_dtoa_r+0x4d6>
 8006aa0:	427c      	negs	r4, r7
 8006aa2:	4b81      	ldr	r3, [pc, #516]	@ (8006ca8 <_dtoa_r+0x580>)
 8006aa4:	4d81      	ldr	r5, [pc, #516]	@ (8006cac <_dtoa_r+0x584>)
 8006aa6:	f004 020f 	and.w	r2, r4, #15
 8006aaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ab6:	f7f9 fdb7 	bl	8000628 <__aeabi_dmul>
 8006aba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006abe:	1124      	asrs	r4, r4, #4
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	2602      	movs	r6, #2
 8006ac4:	2c00      	cmp	r4, #0
 8006ac6:	f040 808f 	bne.w	8006be8 <_dtoa_r+0x4c0>
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1d3      	bne.n	8006a76 <_dtoa_r+0x34e>
 8006ace:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ad0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	f000 8094 	beq.w	8006c02 <_dtoa_r+0x4da>
 8006ada:	4b75      	ldr	r3, [pc, #468]	@ (8006cb0 <_dtoa_r+0x588>)
 8006adc:	2200      	movs	r2, #0
 8006ade:	4620      	mov	r0, r4
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	f7fa f813 	bl	8000b0c <__aeabi_dcmplt>
 8006ae6:	2800      	cmp	r0, #0
 8006ae8:	f000 808b 	beq.w	8006c02 <_dtoa_r+0x4da>
 8006aec:	9b03      	ldr	r3, [sp, #12]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	f000 8087 	beq.w	8006c02 <_dtoa_r+0x4da>
 8006af4:	f1bb 0f00 	cmp.w	fp, #0
 8006af8:	dd34      	ble.n	8006b64 <_dtoa_r+0x43c>
 8006afa:	4620      	mov	r0, r4
 8006afc:	4b6d      	ldr	r3, [pc, #436]	@ (8006cb4 <_dtoa_r+0x58c>)
 8006afe:	2200      	movs	r2, #0
 8006b00:	4629      	mov	r1, r5
 8006b02:	f7f9 fd91 	bl	8000628 <__aeabi_dmul>
 8006b06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b0a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006b0e:	3601      	adds	r6, #1
 8006b10:	465c      	mov	r4, fp
 8006b12:	4630      	mov	r0, r6
 8006b14:	f7f9 fd1e 	bl	8000554 <__aeabi_i2d>
 8006b18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b1c:	f7f9 fd84 	bl	8000628 <__aeabi_dmul>
 8006b20:	4b65      	ldr	r3, [pc, #404]	@ (8006cb8 <_dtoa_r+0x590>)
 8006b22:	2200      	movs	r2, #0
 8006b24:	f7f9 fbca 	bl	80002bc <__adddf3>
 8006b28:	4605      	mov	r5, r0
 8006b2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b2e:	2c00      	cmp	r4, #0
 8006b30:	d16a      	bne.n	8006c08 <_dtoa_r+0x4e0>
 8006b32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b36:	4b61      	ldr	r3, [pc, #388]	@ (8006cbc <_dtoa_r+0x594>)
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f7f9 fbbd 	bl	80002b8 <__aeabi_dsub>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	460b      	mov	r3, r1
 8006b42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b46:	462a      	mov	r2, r5
 8006b48:	4633      	mov	r3, r6
 8006b4a:	f7f9 fffd 	bl	8000b48 <__aeabi_dcmpgt>
 8006b4e:	2800      	cmp	r0, #0
 8006b50:	f040 8298 	bne.w	8007084 <_dtoa_r+0x95c>
 8006b54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b58:	462a      	mov	r2, r5
 8006b5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b5e:	f7f9 ffd5 	bl	8000b0c <__aeabi_dcmplt>
 8006b62:	bb38      	cbnz	r0, 8006bb4 <_dtoa_r+0x48c>
 8006b64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006b68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006b6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	f2c0 8157 	blt.w	8006e22 <_dtoa_r+0x6fa>
 8006b74:	2f0e      	cmp	r7, #14
 8006b76:	f300 8154 	bgt.w	8006e22 <_dtoa_r+0x6fa>
 8006b7a:	4b4b      	ldr	r3, [pc, #300]	@ (8006ca8 <_dtoa_r+0x580>)
 8006b7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b80:	ed93 7b00 	vldr	d7, [r3]
 8006b84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	ed8d 7b00 	vstr	d7, [sp]
 8006b8c:	f280 80e5 	bge.w	8006d5a <_dtoa_r+0x632>
 8006b90:	9b03      	ldr	r3, [sp, #12]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	f300 80e1 	bgt.w	8006d5a <_dtoa_r+0x632>
 8006b98:	d10c      	bne.n	8006bb4 <_dtoa_r+0x48c>
 8006b9a:	4b48      	ldr	r3, [pc, #288]	@ (8006cbc <_dtoa_r+0x594>)
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	ec51 0b17 	vmov	r0, r1, d7
 8006ba2:	f7f9 fd41 	bl	8000628 <__aeabi_dmul>
 8006ba6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006baa:	f7f9 ffc3 	bl	8000b34 <__aeabi_dcmpge>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	f000 8266 	beq.w	8007080 <_dtoa_r+0x958>
 8006bb4:	2400      	movs	r4, #0
 8006bb6:	4625      	mov	r5, r4
 8006bb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bba:	4656      	mov	r6, sl
 8006bbc:	ea6f 0803 	mvn.w	r8, r3
 8006bc0:	2700      	movs	r7, #0
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	4648      	mov	r0, r9
 8006bc6:	f001 f80b 	bl	8007be0 <_Bfree>
 8006bca:	2d00      	cmp	r5, #0
 8006bcc:	f000 80bd 	beq.w	8006d4a <_dtoa_r+0x622>
 8006bd0:	b12f      	cbz	r7, 8006bde <_dtoa_r+0x4b6>
 8006bd2:	42af      	cmp	r7, r5
 8006bd4:	d003      	beq.n	8006bde <_dtoa_r+0x4b6>
 8006bd6:	4639      	mov	r1, r7
 8006bd8:	4648      	mov	r0, r9
 8006bda:	f001 f801 	bl	8007be0 <_Bfree>
 8006bde:	4629      	mov	r1, r5
 8006be0:	4648      	mov	r0, r9
 8006be2:	f000 fffd 	bl	8007be0 <_Bfree>
 8006be6:	e0b0      	b.n	8006d4a <_dtoa_r+0x622>
 8006be8:	07e2      	lsls	r2, r4, #31
 8006bea:	d505      	bpl.n	8006bf8 <_dtoa_r+0x4d0>
 8006bec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bf0:	f7f9 fd1a 	bl	8000628 <__aeabi_dmul>
 8006bf4:	3601      	adds	r6, #1
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	1064      	asrs	r4, r4, #1
 8006bfa:	3508      	adds	r5, #8
 8006bfc:	e762      	b.n	8006ac4 <_dtoa_r+0x39c>
 8006bfe:	2602      	movs	r6, #2
 8006c00:	e765      	b.n	8006ace <_dtoa_r+0x3a6>
 8006c02:	9c03      	ldr	r4, [sp, #12]
 8006c04:	46b8      	mov	r8, r7
 8006c06:	e784      	b.n	8006b12 <_dtoa_r+0x3ea>
 8006c08:	4b27      	ldr	r3, [pc, #156]	@ (8006ca8 <_dtoa_r+0x580>)
 8006c0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c14:	4454      	add	r4, sl
 8006c16:	2900      	cmp	r1, #0
 8006c18:	d054      	beq.n	8006cc4 <_dtoa_r+0x59c>
 8006c1a:	4929      	ldr	r1, [pc, #164]	@ (8006cc0 <_dtoa_r+0x598>)
 8006c1c:	2000      	movs	r0, #0
 8006c1e:	f7f9 fe2d 	bl	800087c <__aeabi_ddiv>
 8006c22:	4633      	mov	r3, r6
 8006c24:	462a      	mov	r2, r5
 8006c26:	f7f9 fb47 	bl	80002b8 <__aeabi_dsub>
 8006c2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c2e:	4656      	mov	r6, sl
 8006c30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c34:	f7f9 ffa8 	bl	8000b88 <__aeabi_d2iz>
 8006c38:	4605      	mov	r5, r0
 8006c3a:	f7f9 fc8b 	bl	8000554 <__aeabi_i2d>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c46:	f7f9 fb37 	bl	80002b8 <__aeabi_dsub>
 8006c4a:	3530      	adds	r5, #48	@ 0x30
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	460b      	mov	r3, r1
 8006c50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c54:	f806 5b01 	strb.w	r5, [r6], #1
 8006c58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c5c:	f7f9 ff56 	bl	8000b0c <__aeabi_dcmplt>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d172      	bne.n	8006d4a <_dtoa_r+0x622>
 8006c64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c68:	4911      	ldr	r1, [pc, #68]	@ (8006cb0 <_dtoa_r+0x588>)
 8006c6a:	2000      	movs	r0, #0
 8006c6c:	f7f9 fb24 	bl	80002b8 <__aeabi_dsub>
 8006c70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006c74:	f7f9 ff4a 	bl	8000b0c <__aeabi_dcmplt>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	f040 80b4 	bne.w	8006de6 <_dtoa_r+0x6be>
 8006c7e:	42a6      	cmp	r6, r4
 8006c80:	f43f af70 	beq.w	8006b64 <_dtoa_r+0x43c>
 8006c84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006c88:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb4 <_dtoa_r+0x58c>)
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	f7f9 fccc 	bl	8000628 <__aeabi_dmul>
 8006c90:	4b08      	ldr	r3, [pc, #32]	@ (8006cb4 <_dtoa_r+0x58c>)
 8006c92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006c96:	2200      	movs	r2, #0
 8006c98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c9c:	f7f9 fcc4 	bl	8000628 <__aeabi_dmul>
 8006ca0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006ca4:	e7c4      	b.n	8006c30 <_dtoa_r+0x508>
 8006ca6:	bf00      	nop
 8006ca8:	08009498 	.word	0x08009498
 8006cac:	08009470 	.word	0x08009470
 8006cb0:	3ff00000 	.word	0x3ff00000
 8006cb4:	40240000 	.word	0x40240000
 8006cb8:	401c0000 	.word	0x401c0000
 8006cbc:	40140000 	.word	0x40140000
 8006cc0:	3fe00000 	.word	0x3fe00000
 8006cc4:	4631      	mov	r1, r6
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	f7f9 fcae 	bl	8000628 <__aeabi_dmul>
 8006ccc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006cd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006cd2:	4656      	mov	r6, sl
 8006cd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cd8:	f7f9 ff56 	bl	8000b88 <__aeabi_d2iz>
 8006cdc:	4605      	mov	r5, r0
 8006cde:	f7f9 fc39 	bl	8000554 <__aeabi_i2d>
 8006ce2:	4602      	mov	r2, r0
 8006ce4:	460b      	mov	r3, r1
 8006ce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cea:	f7f9 fae5 	bl	80002b8 <__aeabi_dsub>
 8006cee:	3530      	adds	r5, #48	@ 0x30
 8006cf0:	f806 5b01 	strb.w	r5, [r6], #1
 8006cf4:	4602      	mov	r2, r0
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	42a6      	cmp	r6, r4
 8006cfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cfe:	f04f 0200 	mov.w	r2, #0
 8006d02:	d124      	bne.n	8006d4e <_dtoa_r+0x626>
 8006d04:	4baf      	ldr	r3, [pc, #700]	@ (8006fc4 <_dtoa_r+0x89c>)
 8006d06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d0a:	f7f9 fad7 	bl	80002bc <__adddf3>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	460b      	mov	r3, r1
 8006d12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d16:	f7f9 ff17 	bl	8000b48 <__aeabi_dcmpgt>
 8006d1a:	2800      	cmp	r0, #0
 8006d1c:	d163      	bne.n	8006de6 <_dtoa_r+0x6be>
 8006d1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d22:	49a8      	ldr	r1, [pc, #672]	@ (8006fc4 <_dtoa_r+0x89c>)
 8006d24:	2000      	movs	r0, #0
 8006d26:	f7f9 fac7 	bl	80002b8 <__aeabi_dsub>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d32:	f7f9 feeb 	bl	8000b0c <__aeabi_dcmplt>
 8006d36:	2800      	cmp	r0, #0
 8006d38:	f43f af14 	beq.w	8006b64 <_dtoa_r+0x43c>
 8006d3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006d3e:	1e73      	subs	r3, r6, #1
 8006d40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d46:	2b30      	cmp	r3, #48	@ 0x30
 8006d48:	d0f8      	beq.n	8006d3c <_dtoa_r+0x614>
 8006d4a:	4647      	mov	r7, r8
 8006d4c:	e03b      	b.n	8006dc6 <_dtoa_r+0x69e>
 8006d4e:	4b9e      	ldr	r3, [pc, #632]	@ (8006fc8 <_dtoa_r+0x8a0>)
 8006d50:	f7f9 fc6a 	bl	8000628 <__aeabi_dmul>
 8006d54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d58:	e7bc      	b.n	8006cd4 <_dtoa_r+0x5ac>
 8006d5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d5e:	4656      	mov	r6, sl
 8006d60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d64:	4620      	mov	r0, r4
 8006d66:	4629      	mov	r1, r5
 8006d68:	f7f9 fd88 	bl	800087c <__aeabi_ddiv>
 8006d6c:	f7f9 ff0c 	bl	8000b88 <__aeabi_d2iz>
 8006d70:	4680      	mov	r8, r0
 8006d72:	f7f9 fbef 	bl	8000554 <__aeabi_i2d>
 8006d76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d7a:	f7f9 fc55 	bl	8000628 <__aeabi_dmul>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	4620      	mov	r0, r4
 8006d84:	4629      	mov	r1, r5
 8006d86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006d8a:	f7f9 fa95 	bl	80002b8 <__aeabi_dsub>
 8006d8e:	f806 4b01 	strb.w	r4, [r6], #1
 8006d92:	9d03      	ldr	r5, [sp, #12]
 8006d94:	eba6 040a 	sub.w	r4, r6, sl
 8006d98:	42a5      	cmp	r5, r4
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	d133      	bne.n	8006e08 <_dtoa_r+0x6e0>
 8006da0:	f7f9 fa8c 	bl	80002bc <__adddf3>
 8006da4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006da8:	4604      	mov	r4, r0
 8006daa:	460d      	mov	r5, r1
 8006dac:	f7f9 fecc 	bl	8000b48 <__aeabi_dcmpgt>
 8006db0:	b9c0      	cbnz	r0, 8006de4 <_dtoa_r+0x6bc>
 8006db2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006db6:	4620      	mov	r0, r4
 8006db8:	4629      	mov	r1, r5
 8006dba:	f7f9 fe9d 	bl	8000af8 <__aeabi_dcmpeq>
 8006dbe:	b110      	cbz	r0, 8006dc6 <_dtoa_r+0x69e>
 8006dc0:	f018 0f01 	tst.w	r8, #1
 8006dc4:	d10e      	bne.n	8006de4 <_dtoa_r+0x6bc>
 8006dc6:	9902      	ldr	r1, [sp, #8]
 8006dc8:	4648      	mov	r0, r9
 8006dca:	f000 ff09 	bl	8007be0 <_Bfree>
 8006dce:	2300      	movs	r3, #0
 8006dd0:	7033      	strb	r3, [r6, #0]
 8006dd2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006dd4:	3701      	adds	r7, #1
 8006dd6:	601f      	str	r7, [r3, #0]
 8006dd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 824b 	beq.w	8007276 <_dtoa_r+0xb4e>
 8006de0:	601e      	str	r6, [r3, #0]
 8006de2:	e248      	b.n	8007276 <_dtoa_r+0xb4e>
 8006de4:	46b8      	mov	r8, r7
 8006de6:	4633      	mov	r3, r6
 8006de8:	461e      	mov	r6, r3
 8006dea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dee:	2a39      	cmp	r2, #57	@ 0x39
 8006df0:	d106      	bne.n	8006e00 <_dtoa_r+0x6d8>
 8006df2:	459a      	cmp	sl, r3
 8006df4:	d1f8      	bne.n	8006de8 <_dtoa_r+0x6c0>
 8006df6:	2230      	movs	r2, #48	@ 0x30
 8006df8:	f108 0801 	add.w	r8, r8, #1
 8006dfc:	f88a 2000 	strb.w	r2, [sl]
 8006e00:	781a      	ldrb	r2, [r3, #0]
 8006e02:	3201      	adds	r2, #1
 8006e04:	701a      	strb	r2, [r3, #0]
 8006e06:	e7a0      	b.n	8006d4a <_dtoa_r+0x622>
 8006e08:	4b6f      	ldr	r3, [pc, #444]	@ (8006fc8 <_dtoa_r+0x8a0>)
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f7f9 fc0c 	bl	8000628 <__aeabi_dmul>
 8006e10:	2200      	movs	r2, #0
 8006e12:	2300      	movs	r3, #0
 8006e14:	4604      	mov	r4, r0
 8006e16:	460d      	mov	r5, r1
 8006e18:	f7f9 fe6e 	bl	8000af8 <__aeabi_dcmpeq>
 8006e1c:	2800      	cmp	r0, #0
 8006e1e:	d09f      	beq.n	8006d60 <_dtoa_r+0x638>
 8006e20:	e7d1      	b.n	8006dc6 <_dtoa_r+0x69e>
 8006e22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e24:	2a00      	cmp	r2, #0
 8006e26:	f000 80ea 	beq.w	8006ffe <_dtoa_r+0x8d6>
 8006e2a:	9a07      	ldr	r2, [sp, #28]
 8006e2c:	2a01      	cmp	r2, #1
 8006e2e:	f300 80cd 	bgt.w	8006fcc <_dtoa_r+0x8a4>
 8006e32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006e34:	2a00      	cmp	r2, #0
 8006e36:	f000 80c1 	beq.w	8006fbc <_dtoa_r+0x894>
 8006e3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e3e:	9c08      	ldr	r4, [sp, #32]
 8006e40:	9e00      	ldr	r6, [sp, #0]
 8006e42:	9a00      	ldr	r2, [sp, #0]
 8006e44:	441a      	add	r2, r3
 8006e46:	9200      	str	r2, [sp, #0]
 8006e48:	9a06      	ldr	r2, [sp, #24]
 8006e4a:	2101      	movs	r1, #1
 8006e4c:	441a      	add	r2, r3
 8006e4e:	4648      	mov	r0, r9
 8006e50:	9206      	str	r2, [sp, #24]
 8006e52:	f000 ffc3 	bl	8007ddc <__i2b>
 8006e56:	4605      	mov	r5, r0
 8006e58:	b166      	cbz	r6, 8006e74 <_dtoa_r+0x74c>
 8006e5a:	9b06      	ldr	r3, [sp, #24]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	dd09      	ble.n	8006e74 <_dtoa_r+0x74c>
 8006e60:	42b3      	cmp	r3, r6
 8006e62:	9a00      	ldr	r2, [sp, #0]
 8006e64:	bfa8      	it	ge
 8006e66:	4633      	movge	r3, r6
 8006e68:	1ad2      	subs	r2, r2, r3
 8006e6a:	9200      	str	r2, [sp, #0]
 8006e6c:	9a06      	ldr	r2, [sp, #24]
 8006e6e:	1af6      	subs	r6, r6, r3
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	9306      	str	r3, [sp, #24]
 8006e74:	9b08      	ldr	r3, [sp, #32]
 8006e76:	b30b      	cbz	r3, 8006ebc <_dtoa_r+0x794>
 8006e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	f000 80c6 	beq.w	800700c <_dtoa_r+0x8e4>
 8006e80:	2c00      	cmp	r4, #0
 8006e82:	f000 80c0 	beq.w	8007006 <_dtoa_r+0x8de>
 8006e86:	4629      	mov	r1, r5
 8006e88:	4622      	mov	r2, r4
 8006e8a:	4648      	mov	r0, r9
 8006e8c:	f001 f85e 	bl	8007f4c <__pow5mult>
 8006e90:	9a02      	ldr	r2, [sp, #8]
 8006e92:	4601      	mov	r1, r0
 8006e94:	4605      	mov	r5, r0
 8006e96:	4648      	mov	r0, r9
 8006e98:	f000 ffb6 	bl	8007e08 <__multiply>
 8006e9c:	9902      	ldr	r1, [sp, #8]
 8006e9e:	4680      	mov	r8, r0
 8006ea0:	4648      	mov	r0, r9
 8006ea2:	f000 fe9d 	bl	8007be0 <_Bfree>
 8006ea6:	9b08      	ldr	r3, [sp, #32]
 8006ea8:	1b1b      	subs	r3, r3, r4
 8006eaa:	9308      	str	r3, [sp, #32]
 8006eac:	f000 80b1 	beq.w	8007012 <_dtoa_r+0x8ea>
 8006eb0:	9a08      	ldr	r2, [sp, #32]
 8006eb2:	4641      	mov	r1, r8
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	f001 f849 	bl	8007f4c <__pow5mult>
 8006eba:	9002      	str	r0, [sp, #8]
 8006ebc:	2101      	movs	r1, #1
 8006ebe:	4648      	mov	r0, r9
 8006ec0:	f000 ff8c 	bl	8007ddc <__i2b>
 8006ec4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ec6:	4604      	mov	r4, r0
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	f000 81d8 	beq.w	800727e <_dtoa_r+0xb56>
 8006ece:	461a      	mov	r2, r3
 8006ed0:	4601      	mov	r1, r0
 8006ed2:	4648      	mov	r0, r9
 8006ed4:	f001 f83a 	bl	8007f4c <__pow5mult>
 8006ed8:	9b07      	ldr	r3, [sp, #28]
 8006eda:	2b01      	cmp	r3, #1
 8006edc:	4604      	mov	r4, r0
 8006ede:	f300 809f 	bgt.w	8007020 <_dtoa_r+0x8f8>
 8006ee2:	9b04      	ldr	r3, [sp, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	f040 8097 	bne.w	8007018 <_dtoa_r+0x8f0>
 8006eea:	9b05      	ldr	r3, [sp, #20]
 8006eec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	f040 8093 	bne.w	800701c <_dtoa_r+0x8f4>
 8006ef6:	9b05      	ldr	r3, [sp, #20]
 8006ef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006efc:	0d1b      	lsrs	r3, r3, #20
 8006efe:	051b      	lsls	r3, r3, #20
 8006f00:	b133      	cbz	r3, 8006f10 <_dtoa_r+0x7e8>
 8006f02:	9b00      	ldr	r3, [sp, #0]
 8006f04:	3301      	adds	r3, #1
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	9b06      	ldr	r3, [sp, #24]
 8006f0a:	3301      	adds	r3, #1
 8006f0c:	9306      	str	r3, [sp, #24]
 8006f0e:	2301      	movs	r3, #1
 8006f10:	9308      	str	r3, [sp, #32]
 8006f12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 81b8 	beq.w	800728a <_dtoa_r+0xb62>
 8006f1a:	6923      	ldr	r3, [r4, #16]
 8006f1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f20:	6918      	ldr	r0, [r3, #16]
 8006f22:	f000 ff0f 	bl	8007d44 <__hi0bits>
 8006f26:	f1c0 0020 	rsb	r0, r0, #32
 8006f2a:	9b06      	ldr	r3, [sp, #24]
 8006f2c:	4418      	add	r0, r3
 8006f2e:	f010 001f 	ands.w	r0, r0, #31
 8006f32:	f000 8082 	beq.w	800703a <_dtoa_r+0x912>
 8006f36:	f1c0 0320 	rsb	r3, r0, #32
 8006f3a:	2b04      	cmp	r3, #4
 8006f3c:	dd73      	ble.n	8007026 <_dtoa_r+0x8fe>
 8006f3e:	9b00      	ldr	r3, [sp, #0]
 8006f40:	f1c0 001c 	rsb	r0, r0, #28
 8006f44:	4403      	add	r3, r0
 8006f46:	9300      	str	r3, [sp, #0]
 8006f48:	9b06      	ldr	r3, [sp, #24]
 8006f4a:	4403      	add	r3, r0
 8006f4c:	4406      	add	r6, r0
 8006f4e:	9306      	str	r3, [sp, #24]
 8006f50:	9b00      	ldr	r3, [sp, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	dd05      	ble.n	8006f62 <_dtoa_r+0x83a>
 8006f56:	9902      	ldr	r1, [sp, #8]
 8006f58:	461a      	mov	r2, r3
 8006f5a:	4648      	mov	r0, r9
 8006f5c:	f001 f850 	bl	8008000 <__lshift>
 8006f60:	9002      	str	r0, [sp, #8]
 8006f62:	9b06      	ldr	r3, [sp, #24]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	dd05      	ble.n	8006f74 <_dtoa_r+0x84c>
 8006f68:	4621      	mov	r1, r4
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	4648      	mov	r0, r9
 8006f6e:	f001 f847 	bl	8008000 <__lshift>
 8006f72:	4604      	mov	r4, r0
 8006f74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d061      	beq.n	800703e <_dtoa_r+0x916>
 8006f7a:	9802      	ldr	r0, [sp, #8]
 8006f7c:	4621      	mov	r1, r4
 8006f7e:	f001 f8ab 	bl	80080d8 <__mcmp>
 8006f82:	2800      	cmp	r0, #0
 8006f84:	da5b      	bge.n	800703e <_dtoa_r+0x916>
 8006f86:	2300      	movs	r3, #0
 8006f88:	9902      	ldr	r1, [sp, #8]
 8006f8a:	220a      	movs	r2, #10
 8006f8c:	4648      	mov	r0, r9
 8006f8e:	f000 fe49 	bl	8007c24 <__multadd>
 8006f92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f94:	9002      	str	r0, [sp, #8]
 8006f96:	f107 38ff 	add.w	r8, r7, #4294967295
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f000 8177 	beq.w	800728e <_dtoa_r+0xb66>
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	220a      	movs	r2, #10
 8006fa6:	4648      	mov	r0, r9
 8006fa8:	f000 fe3c 	bl	8007c24 <__multadd>
 8006fac:	f1bb 0f00 	cmp.w	fp, #0
 8006fb0:	4605      	mov	r5, r0
 8006fb2:	dc6f      	bgt.n	8007094 <_dtoa_r+0x96c>
 8006fb4:	9b07      	ldr	r3, [sp, #28]
 8006fb6:	2b02      	cmp	r3, #2
 8006fb8:	dc49      	bgt.n	800704e <_dtoa_r+0x926>
 8006fba:	e06b      	b.n	8007094 <_dtoa_r+0x96c>
 8006fbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006fbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006fc2:	e73c      	b.n	8006e3e <_dtoa_r+0x716>
 8006fc4:	3fe00000 	.word	0x3fe00000
 8006fc8:	40240000 	.word	0x40240000
 8006fcc:	9b03      	ldr	r3, [sp, #12]
 8006fce:	1e5c      	subs	r4, r3, #1
 8006fd0:	9b08      	ldr	r3, [sp, #32]
 8006fd2:	42a3      	cmp	r3, r4
 8006fd4:	db09      	blt.n	8006fea <_dtoa_r+0x8c2>
 8006fd6:	1b1c      	subs	r4, r3, r4
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f6bf af30 	bge.w	8006e40 <_dtoa_r+0x718>
 8006fe0:	9b00      	ldr	r3, [sp, #0]
 8006fe2:	9a03      	ldr	r2, [sp, #12]
 8006fe4:	1a9e      	subs	r6, r3, r2
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	e72b      	b.n	8006e42 <_dtoa_r+0x71a>
 8006fea:	9b08      	ldr	r3, [sp, #32]
 8006fec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006fee:	9408      	str	r4, [sp, #32]
 8006ff0:	1ae3      	subs	r3, r4, r3
 8006ff2:	441a      	add	r2, r3
 8006ff4:	9e00      	ldr	r6, [sp, #0]
 8006ff6:	9b03      	ldr	r3, [sp, #12]
 8006ff8:	920d      	str	r2, [sp, #52]	@ 0x34
 8006ffa:	2400      	movs	r4, #0
 8006ffc:	e721      	b.n	8006e42 <_dtoa_r+0x71a>
 8006ffe:	9c08      	ldr	r4, [sp, #32]
 8007000:	9e00      	ldr	r6, [sp, #0]
 8007002:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007004:	e728      	b.n	8006e58 <_dtoa_r+0x730>
 8007006:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800700a:	e751      	b.n	8006eb0 <_dtoa_r+0x788>
 800700c:	9a08      	ldr	r2, [sp, #32]
 800700e:	9902      	ldr	r1, [sp, #8]
 8007010:	e750      	b.n	8006eb4 <_dtoa_r+0x78c>
 8007012:	f8cd 8008 	str.w	r8, [sp, #8]
 8007016:	e751      	b.n	8006ebc <_dtoa_r+0x794>
 8007018:	2300      	movs	r3, #0
 800701a:	e779      	b.n	8006f10 <_dtoa_r+0x7e8>
 800701c:	9b04      	ldr	r3, [sp, #16]
 800701e:	e777      	b.n	8006f10 <_dtoa_r+0x7e8>
 8007020:	2300      	movs	r3, #0
 8007022:	9308      	str	r3, [sp, #32]
 8007024:	e779      	b.n	8006f1a <_dtoa_r+0x7f2>
 8007026:	d093      	beq.n	8006f50 <_dtoa_r+0x828>
 8007028:	9a00      	ldr	r2, [sp, #0]
 800702a:	331c      	adds	r3, #28
 800702c:	441a      	add	r2, r3
 800702e:	9200      	str	r2, [sp, #0]
 8007030:	9a06      	ldr	r2, [sp, #24]
 8007032:	441a      	add	r2, r3
 8007034:	441e      	add	r6, r3
 8007036:	9206      	str	r2, [sp, #24]
 8007038:	e78a      	b.n	8006f50 <_dtoa_r+0x828>
 800703a:	4603      	mov	r3, r0
 800703c:	e7f4      	b.n	8007028 <_dtoa_r+0x900>
 800703e:	9b03      	ldr	r3, [sp, #12]
 8007040:	2b00      	cmp	r3, #0
 8007042:	46b8      	mov	r8, r7
 8007044:	dc20      	bgt.n	8007088 <_dtoa_r+0x960>
 8007046:	469b      	mov	fp, r3
 8007048:	9b07      	ldr	r3, [sp, #28]
 800704a:	2b02      	cmp	r3, #2
 800704c:	dd1e      	ble.n	800708c <_dtoa_r+0x964>
 800704e:	f1bb 0f00 	cmp.w	fp, #0
 8007052:	f47f adb1 	bne.w	8006bb8 <_dtoa_r+0x490>
 8007056:	4621      	mov	r1, r4
 8007058:	465b      	mov	r3, fp
 800705a:	2205      	movs	r2, #5
 800705c:	4648      	mov	r0, r9
 800705e:	f000 fde1 	bl	8007c24 <__multadd>
 8007062:	4601      	mov	r1, r0
 8007064:	4604      	mov	r4, r0
 8007066:	9802      	ldr	r0, [sp, #8]
 8007068:	f001 f836 	bl	80080d8 <__mcmp>
 800706c:	2800      	cmp	r0, #0
 800706e:	f77f ada3 	ble.w	8006bb8 <_dtoa_r+0x490>
 8007072:	4656      	mov	r6, sl
 8007074:	2331      	movs	r3, #49	@ 0x31
 8007076:	f806 3b01 	strb.w	r3, [r6], #1
 800707a:	f108 0801 	add.w	r8, r8, #1
 800707e:	e59f      	b.n	8006bc0 <_dtoa_r+0x498>
 8007080:	9c03      	ldr	r4, [sp, #12]
 8007082:	46b8      	mov	r8, r7
 8007084:	4625      	mov	r5, r4
 8007086:	e7f4      	b.n	8007072 <_dtoa_r+0x94a>
 8007088:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800708c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 8101 	beq.w	8007296 <_dtoa_r+0xb6e>
 8007094:	2e00      	cmp	r6, #0
 8007096:	dd05      	ble.n	80070a4 <_dtoa_r+0x97c>
 8007098:	4629      	mov	r1, r5
 800709a:	4632      	mov	r2, r6
 800709c:	4648      	mov	r0, r9
 800709e:	f000 ffaf 	bl	8008000 <__lshift>
 80070a2:	4605      	mov	r5, r0
 80070a4:	9b08      	ldr	r3, [sp, #32]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d05c      	beq.n	8007164 <_dtoa_r+0xa3c>
 80070aa:	6869      	ldr	r1, [r5, #4]
 80070ac:	4648      	mov	r0, r9
 80070ae:	f000 fd57 	bl	8007b60 <_Balloc>
 80070b2:	4606      	mov	r6, r0
 80070b4:	b928      	cbnz	r0, 80070c2 <_dtoa_r+0x99a>
 80070b6:	4b82      	ldr	r3, [pc, #520]	@ (80072c0 <_dtoa_r+0xb98>)
 80070b8:	4602      	mov	r2, r0
 80070ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80070be:	f7ff bb4a 	b.w	8006756 <_dtoa_r+0x2e>
 80070c2:	692a      	ldr	r2, [r5, #16]
 80070c4:	3202      	adds	r2, #2
 80070c6:	0092      	lsls	r2, r2, #2
 80070c8:	f105 010c 	add.w	r1, r5, #12
 80070cc:	300c      	adds	r0, #12
 80070ce:	f7ff fa8a 	bl	80065e6 <memcpy>
 80070d2:	2201      	movs	r2, #1
 80070d4:	4631      	mov	r1, r6
 80070d6:	4648      	mov	r0, r9
 80070d8:	f000 ff92 	bl	8008000 <__lshift>
 80070dc:	f10a 0301 	add.w	r3, sl, #1
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	eb0a 030b 	add.w	r3, sl, fp
 80070e6:	9308      	str	r3, [sp, #32]
 80070e8:	9b04      	ldr	r3, [sp, #16]
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	462f      	mov	r7, r5
 80070f0:	9306      	str	r3, [sp, #24]
 80070f2:	4605      	mov	r5, r0
 80070f4:	9b00      	ldr	r3, [sp, #0]
 80070f6:	9802      	ldr	r0, [sp, #8]
 80070f8:	4621      	mov	r1, r4
 80070fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80070fe:	f7ff fa8b 	bl	8006618 <quorem>
 8007102:	4603      	mov	r3, r0
 8007104:	3330      	adds	r3, #48	@ 0x30
 8007106:	9003      	str	r0, [sp, #12]
 8007108:	4639      	mov	r1, r7
 800710a:	9802      	ldr	r0, [sp, #8]
 800710c:	9309      	str	r3, [sp, #36]	@ 0x24
 800710e:	f000 ffe3 	bl	80080d8 <__mcmp>
 8007112:	462a      	mov	r2, r5
 8007114:	9004      	str	r0, [sp, #16]
 8007116:	4621      	mov	r1, r4
 8007118:	4648      	mov	r0, r9
 800711a:	f000 fff9 	bl	8008110 <__mdiff>
 800711e:	68c2      	ldr	r2, [r0, #12]
 8007120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007122:	4606      	mov	r6, r0
 8007124:	bb02      	cbnz	r2, 8007168 <_dtoa_r+0xa40>
 8007126:	4601      	mov	r1, r0
 8007128:	9802      	ldr	r0, [sp, #8]
 800712a:	f000 ffd5 	bl	80080d8 <__mcmp>
 800712e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007130:	4602      	mov	r2, r0
 8007132:	4631      	mov	r1, r6
 8007134:	4648      	mov	r0, r9
 8007136:	920c      	str	r2, [sp, #48]	@ 0x30
 8007138:	9309      	str	r3, [sp, #36]	@ 0x24
 800713a:	f000 fd51 	bl	8007be0 <_Bfree>
 800713e:	9b07      	ldr	r3, [sp, #28]
 8007140:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007142:	9e00      	ldr	r6, [sp, #0]
 8007144:	ea42 0103 	orr.w	r1, r2, r3
 8007148:	9b06      	ldr	r3, [sp, #24]
 800714a:	4319      	orrs	r1, r3
 800714c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800714e:	d10d      	bne.n	800716c <_dtoa_r+0xa44>
 8007150:	2b39      	cmp	r3, #57	@ 0x39
 8007152:	d027      	beq.n	80071a4 <_dtoa_r+0xa7c>
 8007154:	9a04      	ldr	r2, [sp, #16]
 8007156:	2a00      	cmp	r2, #0
 8007158:	dd01      	ble.n	800715e <_dtoa_r+0xa36>
 800715a:	9b03      	ldr	r3, [sp, #12]
 800715c:	3331      	adds	r3, #49	@ 0x31
 800715e:	f88b 3000 	strb.w	r3, [fp]
 8007162:	e52e      	b.n	8006bc2 <_dtoa_r+0x49a>
 8007164:	4628      	mov	r0, r5
 8007166:	e7b9      	b.n	80070dc <_dtoa_r+0x9b4>
 8007168:	2201      	movs	r2, #1
 800716a:	e7e2      	b.n	8007132 <_dtoa_r+0xa0a>
 800716c:	9904      	ldr	r1, [sp, #16]
 800716e:	2900      	cmp	r1, #0
 8007170:	db04      	blt.n	800717c <_dtoa_r+0xa54>
 8007172:	9807      	ldr	r0, [sp, #28]
 8007174:	4301      	orrs	r1, r0
 8007176:	9806      	ldr	r0, [sp, #24]
 8007178:	4301      	orrs	r1, r0
 800717a:	d120      	bne.n	80071be <_dtoa_r+0xa96>
 800717c:	2a00      	cmp	r2, #0
 800717e:	ddee      	ble.n	800715e <_dtoa_r+0xa36>
 8007180:	9902      	ldr	r1, [sp, #8]
 8007182:	9300      	str	r3, [sp, #0]
 8007184:	2201      	movs	r2, #1
 8007186:	4648      	mov	r0, r9
 8007188:	f000 ff3a 	bl	8008000 <__lshift>
 800718c:	4621      	mov	r1, r4
 800718e:	9002      	str	r0, [sp, #8]
 8007190:	f000 ffa2 	bl	80080d8 <__mcmp>
 8007194:	2800      	cmp	r0, #0
 8007196:	9b00      	ldr	r3, [sp, #0]
 8007198:	dc02      	bgt.n	80071a0 <_dtoa_r+0xa78>
 800719a:	d1e0      	bne.n	800715e <_dtoa_r+0xa36>
 800719c:	07da      	lsls	r2, r3, #31
 800719e:	d5de      	bpl.n	800715e <_dtoa_r+0xa36>
 80071a0:	2b39      	cmp	r3, #57	@ 0x39
 80071a2:	d1da      	bne.n	800715a <_dtoa_r+0xa32>
 80071a4:	2339      	movs	r3, #57	@ 0x39
 80071a6:	f88b 3000 	strb.w	r3, [fp]
 80071aa:	4633      	mov	r3, r6
 80071ac:	461e      	mov	r6, r3
 80071ae:	3b01      	subs	r3, #1
 80071b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80071b4:	2a39      	cmp	r2, #57	@ 0x39
 80071b6:	d04e      	beq.n	8007256 <_dtoa_r+0xb2e>
 80071b8:	3201      	adds	r2, #1
 80071ba:	701a      	strb	r2, [r3, #0]
 80071bc:	e501      	b.n	8006bc2 <_dtoa_r+0x49a>
 80071be:	2a00      	cmp	r2, #0
 80071c0:	dd03      	ble.n	80071ca <_dtoa_r+0xaa2>
 80071c2:	2b39      	cmp	r3, #57	@ 0x39
 80071c4:	d0ee      	beq.n	80071a4 <_dtoa_r+0xa7c>
 80071c6:	3301      	adds	r3, #1
 80071c8:	e7c9      	b.n	800715e <_dtoa_r+0xa36>
 80071ca:	9a00      	ldr	r2, [sp, #0]
 80071cc:	9908      	ldr	r1, [sp, #32]
 80071ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80071d2:	428a      	cmp	r2, r1
 80071d4:	d028      	beq.n	8007228 <_dtoa_r+0xb00>
 80071d6:	9902      	ldr	r1, [sp, #8]
 80071d8:	2300      	movs	r3, #0
 80071da:	220a      	movs	r2, #10
 80071dc:	4648      	mov	r0, r9
 80071de:	f000 fd21 	bl	8007c24 <__multadd>
 80071e2:	42af      	cmp	r7, r5
 80071e4:	9002      	str	r0, [sp, #8]
 80071e6:	f04f 0300 	mov.w	r3, #0
 80071ea:	f04f 020a 	mov.w	r2, #10
 80071ee:	4639      	mov	r1, r7
 80071f0:	4648      	mov	r0, r9
 80071f2:	d107      	bne.n	8007204 <_dtoa_r+0xadc>
 80071f4:	f000 fd16 	bl	8007c24 <__multadd>
 80071f8:	4607      	mov	r7, r0
 80071fa:	4605      	mov	r5, r0
 80071fc:	9b00      	ldr	r3, [sp, #0]
 80071fe:	3301      	adds	r3, #1
 8007200:	9300      	str	r3, [sp, #0]
 8007202:	e777      	b.n	80070f4 <_dtoa_r+0x9cc>
 8007204:	f000 fd0e 	bl	8007c24 <__multadd>
 8007208:	4629      	mov	r1, r5
 800720a:	4607      	mov	r7, r0
 800720c:	2300      	movs	r3, #0
 800720e:	220a      	movs	r2, #10
 8007210:	4648      	mov	r0, r9
 8007212:	f000 fd07 	bl	8007c24 <__multadd>
 8007216:	4605      	mov	r5, r0
 8007218:	e7f0      	b.n	80071fc <_dtoa_r+0xad4>
 800721a:	f1bb 0f00 	cmp.w	fp, #0
 800721e:	bfcc      	ite	gt
 8007220:	465e      	movgt	r6, fp
 8007222:	2601      	movle	r6, #1
 8007224:	4456      	add	r6, sl
 8007226:	2700      	movs	r7, #0
 8007228:	9902      	ldr	r1, [sp, #8]
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	2201      	movs	r2, #1
 800722e:	4648      	mov	r0, r9
 8007230:	f000 fee6 	bl	8008000 <__lshift>
 8007234:	4621      	mov	r1, r4
 8007236:	9002      	str	r0, [sp, #8]
 8007238:	f000 ff4e 	bl	80080d8 <__mcmp>
 800723c:	2800      	cmp	r0, #0
 800723e:	dcb4      	bgt.n	80071aa <_dtoa_r+0xa82>
 8007240:	d102      	bne.n	8007248 <_dtoa_r+0xb20>
 8007242:	9b00      	ldr	r3, [sp, #0]
 8007244:	07db      	lsls	r3, r3, #31
 8007246:	d4b0      	bmi.n	80071aa <_dtoa_r+0xa82>
 8007248:	4633      	mov	r3, r6
 800724a:	461e      	mov	r6, r3
 800724c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007250:	2a30      	cmp	r2, #48	@ 0x30
 8007252:	d0fa      	beq.n	800724a <_dtoa_r+0xb22>
 8007254:	e4b5      	b.n	8006bc2 <_dtoa_r+0x49a>
 8007256:	459a      	cmp	sl, r3
 8007258:	d1a8      	bne.n	80071ac <_dtoa_r+0xa84>
 800725a:	2331      	movs	r3, #49	@ 0x31
 800725c:	f108 0801 	add.w	r8, r8, #1
 8007260:	f88a 3000 	strb.w	r3, [sl]
 8007264:	e4ad      	b.n	8006bc2 <_dtoa_r+0x49a>
 8007266:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007268:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80072c4 <_dtoa_r+0xb9c>
 800726c:	b11b      	cbz	r3, 8007276 <_dtoa_r+0xb4e>
 800726e:	f10a 0308 	add.w	r3, sl, #8
 8007272:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007274:	6013      	str	r3, [r2, #0]
 8007276:	4650      	mov	r0, sl
 8007278:	b017      	add	sp, #92	@ 0x5c
 800727a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727e:	9b07      	ldr	r3, [sp, #28]
 8007280:	2b01      	cmp	r3, #1
 8007282:	f77f ae2e 	ble.w	8006ee2 <_dtoa_r+0x7ba>
 8007286:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007288:	9308      	str	r3, [sp, #32]
 800728a:	2001      	movs	r0, #1
 800728c:	e64d      	b.n	8006f2a <_dtoa_r+0x802>
 800728e:	f1bb 0f00 	cmp.w	fp, #0
 8007292:	f77f aed9 	ble.w	8007048 <_dtoa_r+0x920>
 8007296:	4656      	mov	r6, sl
 8007298:	9802      	ldr	r0, [sp, #8]
 800729a:	4621      	mov	r1, r4
 800729c:	f7ff f9bc 	bl	8006618 <quorem>
 80072a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80072a4:	f806 3b01 	strb.w	r3, [r6], #1
 80072a8:	eba6 020a 	sub.w	r2, r6, sl
 80072ac:	4593      	cmp	fp, r2
 80072ae:	ddb4      	ble.n	800721a <_dtoa_r+0xaf2>
 80072b0:	9902      	ldr	r1, [sp, #8]
 80072b2:	2300      	movs	r3, #0
 80072b4:	220a      	movs	r2, #10
 80072b6:	4648      	mov	r0, r9
 80072b8:	f000 fcb4 	bl	8007c24 <__multadd>
 80072bc:	9002      	str	r0, [sp, #8]
 80072be:	e7eb      	b.n	8007298 <_dtoa_r+0xb70>
 80072c0:	080092f6 	.word	0x080092f6
 80072c4:	0800927a 	.word	0x0800927a

080072c8 <_free_r>:
 80072c8:	b538      	push	{r3, r4, r5, lr}
 80072ca:	4605      	mov	r5, r0
 80072cc:	2900      	cmp	r1, #0
 80072ce:	d041      	beq.n	8007354 <_free_r+0x8c>
 80072d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072d4:	1f0c      	subs	r4, r1, #4
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	bfb8      	it	lt
 80072da:	18e4      	addlt	r4, r4, r3
 80072dc:	f000 fc34 	bl	8007b48 <__malloc_lock>
 80072e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007358 <_free_r+0x90>)
 80072e2:	6813      	ldr	r3, [r2, #0]
 80072e4:	b933      	cbnz	r3, 80072f4 <_free_r+0x2c>
 80072e6:	6063      	str	r3, [r4, #4]
 80072e8:	6014      	str	r4, [r2, #0]
 80072ea:	4628      	mov	r0, r5
 80072ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072f0:	f000 bc30 	b.w	8007b54 <__malloc_unlock>
 80072f4:	42a3      	cmp	r3, r4
 80072f6:	d908      	bls.n	800730a <_free_r+0x42>
 80072f8:	6820      	ldr	r0, [r4, #0]
 80072fa:	1821      	adds	r1, r4, r0
 80072fc:	428b      	cmp	r3, r1
 80072fe:	bf01      	itttt	eq
 8007300:	6819      	ldreq	r1, [r3, #0]
 8007302:	685b      	ldreq	r3, [r3, #4]
 8007304:	1809      	addeq	r1, r1, r0
 8007306:	6021      	streq	r1, [r4, #0]
 8007308:	e7ed      	b.n	80072e6 <_free_r+0x1e>
 800730a:	461a      	mov	r2, r3
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	b10b      	cbz	r3, 8007314 <_free_r+0x4c>
 8007310:	42a3      	cmp	r3, r4
 8007312:	d9fa      	bls.n	800730a <_free_r+0x42>
 8007314:	6811      	ldr	r1, [r2, #0]
 8007316:	1850      	adds	r0, r2, r1
 8007318:	42a0      	cmp	r0, r4
 800731a:	d10b      	bne.n	8007334 <_free_r+0x6c>
 800731c:	6820      	ldr	r0, [r4, #0]
 800731e:	4401      	add	r1, r0
 8007320:	1850      	adds	r0, r2, r1
 8007322:	4283      	cmp	r3, r0
 8007324:	6011      	str	r1, [r2, #0]
 8007326:	d1e0      	bne.n	80072ea <_free_r+0x22>
 8007328:	6818      	ldr	r0, [r3, #0]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	6053      	str	r3, [r2, #4]
 800732e:	4408      	add	r0, r1
 8007330:	6010      	str	r0, [r2, #0]
 8007332:	e7da      	b.n	80072ea <_free_r+0x22>
 8007334:	d902      	bls.n	800733c <_free_r+0x74>
 8007336:	230c      	movs	r3, #12
 8007338:	602b      	str	r3, [r5, #0]
 800733a:	e7d6      	b.n	80072ea <_free_r+0x22>
 800733c:	6820      	ldr	r0, [r4, #0]
 800733e:	1821      	adds	r1, r4, r0
 8007340:	428b      	cmp	r3, r1
 8007342:	bf04      	itt	eq
 8007344:	6819      	ldreq	r1, [r3, #0]
 8007346:	685b      	ldreq	r3, [r3, #4]
 8007348:	6063      	str	r3, [r4, #4]
 800734a:	bf04      	itt	eq
 800734c:	1809      	addeq	r1, r1, r0
 800734e:	6021      	streq	r1, [r4, #0]
 8007350:	6054      	str	r4, [r2, #4]
 8007352:	e7ca      	b.n	80072ea <_free_r+0x22>
 8007354:	bd38      	pop	{r3, r4, r5, pc}
 8007356:	bf00      	nop
 8007358:	200004c0 	.word	0x200004c0

0800735c <rshift>:
 800735c:	6903      	ldr	r3, [r0, #16]
 800735e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007362:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007366:	ea4f 1261 	mov.w	r2, r1, asr #5
 800736a:	f100 0414 	add.w	r4, r0, #20
 800736e:	dd45      	ble.n	80073fc <rshift+0xa0>
 8007370:	f011 011f 	ands.w	r1, r1, #31
 8007374:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007378:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800737c:	d10c      	bne.n	8007398 <rshift+0x3c>
 800737e:	f100 0710 	add.w	r7, r0, #16
 8007382:	4629      	mov	r1, r5
 8007384:	42b1      	cmp	r1, r6
 8007386:	d334      	bcc.n	80073f2 <rshift+0x96>
 8007388:	1a9b      	subs	r3, r3, r2
 800738a:	009b      	lsls	r3, r3, #2
 800738c:	1eea      	subs	r2, r5, #3
 800738e:	4296      	cmp	r6, r2
 8007390:	bf38      	it	cc
 8007392:	2300      	movcc	r3, #0
 8007394:	4423      	add	r3, r4
 8007396:	e015      	b.n	80073c4 <rshift+0x68>
 8007398:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800739c:	f1c1 0820 	rsb	r8, r1, #32
 80073a0:	40cf      	lsrs	r7, r1
 80073a2:	f105 0e04 	add.w	lr, r5, #4
 80073a6:	46a1      	mov	r9, r4
 80073a8:	4576      	cmp	r6, lr
 80073aa:	46f4      	mov	ip, lr
 80073ac:	d815      	bhi.n	80073da <rshift+0x7e>
 80073ae:	1a9a      	subs	r2, r3, r2
 80073b0:	0092      	lsls	r2, r2, #2
 80073b2:	3a04      	subs	r2, #4
 80073b4:	3501      	adds	r5, #1
 80073b6:	42ae      	cmp	r6, r5
 80073b8:	bf38      	it	cc
 80073ba:	2200      	movcc	r2, #0
 80073bc:	18a3      	adds	r3, r4, r2
 80073be:	50a7      	str	r7, [r4, r2]
 80073c0:	b107      	cbz	r7, 80073c4 <rshift+0x68>
 80073c2:	3304      	adds	r3, #4
 80073c4:	1b1a      	subs	r2, r3, r4
 80073c6:	42a3      	cmp	r3, r4
 80073c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80073cc:	bf08      	it	eq
 80073ce:	2300      	moveq	r3, #0
 80073d0:	6102      	str	r2, [r0, #16]
 80073d2:	bf08      	it	eq
 80073d4:	6143      	streq	r3, [r0, #20]
 80073d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80073da:	f8dc c000 	ldr.w	ip, [ip]
 80073de:	fa0c fc08 	lsl.w	ip, ip, r8
 80073e2:	ea4c 0707 	orr.w	r7, ip, r7
 80073e6:	f849 7b04 	str.w	r7, [r9], #4
 80073ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 80073ee:	40cf      	lsrs	r7, r1
 80073f0:	e7da      	b.n	80073a8 <rshift+0x4c>
 80073f2:	f851 cb04 	ldr.w	ip, [r1], #4
 80073f6:	f847 cf04 	str.w	ip, [r7, #4]!
 80073fa:	e7c3      	b.n	8007384 <rshift+0x28>
 80073fc:	4623      	mov	r3, r4
 80073fe:	e7e1      	b.n	80073c4 <rshift+0x68>

08007400 <__hexdig_fun>:
 8007400:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8007404:	2b09      	cmp	r3, #9
 8007406:	d802      	bhi.n	800740e <__hexdig_fun+0xe>
 8007408:	3820      	subs	r0, #32
 800740a:	b2c0      	uxtb	r0, r0
 800740c:	4770      	bx	lr
 800740e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8007412:	2b05      	cmp	r3, #5
 8007414:	d801      	bhi.n	800741a <__hexdig_fun+0x1a>
 8007416:	3847      	subs	r0, #71	@ 0x47
 8007418:	e7f7      	b.n	800740a <__hexdig_fun+0xa>
 800741a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800741e:	2b05      	cmp	r3, #5
 8007420:	d801      	bhi.n	8007426 <__hexdig_fun+0x26>
 8007422:	3827      	subs	r0, #39	@ 0x27
 8007424:	e7f1      	b.n	800740a <__hexdig_fun+0xa>
 8007426:	2000      	movs	r0, #0
 8007428:	4770      	bx	lr
	...

0800742c <__gethex>:
 800742c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007430:	b085      	sub	sp, #20
 8007432:	468a      	mov	sl, r1
 8007434:	9302      	str	r3, [sp, #8]
 8007436:	680b      	ldr	r3, [r1, #0]
 8007438:	9001      	str	r0, [sp, #4]
 800743a:	4690      	mov	r8, r2
 800743c:	1c9c      	adds	r4, r3, #2
 800743e:	46a1      	mov	r9, r4
 8007440:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007444:	2830      	cmp	r0, #48	@ 0x30
 8007446:	d0fa      	beq.n	800743e <__gethex+0x12>
 8007448:	eba9 0303 	sub.w	r3, r9, r3
 800744c:	f1a3 0b02 	sub.w	fp, r3, #2
 8007450:	f7ff ffd6 	bl	8007400 <__hexdig_fun>
 8007454:	4605      	mov	r5, r0
 8007456:	2800      	cmp	r0, #0
 8007458:	d168      	bne.n	800752c <__gethex+0x100>
 800745a:	49a0      	ldr	r1, [pc, #640]	@ (80076dc <__gethex+0x2b0>)
 800745c:	2201      	movs	r2, #1
 800745e:	4648      	mov	r0, r9
 8007460:	f7ff f837 	bl	80064d2 <strncmp>
 8007464:	4607      	mov	r7, r0
 8007466:	2800      	cmp	r0, #0
 8007468:	d167      	bne.n	800753a <__gethex+0x10e>
 800746a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800746e:	4626      	mov	r6, r4
 8007470:	f7ff ffc6 	bl	8007400 <__hexdig_fun>
 8007474:	2800      	cmp	r0, #0
 8007476:	d062      	beq.n	800753e <__gethex+0x112>
 8007478:	4623      	mov	r3, r4
 800747a:	7818      	ldrb	r0, [r3, #0]
 800747c:	2830      	cmp	r0, #48	@ 0x30
 800747e:	4699      	mov	r9, r3
 8007480:	f103 0301 	add.w	r3, r3, #1
 8007484:	d0f9      	beq.n	800747a <__gethex+0x4e>
 8007486:	f7ff ffbb 	bl	8007400 <__hexdig_fun>
 800748a:	fab0 f580 	clz	r5, r0
 800748e:	096d      	lsrs	r5, r5, #5
 8007490:	f04f 0b01 	mov.w	fp, #1
 8007494:	464a      	mov	r2, r9
 8007496:	4616      	mov	r6, r2
 8007498:	3201      	adds	r2, #1
 800749a:	7830      	ldrb	r0, [r6, #0]
 800749c:	f7ff ffb0 	bl	8007400 <__hexdig_fun>
 80074a0:	2800      	cmp	r0, #0
 80074a2:	d1f8      	bne.n	8007496 <__gethex+0x6a>
 80074a4:	498d      	ldr	r1, [pc, #564]	@ (80076dc <__gethex+0x2b0>)
 80074a6:	2201      	movs	r2, #1
 80074a8:	4630      	mov	r0, r6
 80074aa:	f7ff f812 	bl	80064d2 <strncmp>
 80074ae:	2800      	cmp	r0, #0
 80074b0:	d13f      	bne.n	8007532 <__gethex+0x106>
 80074b2:	b944      	cbnz	r4, 80074c6 <__gethex+0x9a>
 80074b4:	1c74      	adds	r4, r6, #1
 80074b6:	4622      	mov	r2, r4
 80074b8:	4616      	mov	r6, r2
 80074ba:	3201      	adds	r2, #1
 80074bc:	7830      	ldrb	r0, [r6, #0]
 80074be:	f7ff ff9f 	bl	8007400 <__hexdig_fun>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d1f8      	bne.n	80074b8 <__gethex+0x8c>
 80074c6:	1ba4      	subs	r4, r4, r6
 80074c8:	00a7      	lsls	r7, r4, #2
 80074ca:	7833      	ldrb	r3, [r6, #0]
 80074cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80074d0:	2b50      	cmp	r3, #80	@ 0x50
 80074d2:	d13e      	bne.n	8007552 <__gethex+0x126>
 80074d4:	7873      	ldrb	r3, [r6, #1]
 80074d6:	2b2b      	cmp	r3, #43	@ 0x2b
 80074d8:	d033      	beq.n	8007542 <__gethex+0x116>
 80074da:	2b2d      	cmp	r3, #45	@ 0x2d
 80074dc:	d034      	beq.n	8007548 <__gethex+0x11c>
 80074de:	1c71      	adds	r1, r6, #1
 80074e0:	2400      	movs	r4, #0
 80074e2:	7808      	ldrb	r0, [r1, #0]
 80074e4:	f7ff ff8c 	bl	8007400 <__hexdig_fun>
 80074e8:	1e43      	subs	r3, r0, #1
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b18      	cmp	r3, #24
 80074ee:	d830      	bhi.n	8007552 <__gethex+0x126>
 80074f0:	f1a0 0210 	sub.w	r2, r0, #16
 80074f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80074f8:	f7ff ff82 	bl	8007400 <__hexdig_fun>
 80074fc:	f100 3cff 	add.w	ip, r0, #4294967295
 8007500:	fa5f fc8c 	uxtb.w	ip, ip
 8007504:	f1bc 0f18 	cmp.w	ip, #24
 8007508:	f04f 030a 	mov.w	r3, #10
 800750c:	d91e      	bls.n	800754c <__gethex+0x120>
 800750e:	b104      	cbz	r4, 8007512 <__gethex+0xe6>
 8007510:	4252      	negs	r2, r2
 8007512:	4417      	add	r7, r2
 8007514:	f8ca 1000 	str.w	r1, [sl]
 8007518:	b1ed      	cbz	r5, 8007556 <__gethex+0x12a>
 800751a:	f1bb 0f00 	cmp.w	fp, #0
 800751e:	bf0c      	ite	eq
 8007520:	2506      	moveq	r5, #6
 8007522:	2500      	movne	r5, #0
 8007524:	4628      	mov	r0, r5
 8007526:	b005      	add	sp, #20
 8007528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752c:	2500      	movs	r5, #0
 800752e:	462c      	mov	r4, r5
 8007530:	e7b0      	b.n	8007494 <__gethex+0x68>
 8007532:	2c00      	cmp	r4, #0
 8007534:	d1c7      	bne.n	80074c6 <__gethex+0x9a>
 8007536:	4627      	mov	r7, r4
 8007538:	e7c7      	b.n	80074ca <__gethex+0x9e>
 800753a:	464e      	mov	r6, r9
 800753c:	462f      	mov	r7, r5
 800753e:	2501      	movs	r5, #1
 8007540:	e7c3      	b.n	80074ca <__gethex+0x9e>
 8007542:	2400      	movs	r4, #0
 8007544:	1cb1      	adds	r1, r6, #2
 8007546:	e7cc      	b.n	80074e2 <__gethex+0xb6>
 8007548:	2401      	movs	r4, #1
 800754a:	e7fb      	b.n	8007544 <__gethex+0x118>
 800754c:	fb03 0002 	mla	r0, r3, r2, r0
 8007550:	e7ce      	b.n	80074f0 <__gethex+0xc4>
 8007552:	4631      	mov	r1, r6
 8007554:	e7de      	b.n	8007514 <__gethex+0xe8>
 8007556:	eba6 0309 	sub.w	r3, r6, r9
 800755a:	3b01      	subs	r3, #1
 800755c:	4629      	mov	r1, r5
 800755e:	2b07      	cmp	r3, #7
 8007560:	dc0a      	bgt.n	8007578 <__gethex+0x14c>
 8007562:	9801      	ldr	r0, [sp, #4]
 8007564:	f000 fafc 	bl	8007b60 <_Balloc>
 8007568:	4604      	mov	r4, r0
 800756a:	b940      	cbnz	r0, 800757e <__gethex+0x152>
 800756c:	4b5c      	ldr	r3, [pc, #368]	@ (80076e0 <__gethex+0x2b4>)
 800756e:	4602      	mov	r2, r0
 8007570:	21e4      	movs	r1, #228	@ 0xe4
 8007572:	485c      	ldr	r0, [pc, #368]	@ (80076e4 <__gethex+0x2b8>)
 8007574:	f001 f9d8 	bl	8008928 <__assert_func>
 8007578:	3101      	adds	r1, #1
 800757a:	105b      	asrs	r3, r3, #1
 800757c:	e7ef      	b.n	800755e <__gethex+0x132>
 800757e:	f100 0a14 	add.w	sl, r0, #20
 8007582:	2300      	movs	r3, #0
 8007584:	4655      	mov	r5, sl
 8007586:	469b      	mov	fp, r3
 8007588:	45b1      	cmp	r9, r6
 800758a:	d337      	bcc.n	80075fc <__gethex+0x1d0>
 800758c:	f845 bb04 	str.w	fp, [r5], #4
 8007590:	eba5 050a 	sub.w	r5, r5, sl
 8007594:	10ad      	asrs	r5, r5, #2
 8007596:	6125      	str	r5, [r4, #16]
 8007598:	4658      	mov	r0, fp
 800759a:	f000 fbd3 	bl	8007d44 <__hi0bits>
 800759e:	016d      	lsls	r5, r5, #5
 80075a0:	f8d8 6000 	ldr.w	r6, [r8]
 80075a4:	1a2d      	subs	r5, r5, r0
 80075a6:	42b5      	cmp	r5, r6
 80075a8:	dd54      	ble.n	8007654 <__gethex+0x228>
 80075aa:	1bad      	subs	r5, r5, r6
 80075ac:	4629      	mov	r1, r5
 80075ae:	4620      	mov	r0, r4
 80075b0:	f000 ff5f 	bl	8008472 <__any_on>
 80075b4:	4681      	mov	r9, r0
 80075b6:	b178      	cbz	r0, 80075d8 <__gethex+0x1ac>
 80075b8:	1e6b      	subs	r3, r5, #1
 80075ba:	1159      	asrs	r1, r3, #5
 80075bc:	f003 021f 	and.w	r2, r3, #31
 80075c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80075c4:	f04f 0901 	mov.w	r9, #1
 80075c8:	fa09 f202 	lsl.w	r2, r9, r2
 80075cc:	420a      	tst	r2, r1
 80075ce:	d003      	beq.n	80075d8 <__gethex+0x1ac>
 80075d0:	454b      	cmp	r3, r9
 80075d2:	dc36      	bgt.n	8007642 <__gethex+0x216>
 80075d4:	f04f 0902 	mov.w	r9, #2
 80075d8:	4629      	mov	r1, r5
 80075da:	4620      	mov	r0, r4
 80075dc:	f7ff febe 	bl	800735c <rshift>
 80075e0:	442f      	add	r7, r5
 80075e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80075e6:	42bb      	cmp	r3, r7
 80075e8:	da42      	bge.n	8007670 <__gethex+0x244>
 80075ea:	9801      	ldr	r0, [sp, #4]
 80075ec:	4621      	mov	r1, r4
 80075ee:	f000 faf7 	bl	8007be0 <_Bfree>
 80075f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80075f4:	2300      	movs	r3, #0
 80075f6:	6013      	str	r3, [r2, #0]
 80075f8:	25a3      	movs	r5, #163	@ 0xa3
 80075fa:	e793      	b.n	8007524 <__gethex+0xf8>
 80075fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007600:	2a2e      	cmp	r2, #46	@ 0x2e
 8007602:	d012      	beq.n	800762a <__gethex+0x1fe>
 8007604:	2b20      	cmp	r3, #32
 8007606:	d104      	bne.n	8007612 <__gethex+0x1e6>
 8007608:	f845 bb04 	str.w	fp, [r5], #4
 800760c:	f04f 0b00 	mov.w	fp, #0
 8007610:	465b      	mov	r3, fp
 8007612:	7830      	ldrb	r0, [r6, #0]
 8007614:	9303      	str	r3, [sp, #12]
 8007616:	f7ff fef3 	bl	8007400 <__hexdig_fun>
 800761a:	9b03      	ldr	r3, [sp, #12]
 800761c:	f000 000f 	and.w	r0, r0, #15
 8007620:	4098      	lsls	r0, r3
 8007622:	ea4b 0b00 	orr.w	fp, fp, r0
 8007626:	3304      	adds	r3, #4
 8007628:	e7ae      	b.n	8007588 <__gethex+0x15c>
 800762a:	45b1      	cmp	r9, r6
 800762c:	d8ea      	bhi.n	8007604 <__gethex+0x1d8>
 800762e:	492b      	ldr	r1, [pc, #172]	@ (80076dc <__gethex+0x2b0>)
 8007630:	9303      	str	r3, [sp, #12]
 8007632:	2201      	movs	r2, #1
 8007634:	4630      	mov	r0, r6
 8007636:	f7fe ff4c 	bl	80064d2 <strncmp>
 800763a:	9b03      	ldr	r3, [sp, #12]
 800763c:	2800      	cmp	r0, #0
 800763e:	d1e1      	bne.n	8007604 <__gethex+0x1d8>
 8007640:	e7a2      	b.n	8007588 <__gethex+0x15c>
 8007642:	1ea9      	subs	r1, r5, #2
 8007644:	4620      	mov	r0, r4
 8007646:	f000 ff14 	bl	8008472 <__any_on>
 800764a:	2800      	cmp	r0, #0
 800764c:	d0c2      	beq.n	80075d4 <__gethex+0x1a8>
 800764e:	f04f 0903 	mov.w	r9, #3
 8007652:	e7c1      	b.n	80075d8 <__gethex+0x1ac>
 8007654:	da09      	bge.n	800766a <__gethex+0x23e>
 8007656:	1b75      	subs	r5, r6, r5
 8007658:	4621      	mov	r1, r4
 800765a:	9801      	ldr	r0, [sp, #4]
 800765c:	462a      	mov	r2, r5
 800765e:	f000 fccf 	bl	8008000 <__lshift>
 8007662:	1b7f      	subs	r7, r7, r5
 8007664:	4604      	mov	r4, r0
 8007666:	f100 0a14 	add.w	sl, r0, #20
 800766a:	f04f 0900 	mov.w	r9, #0
 800766e:	e7b8      	b.n	80075e2 <__gethex+0x1b6>
 8007670:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007674:	42bd      	cmp	r5, r7
 8007676:	dd6f      	ble.n	8007758 <__gethex+0x32c>
 8007678:	1bed      	subs	r5, r5, r7
 800767a:	42ae      	cmp	r6, r5
 800767c:	dc34      	bgt.n	80076e8 <__gethex+0x2bc>
 800767e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007682:	2b02      	cmp	r3, #2
 8007684:	d022      	beq.n	80076cc <__gethex+0x2a0>
 8007686:	2b03      	cmp	r3, #3
 8007688:	d024      	beq.n	80076d4 <__gethex+0x2a8>
 800768a:	2b01      	cmp	r3, #1
 800768c:	d115      	bne.n	80076ba <__gethex+0x28e>
 800768e:	42ae      	cmp	r6, r5
 8007690:	d113      	bne.n	80076ba <__gethex+0x28e>
 8007692:	2e01      	cmp	r6, #1
 8007694:	d10b      	bne.n	80076ae <__gethex+0x282>
 8007696:	9a02      	ldr	r2, [sp, #8]
 8007698:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800769c:	6013      	str	r3, [r2, #0]
 800769e:	2301      	movs	r3, #1
 80076a0:	6123      	str	r3, [r4, #16]
 80076a2:	f8ca 3000 	str.w	r3, [sl]
 80076a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80076a8:	2562      	movs	r5, #98	@ 0x62
 80076aa:	601c      	str	r4, [r3, #0]
 80076ac:	e73a      	b.n	8007524 <__gethex+0xf8>
 80076ae:	1e71      	subs	r1, r6, #1
 80076b0:	4620      	mov	r0, r4
 80076b2:	f000 fede 	bl	8008472 <__any_on>
 80076b6:	2800      	cmp	r0, #0
 80076b8:	d1ed      	bne.n	8007696 <__gethex+0x26a>
 80076ba:	9801      	ldr	r0, [sp, #4]
 80076bc:	4621      	mov	r1, r4
 80076be:	f000 fa8f 	bl	8007be0 <_Bfree>
 80076c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80076c4:	2300      	movs	r3, #0
 80076c6:	6013      	str	r3, [r2, #0]
 80076c8:	2550      	movs	r5, #80	@ 0x50
 80076ca:	e72b      	b.n	8007524 <__gethex+0xf8>
 80076cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1f3      	bne.n	80076ba <__gethex+0x28e>
 80076d2:	e7e0      	b.n	8007696 <__gethex+0x26a>
 80076d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1dd      	bne.n	8007696 <__gethex+0x26a>
 80076da:	e7ee      	b.n	80076ba <__gethex+0x28e>
 80076dc:	0800923c 	.word	0x0800923c
 80076e0:	080092f6 	.word	0x080092f6
 80076e4:	08009307 	.word	0x08009307
 80076e8:	1e6f      	subs	r7, r5, #1
 80076ea:	f1b9 0f00 	cmp.w	r9, #0
 80076ee:	d130      	bne.n	8007752 <__gethex+0x326>
 80076f0:	b127      	cbz	r7, 80076fc <__gethex+0x2d0>
 80076f2:	4639      	mov	r1, r7
 80076f4:	4620      	mov	r0, r4
 80076f6:	f000 febc 	bl	8008472 <__any_on>
 80076fa:	4681      	mov	r9, r0
 80076fc:	117a      	asrs	r2, r7, #5
 80076fe:	2301      	movs	r3, #1
 8007700:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007704:	f007 071f 	and.w	r7, r7, #31
 8007708:	40bb      	lsls	r3, r7
 800770a:	4213      	tst	r3, r2
 800770c:	4629      	mov	r1, r5
 800770e:	4620      	mov	r0, r4
 8007710:	bf18      	it	ne
 8007712:	f049 0902 	orrne.w	r9, r9, #2
 8007716:	f7ff fe21 	bl	800735c <rshift>
 800771a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800771e:	1b76      	subs	r6, r6, r5
 8007720:	2502      	movs	r5, #2
 8007722:	f1b9 0f00 	cmp.w	r9, #0
 8007726:	d047      	beq.n	80077b8 <__gethex+0x38c>
 8007728:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800772c:	2b02      	cmp	r3, #2
 800772e:	d015      	beq.n	800775c <__gethex+0x330>
 8007730:	2b03      	cmp	r3, #3
 8007732:	d017      	beq.n	8007764 <__gethex+0x338>
 8007734:	2b01      	cmp	r3, #1
 8007736:	d109      	bne.n	800774c <__gethex+0x320>
 8007738:	f019 0f02 	tst.w	r9, #2
 800773c:	d006      	beq.n	800774c <__gethex+0x320>
 800773e:	f8da 3000 	ldr.w	r3, [sl]
 8007742:	ea49 0903 	orr.w	r9, r9, r3
 8007746:	f019 0f01 	tst.w	r9, #1
 800774a:	d10e      	bne.n	800776a <__gethex+0x33e>
 800774c:	f045 0510 	orr.w	r5, r5, #16
 8007750:	e032      	b.n	80077b8 <__gethex+0x38c>
 8007752:	f04f 0901 	mov.w	r9, #1
 8007756:	e7d1      	b.n	80076fc <__gethex+0x2d0>
 8007758:	2501      	movs	r5, #1
 800775a:	e7e2      	b.n	8007722 <__gethex+0x2f6>
 800775c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800775e:	f1c3 0301 	rsb	r3, r3, #1
 8007762:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007764:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007766:	2b00      	cmp	r3, #0
 8007768:	d0f0      	beq.n	800774c <__gethex+0x320>
 800776a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800776e:	f104 0314 	add.w	r3, r4, #20
 8007772:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007776:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800777a:	f04f 0c00 	mov.w	ip, #0
 800777e:	4618      	mov	r0, r3
 8007780:	f853 2b04 	ldr.w	r2, [r3], #4
 8007784:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007788:	d01b      	beq.n	80077c2 <__gethex+0x396>
 800778a:	3201      	adds	r2, #1
 800778c:	6002      	str	r2, [r0, #0]
 800778e:	2d02      	cmp	r5, #2
 8007790:	f104 0314 	add.w	r3, r4, #20
 8007794:	d13c      	bne.n	8007810 <__gethex+0x3e4>
 8007796:	f8d8 2000 	ldr.w	r2, [r8]
 800779a:	3a01      	subs	r2, #1
 800779c:	42b2      	cmp	r2, r6
 800779e:	d109      	bne.n	80077b4 <__gethex+0x388>
 80077a0:	1171      	asrs	r1, r6, #5
 80077a2:	2201      	movs	r2, #1
 80077a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80077a8:	f006 061f 	and.w	r6, r6, #31
 80077ac:	fa02 f606 	lsl.w	r6, r2, r6
 80077b0:	421e      	tst	r6, r3
 80077b2:	d13a      	bne.n	800782a <__gethex+0x3fe>
 80077b4:	f045 0520 	orr.w	r5, r5, #32
 80077b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80077ba:	601c      	str	r4, [r3, #0]
 80077bc:	9b02      	ldr	r3, [sp, #8]
 80077be:	601f      	str	r7, [r3, #0]
 80077c0:	e6b0      	b.n	8007524 <__gethex+0xf8>
 80077c2:	4299      	cmp	r1, r3
 80077c4:	f843 cc04 	str.w	ip, [r3, #-4]
 80077c8:	d8d9      	bhi.n	800777e <__gethex+0x352>
 80077ca:	68a3      	ldr	r3, [r4, #8]
 80077cc:	459b      	cmp	fp, r3
 80077ce:	db17      	blt.n	8007800 <__gethex+0x3d4>
 80077d0:	6861      	ldr	r1, [r4, #4]
 80077d2:	9801      	ldr	r0, [sp, #4]
 80077d4:	3101      	adds	r1, #1
 80077d6:	f000 f9c3 	bl	8007b60 <_Balloc>
 80077da:	4681      	mov	r9, r0
 80077dc:	b918      	cbnz	r0, 80077e6 <__gethex+0x3ba>
 80077de:	4b1a      	ldr	r3, [pc, #104]	@ (8007848 <__gethex+0x41c>)
 80077e0:	4602      	mov	r2, r0
 80077e2:	2184      	movs	r1, #132	@ 0x84
 80077e4:	e6c5      	b.n	8007572 <__gethex+0x146>
 80077e6:	6922      	ldr	r2, [r4, #16]
 80077e8:	3202      	adds	r2, #2
 80077ea:	f104 010c 	add.w	r1, r4, #12
 80077ee:	0092      	lsls	r2, r2, #2
 80077f0:	300c      	adds	r0, #12
 80077f2:	f7fe fef8 	bl	80065e6 <memcpy>
 80077f6:	4621      	mov	r1, r4
 80077f8:	9801      	ldr	r0, [sp, #4]
 80077fa:	f000 f9f1 	bl	8007be0 <_Bfree>
 80077fe:	464c      	mov	r4, r9
 8007800:	6923      	ldr	r3, [r4, #16]
 8007802:	1c5a      	adds	r2, r3, #1
 8007804:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007808:	6122      	str	r2, [r4, #16]
 800780a:	2201      	movs	r2, #1
 800780c:	615a      	str	r2, [r3, #20]
 800780e:	e7be      	b.n	800778e <__gethex+0x362>
 8007810:	6922      	ldr	r2, [r4, #16]
 8007812:	455a      	cmp	r2, fp
 8007814:	dd0b      	ble.n	800782e <__gethex+0x402>
 8007816:	2101      	movs	r1, #1
 8007818:	4620      	mov	r0, r4
 800781a:	f7ff fd9f 	bl	800735c <rshift>
 800781e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007822:	3701      	adds	r7, #1
 8007824:	42bb      	cmp	r3, r7
 8007826:	f6ff aee0 	blt.w	80075ea <__gethex+0x1be>
 800782a:	2501      	movs	r5, #1
 800782c:	e7c2      	b.n	80077b4 <__gethex+0x388>
 800782e:	f016 061f 	ands.w	r6, r6, #31
 8007832:	d0fa      	beq.n	800782a <__gethex+0x3fe>
 8007834:	4453      	add	r3, sl
 8007836:	f1c6 0620 	rsb	r6, r6, #32
 800783a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800783e:	f000 fa81 	bl	8007d44 <__hi0bits>
 8007842:	42b0      	cmp	r0, r6
 8007844:	dbe7      	blt.n	8007816 <__gethex+0x3ea>
 8007846:	e7f0      	b.n	800782a <__gethex+0x3fe>
 8007848:	080092f6 	.word	0x080092f6

0800784c <L_shift>:
 800784c:	f1c2 0208 	rsb	r2, r2, #8
 8007850:	0092      	lsls	r2, r2, #2
 8007852:	b570      	push	{r4, r5, r6, lr}
 8007854:	f1c2 0620 	rsb	r6, r2, #32
 8007858:	6843      	ldr	r3, [r0, #4]
 800785a:	6804      	ldr	r4, [r0, #0]
 800785c:	fa03 f506 	lsl.w	r5, r3, r6
 8007860:	432c      	orrs	r4, r5
 8007862:	40d3      	lsrs	r3, r2
 8007864:	6004      	str	r4, [r0, #0]
 8007866:	f840 3f04 	str.w	r3, [r0, #4]!
 800786a:	4288      	cmp	r0, r1
 800786c:	d3f4      	bcc.n	8007858 <L_shift+0xc>
 800786e:	bd70      	pop	{r4, r5, r6, pc}

08007870 <__match>:
 8007870:	b530      	push	{r4, r5, lr}
 8007872:	6803      	ldr	r3, [r0, #0]
 8007874:	3301      	adds	r3, #1
 8007876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800787a:	b914      	cbnz	r4, 8007882 <__match+0x12>
 800787c:	6003      	str	r3, [r0, #0]
 800787e:	2001      	movs	r0, #1
 8007880:	bd30      	pop	{r4, r5, pc}
 8007882:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007886:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800788a:	2d19      	cmp	r5, #25
 800788c:	bf98      	it	ls
 800788e:	3220      	addls	r2, #32
 8007890:	42a2      	cmp	r2, r4
 8007892:	d0f0      	beq.n	8007876 <__match+0x6>
 8007894:	2000      	movs	r0, #0
 8007896:	e7f3      	b.n	8007880 <__match+0x10>

08007898 <__hexnan>:
 8007898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800789c:	680b      	ldr	r3, [r1, #0]
 800789e:	6801      	ldr	r1, [r0, #0]
 80078a0:	115e      	asrs	r6, r3, #5
 80078a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80078a6:	f013 031f 	ands.w	r3, r3, #31
 80078aa:	b087      	sub	sp, #28
 80078ac:	bf18      	it	ne
 80078ae:	3604      	addne	r6, #4
 80078b0:	2500      	movs	r5, #0
 80078b2:	1f37      	subs	r7, r6, #4
 80078b4:	4682      	mov	sl, r0
 80078b6:	4690      	mov	r8, r2
 80078b8:	9301      	str	r3, [sp, #4]
 80078ba:	f846 5c04 	str.w	r5, [r6, #-4]
 80078be:	46b9      	mov	r9, r7
 80078c0:	463c      	mov	r4, r7
 80078c2:	9502      	str	r5, [sp, #8]
 80078c4:	46ab      	mov	fp, r5
 80078c6:	784a      	ldrb	r2, [r1, #1]
 80078c8:	1c4b      	adds	r3, r1, #1
 80078ca:	9303      	str	r3, [sp, #12]
 80078cc:	b342      	cbz	r2, 8007920 <__hexnan+0x88>
 80078ce:	4610      	mov	r0, r2
 80078d0:	9105      	str	r1, [sp, #20]
 80078d2:	9204      	str	r2, [sp, #16]
 80078d4:	f7ff fd94 	bl	8007400 <__hexdig_fun>
 80078d8:	2800      	cmp	r0, #0
 80078da:	d151      	bne.n	8007980 <__hexnan+0xe8>
 80078dc:	9a04      	ldr	r2, [sp, #16]
 80078de:	9905      	ldr	r1, [sp, #20]
 80078e0:	2a20      	cmp	r2, #32
 80078e2:	d818      	bhi.n	8007916 <__hexnan+0x7e>
 80078e4:	9b02      	ldr	r3, [sp, #8]
 80078e6:	459b      	cmp	fp, r3
 80078e8:	dd13      	ble.n	8007912 <__hexnan+0x7a>
 80078ea:	454c      	cmp	r4, r9
 80078ec:	d206      	bcs.n	80078fc <__hexnan+0x64>
 80078ee:	2d07      	cmp	r5, #7
 80078f0:	dc04      	bgt.n	80078fc <__hexnan+0x64>
 80078f2:	462a      	mov	r2, r5
 80078f4:	4649      	mov	r1, r9
 80078f6:	4620      	mov	r0, r4
 80078f8:	f7ff ffa8 	bl	800784c <L_shift>
 80078fc:	4544      	cmp	r4, r8
 80078fe:	d952      	bls.n	80079a6 <__hexnan+0x10e>
 8007900:	2300      	movs	r3, #0
 8007902:	f1a4 0904 	sub.w	r9, r4, #4
 8007906:	f844 3c04 	str.w	r3, [r4, #-4]
 800790a:	f8cd b008 	str.w	fp, [sp, #8]
 800790e:	464c      	mov	r4, r9
 8007910:	461d      	mov	r5, r3
 8007912:	9903      	ldr	r1, [sp, #12]
 8007914:	e7d7      	b.n	80078c6 <__hexnan+0x2e>
 8007916:	2a29      	cmp	r2, #41	@ 0x29
 8007918:	d157      	bne.n	80079ca <__hexnan+0x132>
 800791a:	3102      	adds	r1, #2
 800791c:	f8ca 1000 	str.w	r1, [sl]
 8007920:	f1bb 0f00 	cmp.w	fp, #0
 8007924:	d051      	beq.n	80079ca <__hexnan+0x132>
 8007926:	454c      	cmp	r4, r9
 8007928:	d206      	bcs.n	8007938 <__hexnan+0xa0>
 800792a:	2d07      	cmp	r5, #7
 800792c:	dc04      	bgt.n	8007938 <__hexnan+0xa0>
 800792e:	462a      	mov	r2, r5
 8007930:	4649      	mov	r1, r9
 8007932:	4620      	mov	r0, r4
 8007934:	f7ff ff8a 	bl	800784c <L_shift>
 8007938:	4544      	cmp	r4, r8
 800793a:	d936      	bls.n	80079aa <__hexnan+0x112>
 800793c:	f1a8 0204 	sub.w	r2, r8, #4
 8007940:	4623      	mov	r3, r4
 8007942:	f853 1b04 	ldr.w	r1, [r3], #4
 8007946:	f842 1f04 	str.w	r1, [r2, #4]!
 800794a:	429f      	cmp	r7, r3
 800794c:	d2f9      	bcs.n	8007942 <__hexnan+0xaa>
 800794e:	1b3b      	subs	r3, r7, r4
 8007950:	f023 0303 	bic.w	r3, r3, #3
 8007954:	3304      	adds	r3, #4
 8007956:	3401      	adds	r4, #1
 8007958:	3e03      	subs	r6, #3
 800795a:	42b4      	cmp	r4, r6
 800795c:	bf88      	it	hi
 800795e:	2304      	movhi	r3, #4
 8007960:	4443      	add	r3, r8
 8007962:	2200      	movs	r2, #0
 8007964:	f843 2b04 	str.w	r2, [r3], #4
 8007968:	429f      	cmp	r7, r3
 800796a:	d2fb      	bcs.n	8007964 <__hexnan+0xcc>
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	b91b      	cbnz	r3, 8007978 <__hexnan+0xe0>
 8007970:	4547      	cmp	r7, r8
 8007972:	d128      	bne.n	80079c6 <__hexnan+0x12e>
 8007974:	2301      	movs	r3, #1
 8007976:	603b      	str	r3, [r7, #0]
 8007978:	2005      	movs	r0, #5
 800797a:	b007      	add	sp, #28
 800797c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007980:	3501      	adds	r5, #1
 8007982:	2d08      	cmp	r5, #8
 8007984:	f10b 0b01 	add.w	fp, fp, #1
 8007988:	dd06      	ble.n	8007998 <__hexnan+0x100>
 800798a:	4544      	cmp	r4, r8
 800798c:	d9c1      	bls.n	8007912 <__hexnan+0x7a>
 800798e:	2300      	movs	r3, #0
 8007990:	f844 3c04 	str.w	r3, [r4, #-4]
 8007994:	2501      	movs	r5, #1
 8007996:	3c04      	subs	r4, #4
 8007998:	6822      	ldr	r2, [r4, #0]
 800799a:	f000 000f 	and.w	r0, r0, #15
 800799e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80079a2:	6020      	str	r0, [r4, #0]
 80079a4:	e7b5      	b.n	8007912 <__hexnan+0x7a>
 80079a6:	2508      	movs	r5, #8
 80079a8:	e7b3      	b.n	8007912 <__hexnan+0x7a>
 80079aa:	9b01      	ldr	r3, [sp, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d0dd      	beq.n	800796c <__hexnan+0xd4>
 80079b0:	f1c3 0320 	rsb	r3, r3, #32
 80079b4:	f04f 32ff 	mov.w	r2, #4294967295
 80079b8:	40da      	lsrs	r2, r3
 80079ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80079be:	4013      	ands	r3, r2
 80079c0:	f846 3c04 	str.w	r3, [r6, #-4]
 80079c4:	e7d2      	b.n	800796c <__hexnan+0xd4>
 80079c6:	3f04      	subs	r7, #4
 80079c8:	e7d0      	b.n	800796c <__hexnan+0xd4>
 80079ca:	2004      	movs	r0, #4
 80079cc:	e7d5      	b.n	800797a <__hexnan+0xe2>
	...

080079d0 <malloc>:
 80079d0:	4b02      	ldr	r3, [pc, #8]	@ (80079dc <malloc+0xc>)
 80079d2:	4601      	mov	r1, r0
 80079d4:	6818      	ldr	r0, [r3, #0]
 80079d6:	f000 b825 	b.w	8007a24 <_malloc_r>
 80079da:	bf00      	nop
 80079dc:	20000194 	.word	0x20000194

080079e0 <sbrk_aligned>:
 80079e0:	b570      	push	{r4, r5, r6, lr}
 80079e2:	4e0f      	ldr	r6, [pc, #60]	@ (8007a20 <sbrk_aligned+0x40>)
 80079e4:	460c      	mov	r4, r1
 80079e6:	6831      	ldr	r1, [r6, #0]
 80079e8:	4605      	mov	r5, r0
 80079ea:	b911      	cbnz	r1, 80079f2 <sbrk_aligned+0x12>
 80079ec:	f000 ff8c 	bl	8008908 <_sbrk_r>
 80079f0:	6030      	str	r0, [r6, #0]
 80079f2:	4621      	mov	r1, r4
 80079f4:	4628      	mov	r0, r5
 80079f6:	f000 ff87 	bl	8008908 <_sbrk_r>
 80079fa:	1c43      	adds	r3, r0, #1
 80079fc:	d103      	bne.n	8007a06 <sbrk_aligned+0x26>
 80079fe:	f04f 34ff 	mov.w	r4, #4294967295
 8007a02:	4620      	mov	r0, r4
 8007a04:	bd70      	pop	{r4, r5, r6, pc}
 8007a06:	1cc4      	adds	r4, r0, #3
 8007a08:	f024 0403 	bic.w	r4, r4, #3
 8007a0c:	42a0      	cmp	r0, r4
 8007a0e:	d0f8      	beq.n	8007a02 <sbrk_aligned+0x22>
 8007a10:	1a21      	subs	r1, r4, r0
 8007a12:	4628      	mov	r0, r5
 8007a14:	f000 ff78 	bl	8008908 <_sbrk_r>
 8007a18:	3001      	adds	r0, #1
 8007a1a:	d1f2      	bne.n	8007a02 <sbrk_aligned+0x22>
 8007a1c:	e7ef      	b.n	80079fe <sbrk_aligned+0x1e>
 8007a1e:	bf00      	nop
 8007a20:	200004bc 	.word	0x200004bc

08007a24 <_malloc_r>:
 8007a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a28:	1ccd      	adds	r5, r1, #3
 8007a2a:	f025 0503 	bic.w	r5, r5, #3
 8007a2e:	3508      	adds	r5, #8
 8007a30:	2d0c      	cmp	r5, #12
 8007a32:	bf38      	it	cc
 8007a34:	250c      	movcc	r5, #12
 8007a36:	2d00      	cmp	r5, #0
 8007a38:	4606      	mov	r6, r0
 8007a3a:	db01      	blt.n	8007a40 <_malloc_r+0x1c>
 8007a3c:	42a9      	cmp	r1, r5
 8007a3e:	d904      	bls.n	8007a4a <_malloc_r+0x26>
 8007a40:	230c      	movs	r3, #12
 8007a42:	6033      	str	r3, [r6, #0]
 8007a44:	2000      	movs	r0, #0
 8007a46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007b20 <_malloc_r+0xfc>
 8007a4e:	f000 f87b 	bl	8007b48 <__malloc_lock>
 8007a52:	f8d8 3000 	ldr.w	r3, [r8]
 8007a56:	461c      	mov	r4, r3
 8007a58:	bb44      	cbnz	r4, 8007aac <_malloc_r+0x88>
 8007a5a:	4629      	mov	r1, r5
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	f7ff ffbf 	bl	80079e0 <sbrk_aligned>
 8007a62:	1c43      	adds	r3, r0, #1
 8007a64:	4604      	mov	r4, r0
 8007a66:	d158      	bne.n	8007b1a <_malloc_r+0xf6>
 8007a68:	f8d8 4000 	ldr.w	r4, [r8]
 8007a6c:	4627      	mov	r7, r4
 8007a6e:	2f00      	cmp	r7, #0
 8007a70:	d143      	bne.n	8007afa <_malloc_r+0xd6>
 8007a72:	2c00      	cmp	r4, #0
 8007a74:	d04b      	beq.n	8007b0e <_malloc_r+0xea>
 8007a76:	6823      	ldr	r3, [r4, #0]
 8007a78:	4639      	mov	r1, r7
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	eb04 0903 	add.w	r9, r4, r3
 8007a80:	f000 ff42 	bl	8008908 <_sbrk_r>
 8007a84:	4581      	cmp	r9, r0
 8007a86:	d142      	bne.n	8007b0e <_malloc_r+0xea>
 8007a88:	6821      	ldr	r1, [r4, #0]
 8007a8a:	1a6d      	subs	r5, r5, r1
 8007a8c:	4629      	mov	r1, r5
 8007a8e:	4630      	mov	r0, r6
 8007a90:	f7ff ffa6 	bl	80079e0 <sbrk_aligned>
 8007a94:	3001      	adds	r0, #1
 8007a96:	d03a      	beq.n	8007b0e <_malloc_r+0xea>
 8007a98:	6823      	ldr	r3, [r4, #0]
 8007a9a:	442b      	add	r3, r5
 8007a9c:	6023      	str	r3, [r4, #0]
 8007a9e:	f8d8 3000 	ldr.w	r3, [r8]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	bb62      	cbnz	r2, 8007b00 <_malloc_r+0xdc>
 8007aa6:	f8c8 7000 	str.w	r7, [r8]
 8007aaa:	e00f      	b.n	8007acc <_malloc_r+0xa8>
 8007aac:	6822      	ldr	r2, [r4, #0]
 8007aae:	1b52      	subs	r2, r2, r5
 8007ab0:	d420      	bmi.n	8007af4 <_malloc_r+0xd0>
 8007ab2:	2a0b      	cmp	r2, #11
 8007ab4:	d917      	bls.n	8007ae6 <_malloc_r+0xc2>
 8007ab6:	1961      	adds	r1, r4, r5
 8007ab8:	42a3      	cmp	r3, r4
 8007aba:	6025      	str	r5, [r4, #0]
 8007abc:	bf18      	it	ne
 8007abe:	6059      	strne	r1, [r3, #4]
 8007ac0:	6863      	ldr	r3, [r4, #4]
 8007ac2:	bf08      	it	eq
 8007ac4:	f8c8 1000 	streq.w	r1, [r8]
 8007ac8:	5162      	str	r2, [r4, r5]
 8007aca:	604b      	str	r3, [r1, #4]
 8007acc:	4630      	mov	r0, r6
 8007ace:	f000 f841 	bl	8007b54 <__malloc_unlock>
 8007ad2:	f104 000b 	add.w	r0, r4, #11
 8007ad6:	1d23      	adds	r3, r4, #4
 8007ad8:	f020 0007 	bic.w	r0, r0, #7
 8007adc:	1ac2      	subs	r2, r0, r3
 8007ade:	bf1c      	itt	ne
 8007ae0:	1a1b      	subne	r3, r3, r0
 8007ae2:	50a3      	strne	r3, [r4, r2]
 8007ae4:	e7af      	b.n	8007a46 <_malloc_r+0x22>
 8007ae6:	6862      	ldr	r2, [r4, #4]
 8007ae8:	42a3      	cmp	r3, r4
 8007aea:	bf0c      	ite	eq
 8007aec:	f8c8 2000 	streq.w	r2, [r8]
 8007af0:	605a      	strne	r2, [r3, #4]
 8007af2:	e7eb      	b.n	8007acc <_malloc_r+0xa8>
 8007af4:	4623      	mov	r3, r4
 8007af6:	6864      	ldr	r4, [r4, #4]
 8007af8:	e7ae      	b.n	8007a58 <_malloc_r+0x34>
 8007afa:	463c      	mov	r4, r7
 8007afc:	687f      	ldr	r7, [r7, #4]
 8007afe:	e7b6      	b.n	8007a6e <_malloc_r+0x4a>
 8007b00:	461a      	mov	r2, r3
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	42a3      	cmp	r3, r4
 8007b06:	d1fb      	bne.n	8007b00 <_malloc_r+0xdc>
 8007b08:	2300      	movs	r3, #0
 8007b0a:	6053      	str	r3, [r2, #4]
 8007b0c:	e7de      	b.n	8007acc <_malloc_r+0xa8>
 8007b0e:	230c      	movs	r3, #12
 8007b10:	6033      	str	r3, [r6, #0]
 8007b12:	4630      	mov	r0, r6
 8007b14:	f000 f81e 	bl	8007b54 <__malloc_unlock>
 8007b18:	e794      	b.n	8007a44 <_malloc_r+0x20>
 8007b1a:	6005      	str	r5, [r0, #0]
 8007b1c:	e7d6      	b.n	8007acc <_malloc_r+0xa8>
 8007b1e:	bf00      	nop
 8007b20:	200004c0 	.word	0x200004c0

08007b24 <__ascii_mbtowc>:
 8007b24:	b082      	sub	sp, #8
 8007b26:	b901      	cbnz	r1, 8007b2a <__ascii_mbtowc+0x6>
 8007b28:	a901      	add	r1, sp, #4
 8007b2a:	b142      	cbz	r2, 8007b3e <__ascii_mbtowc+0x1a>
 8007b2c:	b14b      	cbz	r3, 8007b42 <__ascii_mbtowc+0x1e>
 8007b2e:	7813      	ldrb	r3, [r2, #0]
 8007b30:	600b      	str	r3, [r1, #0]
 8007b32:	7812      	ldrb	r2, [r2, #0]
 8007b34:	1e10      	subs	r0, r2, #0
 8007b36:	bf18      	it	ne
 8007b38:	2001      	movne	r0, #1
 8007b3a:	b002      	add	sp, #8
 8007b3c:	4770      	bx	lr
 8007b3e:	4610      	mov	r0, r2
 8007b40:	e7fb      	b.n	8007b3a <__ascii_mbtowc+0x16>
 8007b42:	f06f 0001 	mvn.w	r0, #1
 8007b46:	e7f8      	b.n	8007b3a <__ascii_mbtowc+0x16>

08007b48 <__malloc_lock>:
 8007b48:	4801      	ldr	r0, [pc, #4]	@ (8007b50 <__malloc_lock+0x8>)
 8007b4a:	f7fe bd4a 	b.w	80065e2 <__retarget_lock_acquire_recursive>
 8007b4e:	bf00      	nop
 8007b50:	200004b8 	.word	0x200004b8

08007b54 <__malloc_unlock>:
 8007b54:	4801      	ldr	r0, [pc, #4]	@ (8007b5c <__malloc_unlock+0x8>)
 8007b56:	f7fe bd45 	b.w	80065e4 <__retarget_lock_release_recursive>
 8007b5a:	bf00      	nop
 8007b5c:	200004b8 	.word	0x200004b8

08007b60 <_Balloc>:
 8007b60:	b570      	push	{r4, r5, r6, lr}
 8007b62:	69c6      	ldr	r6, [r0, #28]
 8007b64:	4604      	mov	r4, r0
 8007b66:	460d      	mov	r5, r1
 8007b68:	b976      	cbnz	r6, 8007b88 <_Balloc+0x28>
 8007b6a:	2010      	movs	r0, #16
 8007b6c:	f7ff ff30 	bl	80079d0 <malloc>
 8007b70:	4602      	mov	r2, r0
 8007b72:	61e0      	str	r0, [r4, #28]
 8007b74:	b920      	cbnz	r0, 8007b80 <_Balloc+0x20>
 8007b76:	4b18      	ldr	r3, [pc, #96]	@ (8007bd8 <_Balloc+0x78>)
 8007b78:	4818      	ldr	r0, [pc, #96]	@ (8007bdc <_Balloc+0x7c>)
 8007b7a:	216b      	movs	r1, #107	@ 0x6b
 8007b7c:	f000 fed4 	bl	8008928 <__assert_func>
 8007b80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b84:	6006      	str	r6, [r0, #0]
 8007b86:	60c6      	str	r6, [r0, #12]
 8007b88:	69e6      	ldr	r6, [r4, #28]
 8007b8a:	68f3      	ldr	r3, [r6, #12]
 8007b8c:	b183      	cbz	r3, 8007bb0 <_Balloc+0x50>
 8007b8e:	69e3      	ldr	r3, [r4, #28]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b96:	b9b8      	cbnz	r0, 8007bc8 <_Balloc+0x68>
 8007b98:	2101      	movs	r1, #1
 8007b9a:	fa01 f605 	lsl.w	r6, r1, r5
 8007b9e:	1d72      	adds	r2, r6, #5
 8007ba0:	0092      	lsls	r2, r2, #2
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	f000 fede 	bl	8008964 <_calloc_r>
 8007ba8:	b160      	cbz	r0, 8007bc4 <_Balloc+0x64>
 8007baa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bae:	e00e      	b.n	8007bce <_Balloc+0x6e>
 8007bb0:	2221      	movs	r2, #33	@ 0x21
 8007bb2:	2104      	movs	r1, #4
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f000 fed5 	bl	8008964 <_calloc_r>
 8007bba:	69e3      	ldr	r3, [r4, #28]
 8007bbc:	60f0      	str	r0, [r6, #12]
 8007bbe:	68db      	ldr	r3, [r3, #12]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1e4      	bne.n	8007b8e <_Balloc+0x2e>
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	bd70      	pop	{r4, r5, r6, pc}
 8007bc8:	6802      	ldr	r2, [r0, #0]
 8007bca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bce:	2300      	movs	r3, #0
 8007bd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007bd4:	e7f7      	b.n	8007bc6 <_Balloc+0x66>
 8007bd6:	bf00      	nop
 8007bd8:	08009287 	.word	0x08009287
 8007bdc:	08009367 	.word	0x08009367

08007be0 <_Bfree>:
 8007be0:	b570      	push	{r4, r5, r6, lr}
 8007be2:	69c6      	ldr	r6, [r0, #28]
 8007be4:	4605      	mov	r5, r0
 8007be6:	460c      	mov	r4, r1
 8007be8:	b976      	cbnz	r6, 8007c08 <_Bfree+0x28>
 8007bea:	2010      	movs	r0, #16
 8007bec:	f7ff fef0 	bl	80079d0 <malloc>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	61e8      	str	r0, [r5, #28]
 8007bf4:	b920      	cbnz	r0, 8007c00 <_Bfree+0x20>
 8007bf6:	4b09      	ldr	r3, [pc, #36]	@ (8007c1c <_Bfree+0x3c>)
 8007bf8:	4809      	ldr	r0, [pc, #36]	@ (8007c20 <_Bfree+0x40>)
 8007bfa:	218f      	movs	r1, #143	@ 0x8f
 8007bfc:	f000 fe94 	bl	8008928 <__assert_func>
 8007c00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c04:	6006      	str	r6, [r0, #0]
 8007c06:	60c6      	str	r6, [r0, #12]
 8007c08:	b13c      	cbz	r4, 8007c1a <_Bfree+0x3a>
 8007c0a:	69eb      	ldr	r3, [r5, #28]
 8007c0c:	6862      	ldr	r2, [r4, #4]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c14:	6021      	str	r1, [r4, #0]
 8007c16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c1a:	bd70      	pop	{r4, r5, r6, pc}
 8007c1c:	08009287 	.word	0x08009287
 8007c20:	08009367 	.word	0x08009367

08007c24 <__multadd>:
 8007c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c28:	690d      	ldr	r5, [r1, #16]
 8007c2a:	4607      	mov	r7, r0
 8007c2c:	460c      	mov	r4, r1
 8007c2e:	461e      	mov	r6, r3
 8007c30:	f101 0c14 	add.w	ip, r1, #20
 8007c34:	2000      	movs	r0, #0
 8007c36:	f8dc 3000 	ldr.w	r3, [ip]
 8007c3a:	b299      	uxth	r1, r3
 8007c3c:	fb02 6101 	mla	r1, r2, r1, r6
 8007c40:	0c1e      	lsrs	r6, r3, #16
 8007c42:	0c0b      	lsrs	r3, r1, #16
 8007c44:	fb02 3306 	mla	r3, r2, r6, r3
 8007c48:	b289      	uxth	r1, r1
 8007c4a:	3001      	adds	r0, #1
 8007c4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c50:	4285      	cmp	r5, r0
 8007c52:	f84c 1b04 	str.w	r1, [ip], #4
 8007c56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c5a:	dcec      	bgt.n	8007c36 <__multadd+0x12>
 8007c5c:	b30e      	cbz	r6, 8007ca2 <__multadd+0x7e>
 8007c5e:	68a3      	ldr	r3, [r4, #8]
 8007c60:	42ab      	cmp	r3, r5
 8007c62:	dc19      	bgt.n	8007c98 <__multadd+0x74>
 8007c64:	6861      	ldr	r1, [r4, #4]
 8007c66:	4638      	mov	r0, r7
 8007c68:	3101      	adds	r1, #1
 8007c6a:	f7ff ff79 	bl	8007b60 <_Balloc>
 8007c6e:	4680      	mov	r8, r0
 8007c70:	b928      	cbnz	r0, 8007c7e <__multadd+0x5a>
 8007c72:	4602      	mov	r2, r0
 8007c74:	4b0c      	ldr	r3, [pc, #48]	@ (8007ca8 <__multadd+0x84>)
 8007c76:	480d      	ldr	r0, [pc, #52]	@ (8007cac <__multadd+0x88>)
 8007c78:	21ba      	movs	r1, #186	@ 0xba
 8007c7a:	f000 fe55 	bl	8008928 <__assert_func>
 8007c7e:	6922      	ldr	r2, [r4, #16]
 8007c80:	3202      	adds	r2, #2
 8007c82:	f104 010c 	add.w	r1, r4, #12
 8007c86:	0092      	lsls	r2, r2, #2
 8007c88:	300c      	adds	r0, #12
 8007c8a:	f7fe fcac 	bl	80065e6 <memcpy>
 8007c8e:	4621      	mov	r1, r4
 8007c90:	4638      	mov	r0, r7
 8007c92:	f7ff ffa5 	bl	8007be0 <_Bfree>
 8007c96:	4644      	mov	r4, r8
 8007c98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c9c:	3501      	adds	r5, #1
 8007c9e:	615e      	str	r6, [r3, #20]
 8007ca0:	6125      	str	r5, [r4, #16]
 8007ca2:	4620      	mov	r0, r4
 8007ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ca8:	080092f6 	.word	0x080092f6
 8007cac:	08009367 	.word	0x08009367

08007cb0 <__s2b>:
 8007cb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cb4:	460c      	mov	r4, r1
 8007cb6:	4615      	mov	r5, r2
 8007cb8:	461f      	mov	r7, r3
 8007cba:	2209      	movs	r2, #9
 8007cbc:	3308      	adds	r3, #8
 8007cbe:	4606      	mov	r6, r0
 8007cc0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cc4:	2100      	movs	r1, #0
 8007cc6:	2201      	movs	r2, #1
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	db09      	blt.n	8007ce0 <__s2b+0x30>
 8007ccc:	4630      	mov	r0, r6
 8007cce:	f7ff ff47 	bl	8007b60 <_Balloc>
 8007cd2:	b940      	cbnz	r0, 8007ce6 <__s2b+0x36>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	4b19      	ldr	r3, [pc, #100]	@ (8007d3c <__s2b+0x8c>)
 8007cd8:	4819      	ldr	r0, [pc, #100]	@ (8007d40 <__s2b+0x90>)
 8007cda:	21d3      	movs	r1, #211	@ 0xd3
 8007cdc:	f000 fe24 	bl	8008928 <__assert_func>
 8007ce0:	0052      	lsls	r2, r2, #1
 8007ce2:	3101      	adds	r1, #1
 8007ce4:	e7f0      	b.n	8007cc8 <__s2b+0x18>
 8007ce6:	9b08      	ldr	r3, [sp, #32]
 8007ce8:	6143      	str	r3, [r0, #20]
 8007cea:	2d09      	cmp	r5, #9
 8007cec:	f04f 0301 	mov.w	r3, #1
 8007cf0:	6103      	str	r3, [r0, #16]
 8007cf2:	dd16      	ble.n	8007d22 <__s2b+0x72>
 8007cf4:	f104 0909 	add.w	r9, r4, #9
 8007cf8:	46c8      	mov	r8, r9
 8007cfa:	442c      	add	r4, r5
 8007cfc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007d00:	4601      	mov	r1, r0
 8007d02:	3b30      	subs	r3, #48	@ 0x30
 8007d04:	220a      	movs	r2, #10
 8007d06:	4630      	mov	r0, r6
 8007d08:	f7ff ff8c 	bl	8007c24 <__multadd>
 8007d0c:	45a0      	cmp	r8, r4
 8007d0e:	d1f5      	bne.n	8007cfc <__s2b+0x4c>
 8007d10:	f1a5 0408 	sub.w	r4, r5, #8
 8007d14:	444c      	add	r4, r9
 8007d16:	1b2d      	subs	r5, r5, r4
 8007d18:	1963      	adds	r3, r4, r5
 8007d1a:	42bb      	cmp	r3, r7
 8007d1c:	db04      	blt.n	8007d28 <__s2b+0x78>
 8007d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d22:	340a      	adds	r4, #10
 8007d24:	2509      	movs	r5, #9
 8007d26:	e7f6      	b.n	8007d16 <__s2b+0x66>
 8007d28:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007d2c:	4601      	mov	r1, r0
 8007d2e:	3b30      	subs	r3, #48	@ 0x30
 8007d30:	220a      	movs	r2, #10
 8007d32:	4630      	mov	r0, r6
 8007d34:	f7ff ff76 	bl	8007c24 <__multadd>
 8007d38:	e7ee      	b.n	8007d18 <__s2b+0x68>
 8007d3a:	bf00      	nop
 8007d3c:	080092f6 	.word	0x080092f6
 8007d40:	08009367 	.word	0x08009367

08007d44 <__hi0bits>:
 8007d44:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007d48:	4603      	mov	r3, r0
 8007d4a:	bf36      	itet	cc
 8007d4c:	0403      	lslcc	r3, r0, #16
 8007d4e:	2000      	movcs	r0, #0
 8007d50:	2010      	movcc	r0, #16
 8007d52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007d56:	bf3c      	itt	cc
 8007d58:	021b      	lslcc	r3, r3, #8
 8007d5a:	3008      	addcc	r0, #8
 8007d5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d60:	bf3c      	itt	cc
 8007d62:	011b      	lslcc	r3, r3, #4
 8007d64:	3004      	addcc	r0, #4
 8007d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d6a:	bf3c      	itt	cc
 8007d6c:	009b      	lslcc	r3, r3, #2
 8007d6e:	3002      	addcc	r0, #2
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	db05      	blt.n	8007d80 <__hi0bits+0x3c>
 8007d74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007d78:	f100 0001 	add.w	r0, r0, #1
 8007d7c:	bf08      	it	eq
 8007d7e:	2020      	moveq	r0, #32
 8007d80:	4770      	bx	lr

08007d82 <__lo0bits>:
 8007d82:	6803      	ldr	r3, [r0, #0]
 8007d84:	4602      	mov	r2, r0
 8007d86:	f013 0007 	ands.w	r0, r3, #7
 8007d8a:	d00b      	beq.n	8007da4 <__lo0bits+0x22>
 8007d8c:	07d9      	lsls	r1, r3, #31
 8007d8e:	d421      	bmi.n	8007dd4 <__lo0bits+0x52>
 8007d90:	0798      	lsls	r0, r3, #30
 8007d92:	bf49      	itett	mi
 8007d94:	085b      	lsrmi	r3, r3, #1
 8007d96:	089b      	lsrpl	r3, r3, #2
 8007d98:	2001      	movmi	r0, #1
 8007d9a:	6013      	strmi	r3, [r2, #0]
 8007d9c:	bf5c      	itt	pl
 8007d9e:	6013      	strpl	r3, [r2, #0]
 8007da0:	2002      	movpl	r0, #2
 8007da2:	4770      	bx	lr
 8007da4:	b299      	uxth	r1, r3
 8007da6:	b909      	cbnz	r1, 8007dac <__lo0bits+0x2a>
 8007da8:	0c1b      	lsrs	r3, r3, #16
 8007daa:	2010      	movs	r0, #16
 8007dac:	b2d9      	uxtb	r1, r3
 8007dae:	b909      	cbnz	r1, 8007db4 <__lo0bits+0x32>
 8007db0:	3008      	adds	r0, #8
 8007db2:	0a1b      	lsrs	r3, r3, #8
 8007db4:	0719      	lsls	r1, r3, #28
 8007db6:	bf04      	itt	eq
 8007db8:	091b      	lsreq	r3, r3, #4
 8007dba:	3004      	addeq	r0, #4
 8007dbc:	0799      	lsls	r1, r3, #30
 8007dbe:	bf04      	itt	eq
 8007dc0:	089b      	lsreq	r3, r3, #2
 8007dc2:	3002      	addeq	r0, #2
 8007dc4:	07d9      	lsls	r1, r3, #31
 8007dc6:	d403      	bmi.n	8007dd0 <__lo0bits+0x4e>
 8007dc8:	085b      	lsrs	r3, r3, #1
 8007dca:	f100 0001 	add.w	r0, r0, #1
 8007dce:	d003      	beq.n	8007dd8 <__lo0bits+0x56>
 8007dd0:	6013      	str	r3, [r2, #0]
 8007dd2:	4770      	bx	lr
 8007dd4:	2000      	movs	r0, #0
 8007dd6:	4770      	bx	lr
 8007dd8:	2020      	movs	r0, #32
 8007dda:	4770      	bx	lr

08007ddc <__i2b>:
 8007ddc:	b510      	push	{r4, lr}
 8007dde:	460c      	mov	r4, r1
 8007de0:	2101      	movs	r1, #1
 8007de2:	f7ff febd 	bl	8007b60 <_Balloc>
 8007de6:	4602      	mov	r2, r0
 8007de8:	b928      	cbnz	r0, 8007df6 <__i2b+0x1a>
 8007dea:	4b05      	ldr	r3, [pc, #20]	@ (8007e00 <__i2b+0x24>)
 8007dec:	4805      	ldr	r0, [pc, #20]	@ (8007e04 <__i2b+0x28>)
 8007dee:	f240 1145 	movw	r1, #325	@ 0x145
 8007df2:	f000 fd99 	bl	8008928 <__assert_func>
 8007df6:	2301      	movs	r3, #1
 8007df8:	6144      	str	r4, [r0, #20]
 8007dfa:	6103      	str	r3, [r0, #16]
 8007dfc:	bd10      	pop	{r4, pc}
 8007dfe:	bf00      	nop
 8007e00:	080092f6 	.word	0x080092f6
 8007e04:	08009367 	.word	0x08009367

08007e08 <__multiply>:
 8007e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0c:	4617      	mov	r7, r2
 8007e0e:	690a      	ldr	r2, [r1, #16]
 8007e10:	693b      	ldr	r3, [r7, #16]
 8007e12:	429a      	cmp	r2, r3
 8007e14:	bfa8      	it	ge
 8007e16:	463b      	movge	r3, r7
 8007e18:	4689      	mov	r9, r1
 8007e1a:	bfa4      	itt	ge
 8007e1c:	460f      	movge	r7, r1
 8007e1e:	4699      	movge	r9, r3
 8007e20:	693d      	ldr	r5, [r7, #16]
 8007e22:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	6879      	ldr	r1, [r7, #4]
 8007e2a:	eb05 060a 	add.w	r6, r5, sl
 8007e2e:	42b3      	cmp	r3, r6
 8007e30:	b085      	sub	sp, #20
 8007e32:	bfb8      	it	lt
 8007e34:	3101      	addlt	r1, #1
 8007e36:	f7ff fe93 	bl	8007b60 <_Balloc>
 8007e3a:	b930      	cbnz	r0, 8007e4a <__multiply+0x42>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	4b41      	ldr	r3, [pc, #260]	@ (8007f44 <__multiply+0x13c>)
 8007e40:	4841      	ldr	r0, [pc, #260]	@ (8007f48 <__multiply+0x140>)
 8007e42:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007e46:	f000 fd6f 	bl	8008928 <__assert_func>
 8007e4a:	f100 0414 	add.w	r4, r0, #20
 8007e4e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007e52:	4623      	mov	r3, r4
 8007e54:	2200      	movs	r2, #0
 8007e56:	4573      	cmp	r3, lr
 8007e58:	d320      	bcc.n	8007e9c <__multiply+0x94>
 8007e5a:	f107 0814 	add.w	r8, r7, #20
 8007e5e:	f109 0114 	add.w	r1, r9, #20
 8007e62:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007e66:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007e6a:	9302      	str	r3, [sp, #8]
 8007e6c:	1beb      	subs	r3, r5, r7
 8007e6e:	3b15      	subs	r3, #21
 8007e70:	f023 0303 	bic.w	r3, r3, #3
 8007e74:	3304      	adds	r3, #4
 8007e76:	3715      	adds	r7, #21
 8007e78:	42bd      	cmp	r5, r7
 8007e7a:	bf38      	it	cc
 8007e7c:	2304      	movcc	r3, #4
 8007e7e:	9301      	str	r3, [sp, #4]
 8007e80:	9b02      	ldr	r3, [sp, #8]
 8007e82:	9103      	str	r1, [sp, #12]
 8007e84:	428b      	cmp	r3, r1
 8007e86:	d80c      	bhi.n	8007ea2 <__multiply+0x9a>
 8007e88:	2e00      	cmp	r6, #0
 8007e8a:	dd03      	ble.n	8007e94 <__multiply+0x8c>
 8007e8c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d055      	beq.n	8007f40 <__multiply+0x138>
 8007e94:	6106      	str	r6, [r0, #16]
 8007e96:	b005      	add	sp, #20
 8007e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e9c:	f843 2b04 	str.w	r2, [r3], #4
 8007ea0:	e7d9      	b.n	8007e56 <__multiply+0x4e>
 8007ea2:	f8b1 a000 	ldrh.w	sl, [r1]
 8007ea6:	f1ba 0f00 	cmp.w	sl, #0
 8007eaa:	d01f      	beq.n	8007eec <__multiply+0xe4>
 8007eac:	46c4      	mov	ip, r8
 8007eae:	46a1      	mov	r9, r4
 8007eb0:	2700      	movs	r7, #0
 8007eb2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007eb6:	f8d9 3000 	ldr.w	r3, [r9]
 8007eba:	fa1f fb82 	uxth.w	fp, r2
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	fb0a 330b 	mla	r3, sl, fp, r3
 8007ec4:	443b      	add	r3, r7
 8007ec6:	f8d9 7000 	ldr.w	r7, [r9]
 8007eca:	0c12      	lsrs	r2, r2, #16
 8007ecc:	0c3f      	lsrs	r7, r7, #16
 8007ece:	fb0a 7202 	mla	r2, sl, r2, r7
 8007ed2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007ed6:	b29b      	uxth	r3, r3
 8007ed8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007edc:	4565      	cmp	r5, ip
 8007ede:	f849 3b04 	str.w	r3, [r9], #4
 8007ee2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007ee6:	d8e4      	bhi.n	8007eb2 <__multiply+0xaa>
 8007ee8:	9b01      	ldr	r3, [sp, #4]
 8007eea:	50e7      	str	r7, [r4, r3]
 8007eec:	9b03      	ldr	r3, [sp, #12]
 8007eee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007ef2:	3104      	adds	r1, #4
 8007ef4:	f1b9 0f00 	cmp.w	r9, #0
 8007ef8:	d020      	beq.n	8007f3c <__multiply+0x134>
 8007efa:	6823      	ldr	r3, [r4, #0]
 8007efc:	4647      	mov	r7, r8
 8007efe:	46a4      	mov	ip, r4
 8007f00:	f04f 0a00 	mov.w	sl, #0
 8007f04:	f8b7 b000 	ldrh.w	fp, [r7]
 8007f08:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007f0c:	fb09 220b 	mla	r2, r9, fp, r2
 8007f10:	4452      	add	r2, sl
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f18:	f84c 3b04 	str.w	r3, [ip], #4
 8007f1c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007f20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f24:	f8bc 3000 	ldrh.w	r3, [ip]
 8007f28:	fb09 330a 	mla	r3, r9, sl, r3
 8007f2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007f30:	42bd      	cmp	r5, r7
 8007f32:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f36:	d8e5      	bhi.n	8007f04 <__multiply+0xfc>
 8007f38:	9a01      	ldr	r2, [sp, #4]
 8007f3a:	50a3      	str	r3, [r4, r2]
 8007f3c:	3404      	adds	r4, #4
 8007f3e:	e79f      	b.n	8007e80 <__multiply+0x78>
 8007f40:	3e01      	subs	r6, #1
 8007f42:	e7a1      	b.n	8007e88 <__multiply+0x80>
 8007f44:	080092f6 	.word	0x080092f6
 8007f48:	08009367 	.word	0x08009367

08007f4c <__pow5mult>:
 8007f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f50:	4615      	mov	r5, r2
 8007f52:	f012 0203 	ands.w	r2, r2, #3
 8007f56:	4607      	mov	r7, r0
 8007f58:	460e      	mov	r6, r1
 8007f5a:	d007      	beq.n	8007f6c <__pow5mult+0x20>
 8007f5c:	4c25      	ldr	r4, [pc, #148]	@ (8007ff4 <__pow5mult+0xa8>)
 8007f5e:	3a01      	subs	r2, #1
 8007f60:	2300      	movs	r3, #0
 8007f62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f66:	f7ff fe5d 	bl	8007c24 <__multadd>
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	10ad      	asrs	r5, r5, #2
 8007f6e:	d03d      	beq.n	8007fec <__pow5mult+0xa0>
 8007f70:	69fc      	ldr	r4, [r7, #28]
 8007f72:	b97c      	cbnz	r4, 8007f94 <__pow5mult+0x48>
 8007f74:	2010      	movs	r0, #16
 8007f76:	f7ff fd2b 	bl	80079d0 <malloc>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	61f8      	str	r0, [r7, #28]
 8007f7e:	b928      	cbnz	r0, 8007f8c <__pow5mult+0x40>
 8007f80:	4b1d      	ldr	r3, [pc, #116]	@ (8007ff8 <__pow5mult+0xac>)
 8007f82:	481e      	ldr	r0, [pc, #120]	@ (8007ffc <__pow5mult+0xb0>)
 8007f84:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007f88:	f000 fcce 	bl	8008928 <__assert_func>
 8007f8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f90:	6004      	str	r4, [r0, #0]
 8007f92:	60c4      	str	r4, [r0, #12]
 8007f94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007f98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f9c:	b94c      	cbnz	r4, 8007fb2 <__pow5mult+0x66>
 8007f9e:	f240 2171 	movw	r1, #625	@ 0x271
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	f7ff ff1a 	bl	8007ddc <__i2b>
 8007fa8:	2300      	movs	r3, #0
 8007faa:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fae:	4604      	mov	r4, r0
 8007fb0:	6003      	str	r3, [r0, #0]
 8007fb2:	f04f 0900 	mov.w	r9, #0
 8007fb6:	07eb      	lsls	r3, r5, #31
 8007fb8:	d50a      	bpl.n	8007fd0 <__pow5mult+0x84>
 8007fba:	4631      	mov	r1, r6
 8007fbc:	4622      	mov	r2, r4
 8007fbe:	4638      	mov	r0, r7
 8007fc0:	f7ff ff22 	bl	8007e08 <__multiply>
 8007fc4:	4631      	mov	r1, r6
 8007fc6:	4680      	mov	r8, r0
 8007fc8:	4638      	mov	r0, r7
 8007fca:	f7ff fe09 	bl	8007be0 <_Bfree>
 8007fce:	4646      	mov	r6, r8
 8007fd0:	106d      	asrs	r5, r5, #1
 8007fd2:	d00b      	beq.n	8007fec <__pow5mult+0xa0>
 8007fd4:	6820      	ldr	r0, [r4, #0]
 8007fd6:	b938      	cbnz	r0, 8007fe8 <__pow5mult+0x9c>
 8007fd8:	4622      	mov	r2, r4
 8007fda:	4621      	mov	r1, r4
 8007fdc:	4638      	mov	r0, r7
 8007fde:	f7ff ff13 	bl	8007e08 <__multiply>
 8007fe2:	6020      	str	r0, [r4, #0]
 8007fe4:	f8c0 9000 	str.w	r9, [r0]
 8007fe8:	4604      	mov	r4, r0
 8007fea:	e7e4      	b.n	8007fb6 <__pow5mult+0x6a>
 8007fec:	4630      	mov	r0, r6
 8007fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ff2:	bf00      	nop
 8007ff4:	08009460 	.word	0x08009460
 8007ff8:	08009287 	.word	0x08009287
 8007ffc:	08009367 	.word	0x08009367

08008000 <__lshift>:
 8008000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008004:	460c      	mov	r4, r1
 8008006:	6849      	ldr	r1, [r1, #4]
 8008008:	6923      	ldr	r3, [r4, #16]
 800800a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800800e:	68a3      	ldr	r3, [r4, #8]
 8008010:	4607      	mov	r7, r0
 8008012:	4691      	mov	r9, r2
 8008014:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008018:	f108 0601 	add.w	r6, r8, #1
 800801c:	42b3      	cmp	r3, r6
 800801e:	db0b      	blt.n	8008038 <__lshift+0x38>
 8008020:	4638      	mov	r0, r7
 8008022:	f7ff fd9d 	bl	8007b60 <_Balloc>
 8008026:	4605      	mov	r5, r0
 8008028:	b948      	cbnz	r0, 800803e <__lshift+0x3e>
 800802a:	4602      	mov	r2, r0
 800802c:	4b28      	ldr	r3, [pc, #160]	@ (80080d0 <__lshift+0xd0>)
 800802e:	4829      	ldr	r0, [pc, #164]	@ (80080d4 <__lshift+0xd4>)
 8008030:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008034:	f000 fc78 	bl	8008928 <__assert_func>
 8008038:	3101      	adds	r1, #1
 800803a:	005b      	lsls	r3, r3, #1
 800803c:	e7ee      	b.n	800801c <__lshift+0x1c>
 800803e:	2300      	movs	r3, #0
 8008040:	f100 0114 	add.w	r1, r0, #20
 8008044:	f100 0210 	add.w	r2, r0, #16
 8008048:	4618      	mov	r0, r3
 800804a:	4553      	cmp	r3, sl
 800804c:	db33      	blt.n	80080b6 <__lshift+0xb6>
 800804e:	6920      	ldr	r0, [r4, #16]
 8008050:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008054:	f104 0314 	add.w	r3, r4, #20
 8008058:	f019 091f 	ands.w	r9, r9, #31
 800805c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008060:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008064:	d02b      	beq.n	80080be <__lshift+0xbe>
 8008066:	f1c9 0e20 	rsb	lr, r9, #32
 800806a:	468a      	mov	sl, r1
 800806c:	2200      	movs	r2, #0
 800806e:	6818      	ldr	r0, [r3, #0]
 8008070:	fa00 f009 	lsl.w	r0, r0, r9
 8008074:	4310      	orrs	r0, r2
 8008076:	f84a 0b04 	str.w	r0, [sl], #4
 800807a:	f853 2b04 	ldr.w	r2, [r3], #4
 800807e:	459c      	cmp	ip, r3
 8008080:	fa22 f20e 	lsr.w	r2, r2, lr
 8008084:	d8f3      	bhi.n	800806e <__lshift+0x6e>
 8008086:	ebac 0304 	sub.w	r3, ip, r4
 800808a:	3b15      	subs	r3, #21
 800808c:	f023 0303 	bic.w	r3, r3, #3
 8008090:	3304      	adds	r3, #4
 8008092:	f104 0015 	add.w	r0, r4, #21
 8008096:	4560      	cmp	r0, ip
 8008098:	bf88      	it	hi
 800809a:	2304      	movhi	r3, #4
 800809c:	50ca      	str	r2, [r1, r3]
 800809e:	b10a      	cbz	r2, 80080a4 <__lshift+0xa4>
 80080a0:	f108 0602 	add.w	r6, r8, #2
 80080a4:	3e01      	subs	r6, #1
 80080a6:	4638      	mov	r0, r7
 80080a8:	612e      	str	r6, [r5, #16]
 80080aa:	4621      	mov	r1, r4
 80080ac:	f7ff fd98 	bl	8007be0 <_Bfree>
 80080b0:	4628      	mov	r0, r5
 80080b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80080ba:	3301      	adds	r3, #1
 80080bc:	e7c5      	b.n	800804a <__lshift+0x4a>
 80080be:	3904      	subs	r1, #4
 80080c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80080c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80080c8:	459c      	cmp	ip, r3
 80080ca:	d8f9      	bhi.n	80080c0 <__lshift+0xc0>
 80080cc:	e7ea      	b.n	80080a4 <__lshift+0xa4>
 80080ce:	bf00      	nop
 80080d0:	080092f6 	.word	0x080092f6
 80080d4:	08009367 	.word	0x08009367

080080d8 <__mcmp>:
 80080d8:	690a      	ldr	r2, [r1, #16]
 80080da:	4603      	mov	r3, r0
 80080dc:	6900      	ldr	r0, [r0, #16]
 80080de:	1a80      	subs	r0, r0, r2
 80080e0:	b530      	push	{r4, r5, lr}
 80080e2:	d10e      	bne.n	8008102 <__mcmp+0x2a>
 80080e4:	3314      	adds	r3, #20
 80080e6:	3114      	adds	r1, #20
 80080e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80080ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80080f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080f8:	4295      	cmp	r5, r2
 80080fa:	d003      	beq.n	8008104 <__mcmp+0x2c>
 80080fc:	d205      	bcs.n	800810a <__mcmp+0x32>
 80080fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008102:	bd30      	pop	{r4, r5, pc}
 8008104:	42a3      	cmp	r3, r4
 8008106:	d3f3      	bcc.n	80080f0 <__mcmp+0x18>
 8008108:	e7fb      	b.n	8008102 <__mcmp+0x2a>
 800810a:	2001      	movs	r0, #1
 800810c:	e7f9      	b.n	8008102 <__mcmp+0x2a>
	...

08008110 <__mdiff>:
 8008110:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008114:	4689      	mov	r9, r1
 8008116:	4606      	mov	r6, r0
 8008118:	4611      	mov	r1, r2
 800811a:	4648      	mov	r0, r9
 800811c:	4614      	mov	r4, r2
 800811e:	f7ff ffdb 	bl	80080d8 <__mcmp>
 8008122:	1e05      	subs	r5, r0, #0
 8008124:	d112      	bne.n	800814c <__mdiff+0x3c>
 8008126:	4629      	mov	r1, r5
 8008128:	4630      	mov	r0, r6
 800812a:	f7ff fd19 	bl	8007b60 <_Balloc>
 800812e:	4602      	mov	r2, r0
 8008130:	b928      	cbnz	r0, 800813e <__mdiff+0x2e>
 8008132:	4b3f      	ldr	r3, [pc, #252]	@ (8008230 <__mdiff+0x120>)
 8008134:	f240 2137 	movw	r1, #567	@ 0x237
 8008138:	483e      	ldr	r0, [pc, #248]	@ (8008234 <__mdiff+0x124>)
 800813a:	f000 fbf5 	bl	8008928 <__assert_func>
 800813e:	2301      	movs	r3, #1
 8008140:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008144:	4610      	mov	r0, r2
 8008146:	b003      	add	sp, #12
 8008148:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814c:	bfbc      	itt	lt
 800814e:	464b      	movlt	r3, r9
 8008150:	46a1      	movlt	r9, r4
 8008152:	4630      	mov	r0, r6
 8008154:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008158:	bfba      	itte	lt
 800815a:	461c      	movlt	r4, r3
 800815c:	2501      	movlt	r5, #1
 800815e:	2500      	movge	r5, #0
 8008160:	f7ff fcfe 	bl	8007b60 <_Balloc>
 8008164:	4602      	mov	r2, r0
 8008166:	b918      	cbnz	r0, 8008170 <__mdiff+0x60>
 8008168:	4b31      	ldr	r3, [pc, #196]	@ (8008230 <__mdiff+0x120>)
 800816a:	f240 2145 	movw	r1, #581	@ 0x245
 800816e:	e7e3      	b.n	8008138 <__mdiff+0x28>
 8008170:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008174:	6926      	ldr	r6, [r4, #16]
 8008176:	60c5      	str	r5, [r0, #12]
 8008178:	f109 0310 	add.w	r3, r9, #16
 800817c:	f109 0514 	add.w	r5, r9, #20
 8008180:	f104 0e14 	add.w	lr, r4, #20
 8008184:	f100 0b14 	add.w	fp, r0, #20
 8008188:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800818c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008190:	9301      	str	r3, [sp, #4]
 8008192:	46d9      	mov	r9, fp
 8008194:	f04f 0c00 	mov.w	ip, #0
 8008198:	9b01      	ldr	r3, [sp, #4]
 800819a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800819e:	f853 af04 	ldr.w	sl, [r3, #4]!
 80081a2:	9301      	str	r3, [sp, #4]
 80081a4:	fa1f f38a 	uxth.w	r3, sl
 80081a8:	4619      	mov	r1, r3
 80081aa:	b283      	uxth	r3, r0
 80081ac:	1acb      	subs	r3, r1, r3
 80081ae:	0c00      	lsrs	r0, r0, #16
 80081b0:	4463      	add	r3, ip
 80081b2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80081b6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80081c0:	4576      	cmp	r6, lr
 80081c2:	f849 3b04 	str.w	r3, [r9], #4
 80081c6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80081ca:	d8e5      	bhi.n	8008198 <__mdiff+0x88>
 80081cc:	1b33      	subs	r3, r6, r4
 80081ce:	3b15      	subs	r3, #21
 80081d0:	f023 0303 	bic.w	r3, r3, #3
 80081d4:	3415      	adds	r4, #21
 80081d6:	3304      	adds	r3, #4
 80081d8:	42a6      	cmp	r6, r4
 80081da:	bf38      	it	cc
 80081dc:	2304      	movcc	r3, #4
 80081de:	441d      	add	r5, r3
 80081e0:	445b      	add	r3, fp
 80081e2:	461e      	mov	r6, r3
 80081e4:	462c      	mov	r4, r5
 80081e6:	4544      	cmp	r4, r8
 80081e8:	d30e      	bcc.n	8008208 <__mdiff+0xf8>
 80081ea:	f108 0103 	add.w	r1, r8, #3
 80081ee:	1b49      	subs	r1, r1, r5
 80081f0:	f021 0103 	bic.w	r1, r1, #3
 80081f4:	3d03      	subs	r5, #3
 80081f6:	45a8      	cmp	r8, r5
 80081f8:	bf38      	it	cc
 80081fa:	2100      	movcc	r1, #0
 80081fc:	440b      	add	r3, r1
 80081fe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008202:	b191      	cbz	r1, 800822a <__mdiff+0x11a>
 8008204:	6117      	str	r7, [r2, #16]
 8008206:	e79d      	b.n	8008144 <__mdiff+0x34>
 8008208:	f854 1b04 	ldr.w	r1, [r4], #4
 800820c:	46e6      	mov	lr, ip
 800820e:	0c08      	lsrs	r0, r1, #16
 8008210:	fa1c fc81 	uxtah	ip, ip, r1
 8008214:	4471      	add	r1, lr
 8008216:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800821a:	b289      	uxth	r1, r1
 800821c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008220:	f846 1b04 	str.w	r1, [r6], #4
 8008224:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008228:	e7dd      	b.n	80081e6 <__mdiff+0xd6>
 800822a:	3f01      	subs	r7, #1
 800822c:	e7e7      	b.n	80081fe <__mdiff+0xee>
 800822e:	bf00      	nop
 8008230:	080092f6 	.word	0x080092f6
 8008234:	08009367 	.word	0x08009367

08008238 <__ulp>:
 8008238:	b082      	sub	sp, #8
 800823a:	ed8d 0b00 	vstr	d0, [sp]
 800823e:	9a01      	ldr	r2, [sp, #4]
 8008240:	4b0f      	ldr	r3, [pc, #60]	@ (8008280 <__ulp+0x48>)
 8008242:	4013      	ands	r3, r2
 8008244:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008248:	2b00      	cmp	r3, #0
 800824a:	dc08      	bgt.n	800825e <__ulp+0x26>
 800824c:	425b      	negs	r3, r3
 800824e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008252:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008256:	da04      	bge.n	8008262 <__ulp+0x2a>
 8008258:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800825c:	4113      	asrs	r3, r2
 800825e:	2200      	movs	r2, #0
 8008260:	e008      	b.n	8008274 <__ulp+0x3c>
 8008262:	f1a2 0314 	sub.w	r3, r2, #20
 8008266:	2b1e      	cmp	r3, #30
 8008268:	bfda      	itte	le
 800826a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800826e:	40da      	lsrle	r2, r3
 8008270:	2201      	movgt	r2, #1
 8008272:	2300      	movs	r3, #0
 8008274:	4619      	mov	r1, r3
 8008276:	4610      	mov	r0, r2
 8008278:	ec41 0b10 	vmov	d0, r0, r1
 800827c:	b002      	add	sp, #8
 800827e:	4770      	bx	lr
 8008280:	7ff00000 	.word	0x7ff00000

08008284 <__b2d>:
 8008284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008288:	6906      	ldr	r6, [r0, #16]
 800828a:	f100 0814 	add.w	r8, r0, #20
 800828e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008292:	1f37      	subs	r7, r6, #4
 8008294:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008298:	4610      	mov	r0, r2
 800829a:	f7ff fd53 	bl	8007d44 <__hi0bits>
 800829e:	f1c0 0320 	rsb	r3, r0, #32
 80082a2:	280a      	cmp	r0, #10
 80082a4:	600b      	str	r3, [r1, #0]
 80082a6:	491b      	ldr	r1, [pc, #108]	@ (8008314 <__b2d+0x90>)
 80082a8:	dc15      	bgt.n	80082d6 <__b2d+0x52>
 80082aa:	f1c0 0c0b 	rsb	ip, r0, #11
 80082ae:	fa22 f30c 	lsr.w	r3, r2, ip
 80082b2:	45b8      	cmp	r8, r7
 80082b4:	ea43 0501 	orr.w	r5, r3, r1
 80082b8:	bf34      	ite	cc
 80082ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80082be:	2300      	movcs	r3, #0
 80082c0:	3015      	adds	r0, #21
 80082c2:	fa02 f000 	lsl.w	r0, r2, r0
 80082c6:	fa23 f30c 	lsr.w	r3, r3, ip
 80082ca:	4303      	orrs	r3, r0
 80082cc:	461c      	mov	r4, r3
 80082ce:	ec45 4b10 	vmov	d0, r4, r5
 80082d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082d6:	45b8      	cmp	r8, r7
 80082d8:	bf3a      	itte	cc
 80082da:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80082de:	f1a6 0708 	subcc.w	r7, r6, #8
 80082e2:	2300      	movcs	r3, #0
 80082e4:	380b      	subs	r0, #11
 80082e6:	d012      	beq.n	800830e <__b2d+0x8a>
 80082e8:	f1c0 0120 	rsb	r1, r0, #32
 80082ec:	fa23 f401 	lsr.w	r4, r3, r1
 80082f0:	4082      	lsls	r2, r0
 80082f2:	4322      	orrs	r2, r4
 80082f4:	4547      	cmp	r7, r8
 80082f6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80082fa:	bf8c      	ite	hi
 80082fc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008300:	2200      	movls	r2, #0
 8008302:	4083      	lsls	r3, r0
 8008304:	40ca      	lsrs	r2, r1
 8008306:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800830a:	4313      	orrs	r3, r2
 800830c:	e7de      	b.n	80082cc <__b2d+0x48>
 800830e:	ea42 0501 	orr.w	r5, r2, r1
 8008312:	e7db      	b.n	80082cc <__b2d+0x48>
 8008314:	3ff00000 	.word	0x3ff00000

08008318 <__d2b>:
 8008318:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800831c:	460f      	mov	r7, r1
 800831e:	2101      	movs	r1, #1
 8008320:	ec59 8b10 	vmov	r8, r9, d0
 8008324:	4616      	mov	r6, r2
 8008326:	f7ff fc1b 	bl	8007b60 <_Balloc>
 800832a:	4604      	mov	r4, r0
 800832c:	b930      	cbnz	r0, 800833c <__d2b+0x24>
 800832e:	4602      	mov	r2, r0
 8008330:	4b23      	ldr	r3, [pc, #140]	@ (80083c0 <__d2b+0xa8>)
 8008332:	4824      	ldr	r0, [pc, #144]	@ (80083c4 <__d2b+0xac>)
 8008334:	f240 310f 	movw	r1, #783	@ 0x30f
 8008338:	f000 faf6 	bl	8008928 <__assert_func>
 800833c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008340:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008344:	b10d      	cbz	r5, 800834a <__d2b+0x32>
 8008346:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800834a:	9301      	str	r3, [sp, #4]
 800834c:	f1b8 0300 	subs.w	r3, r8, #0
 8008350:	d023      	beq.n	800839a <__d2b+0x82>
 8008352:	4668      	mov	r0, sp
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	f7ff fd14 	bl	8007d82 <__lo0bits>
 800835a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800835e:	b1d0      	cbz	r0, 8008396 <__d2b+0x7e>
 8008360:	f1c0 0320 	rsb	r3, r0, #32
 8008364:	fa02 f303 	lsl.w	r3, r2, r3
 8008368:	430b      	orrs	r3, r1
 800836a:	40c2      	lsrs	r2, r0
 800836c:	6163      	str	r3, [r4, #20]
 800836e:	9201      	str	r2, [sp, #4]
 8008370:	9b01      	ldr	r3, [sp, #4]
 8008372:	61a3      	str	r3, [r4, #24]
 8008374:	2b00      	cmp	r3, #0
 8008376:	bf0c      	ite	eq
 8008378:	2201      	moveq	r2, #1
 800837a:	2202      	movne	r2, #2
 800837c:	6122      	str	r2, [r4, #16]
 800837e:	b1a5      	cbz	r5, 80083aa <__d2b+0x92>
 8008380:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008384:	4405      	add	r5, r0
 8008386:	603d      	str	r5, [r7, #0]
 8008388:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800838c:	6030      	str	r0, [r6, #0]
 800838e:	4620      	mov	r0, r4
 8008390:	b003      	add	sp, #12
 8008392:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008396:	6161      	str	r1, [r4, #20]
 8008398:	e7ea      	b.n	8008370 <__d2b+0x58>
 800839a:	a801      	add	r0, sp, #4
 800839c:	f7ff fcf1 	bl	8007d82 <__lo0bits>
 80083a0:	9b01      	ldr	r3, [sp, #4]
 80083a2:	6163      	str	r3, [r4, #20]
 80083a4:	3020      	adds	r0, #32
 80083a6:	2201      	movs	r2, #1
 80083a8:	e7e8      	b.n	800837c <__d2b+0x64>
 80083aa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80083ae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80083b2:	6038      	str	r0, [r7, #0]
 80083b4:	6918      	ldr	r0, [r3, #16]
 80083b6:	f7ff fcc5 	bl	8007d44 <__hi0bits>
 80083ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80083be:	e7e5      	b.n	800838c <__d2b+0x74>
 80083c0:	080092f6 	.word	0x080092f6
 80083c4:	08009367 	.word	0x08009367

080083c8 <__ratio>:
 80083c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083cc:	b085      	sub	sp, #20
 80083ce:	e9cd 1000 	strd	r1, r0, [sp]
 80083d2:	a902      	add	r1, sp, #8
 80083d4:	f7ff ff56 	bl	8008284 <__b2d>
 80083d8:	9800      	ldr	r0, [sp, #0]
 80083da:	a903      	add	r1, sp, #12
 80083dc:	ec55 4b10 	vmov	r4, r5, d0
 80083e0:	f7ff ff50 	bl	8008284 <__b2d>
 80083e4:	9b01      	ldr	r3, [sp, #4]
 80083e6:	6919      	ldr	r1, [r3, #16]
 80083e8:	9b00      	ldr	r3, [sp, #0]
 80083ea:	691b      	ldr	r3, [r3, #16]
 80083ec:	1ac9      	subs	r1, r1, r3
 80083ee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80083f2:	1a9b      	subs	r3, r3, r2
 80083f4:	ec5b ab10 	vmov	sl, fp, d0
 80083f8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	bfce      	itee	gt
 8008400:	462a      	movgt	r2, r5
 8008402:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008406:	465a      	movle	r2, fp
 8008408:	462f      	mov	r7, r5
 800840a:	46d9      	mov	r9, fp
 800840c:	bfcc      	ite	gt
 800840e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008412:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008416:	464b      	mov	r3, r9
 8008418:	4652      	mov	r2, sl
 800841a:	4620      	mov	r0, r4
 800841c:	4639      	mov	r1, r7
 800841e:	f7f8 fa2d 	bl	800087c <__aeabi_ddiv>
 8008422:	ec41 0b10 	vmov	d0, r0, r1
 8008426:	b005      	add	sp, #20
 8008428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800842c <__copybits>:
 800842c:	3901      	subs	r1, #1
 800842e:	b570      	push	{r4, r5, r6, lr}
 8008430:	1149      	asrs	r1, r1, #5
 8008432:	6914      	ldr	r4, [r2, #16]
 8008434:	3101      	adds	r1, #1
 8008436:	f102 0314 	add.w	r3, r2, #20
 800843a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800843e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008442:	1f05      	subs	r5, r0, #4
 8008444:	42a3      	cmp	r3, r4
 8008446:	d30c      	bcc.n	8008462 <__copybits+0x36>
 8008448:	1aa3      	subs	r3, r4, r2
 800844a:	3b11      	subs	r3, #17
 800844c:	f023 0303 	bic.w	r3, r3, #3
 8008450:	3211      	adds	r2, #17
 8008452:	42a2      	cmp	r2, r4
 8008454:	bf88      	it	hi
 8008456:	2300      	movhi	r3, #0
 8008458:	4418      	add	r0, r3
 800845a:	2300      	movs	r3, #0
 800845c:	4288      	cmp	r0, r1
 800845e:	d305      	bcc.n	800846c <__copybits+0x40>
 8008460:	bd70      	pop	{r4, r5, r6, pc}
 8008462:	f853 6b04 	ldr.w	r6, [r3], #4
 8008466:	f845 6f04 	str.w	r6, [r5, #4]!
 800846a:	e7eb      	b.n	8008444 <__copybits+0x18>
 800846c:	f840 3b04 	str.w	r3, [r0], #4
 8008470:	e7f4      	b.n	800845c <__copybits+0x30>

08008472 <__any_on>:
 8008472:	f100 0214 	add.w	r2, r0, #20
 8008476:	6900      	ldr	r0, [r0, #16]
 8008478:	114b      	asrs	r3, r1, #5
 800847a:	4298      	cmp	r0, r3
 800847c:	b510      	push	{r4, lr}
 800847e:	db11      	blt.n	80084a4 <__any_on+0x32>
 8008480:	dd0a      	ble.n	8008498 <__any_on+0x26>
 8008482:	f011 011f 	ands.w	r1, r1, #31
 8008486:	d007      	beq.n	8008498 <__any_on+0x26>
 8008488:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800848c:	fa24 f001 	lsr.w	r0, r4, r1
 8008490:	fa00 f101 	lsl.w	r1, r0, r1
 8008494:	428c      	cmp	r4, r1
 8008496:	d10b      	bne.n	80084b0 <__any_on+0x3e>
 8008498:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800849c:	4293      	cmp	r3, r2
 800849e:	d803      	bhi.n	80084a8 <__any_on+0x36>
 80084a0:	2000      	movs	r0, #0
 80084a2:	bd10      	pop	{r4, pc}
 80084a4:	4603      	mov	r3, r0
 80084a6:	e7f7      	b.n	8008498 <__any_on+0x26>
 80084a8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084ac:	2900      	cmp	r1, #0
 80084ae:	d0f5      	beq.n	800849c <__any_on+0x2a>
 80084b0:	2001      	movs	r0, #1
 80084b2:	e7f6      	b.n	80084a2 <__any_on+0x30>

080084b4 <__ascii_wctomb>:
 80084b4:	4603      	mov	r3, r0
 80084b6:	4608      	mov	r0, r1
 80084b8:	b141      	cbz	r1, 80084cc <__ascii_wctomb+0x18>
 80084ba:	2aff      	cmp	r2, #255	@ 0xff
 80084bc:	d904      	bls.n	80084c8 <__ascii_wctomb+0x14>
 80084be:	228a      	movs	r2, #138	@ 0x8a
 80084c0:	601a      	str	r2, [r3, #0]
 80084c2:	f04f 30ff 	mov.w	r0, #4294967295
 80084c6:	4770      	bx	lr
 80084c8:	700a      	strb	r2, [r1, #0]
 80084ca:	2001      	movs	r0, #1
 80084cc:	4770      	bx	lr

080084ce <__ssputs_r>:
 80084ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084d2:	688e      	ldr	r6, [r1, #8]
 80084d4:	461f      	mov	r7, r3
 80084d6:	42be      	cmp	r6, r7
 80084d8:	680b      	ldr	r3, [r1, #0]
 80084da:	4682      	mov	sl, r0
 80084dc:	460c      	mov	r4, r1
 80084de:	4690      	mov	r8, r2
 80084e0:	d82d      	bhi.n	800853e <__ssputs_r+0x70>
 80084e2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80084e6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80084ea:	d026      	beq.n	800853a <__ssputs_r+0x6c>
 80084ec:	6965      	ldr	r5, [r4, #20]
 80084ee:	6909      	ldr	r1, [r1, #16]
 80084f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80084f4:	eba3 0901 	sub.w	r9, r3, r1
 80084f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80084fc:	1c7b      	adds	r3, r7, #1
 80084fe:	444b      	add	r3, r9
 8008500:	106d      	asrs	r5, r5, #1
 8008502:	429d      	cmp	r5, r3
 8008504:	bf38      	it	cc
 8008506:	461d      	movcc	r5, r3
 8008508:	0553      	lsls	r3, r2, #21
 800850a:	d527      	bpl.n	800855c <__ssputs_r+0x8e>
 800850c:	4629      	mov	r1, r5
 800850e:	f7ff fa89 	bl	8007a24 <_malloc_r>
 8008512:	4606      	mov	r6, r0
 8008514:	b360      	cbz	r0, 8008570 <__ssputs_r+0xa2>
 8008516:	6921      	ldr	r1, [r4, #16]
 8008518:	464a      	mov	r2, r9
 800851a:	f7fe f864 	bl	80065e6 <memcpy>
 800851e:	89a3      	ldrh	r3, [r4, #12]
 8008520:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008528:	81a3      	strh	r3, [r4, #12]
 800852a:	6126      	str	r6, [r4, #16]
 800852c:	6165      	str	r5, [r4, #20]
 800852e:	444e      	add	r6, r9
 8008530:	eba5 0509 	sub.w	r5, r5, r9
 8008534:	6026      	str	r6, [r4, #0]
 8008536:	60a5      	str	r5, [r4, #8]
 8008538:	463e      	mov	r6, r7
 800853a:	42be      	cmp	r6, r7
 800853c:	d900      	bls.n	8008540 <__ssputs_r+0x72>
 800853e:	463e      	mov	r6, r7
 8008540:	6820      	ldr	r0, [r4, #0]
 8008542:	4632      	mov	r2, r6
 8008544:	4641      	mov	r1, r8
 8008546:	f000 f9c5 	bl	80088d4 <memmove>
 800854a:	68a3      	ldr	r3, [r4, #8]
 800854c:	1b9b      	subs	r3, r3, r6
 800854e:	60a3      	str	r3, [r4, #8]
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	4433      	add	r3, r6
 8008554:	6023      	str	r3, [r4, #0]
 8008556:	2000      	movs	r0, #0
 8008558:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800855c:	462a      	mov	r2, r5
 800855e:	f000 fa15 	bl	800898c <_realloc_r>
 8008562:	4606      	mov	r6, r0
 8008564:	2800      	cmp	r0, #0
 8008566:	d1e0      	bne.n	800852a <__ssputs_r+0x5c>
 8008568:	6921      	ldr	r1, [r4, #16]
 800856a:	4650      	mov	r0, sl
 800856c:	f7fe feac 	bl	80072c8 <_free_r>
 8008570:	230c      	movs	r3, #12
 8008572:	f8ca 3000 	str.w	r3, [sl]
 8008576:	89a3      	ldrh	r3, [r4, #12]
 8008578:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800857c:	81a3      	strh	r3, [r4, #12]
 800857e:	f04f 30ff 	mov.w	r0, #4294967295
 8008582:	e7e9      	b.n	8008558 <__ssputs_r+0x8a>

08008584 <_svfiprintf_r>:
 8008584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008588:	4698      	mov	r8, r3
 800858a:	898b      	ldrh	r3, [r1, #12]
 800858c:	061b      	lsls	r3, r3, #24
 800858e:	b09d      	sub	sp, #116	@ 0x74
 8008590:	4607      	mov	r7, r0
 8008592:	460d      	mov	r5, r1
 8008594:	4614      	mov	r4, r2
 8008596:	d510      	bpl.n	80085ba <_svfiprintf_r+0x36>
 8008598:	690b      	ldr	r3, [r1, #16]
 800859a:	b973      	cbnz	r3, 80085ba <_svfiprintf_r+0x36>
 800859c:	2140      	movs	r1, #64	@ 0x40
 800859e:	f7ff fa41 	bl	8007a24 <_malloc_r>
 80085a2:	6028      	str	r0, [r5, #0]
 80085a4:	6128      	str	r0, [r5, #16]
 80085a6:	b930      	cbnz	r0, 80085b6 <_svfiprintf_r+0x32>
 80085a8:	230c      	movs	r3, #12
 80085aa:	603b      	str	r3, [r7, #0]
 80085ac:	f04f 30ff 	mov.w	r0, #4294967295
 80085b0:	b01d      	add	sp, #116	@ 0x74
 80085b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b6:	2340      	movs	r3, #64	@ 0x40
 80085b8:	616b      	str	r3, [r5, #20]
 80085ba:	2300      	movs	r3, #0
 80085bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085be:	2320      	movs	r3, #32
 80085c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80085c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80085c8:	2330      	movs	r3, #48	@ 0x30
 80085ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008768 <_svfiprintf_r+0x1e4>
 80085ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80085d2:	f04f 0901 	mov.w	r9, #1
 80085d6:	4623      	mov	r3, r4
 80085d8:	469a      	mov	sl, r3
 80085da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085de:	b10a      	cbz	r2, 80085e4 <_svfiprintf_r+0x60>
 80085e0:	2a25      	cmp	r2, #37	@ 0x25
 80085e2:	d1f9      	bne.n	80085d8 <_svfiprintf_r+0x54>
 80085e4:	ebba 0b04 	subs.w	fp, sl, r4
 80085e8:	d00b      	beq.n	8008602 <_svfiprintf_r+0x7e>
 80085ea:	465b      	mov	r3, fp
 80085ec:	4622      	mov	r2, r4
 80085ee:	4629      	mov	r1, r5
 80085f0:	4638      	mov	r0, r7
 80085f2:	f7ff ff6c 	bl	80084ce <__ssputs_r>
 80085f6:	3001      	adds	r0, #1
 80085f8:	f000 80a7 	beq.w	800874a <_svfiprintf_r+0x1c6>
 80085fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085fe:	445a      	add	r2, fp
 8008600:	9209      	str	r2, [sp, #36]	@ 0x24
 8008602:	f89a 3000 	ldrb.w	r3, [sl]
 8008606:	2b00      	cmp	r3, #0
 8008608:	f000 809f 	beq.w	800874a <_svfiprintf_r+0x1c6>
 800860c:	2300      	movs	r3, #0
 800860e:	f04f 32ff 	mov.w	r2, #4294967295
 8008612:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008616:	f10a 0a01 	add.w	sl, sl, #1
 800861a:	9304      	str	r3, [sp, #16]
 800861c:	9307      	str	r3, [sp, #28]
 800861e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008622:	931a      	str	r3, [sp, #104]	@ 0x68
 8008624:	4654      	mov	r4, sl
 8008626:	2205      	movs	r2, #5
 8008628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800862c:	484e      	ldr	r0, [pc, #312]	@ (8008768 <_svfiprintf_r+0x1e4>)
 800862e:	f7f7 fde7 	bl	8000200 <memchr>
 8008632:	9a04      	ldr	r2, [sp, #16]
 8008634:	b9d8      	cbnz	r0, 800866e <_svfiprintf_r+0xea>
 8008636:	06d0      	lsls	r0, r2, #27
 8008638:	bf44      	itt	mi
 800863a:	2320      	movmi	r3, #32
 800863c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008640:	0711      	lsls	r1, r2, #28
 8008642:	bf44      	itt	mi
 8008644:	232b      	movmi	r3, #43	@ 0x2b
 8008646:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800864a:	f89a 3000 	ldrb.w	r3, [sl]
 800864e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008650:	d015      	beq.n	800867e <_svfiprintf_r+0xfa>
 8008652:	9a07      	ldr	r2, [sp, #28]
 8008654:	4654      	mov	r4, sl
 8008656:	2000      	movs	r0, #0
 8008658:	f04f 0c0a 	mov.w	ip, #10
 800865c:	4621      	mov	r1, r4
 800865e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008662:	3b30      	subs	r3, #48	@ 0x30
 8008664:	2b09      	cmp	r3, #9
 8008666:	d94b      	bls.n	8008700 <_svfiprintf_r+0x17c>
 8008668:	b1b0      	cbz	r0, 8008698 <_svfiprintf_r+0x114>
 800866a:	9207      	str	r2, [sp, #28]
 800866c:	e014      	b.n	8008698 <_svfiprintf_r+0x114>
 800866e:	eba0 0308 	sub.w	r3, r0, r8
 8008672:	fa09 f303 	lsl.w	r3, r9, r3
 8008676:	4313      	orrs	r3, r2
 8008678:	9304      	str	r3, [sp, #16]
 800867a:	46a2      	mov	sl, r4
 800867c:	e7d2      	b.n	8008624 <_svfiprintf_r+0xa0>
 800867e:	9b03      	ldr	r3, [sp, #12]
 8008680:	1d19      	adds	r1, r3, #4
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	9103      	str	r1, [sp, #12]
 8008686:	2b00      	cmp	r3, #0
 8008688:	bfbb      	ittet	lt
 800868a:	425b      	neglt	r3, r3
 800868c:	f042 0202 	orrlt.w	r2, r2, #2
 8008690:	9307      	strge	r3, [sp, #28]
 8008692:	9307      	strlt	r3, [sp, #28]
 8008694:	bfb8      	it	lt
 8008696:	9204      	strlt	r2, [sp, #16]
 8008698:	7823      	ldrb	r3, [r4, #0]
 800869a:	2b2e      	cmp	r3, #46	@ 0x2e
 800869c:	d10a      	bne.n	80086b4 <_svfiprintf_r+0x130>
 800869e:	7863      	ldrb	r3, [r4, #1]
 80086a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80086a2:	d132      	bne.n	800870a <_svfiprintf_r+0x186>
 80086a4:	9b03      	ldr	r3, [sp, #12]
 80086a6:	1d1a      	adds	r2, r3, #4
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	9203      	str	r2, [sp, #12]
 80086ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80086b0:	3402      	adds	r4, #2
 80086b2:	9305      	str	r3, [sp, #20]
 80086b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008778 <_svfiprintf_r+0x1f4>
 80086b8:	7821      	ldrb	r1, [r4, #0]
 80086ba:	2203      	movs	r2, #3
 80086bc:	4650      	mov	r0, sl
 80086be:	f7f7 fd9f 	bl	8000200 <memchr>
 80086c2:	b138      	cbz	r0, 80086d4 <_svfiprintf_r+0x150>
 80086c4:	9b04      	ldr	r3, [sp, #16]
 80086c6:	eba0 000a 	sub.w	r0, r0, sl
 80086ca:	2240      	movs	r2, #64	@ 0x40
 80086cc:	4082      	lsls	r2, r0
 80086ce:	4313      	orrs	r3, r2
 80086d0:	3401      	adds	r4, #1
 80086d2:	9304      	str	r3, [sp, #16]
 80086d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086d8:	4824      	ldr	r0, [pc, #144]	@ (800876c <_svfiprintf_r+0x1e8>)
 80086da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80086de:	2206      	movs	r2, #6
 80086e0:	f7f7 fd8e 	bl	8000200 <memchr>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	d036      	beq.n	8008756 <_svfiprintf_r+0x1d2>
 80086e8:	4b21      	ldr	r3, [pc, #132]	@ (8008770 <_svfiprintf_r+0x1ec>)
 80086ea:	bb1b      	cbnz	r3, 8008734 <_svfiprintf_r+0x1b0>
 80086ec:	9b03      	ldr	r3, [sp, #12]
 80086ee:	3307      	adds	r3, #7
 80086f0:	f023 0307 	bic.w	r3, r3, #7
 80086f4:	3308      	adds	r3, #8
 80086f6:	9303      	str	r3, [sp, #12]
 80086f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086fa:	4433      	add	r3, r6
 80086fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80086fe:	e76a      	b.n	80085d6 <_svfiprintf_r+0x52>
 8008700:	fb0c 3202 	mla	r2, ip, r2, r3
 8008704:	460c      	mov	r4, r1
 8008706:	2001      	movs	r0, #1
 8008708:	e7a8      	b.n	800865c <_svfiprintf_r+0xd8>
 800870a:	2300      	movs	r3, #0
 800870c:	3401      	adds	r4, #1
 800870e:	9305      	str	r3, [sp, #20]
 8008710:	4619      	mov	r1, r3
 8008712:	f04f 0c0a 	mov.w	ip, #10
 8008716:	4620      	mov	r0, r4
 8008718:	f810 2b01 	ldrb.w	r2, [r0], #1
 800871c:	3a30      	subs	r2, #48	@ 0x30
 800871e:	2a09      	cmp	r2, #9
 8008720:	d903      	bls.n	800872a <_svfiprintf_r+0x1a6>
 8008722:	2b00      	cmp	r3, #0
 8008724:	d0c6      	beq.n	80086b4 <_svfiprintf_r+0x130>
 8008726:	9105      	str	r1, [sp, #20]
 8008728:	e7c4      	b.n	80086b4 <_svfiprintf_r+0x130>
 800872a:	fb0c 2101 	mla	r1, ip, r1, r2
 800872e:	4604      	mov	r4, r0
 8008730:	2301      	movs	r3, #1
 8008732:	e7f0      	b.n	8008716 <_svfiprintf_r+0x192>
 8008734:	ab03      	add	r3, sp, #12
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	462a      	mov	r2, r5
 800873a:	4b0e      	ldr	r3, [pc, #56]	@ (8008774 <_svfiprintf_r+0x1f0>)
 800873c:	a904      	add	r1, sp, #16
 800873e:	4638      	mov	r0, r7
 8008740:	f7fd f9ce 	bl	8005ae0 <_printf_float>
 8008744:	1c42      	adds	r2, r0, #1
 8008746:	4606      	mov	r6, r0
 8008748:	d1d6      	bne.n	80086f8 <_svfiprintf_r+0x174>
 800874a:	89ab      	ldrh	r3, [r5, #12]
 800874c:	065b      	lsls	r3, r3, #25
 800874e:	f53f af2d 	bmi.w	80085ac <_svfiprintf_r+0x28>
 8008752:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008754:	e72c      	b.n	80085b0 <_svfiprintf_r+0x2c>
 8008756:	ab03      	add	r3, sp, #12
 8008758:	9300      	str	r3, [sp, #0]
 800875a:	462a      	mov	r2, r5
 800875c:	4b05      	ldr	r3, [pc, #20]	@ (8008774 <_svfiprintf_r+0x1f0>)
 800875e:	a904      	add	r1, sp, #16
 8008760:	4638      	mov	r0, r7
 8008762:	f7fd fc55 	bl	8006010 <_printf_i>
 8008766:	e7ed      	b.n	8008744 <_svfiprintf_r+0x1c0>
 8008768:	080093c0 	.word	0x080093c0
 800876c:	080093ca 	.word	0x080093ca
 8008770:	08005ae1 	.word	0x08005ae1
 8008774:	080084cf 	.word	0x080084cf
 8008778:	080093c6 	.word	0x080093c6

0800877c <__sflush_r>:
 800877c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008780:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008784:	0716      	lsls	r6, r2, #28
 8008786:	4605      	mov	r5, r0
 8008788:	460c      	mov	r4, r1
 800878a:	d454      	bmi.n	8008836 <__sflush_r+0xba>
 800878c:	684b      	ldr	r3, [r1, #4]
 800878e:	2b00      	cmp	r3, #0
 8008790:	dc02      	bgt.n	8008798 <__sflush_r+0x1c>
 8008792:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008794:	2b00      	cmp	r3, #0
 8008796:	dd48      	ble.n	800882a <__sflush_r+0xae>
 8008798:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800879a:	2e00      	cmp	r6, #0
 800879c:	d045      	beq.n	800882a <__sflush_r+0xae>
 800879e:	2300      	movs	r3, #0
 80087a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80087a4:	682f      	ldr	r7, [r5, #0]
 80087a6:	6a21      	ldr	r1, [r4, #32]
 80087a8:	602b      	str	r3, [r5, #0]
 80087aa:	d030      	beq.n	800880e <__sflush_r+0x92>
 80087ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80087ae:	89a3      	ldrh	r3, [r4, #12]
 80087b0:	0759      	lsls	r1, r3, #29
 80087b2:	d505      	bpl.n	80087c0 <__sflush_r+0x44>
 80087b4:	6863      	ldr	r3, [r4, #4]
 80087b6:	1ad2      	subs	r2, r2, r3
 80087b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80087ba:	b10b      	cbz	r3, 80087c0 <__sflush_r+0x44>
 80087bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80087be:	1ad2      	subs	r2, r2, r3
 80087c0:	2300      	movs	r3, #0
 80087c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80087c4:	6a21      	ldr	r1, [r4, #32]
 80087c6:	4628      	mov	r0, r5
 80087c8:	47b0      	blx	r6
 80087ca:	1c43      	adds	r3, r0, #1
 80087cc:	89a3      	ldrh	r3, [r4, #12]
 80087ce:	d106      	bne.n	80087de <__sflush_r+0x62>
 80087d0:	6829      	ldr	r1, [r5, #0]
 80087d2:	291d      	cmp	r1, #29
 80087d4:	d82b      	bhi.n	800882e <__sflush_r+0xb2>
 80087d6:	4a2a      	ldr	r2, [pc, #168]	@ (8008880 <__sflush_r+0x104>)
 80087d8:	40ca      	lsrs	r2, r1
 80087da:	07d6      	lsls	r6, r2, #31
 80087dc:	d527      	bpl.n	800882e <__sflush_r+0xb2>
 80087de:	2200      	movs	r2, #0
 80087e0:	6062      	str	r2, [r4, #4]
 80087e2:	04d9      	lsls	r1, r3, #19
 80087e4:	6922      	ldr	r2, [r4, #16]
 80087e6:	6022      	str	r2, [r4, #0]
 80087e8:	d504      	bpl.n	80087f4 <__sflush_r+0x78>
 80087ea:	1c42      	adds	r2, r0, #1
 80087ec:	d101      	bne.n	80087f2 <__sflush_r+0x76>
 80087ee:	682b      	ldr	r3, [r5, #0]
 80087f0:	b903      	cbnz	r3, 80087f4 <__sflush_r+0x78>
 80087f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80087f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80087f6:	602f      	str	r7, [r5, #0]
 80087f8:	b1b9      	cbz	r1, 800882a <__sflush_r+0xae>
 80087fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80087fe:	4299      	cmp	r1, r3
 8008800:	d002      	beq.n	8008808 <__sflush_r+0x8c>
 8008802:	4628      	mov	r0, r5
 8008804:	f7fe fd60 	bl	80072c8 <_free_r>
 8008808:	2300      	movs	r3, #0
 800880a:	6363      	str	r3, [r4, #52]	@ 0x34
 800880c:	e00d      	b.n	800882a <__sflush_r+0xae>
 800880e:	2301      	movs	r3, #1
 8008810:	4628      	mov	r0, r5
 8008812:	47b0      	blx	r6
 8008814:	4602      	mov	r2, r0
 8008816:	1c50      	adds	r0, r2, #1
 8008818:	d1c9      	bne.n	80087ae <__sflush_r+0x32>
 800881a:	682b      	ldr	r3, [r5, #0]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d0c6      	beq.n	80087ae <__sflush_r+0x32>
 8008820:	2b1d      	cmp	r3, #29
 8008822:	d001      	beq.n	8008828 <__sflush_r+0xac>
 8008824:	2b16      	cmp	r3, #22
 8008826:	d11e      	bne.n	8008866 <__sflush_r+0xea>
 8008828:	602f      	str	r7, [r5, #0]
 800882a:	2000      	movs	r0, #0
 800882c:	e022      	b.n	8008874 <__sflush_r+0xf8>
 800882e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008832:	b21b      	sxth	r3, r3
 8008834:	e01b      	b.n	800886e <__sflush_r+0xf2>
 8008836:	690f      	ldr	r7, [r1, #16]
 8008838:	2f00      	cmp	r7, #0
 800883a:	d0f6      	beq.n	800882a <__sflush_r+0xae>
 800883c:	0793      	lsls	r3, r2, #30
 800883e:	680e      	ldr	r6, [r1, #0]
 8008840:	bf08      	it	eq
 8008842:	694b      	ldreq	r3, [r1, #20]
 8008844:	600f      	str	r7, [r1, #0]
 8008846:	bf18      	it	ne
 8008848:	2300      	movne	r3, #0
 800884a:	eba6 0807 	sub.w	r8, r6, r7
 800884e:	608b      	str	r3, [r1, #8]
 8008850:	f1b8 0f00 	cmp.w	r8, #0
 8008854:	dde9      	ble.n	800882a <__sflush_r+0xae>
 8008856:	6a21      	ldr	r1, [r4, #32]
 8008858:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800885a:	4643      	mov	r3, r8
 800885c:	463a      	mov	r2, r7
 800885e:	4628      	mov	r0, r5
 8008860:	47b0      	blx	r6
 8008862:	2800      	cmp	r0, #0
 8008864:	dc08      	bgt.n	8008878 <__sflush_r+0xfc>
 8008866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800886a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800886e:	81a3      	strh	r3, [r4, #12]
 8008870:	f04f 30ff 	mov.w	r0, #4294967295
 8008874:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008878:	4407      	add	r7, r0
 800887a:	eba8 0800 	sub.w	r8, r8, r0
 800887e:	e7e7      	b.n	8008850 <__sflush_r+0xd4>
 8008880:	20400001 	.word	0x20400001

08008884 <_fflush_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	690b      	ldr	r3, [r1, #16]
 8008888:	4605      	mov	r5, r0
 800888a:	460c      	mov	r4, r1
 800888c:	b913      	cbnz	r3, 8008894 <_fflush_r+0x10>
 800888e:	2500      	movs	r5, #0
 8008890:	4628      	mov	r0, r5
 8008892:	bd38      	pop	{r3, r4, r5, pc}
 8008894:	b118      	cbz	r0, 800889e <_fflush_r+0x1a>
 8008896:	6a03      	ldr	r3, [r0, #32]
 8008898:	b90b      	cbnz	r3, 800889e <_fflush_r+0x1a>
 800889a:	f7fd fd63 	bl	8006364 <__sinit>
 800889e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d0f3      	beq.n	800888e <_fflush_r+0xa>
 80088a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80088a8:	07d0      	lsls	r0, r2, #31
 80088aa:	d404      	bmi.n	80088b6 <_fflush_r+0x32>
 80088ac:	0599      	lsls	r1, r3, #22
 80088ae:	d402      	bmi.n	80088b6 <_fflush_r+0x32>
 80088b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088b2:	f7fd fe96 	bl	80065e2 <__retarget_lock_acquire_recursive>
 80088b6:	4628      	mov	r0, r5
 80088b8:	4621      	mov	r1, r4
 80088ba:	f7ff ff5f 	bl	800877c <__sflush_r>
 80088be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80088c0:	07da      	lsls	r2, r3, #31
 80088c2:	4605      	mov	r5, r0
 80088c4:	d4e4      	bmi.n	8008890 <_fflush_r+0xc>
 80088c6:	89a3      	ldrh	r3, [r4, #12]
 80088c8:	059b      	lsls	r3, r3, #22
 80088ca:	d4e1      	bmi.n	8008890 <_fflush_r+0xc>
 80088cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80088ce:	f7fd fe89 	bl	80065e4 <__retarget_lock_release_recursive>
 80088d2:	e7dd      	b.n	8008890 <_fflush_r+0xc>

080088d4 <memmove>:
 80088d4:	4288      	cmp	r0, r1
 80088d6:	b510      	push	{r4, lr}
 80088d8:	eb01 0402 	add.w	r4, r1, r2
 80088dc:	d902      	bls.n	80088e4 <memmove+0x10>
 80088de:	4284      	cmp	r4, r0
 80088e0:	4623      	mov	r3, r4
 80088e2:	d807      	bhi.n	80088f4 <memmove+0x20>
 80088e4:	1e43      	subs	r3, r0, #1
 80088e6:	42a1      	cmp	r1, r4
 80088e8:	d008      	beq.n	80088fc <memmove+0x28>
 80088ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80088ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80088f2:	e7f8      	b.n	80088e6 <memmove+0x12>
 80088f4:	4402      	add	r2, r0
 80088f6:	4601      	mov	r1, r0
 80088f8:	428a      	cmp	r2, r1
 80088fa:	d100      	bne.n	80088fe <memmove+0x2a>
 80088fc:	bd10      	pop	{r4, pc}
 80088fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008902:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008906:	e7f7      	b.n	80088f8 <memmove+0x24>

08008908 <_sbrk_r>:
 8008908:	b538      	push	{r3, r4, r5, lr}
 800890a:	4d06      	ldr	r5, [pc, #24]	@ (8008924 <_sbrk_r+0x1c>)
 800890c:	2300      	movs	r3, #0
 800890e:	4604      	mov	r4, r0
 8008910:	4608      	mov	r0, r1
 8008912:	602b      	str	r3, [r5, #0]
 8008914:	f7f9 fdb4 	bl	8002480 <_sbrk>
 8008918:	1c43      	adds	r3, r0, #1
 800891a:	d102      	bne.n	8008922 <_sbrk_r+0x1a>
 800891c:	682b      	ldr	r3, [r5, #0]
 800891e:	b103      	cbz	r3, 8008922 <_sbrk_r+0x1a>
 8008920:	6023      	str	r3, [r4, #0]
 8008922:	bd38      	pop	{r3, r4, r5, pc}
 8008924:	200004b4 	.word	0x200004b4

08008928 <__assert_func>:
 8008928:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800892a:	4614      	mov	r4, r2
 800892c:	461a      	mov	r2, r3
 800892e:	4b09      	ldr	r3, [pc, #36]	@ (8008954 <__assert_func+0x2c>)
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4605      	mov	r5, r0
 8008934:	68d8      	ldr	r0, [r3, #12]
 8008936:	b14c      	cbz	r4, 800894c <__assert_func+0x24>
 8008938:	4b07      	ldr	r3, [pc, #28]	@ (8008958 <__assert_func+0x30>)
 800893a:	9100      	str	r1, [sp, #0]
 800893c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008940:	4906      	ldr	r1, [pc, #24]	@ (800895c <__assert_func+0x34>)
 8008942:	462b      	mov	r3, r5
 8008944:	f000 f850 	bl	80089e8 <fiprintf>
 8008948:	f000 f860 	bl	8008a0c <abort>
 800894c:	4b04      	ldr	r3, [pc, #16]	@ (8008960 <__assert_func+0x38>)
 800894e:	461c      	mov	r4, r3
 8008950:	e7f3      	b.n	800893a <__assert_func+0x12>
 8008952:	bf00      	nop
 8008954:	20000194 	.word	0x20000194
 8008958:	080093d1 	.word	0x080093d1
 800895c:	080093de 	.word	0x080093de
 8008960:	0800940c 	.word	0x0800940c

08008964 <_calloc_r>:
 8008964:	b570      	push	{r4, r5, r6, lr}
 8008966:	fba1 5402 	umull	r5, r4, r1, r2
 800896a:	b934      	cbnz	r4, 800897a <_calloc_r+0x16>
 800896c:	4629      	mov	r1, r5
 800896e:	f7ff f859 	bl	8007a24 <_malloc_r>
 8008972:	4606      	mov	r6, r0
 8008974:	b928      	cbnz	r0, 8008982 <_calloc_r+0x1e>
 8008976:	4630      	mov	r0, r6
 8008978:	bd70      	pop	{r4, r5, r6, pc}
 800897a:	220c      	movs	r2, #12
 800897c:	6002      	str	r2, [r0, #0]
 800897e:	2600      	movs	r6, #0
 8008980:	e7f9      	b.n	8008976 <_calloc_r+0x12>
 8008982:	462a      	mov	r2, r5
 8008984:	4621      	mov	r1, r4
 8008986:	f7fd fd9c 	bl	80064c2 <memset>
 800898a:	e7f4      	b.n	8008976 <_calloc_r+0x12>

0800898c <_realloc_r>:
 800898c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008990:	4607      	mov	r7, r0
 8008992:	4614      	mov	r4, r2
 8008994:	460d      	mov	r5, r1
 8008996:	b921      	cbnz	r1, 80089a2 <_realloc_r+0x16>
 8008998:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800899c:	4611      	mov	r1, r2
 800899e:	f7ff b841 	b.w	8007a24 <_malloc_r>
 80089a2:	b92a      	cbnz	r2, 80089b0 <_realloc_r+0x24>
 80089a4:	f7fe fc90 	bl	80072c8 <_free_r>
 80089a8:	4625      	mov	r5, r4
 80089aa:	4628      	mov	r0, r5
 80089ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b0:	f000 f833 	bl	8008a1a <_malloc_usable_size_r>
 80089b4:	4284      	cmp	r4, r0
 80089b6:	4606      	mov	r6, r0
 80089b8:	d802      	bhi.n	80089c0 <_realloc_r+0x34>
 80089ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80089be:	d8f4      	bhi.n	80089aa <_realloc_r+0x1e>
 80089c0:	4621      	mov	r1, r4
 80089c2:	4638      	mov	r0, r7
 80089c4:	f7ff f82e 	bl	8007a24 <_malloc_r>
 80089c8:	4680      	mov	r8, r0
 80089ca:	b908      	cbnz	r0, 80089d0 <_realloc_r+0x44>
 80089cc:	4645      	mov	r5, r8
 80089ce:	e7ec      	b.n	80089aa <_realloc_r+0x1e>
 80089d0:	42b4      	cmp	r4, r6
 80089d2:	4622      	mov	r2, r4
 80089d4:	4629      	mov	r1, r5
 80089d6:	bf28      	it	cs
 80089d8:	4632      	movcs	r2, r6
 80089da:	f7fd fe04 	bl	80065e6 <memcpy>
 80089de:	4629      	mov	r1, r5
 80089e0:	4638      	mov	r0, r7
 80089e2:	f7fe fc71 	bl	80072c8 <_free_r>
 80089e6:	e7f1      	b.n	80089cc <_realloc_r+0x40>

080089e8 <fiprintf>:
 80089e8:	b40e      	push	{r1, r2, r3}
 80089ea:	b503      	push	{r0, r1, lr}
 80089ec:	4601      	mov	r1, r0
 80089ee:	ab03      	add	r3, sp, #12
 80089f0:	4805      	ldr	r0, [pc, #20]	@ (8008a08 <fiprintf+0x20>)
 80089f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80089f6:	6800      	ldr	r0, [r0, #0]
 80089f8:	9301      	str	r3, [sp, #4]
 80089fa:	f000 f83f 	bl	8008a7c <_vfiprintf_r>
 80089fe:	b002      	add	sp, #8
 8008a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a04:	b003      	add	sp, #12
 8008a06:	4770      	bx	lr
 8008a08:	20000194 	.word	0x20000194

08008a0c <abort>:
 8008a0c:	b508      	push	{r3, lr}
 8008a0e:	2006      	movs	r0, #6
 8008a10:	f000 fa08 	bl	8008e24 <raise>
 8008a14:	2001      	movs	r0, #1
 8008a16:	f7f9 fcbb 	bl	8002390 <_exit>

08008a1a <_malloc_usable_size_r>:
 8008a1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a1e:	1f18      	subs	r0, r3, #4
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	bfbc      	itt	lt
 8008a24:	580b      	ldrlt	r3, [r1, r0]
 8008a26:	18c0      	addlt	r0, r0, r3
 8008a28:	4770      	bx	lr

08008a2a <__sfputc_r>:
 8008a2a:	6893      	ldr	r3, [r2, #8]
 8008a2c:	3b01      	subs	r3, #1
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	b410      	push	{r4}
 8008a32:	6093      	str	r3, [r2, #8]
 8008a34:	da08      	bge.n	8008a48 <__sfputc_r+0x1e>
 8008a36:	6994      	ldr	r4, [r2, #24]
 8008a38:	42a3      	cmp	r3, r4
 8008a3a:	db01      	blt.n	8008a40 <__sfputc_r+0x16>
 8008a3c:	290a      	cmp	r1, #10
 8008a3e:	d103      	bne.n	8008a48 <__sfputc_r+0x1e>
 8008a40:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a44:	f000 b932 	b.w	8008cac <__swbuf_r>
 8008a48:	6813      	ldr	r3, [r2, #0]
 8008a4a:	1c58      	adds	r0, r3, #1
 8008a4c:	6010      	str	r0, [r2, #0]
 8008a4e:	7019      	strb	r1, [r3, #0]
 8008a50:	4608      	mov	r0, r1
 8008a52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <__sfputs_r>:
 8008a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a5a:	4606      	mov	r6, r0
 8008a5c:	460f      	mov	r7, r1
 8008a5e:	4614      	mov	r4, r2
 8008a60:	18d5      	adds	r5, r2, r3
 8008a62:	42ac      	cmp	r4, r5
 8008a64:	d101      	bne.n	8008a6a <__sfputs_r+0x12>
 8008a66:	2000      	movs	r0, #0
 8008a68:	e007      	b.n	8008a7a <__sfputs_r+0x22>
 8008a6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a6e:	463a      	mov	r2, r7
 8008a70:	4630      	mov	r0, r6
 8008a72:	f7ff ffda 	bl	8008a2a <__sfputc_r>
 8008a76:	1c43      	adds	r3, r0, #1
 8008a78:	d1f3      	bne.n	8008a62 <__sfputs_r+0xa>
 8008a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008a7c <_vfiprintf_r>:
 8008a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a80:	460d      	mov	r5, r1
 8008a82:	b09d      	sub	sp, #116	@ 0x74
 8008a84:	4614      	mov	r4, r2
 8008a86:	4698      	mov	r8, r3
 8008a88:	4606      	mov	r6, r0
 8008a8a:	b118      	cbz	r0, 8008a94 <_vfiprintf_r+0x18>
 8008a8c:	6a03      	ldr	r3, [r0, #32]
 8008a8e:	b90b      	cbnz	r3, 8008a94 <_vfiprintf_r+0x18>
 8008a90:	f7fd fc68 	bl	8006364 <__sinit>
 8008a94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a96:	07d9      	lsls	r1, r3, #31
 8008a98:	d405      	bmi.n	8008aa6 <_vfiprintf_r+0x2a>
 8008a9a:	89ab      	ldrh	r3, [r5, #12]
 8008a9c:	059a      	lsls	r2, r3, #22
 8008a9e:	d402      	bmi.n	8008aa6 <_vfiprintf_r+0x2a>
 8008aa0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008aa2:	f7fd fd9e 	bl	80065e2 <__retarget_lock_acquire_recursive>
 8008aa6:	89ab      	ldrh	r3, [r5, #12]
 8008aa8:	071b      	lsls	r3, r3, #28
 8008aaa:	d501      	bpl.n	8008ab0 <_vfiprintf_r+0x34>
 8008aac:	692b      	ldr	r3, [r5, #16]
 8008aae:	b99b      	cbnz	r3, 8008ad8 <_vfiprintf_r+0x5c>
 8008ab0:	4629      	mov	r1, r5
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	f000 f938 	bl	8008d28 <__swsetup_r>
 8008ab8:	b170      	cbz	r0, 8008ad8 <_vfiprintf_r+0x5c>
 8008aba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008abc:	07dc      	lsls	r4, r3, #31
 8008abe:	d504      	bpl.n	8008aca <_vfiprintf_r+0x4e>
 8008ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac4:	b01d      	add	sp, #116	@ 0x74
 8008ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aca:	89ab      	ldrh	r3, [r5, #12]
 8008acc:	0598      	lsls	r0, r3, #22
 8008ace:	d4f7      	bmi.n	8008ac0 <_vfiprintf_r+0x44>
 8008ad0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ad2:	f7fd fd87 	bl	80065e4 <__retarget_lock_release_recursive>
 8008ad6:	e7f3      	b.n	8008ac0 <_vfiprintf_r+0x44>
 8008ad8:	2300      	movs	r3, #0
 8008ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8008adc:	2320      	movs	r3, #32
 8008ade:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008ae2:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ae6:	2330      	movs	r3, #48	@ 0x30
 8008ae8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c98 <_vfiprintf_r+0x21c>
 8008aec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008af0:	f04f 0901 	mov.w	r9, #1
 8008af4:	4623      	mov	r3, r4
 8008af6:	469a      	mov	sl, r3
 8008af8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008afc:	b10a      	cbz	r2, 8008b02 <_vfiprintf_r+0x86>
 8008afe:	2a25      	cmp	r2, #37	@ 0x25
 8008b00:	d1f9      	bne.n	8008af6 <_vfiprintf_r+0x7a>
 8008b02:	ebba 0b04 	subs.w	fp, sl, r4
 8008b06:	d00b      	beq.n	8008b20 <_vfiprintf_r+0xa4>
 8008b08:	465b      	mov	r3, fp
 8008b0a:	4622      	mov	r2, r4
 8008b0c:	4629      	mov	r1, r5
 8008b0e:	4630      	mov	r0, r6
 8008b10:	f7ff ffa2 	bl	8008a58 <__sfputs_r>
 8008b14:	3001      	adds	r0, #1
 8008b16:	f000 80a7 	beq.w	8008c68 <_vfiprintf_r+0x1ec>
 8008b1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008b1c:	445a      	add	r2, fp
 8008b1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b20:	f89a 3000 	ldrb.w	r3, [sl]
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	f000 809f 	beq.w	8008c68 <_vfiprintf_r+0x1ec>
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008b34:	f10a 0a01 	add.w	sl, sl, #1
 8008b38:	9304      	str	r3, [sp, #16]
 8008b3a:	9307      	str	r3, [sp, #28]
 8008b3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008b40:	931a      	str	r3, [sp, #104]	@ 0x68
 8008b42:	4654      	mov	r4, sl
 8008b44:	2205      	movs	r2, #5
 8008b46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b4a:	4853      	ldr	r0, [pc, #332]	@ (8008c98 <_vfiprintf_r+0x21c>)
 8008b4c:	f7f7 fb58 	bl	8000200 <memchr>
 8008b50:	9a04      	ldr	r2, [sp, #16]
 8008b52:	b9d8      	cbnz	r0, 8008b8c <_vfiprintf_r+0x110>
 8008b54:	06d1      	lsls	r1, r2, #27
 8008b56:	bf44      	itt	mi
 8008b58:	2320      	movmi	r3, #32
 8008b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b5e:	0713      	lsls	r3, r2, #28
 8008b60:	bf44      	itt	mi
 8008b62:	232b      	movmi	r3, #43	@ 0x2b
 8008b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008b68:	f89a 3000 	ldrb.w	r3, [sl]
 8008b6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b6e:	d015      	beq.n	8008b9c <_vfiprintf_r+0x120>
 8008b70:	9a07      	ldr	r2, [sp, #28]
 8008b72:	4654      	mov	r4, sl
 8008b74:	2000      	movs	r0, #0
 8008b76:	f04f 0c0a 	mov.w	ip, #10
 8008b7a:	4621      	mov	r1, r4
 8008b7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008b80:	3b30      	subs	r3, #48	@ 0x30
 8008b82:	2b09      	cmp	r3, #9
 8008b84:	d94b      	bls.n	8008c1e <_vfiprintf_r+0x1a2>
 8008b86:	b1b0      	cbz	r0, 8008bb6 <_vfiprintf_r+0x13a>
 8008b88:	9207      	str	r2, [sp, #28]
 8008b8a:	e014      	b.n	8008bb6 <_vfiprintf_r+0x13a>
 8008b8c:	eba0 0308 	sub.w	r3, r0, r8
 8008b90:	fa09 f303 	lsl.w	r3, r9, r3
 8008b94:	4313      	orrs	r3, r2
 8008b96:	9304      	str	r3, [sp, #16]
 8008b98:	46a2      	mov	sl, r4
 8008b9a:	e7d2      	b.n	8008b42 <_vfiprintf_r+0xc6>
 8008b9c:	9b03      	ldr	r3, [sp, #12]
 8008b9e:	1d19      	adds	r1, r3, #4
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	9103      	str	r1, [sp, #12]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	bfbb      	ittet	lt
 8008ba8:	425b      	neglt	r3, r3
 8008baa:	f042 0202 	orrlt.w	r2, r2, #2
 8008bae:	9307      	strge	r3, [sp, #28]
 8008bb0:	9307      	strlt	r3, [sp, #28]
 8008bb2:	bfb8      	it	lt
 8008bb4:	9204      	strlt	r2, [sp, #16]
 8008bb6:	7823      	ldrb	r3, [r4, #0]
 8008bb8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008bba:	d10a      	bne.n	8008bd2 <_vfiprintf_r+0x156>
 8008bbc:	7863      	ldrb	r3, [r4, #1]
 8008bbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008bc0:	d132      	bne.n	8008c28 <_vfiprintf_r+0x1ac>
 8008bc2:	9b03      	ldr	r3, [sp, #12]
 8008bc4:	1d1a      	adds	r2, r3, #4
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	9203      	str	r2, [sp, #12]
 8008bca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008bce:	3402      	adds	r4, #2
 8008bd0:	9305      	str	r3, [sp, #20]
 8008bd2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008ca8 <_vfiprintf_r+0x22c>
 8008bd6:	7821      	ldrb	r1, [r4, #0]
 8008bd8:	2203      	movs	r2, #3
 8008bda:	4650      	mov	r0, sl
 8008bdc:	f7f7 fb10 	bl	8000200 <memchr>
 8008be0:	b138      	cbz	r0, 8008bf2 <_vfiprintf_r+0x176>
 8008be2:	9b04      	ldr	r3, [sp, #16]
 8008be4:	eba0 000a 	sub.w	r0, r0, sl
 8008be8:	2240      	movs	r2, #64	@ 0x40
 8008bea:	4082      	lsls	r2, r0
 8008bec:	4313      	orrs	r3, r2
 8008bee:	3401      	adds	r4, #1
 8008bf0:	9304      	str	r3, [sp, #16]
 8008bf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bf6:	4829      	ldr	r0, [pc, #164]	@ (8008c9c <_vfiprintf_r+0x220>)
 8008bf8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008bfc:	2206      	movs	r2, #6
 8008bfe:	f7f7 faff 	bl	8000200 <memchr>
 8008c02:	2800      	cmp	r0, #0
 8008c04:	d03f      	beq.n	8008c86 <_vfiprintf_r+0x20a>
 8008c06:	4b26      	ldr	r3, [pc, #152]	@ (8008ca0 <_vfiprintf_r+0x224>)
 8008c08:	bb1b      	cbnz	r3, 8008c52 <_vfiprintf_r+0x1d6>
 8008c0a:	9b03      	ldr	r3, [sp, #12]
 8008c0c:	3307      	adds	r3, #7
 8008c0e:	f023 0307 	bic.w	r3, r3, #7
 8008c12:	3308      	adds	r3, #8
 8008c14:	9303      	str	r3, [sp, #12]
 8008c16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c18:	443b      	add	r3, r7
 8008c1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c1c:	e76a      	b.n	8008af4 <_vfiprintf_r+0x78>
 8008c1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008c22:	460c      	mov	r4, r1
 8008c24:	2001      	movs	r0, #1
 8008c26:	e7a8      	b.n	8008b7a <_vfiprintf_r+0xfe>
 8008c28:	2300      	movs	r3, #0
 8008c2a:	3401      	adds	r4, #1
 8008c2c:	9305      	str	r3, [sp, #20]
 8008c2e:	4619      	mov	r1, r3
 8008c30:	f04f 0c0a 	mov.w	ip, #10
 8008c34:	4620      	mov	r0, r4
 8008c36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c3a:	3a30      	subs	r2, #48	@ 0x30
 8008c3c:	2a09      	cmp	r2, #9
 8008c3e:	d903      	bls.n	8008c48 <_vfiprintf_r+0x1cc>
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d0c6      	beq.n	8008bd2 <_vfiprintf_r+0x156>
 8008c44:	9105      	str	r1, [sp, #20]
 8008c46:	e7c4      	b.n	8008bd2 <_vfiprintf_r+0x156>
 8008c48:	fb0c 2101 	mla	r1, ip, r1, r2
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	2301      	movs	r3, #1
 8008c50:	e7f0      	b.n	8008c34 <_vfiprintf_r+0x1b8>
 8008c52:	ab03      	add	r3, sp, #12
 8008c54:	9300      	str	r3, [sp, #0]
 8008c56:	462a      	mov	r2, r5
 8008c58:	4b12      	ldr	r3, [pc, #72]	@ (8008ca4 <_vfiprintf_r+0x228>)
 8008c5a:	a904      	add	r1, sp, #16
 8008c5c:	4630      	mov	r0, r6
 8008c5e:	f7fc ff3f 	bl	8005ae0 <_printf_float>
 8008c62:	4607      	mov	r7, r0
 8008c64:	1c78      	adds	r0, r7, #1
 8008c66:	d1d6      	bne.n	8008c16 <_vfiprintf_r+0x19a>
 8008c68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008c6a:	07d9      	lsls	r1, r3, #31
 8008c6c:	d405      	bmi.n	8008c7a <_vfiprintf_r+0x1fe>
 8008c6e:	89ab      	ldrh	r3, [r5, #12]
 8008c70:	059a      	lsls	r2, r3, #22
 8008c72:	d402      	bmi.n	8008c7a <_vfiprintf_r+0x1fe>
 8008c74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008c76:	f7fd fcb5 	bl	80065e4 <__retarget_lock_release_recursive>
 8008c7a:	89ab      	ldrh	r3, [r5, #12]
 8008c7c:	065b      	lsls	r3, r3, #25
 8008c7e:	f53f af1f 	bmi.w	8008ac0 <_vfiprintf_r+0x44>
 8008c82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c84:	e71e      	b.n	8008ac4 <_vfiprintf_r+0x48>
 8008c86:	ab03      	add	r3, sp, #12
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	462a      	mov	r2, r5
 8008c8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ca4 <_vfiprintf_r+0x228>)
 8008c8e:	a904      	add	r1, sp, #16
 8008c90:	4630      	mov	r0, r6
 8008c92:	f7fd f9bd 	bl	8006010 <_printf_i>
 8008c96:	e7e4      	b.n	8008c62 <_vfiprintf_r+0x1e6>
 8008c98:	080093c0 	.word	0x080093c0
 8008c9c:	080093ca 	.word	0x080093ca
 8008ca0:	08005ae1 	.word	0x08005ae1
 8008ca4:	08008a59 	.word	0x08008a59
 8008ca8:	080093c6 	.word	0x080093c6

08008cac <__swbuf_r>:
 8008cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cae:	460e      	mov	r6, r1
 8008cb0:	4614      	mov	r4, r2
 8008cb2:	4605      	mov	r5, r0
 8008cb4:	b118      	cbz	r0, 8008cbe <__swbuf_r+0x12>
 8008cb6:	6a03      	ldr	r3, [r0, #32]
 8008cb8:	b90b      	cbnz	r3, 8008cbe <__swbuf_r+0x12>
 8008cba:	f7fd fb53 	bl	8006364 <__sinit>
 8008cbe:	69a3      	ldr	r3, [r4, #24]
 8008cc0:	60a3      	str	r3, [r4, #8]
 8008cc2:	89a3      	ldrh	r3, [r4, #12]
 8008cc4:	071a      	lsls	r2, r3, #28
 8008cc6:	d501      	bpl.n	8008ccc <__swbuf_r+0x20>
 8008cc8:	6923      	ldr	r3, [r4, #16]
 8008cca:	b943      	cbnz	r3, 8008cde <__swbuf_r+0x32>
 8008ccc:	4621      	mov	r1, r4
 8008cce:	4628      	mov	r0, r5
 8008cd0:	f000 f82a 	bl	8008d28 <__swsetup_r>
 8008cd4:	b118      	cbz	r0, 8008cde <__swbuf_r+0x32>
 8008cd6:	f04f 37ff 	mov.w	r7, #4294967295
 8008cda:	4638      	mov	r0, r7
 8008cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cde:	6823      	ldr	r3, [r4, #0]
 8008ce0:	6922      	ldr	r2, [r4, #16]
 8008ce2:	1a98      	subs	r0, r3, r2
 8008ce4:	6963      	ldr	r3, [r4, #20]
 8008ce6:	b2f6      	uxtb	r6, r6
 8008ce8:	4283      	cmp	r3, r0
 8008cea:	4637      	mov	r7, r6
 8008cec:	dc05      	bgt.n	8008cfa <__swbuf_r+0x4e>
 8008cee:	4621      	mov	r1, r4
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	f7ff fdc7 	bl	8008884 <_fflush_r>
 8008cf6:	2800      	cmp	r0, #0
 8008cf8:	d1ed      	bne.n	8008cd6 <__swbuf_r+0x2a>
 8008cfa:	68a3      	ldr	r3, [r4, #8]
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	60a3      	str	r3, [r4, #8]
 8008d00:	6823      	ldr	r3, [r4, #0]
 8008d02:	1c5a      	adds	r2, r3, #1
 8008d04:	6022      	str	r2, [r4, #0]
 8008d06:	701e      	strb	r6, [r3, #0]
 8008d08:	6962      	ldr	r2, [r4, #20]
 8008d0a:	1c43      	adds	r3, r0, #1
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d004      	beq.n	8008d1a <__swbuf_r+0x6e>
 8008d10:	89a3      	ldrh	r3, [r4, #12]
 8008d12:	07db      	lsls	r3, r3, #31
 8008d14:	d5e1      	bpl.n	8008cda <__swbuf_r+0x2e>
 8008d16:	2e0a      	cmp	r6, #10
 8008d18:	d1df      	bne.n	8008cda <__swbuf_r+0x2e>
 8008d1a:	4621      	mov	r1, r4
 8008d1c:	4628      	mov	r0, r5
 8008d1e:	f7ff fdb1 	bl	8008884 <_fflush_r>
 8008d22:	2800      	cmp	r0, #0
 8008d24:	d0d9      	beq.n	8008cda <__swbuf_r+0x2e>
 8008d26:	e7d6      	b.n	8008cd6 <__swbuf_r+0x2a>

08008d28 <__swsetup_r>:
 8008d28:	b538      	push	{r3, r4, r5, lr}
 8008d2a:	4b29      	ldr	r3, [pc, #164]	@ (8008dd0 <__swsetup_r+0xa8>)
 8008d2c:	4605      	mov	r5, r0
 8008d2e:	6818      	ldr	r0, [r3, #0]
 8008d30:	460c      	mov	r4, r1
 8008d32:	b118      	cbz	r0, 8008d3c <__swsetup_r+0x14>
 8008d34:	6a03      	ldr	r3, [r0, #32]
 8008d36:	b90b      	cbnz	r3, 8008d3c <__swsetup_r+0x14>
 8008d38:	f7fd fb14 	bl	8006364 <__sinit>
 8008d3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d40:	0719      	lsls	r1, r3, #28
 8008d42:	d422      	bmi.n	8008d8a <__swsetup_r+0x62>
 8008d44:	06da      	lsls	r2, r3, #27
 8008d46:	d407      	bmi.n	8008d58 <__swsetup_r+0x30>
 8008d48:	2209      	movs	r2, #9
 8008d4a:	602a      	str	r2, [r5, #0]
 8008d4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008d50:	81a3      	strh	r3, [r4, #12]
 8008d52:	f04f 30ff 	mov.w	r0, #4294967295
 8008d56:	e033      	b.n	8008dc0 <__swsetup_r+0x98>
 8008d58:	0758      	lsls	r0, r3, #29
 8008d5a:	d512      	bpl.n	8008d82 <__swsetup_r+0x5a>
 8008d5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008d5e:	b141      	cbz	r1, 8008d72 <__swsetup_r+0x4a>
 8008d60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008d64:	4299      	cmp	r1, r3
 8008d66:	d002      	beq.n	8008d6e <__swsetup_r+0x46>
 8008d68:	4628      	mov	r0, r5
 8008d6a:	f7fe faad 	bl	80072c8 <_free_r>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	6363      	str	r3, [r4, #52]	@ 0x34
 8008d72:	89a3      	ldrh	r3, [r4, #12]
 8008d74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008d78:	81a3      	strh	r3, [r4, #12]
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	6063      	str	r3, [r4, #4]
 8008d7e:	6923      	ldr	r3, [r4, #16]
 8008d80:	6023      	str	r3, [r4, #0]
 8008d82:	89a3      	ldrh	r3, [r4, #12]
 8008d84:	f043 0308 	orr.w	r3, r3, #8
 8008d88:	81a3      	strh	r3, [r4, #12]
 8008d8a:	6923      	ldr	r3, [r4, #16]
 8008d8c:	b94b      	cbnz	r3, 8008da2 <__swsetup_r+0x7a>
 8008d8e:	89a3      	ldrh	r3, [r4, #12]
 8008d90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008d94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d98:	d003      	beq.n	8008da2 <__swsetup_r+0x7a>
 8008d9a:	4621      	mov	r1, r4
 8008d9c:	4628      	mov	r0, r5
 8008d9e:	f000 f883 	bl	8008ea8 <__smakebuf_r>
 8008da2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008da6:	f013 0201 	ands.w	r2, r3, #1
 8008daa:	d00a      	beq.n	8008dc2 <__swsetup_r+0x9a>
 8008dac:	2200      	movs	r2, #0
 8008dae:	60a2      	str	r2, [r4, #8]
 8008db0:	6962      	ldr	r2, [r4, #20]
 8008db2:	4252      	negs	r2, r2
 8008db4:	61a2      	str	r2, [r4, #24]
 8008db6:	6922      	ldr	r2, [r4, #16]
 8008db8:	b942      	cbnz	r2, 8008dcc <__swsetup_r+0xa4>
 8008dba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008dbe:	d1c5      	bne.n	8008d4c <__swsetup_r+0x24>
 8008dc0:	bd38      	pop	{r3, r4, r5, pc}
 8008dc2:	0799      	lsls	r1, r3, #30
 8008dc4:	bf58      	it	pl
 8008dc6:	6962      	ldrpl	r2, [r4, #20]
 8008dc8:	60a2      	str	r2, [r4, #8]
 8008dca:	e7f4      	b.n	8008db6 <__swsetup_r+0x8e>
 8008dcc:	2000      	movs	r0, #0
 8008dce:	e7f7      	b.n	8008dc0 <__swsetup_r+0x98>
 8008dd0:	20000194 	.word	0x20000194

08008dd4 <_raise_r>:
 8008dd4:	291f      	cmp	r1, #31
 8008dd6:	b538      	push	{r3, r4, r5, lr}
 8008dd8:	4605      	mov	r5, r0
 8008dda:	460c      	mov	r4, r1
 8008ddc:	d904      	bls.n	8008de8 <_raise_r+0x14>
 8008dde:	2316      	movs	r3, #22
 8008de0:	6003      	str	r3, [r0, #0]
 8008de2:	f04f 30ff 	mov.w	r0, #4294967295
 8008de6:	bd38      	pop	{r3, r4, r5, pc}
 8008de8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008dea:	b112      	cbz	r2, 8008df2 <_raise_r+0x1e>
 8008dec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008df0:	b94b      	cbnz	r3, 8008e06 <_raise_r+0x32>
 8008df2:	4628      	mov	r0, r5
 8008df4:	f000 f830 	bl	8008e58 <_getpid_r>
 8008df8:	4622      	mov	r2, r4
 8008dfa:	4601      	mov	r1, r0
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008e02:	f000 b817 	b.w	8008e34 <_kill_r>
 8008e06:	2b01      	cmp	r3, #1
 8008e08:	d00a      	beq.n	8008e20 <_raise_r+0x4c>
 8008e0a:	1c59      	adds	r1, r3, #1
 8008e0c:	d103      	bne.n	8008e16 <_raise_r+0x42>
 8008e0e:	2316      	movs	r3, #22
 8008e10:	6003      	str	r3, [r0, #0]
 8008e12:	2001      	movs	r0, #1
 8008e14:	e7e7      	b.n	8008de6 <_raise_r+0x12>
 8008e16:	2100      	movs	r1, #0
 8008e18:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008e1c:	4620      	mov	r0, r4
 8008e1e:	4798      	blx	r3
 8008e20:	2000      	movs	r0, #0
 8008e22:	e7e0      	b.n	8008de6 <_raise_r+0x12>

08008e24 <raise>:
 8008e24:	4b02      	ldr	r3, [pc, #8]	@ (8008e30 <raise+0xc>)
 8008e26:	4601      	mov	r1, r0
 8008e28:	6818      	ldr	r0, [r3, #0]
 8008e2a:	f7ff bfd3 	b.w	8008dd4 <_raise_r>
 8008e2e:	bf00      	nop
 8008e30:	20000194 	.word	0x20000194

08008e34 <_kill_r>:
 8008e34:	b538      	push	{r3, r4, r5, lr}
 8008e36:	4d07      	ldr	r5, [pc, #28]	@ (8008e54 <_kill_r+0x20>)
 8008e38:	2300      	movs	r3, #0
 8008e3a:	4604      	mov	r4, r0
 8008e3c:	4608      	mov	r0, r1
 8008e3e:	4611      	mov	r1, r2
 8008e40:	602b      	str	r3, [r5, #0]
 8008e42:	f7f9 fa95 	bl	8002370 <_kill>
 8008e46:	1c43      	adds	r3, r0, #1
 8008e48:	d102      	bne.n	8008e50 <_kill_r+0x1c>
 8008e4a:	682b      	ldr	r3, [r5, #0]
 8008e4c:	b103      	cbz	r3, 8008e50 <_kill_r+0x1c>
 8008e4e:	6023      	str	r3, [r4, #0]
 8008e50:	bd38      	pop	{r3, r4, r5, pc}
 8008e52:	bf00      	nop
 8008e54:	200004b4 	.word	0x200004b4

08008e58 <_getpid_r>:
 8008e58:	f7f9 ba82 	b.w	8002360 <_getpid>

08008e5c <__swhatbuf_r>:
 8008e5c:	b570      	push	{r4, r5, r6, lr}
 8008e5e:	460c      	mov	r4, r1
 8008e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e64:	2900      	cmp	r1, #0
 8008e66:	b096      	sub	sp, #88	@ 0x58
 8008e68:	4615      	mov	r5, r2
 8008e6a:	461e      	mov	r6, r3
 8008e6c:	da0d      	bge.n	8008e8a <__swhatbuf_r+0x2e>
 8008e6e:	89a3      	ldrh	r3, [r4, #12]
 8008e70:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008e74:	f04f 0100 	mov.w	r1, #0
 8008e78:	bf14      	ite	ne
 8008e7a:	2340      	movne	r3, #64	@ 0x40
 8008e7c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008e80:	2000      	movs	r0, #0
 8008e82:	6031      	str	r1, [r6, #0]
 8008e84:	602b      	str	r3, [r5, #0]
 8008e86:	b016      	add	sp, #88	@ 0x58
 8008e88:	bd70      	pop	{r4, r5, r6, pc}
 8008e8a:	466a      	mov	r2, sp
 8008e8c:	f000 f848 	bl	8008f20 <_fstat_r>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	dbec      	blt.n	8008e6e <__swhatbuf_r+0x12>
 8008e94:	9901      	ldr	r1, [sp, #4]
 8008e96:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008e9a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008e9e:	4259      	negs	r1, r3
 8008ea0:	4159      	adcs	r1, r3
 8008ea2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008ea6:	e7eb      	b.n	8008e80 <__swhatbuf_r+0x24>

08008ea8 <__smakebuf_r>:
 8008ea8:	898b      	ldrh	r3, [r1, #12]
 8008eaa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008eac:	079d      	lsls	r5, r3, #30
 8008eae:	4606      	mov	r6, r0
 8008eb0:	460c      	mov	r4, r1
 8008eb2:	d507      	bpl.n	8008ec4 <__smakebuf_r+0x1c>
 8008eb4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	6123      	str	r3, [r4, #16]
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	6163      	str	r3, [r4, #20]
 8008ec0:	b003      	add	sp, #12
 8008ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ec4:	ab01      	add	r3, sp, #4
 8008ec6:	466a      	mov	r2, sp
 8008ec8:	f7ff ffc8 	bl	8008e5c <__swhatbuf_r>
 8008ecc:	9f00      	ldr	r7, [sp, #0]
 8008ece:	4605      	mov	r5, r0
 8008ed0:	4639      	mov	r1, r7
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f7fe fda6 	bl	8007a24 <_malloc_r>
 8008ed8:	b948      	cbnz	r0, 8008eee <__smakebuf_r+0x46>
 8008eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ede:	059a      	lsls	r2, r3, #22
 8008ee0:	d4ee      	bmi.n	8008ec0 <__smakebuf_r+0x18>
 8008ee2:	f023 0303 	bic.w	r3, r3, #3
 8008ee6:	f043 0302 	orr.w	r3, r3, #2
 8008eea:	81a3      	strh	r3, [r4, #12]
 8008eec:	e7e2      	b.n	8008eb4 <__smakebuf_r+0xc>
 8008eee:	89a3      	ldrh	r3, [r4, #12]
 8008ef0:	6020      	str	r0, [r4, #0]
 8008ef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ef6:	81a3      	strh	r3, [r4, #12]
 8008ef8:	9b01      	ldr	r3, [sp, #4]
 8008efa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008efe:	b15b      	cbz	r3, 8008f18 <__smakebuf_r+0x70>
 8008f00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f04:	4630      	mov	r0, r6
 8008f06:	f000 f81d 	bl	8008f44 <_isatty_r>
 8008f0a:	b128      	cbz	r0, 8008f18 <__smakebuf_r+0x70>
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	f023 0303 	bic.w	r3, r3, #3
 8008f12:	f043 0301 	orr.w	r3, r3, #1
 8008f16:	81a3      	strh	r3, [r4, #12]
 8008f18:	89a3      	ldrh	r3, [r4, #12]
 8008f1a:	431d      	orrs	r5, r3
 8008f1c:	81a5      	strh	r5, [r4, #12]
 8008f1e:	e7cf      	b.n	8008ec0 <__smakebuf_r+0x18>

08008f20 <_fstat_r>:
 8008f20:	b538      	push	{r3, r4, r5, lr}
 8008f22:	4d07      	ldr	r5, [pc, #28]	@ (8008f40 <_fstat_r+0x20>)
 8008f24:	2300      	movs	r3, #0
 8008f26:	4604      	mov	r4, r0
 8008f28:	4608      	mov	r0, r1
 8008f2a:	4611      	mov	r1, r2
 8008f2c:	602b      	str	r3, [r5, #0]
 8008f2e:	f7f9 fa7f 	bl	8002430 <_fstat>
 8008f32:	1c43      	adds	r3, r0, #1
 8008f34:	d102      	bne.n	8008f3c <_fstat_r+0x1c>
 8008f36:	682b      	ldr	r3, [r5, #0]
 8008f38:	b103      	cbz	r3, 8008f3c <_fstat_r+0x1c>
 8008f3a:	6023      	str	r3, [r4, #0]
 8008f3c:	bd38      	pop	{r3, r4, r5, pc}
 8008f3e:	bf00      	nop
 8008f40:	200004b4 	.word	0x200004b4

08008f44 <_isatty_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	4d06      	ldr	r5, [pc, #24]	@ (8008f60 <_isatty_r+0x1c>)
 8008f48:	2300      	movs	r3, #0
 8008f4a:	4604      	mov	r4, r0
 8008f4c:	4608      	mov	r0, r1
 8008f4e:	602b      	str	r3, [r5, #0]
 8008f50:	f7f9 fa7e 	bl	8002450 <_isatty>
 8008f54:	1c43      	adds	r3, r0, #1
 8008f56:	d102      	bne.n	8008f5e <_isatty_r+0x1a>
 8008f58:	682b      	ldr	r3, [r5, #0]
 8008f5a:	b103      	cbz	r3, 8008f5e <_isatty_r+0x1a>
 8008f5c:	6023      	str	r3, [r4, #0]
 8008f5e:	bd38      	pop	{r3, r4, r5, pc}
 8008f60:	200004b4 	.word	0x200004b4

08008f64 <_init>:
 8008f64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f66:	bf00      	nop
 8008f68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f6a:	bc08      	pop	{r3}
 8008f6c:	469e      	mov	lr, r3
 8008f6e:	4770      	bx	lr

08008f70 <_fini>:
 8008f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f72:	bf00      	nop
 8008f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f76:	bc08      	pop	{r3}
 8008f78:	469e      	mov	lr, r3
 8008f7a:	4770      	bx	lr
