16:49:46 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/IDE.log'.
16:49:46 INFO  : Registering command handlers for Vitis TCF services
16:49:47 INFO  : Platform repository initialization has completed.
16:49:47 INFO  : Successfully done query RDI_DATADIR 
16:49:47 INFO  : plnx-install-location is set to ''
16:50:01 INFO  : Platform 'rsa_project_wrapper' is added to custom repositories.
16:50:26 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:50:48 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/IDE.log'.
16:50:48 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
16:50:50 INFO  : XSCT server has started successfully.
16:50:50 INFO  : Successfully done setting XSCT server connection channel  
16:50:50 INFO  : plnx-install-location is set to ''
16:50:50 INFO  : Successfully done setting workspace for the tool. 
16:50:53 INFO  : Registering command handlers for Vitis TCF services
16:50:54 INFO  : Platform repository initialization has completed.
16:50:54 INFO  : Successfully done query RDI_DATADIR 
16:51:17 INFO  : Result from executing command 'getProjects': rsa_project_wrapper
16:51:17 INFO  : Result from executing command 'getPlatforms': rsa_project_wrapper|/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/rsa_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
16:51:20 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:52:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:11 INFO  : 'jtag frequency' command is executed.
16:52:11 INFO  : Context for 'APU' is selected.
16:52:11 INFO  : System reset is completed.
16:52:14 INFO  : 'after 3000' command is executed.
16:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:52:17 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:52:17 INFO  : Context for 'APU' is selected.
16:52:17 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
16:52:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:17 INFO  : Context for 'APU' is selected.
16:52:17 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:52:17 INFO  : 'ps7_init' command is executed.
16:52:17 INFO  : 'ps7_post_config' command is executed.
16:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:17 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:17 INFO  : 'con' command is executed.
16:52:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:52:17 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:53:46 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:54:04 INFO  : Disconnected from the channel tcfchan#3.
16:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:54:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:54:18 INFO  : 'jtag frequency' command is executed.
16:54:18 INFO  : Context for 'APU' is selected.
16:54:18 INFO  : System reset is completed.
16:54:21 INFO  : 'after 3000' command is executed.
16:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:54:24 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
16:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:54:24 INFO  : Context for 'APU' is selected.
16:54:24 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:54:24 INFO  : 'ps7_init' command is executed.
16:54:24 INFO  : 'ps7_post_config' command is executed.
16:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:24 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:54:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:54:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:54:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:54:24 INFO  : 'con' command is executed.
16:54:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:54:24 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
16:56:44 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:57:29 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:57:40 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
16:57:54 INFO  : Disconnected from the channel tcfchan#5.
16:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:57:57 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:02 INFO  : 'jtag frequency' command is executed.
16:58:02 INFO  : Context for 'APU' is selected.
16:58:02 INFO  : System reset is completed.
16:58:05 INFO  : 'after 3000' command is executed.
16:58:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:58:07 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
16:58:07 INFO  : Context for 'APU' is selected.
16:58:07 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
16:58:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:07 INFO  : Context for 'APU' is selected.
16:58:07 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
16:58:07 INFO  : 'ps7_init' command is executed.
16:58:07 INFO  : 'ps7_post_config' command is executed.
16:58:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:08 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:08 INFO  : 'con' command is executed.
16:58:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:58:08 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
17:16:22 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
17:17:28 INFO  : XRT server has started successfully on port '4354'
17:17:30 INFO  : Disconnected from the channel tcfchan#7.
17:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:31 INFO  : 'jtag frequency' command is executed.
17:17:31 INFO  : Context for 'APU' is selected.
17:17:31 INFO  : System reset is completed.
17:17:34 INFO  : 'after 3000' command is executed.
17:17:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
17:17:36 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
17:17:36 INFO  : Context for 'APU' is selected.
17:17:36 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
17:17:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:36 INFO  : Context for 'APU' is selected.
17:17:36 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
17:17:36 INFO  : 'ps7_init' command is executed.
17:17:36 INFO  : 'ps7_post_config' command is executed.
17:17:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:37 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:37 INFO  : 'con' command is executed.
17:17:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:37 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/systemdebugger_sw_design_system_standalone.tcl'
18:28:46 INFO  : Disconnected from the channel tcfchan#9.
