INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital logic/div_4/div_4.srcs/sources_1/new/div4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div4
WARNING: [VRFC 10-1315] redeclaration of ansi port numerator is not allowed [D:/digital logic/div_4/div_4.srcs/sources_1/new/div4.v:9]
WARNING: [VRFC 10-1315] redeclaration of ansi port denominator is not allowed [D:/digital logic/div_4/div_4.srcs/sources_1/new/div4.v:10]
WARNING: [VRFC 10-1315] redeclaration of ansi port quotient is not allowed [D:/digital logic/div_4/div_4.srcs/sources_1/new/div4.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port remainder is not allowed [D:/digital logic/div_4/div_4.srcs/sources_1/new/div4.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital logic/div_4/div_4.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/digital logic/div_4/div_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
