Concatenation

```
display_ns <= ANS&"00"&GNS&"00"&RNS;	-- combine the NS single bit output to 6bits logic vector
display_ew <= AEW&"00"&GEW&"00"&REW;	-- combine the EW single bit output to 6bits logic vector
```
