{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,26]],"date-time":"2019-11-26T22:44:22Z","timestamp":1574808262840},"reference-count":36,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2018,3,8]],"date-time":"2018-03-08T00:00:00Z","timestamp":1520467200000},"delay-in-days":0,"content-version":"vor"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["91538202 and 91338103"]},{"name":"new strategic industries development projects of Shenzhen City","award":["JCYJ20160520140157342 and CXZZ20150928165834560"]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["JETC","J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2018,3,8]]},"DOI":"10.1145\/3154836","type":"journal-article","created":{"date-parts":[[2018,3,9]],"date-time":"2018-03-09T13:27:48Z","timestamp":1520602068000},"page":"1-20","source":"Crossref","is-referenced-by-count":0,"title":["Efficient LDPC Code Design for Combating Asymmetric Errors in STT-RAM"],"prefix":"10.1145","volume":"14","author":[{"given":"Bohua","family":"Li","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Yukui","family":"Pei","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}]},{"given":"Wujie","family":"Wen","sequence":"additional","affiliation":[{"name":"Florida International University, Miami, USA"}]}],"member":"320","reference":[{"key":"key-10.1145\/3154836-1","unstructured":"Xiuyuan Bi, Zhenyu Sun, Hai Li, and Wenqing Wu. 2012. Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches. In Proceedings of the International Conference on Computer-Aided Design (ICCAD&#x02019;12). 88--94.","DOI":"10.1145\/2429384.2429401","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-2","unstructured":"Kui Cai, Zhiliang Qin, and Bingjin Chen. 2013. Channel capacity and soft-decision decoding of LDPC codes for spin-torque transfer magnetic random access memory (STT-MRAM). In Proceedings of the 2013 International Conference on Computing, Networking, and Communications (ICNC&#x02019;13). 550--554."},{"key":"key-10.1145\/3154836-3","unstructured":"CCSDS. 2007. Low Density Parity Check Codes for Use in Near-Earth and Deep Space Applications. Orange Book, Experimental Specification. Consultative Committee for Space Data Systems (CCSDS)."},{"key":"key-10.1145\/3154836-4","unstructured":"Zhiqiang Cui, Zhongfeng Wang, and Xinmiao Zhang. 2012. Reduced-complexity column-layered decoding and implementation for LDPC codes. arXiv:1204.2577 (2012)."},{"key":"key-10.1145\/3154836-5","unstructured":"Robert G. Gallager. 1962. Low-density parity-check codes. IRE Trans. Info. Theory 8, 1 (1962), 21--28.","DOI":"10.1109\/TIT.1962.1057683","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-6","unstructured":"M. Hosomi, H. Yamagishi et al. 2005. A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM. In Proceedings of the IEEE International Electron Devices Meeting (IEDM&#x02019;05). 459--462."},{"key":"key-10.1145\/3154836-7","unstructured":"Mu Yue Hsiao. 1970. A class of optimal minimum odd-weight-column SEC-DED. IBM J. Res. Dev. 14, 4 (1970), 395--401.","DOI":"10.1147\/rd.144.0395","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-8","unstructured":"T. Ishigaki, T. Kawahara, R. Takemura, K. Ono, K. Ito, H. Matsuoka, and H. Ohno. 2010. A multi-level-cell spin-transfer torque memory with series-stacked magnetotunnel junctions. In Proceedings of the 2010 Symposium on VLSI Technology.","DOI":"10.1109\/VLSIT.2010.5556126","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-9","unstructured":"Lei Jiang, Wujie Wen, Danghui Wang, and Lide Duan. 2016. Improving read performance of STT-MRAM based main memories through smash read and flexible read. In Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC&#x02019;16). 31--36.","DOI":"10.1109\/ASPDAC.2016.7427985","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-10","unstructured":"Wang Kang, Liuyang Zhang, Jacques-Olivier Klein, Youguang Zhang, Dafin&#x000E9; Ravelosona, and Weisheng Zhao. 2015. Reconfigurable codesign of STT-MRAM under process variations in deeply scaled technology. IEEE Trans. Electron. Dev. 62, 6 (2015), 1769--1777."},{"key":"key-10.1145\/3154836-11","unstructured":"Wang Kang, Liuyang Zhang, Weisheng Zhao, Jacques-Olivier Klein, Youguang Zhang, Dafin&#x000E9; Ravelosona, and Claude Chappert. 2015. Yield and reliability improvement techniques for emerging nonvolatile STT-MRAM. IEEE J. Emerg. Select. Top. Circ. Syst. 5, 1 (2015), 28--39.","DOI":"10.1109\/JETCAS.2014.2374291","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-12","unstructured":"Wang Kang, WeiSheng Zhao, Zhaohao Wang, Yue Zhang, Jacques-Olivier Klein, Youguang Zhang, Claude Chappert, and Dafin&#x000E9; Ravelosona. 2013. A low-cost built-in error correction circuit design for STT-MRAM reliability improvement. Microelectron. Reliabil. 53, 9 (2013), 1224--1229."},{"key":"key-10.1145\/3154836-13","unstructured":"Bohua Li, Yukui Pei, and Ning Ge. 2016. Area-efficient fault-tolerant design for low-density parity-check decoders. In Proceedings of the IEEE Vehicular Technology Conference (VTC&#x02019;16). 1--5.","DOI":"10.1109\/VTCFall.2016.7880909","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-14","unstructured":"Bohua Li, Yukui Pei, and Wujie Wen. 2016. Efficient low-density parity-check (LDPC) code decoding for combating asymmetric errors in STT-RAM. In Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI&#x02019;16). 266--271."},{"key":"key-10.1145\/3154836-15","unstructured":"Shu Lin and D. J. Costello. 2004. Error Control Coding. Pearson Education India."},{"key":"key-10.1145\/3154836-16","unstructured":"Jianhua Lu, Xiaoming Tao, and Ning Ge. 2015. An LDPC code design with sub-matrix structure. In Structural Processing for Wireless Communications. 45--54.","DOI":"10.1007\/978-3-319-15711-5_4","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-17","unstructured":"Zhibin Luan, Yukui Pei, and Ning Ge. 2013. A fast convergence and area-efficient decoder for quasi-cyclic low-density parity-check codes. In Proceedings of the 2013 19th Asia-Pacific Conference on Communications (APCC&#x02019;13). 458--462.","DOI":"10.1109\/APCC.2013.6765990","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-18","unstructured":"David J. C. MacKay. 1999. Good error-correcting codes based on very sparse matrices. IEEE Trans. Info. Theory 45, 2 (1999), 399--431.","DOI":"10.1109\/18.748992","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-19","unstructured":"David J. C. MacKay. 1999. Good error-correcting codes based on very sparse matrices. IEEE Trans. Info. Theory 45, 2 (1999), 399--431.","DOI":"10.1109\/18.748992","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-20","unstructured":"David J. C. MacKay and Radford M. Neal. 1996. Near Shannon limit performance of low-density parity check codes. Electron. Lett. 32, 18 (1996), 1645--1646.","DOI":"10.1049\/el:19961141","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-21","unstructured":"Yukui Pei, Liuguo Yin, and Jianhua Lu. 2004. Design of irregular LDPC codec on a single chip FPGA. In Proceedings of the IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication, 2004. Vol. 1. 221--224."},{"key":"key-10.1145\/3154836-22","unstructured":"Thomas J. Richardson and R&#x000FC;diger L. Urbanke. 2001. The capacity of low-density parity-check codes under message-passing decoding. IEEE Trans. Info. Theory 47, 2 (2001), 599--618."},{"key":"key-10.1145\/3154836-23","unstructured":"Clinton W. Smullen, Vidyabhushan Mohan, Anurag Nigam, Sudhanva Gurumurthi, and Mircea R. Stan. 2011. Relaxing non-volatility for fast and energy-efficient STT-RAM caches. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA&#x02019;11).","DOI":"10.1109\/HPCA.2011.5749716","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-24","unstructured":"Storage Industry Summit. 2016. Retrieved from http:\/\/www.snia.org\/sites\/default\/files\/NVM\/2016\/presentations\/ Panel_1_Combined_NVM_Futures%20Revision.pdf."},{"key":"key-10.1145\/3154836-25","unstructured":"Guangyu Sun, Xiangyu Dong, Yuan Xie, Jian Li, and Yiran Chen. 2009. A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA&#x02019;09)."},{"key":"key-10.1145\/3154836-26","unstructured":"Wujie Wen, Mengjie Mao, Hai Li, Yiran Chen, Yukui Pei, and Ning Ge. 2016. A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizations. In Proceedings of the Design, Automation, and Test in Europe (DATE&#x02019;16).","DOI":"10.3850\/9783981537079_0917","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-27","unstructured":"Wujie Wen, Mengjie Mao, Xiaochun Zhu, Seung H. Kang, Danghui Wang, and Yiran Chen. 2013. CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors. In Proceedings of the International Conference on Computer-Aided Design. 1--8.","DOI":"10.1109\/ICCAD.2013.6691090","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-28","unstructured":"Wujie Wen, Yaojun Zhang, Yiran Chen, Yu Wang, and Yuan Xie. 2012. PS3-RAM: A fast portable and scalable statistical STT-RAM reliability analysis method. In Proceedings of the 49th Annual Design Automation Conference. 1191--1196.","DOI":"10.1145\/2228360.2228580","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-29","unstructured":"Wujie Wen, Yaojun Zhang, Mengjie Mao, and Yiran Chen. 2014. State-restrict MLC STT-RAM designs for high-reliable high-performance memory system. In Proceedings of the 51st Annual Design Automation Conference. 1--6.","DOI":"10.1109\/DAC.2014.6881362","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-30","unstructured":"Wei Xu, Yiran Chen, Xiaobin Wang, and Tong Zhang. 2009. Improving STT MRAM storage density through smaller-than-worst-case transistor sizing. In Proceedings of the 46th Annual Design Automation Conference. 87--90.","DOI":"10.1145\/1629911.1629936","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-31","unstructured":"Tong Zhang and Keshab K. Parhi. 2004. Joint (3, k)-regular LDPC code and decoder\/encoder design. IEEE Trans. Signal Process. 52, 4 (2004), 1065--1079.","DOI":"10.1109\/TSP.2004.823508","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-32","unstructured":"Yaojun Zhang, Xiaobin Wang, and Yiran Chen. 2011. STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view. In Proceedings of the International Conference on Computer-Aided Design (ICCAD&#x02019;11). 471--477.","DOI":"10.1109\/ICCAD.2011.6105370","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-33","unstructured":"Yaojun Zhang, Wujie Wen, and Yiran Chen. 2012. The prospect of STT-RAM scaling from readability perspective. IEEE Trans. Magn. 48, 11 (2012), 3035--3038.","DOI":"10.1109\/TMAG.2012.2203589","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-34","unstructured":"Yaojun Zhang, Lu Zhang, Wujie Wen, Guangyu Sun, and Yiran Chen. 2012. Multi-level cell STT-RAM: Is it realistic or just a dream? In Proceedings of the International Conference on Computer-Aided Design (ICCAD&#x02019;12). 526--532.","DOI":"10.1145\/2429384.2429498","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3154836-35","unstructured":"Weisheng Zhao, Xiaoxuan Zhao, Boyu Zhang, Kaihua Cao, Lezhi Wang, Wang Kang, Qian Shi, Mengxing Wang, Yu Zhang, You Wang et al. 2016. Failure analysis in magnetic tunnel junction nanopillar with interfacial perpendicular magnetic anisotropy. Materials 9, 1 (2016), 41."},{"key":"key-10.1145\/3154836-36","unstructured":"Ping Zhou, Bo Zhao, Jun Yang, and Youtao Zhang. 2009. Energy reduction for STT-RAM using early write termination. In Proceedings of the International Conference on Computer-Aided Design (ICCAD&#x02019;09).","DOI":"10.1145\/1687399.1687448","doi-asserted-by":"crossref"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3154836&ftid=1950492&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,12]],"date-time":"2019-10-12T15:52:26Z","timestamp":1570895546000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3,8]]},"references-count":36,"journal-issue":{"published-print":{"date-parts":[[2018,3,13]]},"issue":"1"},"URL":"http:\/\/dx.doi.org\/10.1145\/3154836","relation":{"cites":[]},"ISSN":["1550-4832"],"issn-type":[{"value":"1550-4832","type":"print"}]}}