# Reading pref.tcl
# do maquinaEstado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thays/Desktop/repo/ELD_IFSC_2/Encontro29/maquinaDeLavar.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:09 on Feb 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC_2/Encontro29/maquinaDeLavar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquinaDeLavar
# -- Compiling architecture arc_maquinaLavar of maquinaDeLavar
# End time: 10:02:09 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do tb_maqLavarLento
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:02:54 on Feb 04,2025
# vcom -reportprogress 300 -93 -work work ../../maquinaDeLavar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquinaDeLavar
# -- Compiling architecture arc_maquinaLavar of maquinaDeLavar
# End time: 10:02:54 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.maquinadelavar 
# Start time: 10:02:54 on Feb 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maquinadelavar(arc_maquinalavar)
do tb_maqLavarLento
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:03:35 on Feb 04,2025
# vcom -reportprogress 300 -93 -work work ../../maquinaDeLavar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquinaDeLavar
# -- Compiling architecture arc_maquinaLavar of maquinaDeLavar
# End time: 10:03:35 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:03:36 on Feb 04,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim work.maquinadelavar 
# Start time: 10:03:36 on Feb 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maquinadelavar(arc_maquinalavar)
do tb_maqLavarLento
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:03:48 on Feb 04,2025
# vcom -reportprogress 300 -93 -work work ../../maquinaDeLavar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquinaDeLavar
# -- Compiling architecture arc_maquinaLavar of maquinaDeLavar
# End time: 10:03:48 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:03:49 on Feb 04,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim work.maquinadelavar 
# Start time: 10:03:49 on Feb 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maquinadelavar(arc_maquinalavar)
do tb_maqLavarLento
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:32 on Feb 04,2025
# vcom -reportprogress 300 -93 -work work ../../maquinaDeLavar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquinaDeLavar
# -- Compiling architecture arc_maquinaLavar of maquinaDeLavar
# End time: 10:04:33 on Feb 04,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:04:34 on Feb 04,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 0
# vsim work.maquinadelavar 
# Start time: 10:04:34 on Feb 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maquinadelavar(arc_maquinalavar)
do tb_maqLavarLento
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:46 on Feb 04,2025
# vcom -reportprogress 300 -93 -work work ../../maquinaDeLavar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquinaDeLavar
# -- Compiling architecture arc_maquinaLavar of maquinaDeLavar
# End time: 10:04:46 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:04:47 on Feb 04,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
# vsim work.maquinadelavar 
# Start time: 10:04:47 on Feb 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maquinadelavar(arc_maquinalavar)
do tb_maqLavarLento
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:04:59 on Feb 04,2025
# vcom -reportprogress 300 -93 -work work ../../maquinaDeLavar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquinaDeLavar
# -- Compiling architecture arc_maquinaLavar of maquinaDeLavar
# End time: 10:04:59 on Feb 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:05:01 on Feb 04,2025, Elapsed time: 0:00:14
# Errors: 0, Warnings: 0
# vsim work.maquinadelavar 
# Start time: 10:05:01 on Feb 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maquinadelavar(arc_maquinalavar)
# End time: 10:06:24 on Feb 04,2025, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
