set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/talha/volare_pdks/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/talha/volare_pdks/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/first_project"
set ::env(DESIGN_NAME) "first_project"
set ::env(VERILOG_FILES) "/openlane/designs/first_project/src/2s_complement.v"
set ::env(CLOCK_TREE_SYNTH) "0"
set ::env(CLOCK_PORT) ""
set ::env(PL_TARGET_DENSITY) "0.65"
set ::env(FP_CORE_UTIL) "45"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/first_project/pin_order.cfg"
set ::env(DIE_AREA) "0 0 300 300"
set ::env(FP_PDN_VPITCH) "10"
set ::env(FP_PDN_HPITCH) "10"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
