

================================================================
== Vitis HLS Report for 'kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i'
================================================================
* Date:           Mon Jan 12 15:06:54 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262151|   262151|  2.622 ms|  2.622 ms|  262151|  262151|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_i_j_k_0_j_l_k_l_i  |   262149|   262149|         7|          1|          1|  262144|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      276|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      305|      306|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      252|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|      557|      686|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U8  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U9   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  305|  306|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_187_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln24_fu_199_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln25_1_fu_359_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln25_fu_261_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln26_fu_353_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_336_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln31_fu_347_p2       |         +|   0|  0|  19|          12|          12|
    |empty_33_fu_175_p2       |         +|   0|  0|  19|          12|          12|
    |empty_36_fu_293_p2       |         +|   0|  0|  19|          12|          12|
    |and_ln24_fu_255_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_181_p2      |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln25_fu_205_p2      |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln26_fu_249_p2      |      icmp|   0|  0|  11|           7|           8|
    |or_ln25_fu_267_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_223_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln24_2_fu_235_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln24_fu_211_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln25_1_fu_299_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln25_2_fu_311_p3  |    select|   0|  0|  12|           1|          12|
    |select_ln25_3_fu_365_p3  |    select|   0|  0|  14|           1|           1|
    |select_ln25_fu_273_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_243_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 276|         153|         141|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_52                  |   9|          2|    7|         14|
    |indvar_flatten24_fu_60   |   9|          2|   14|         28|
    |indvar_flatten42_fu_68   |   9|          2|   19|         38|
    |j_fu_64                  |   9|          2|    7|         14|
    |k_fu_56                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   57|        114|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C_addr_reg_461                    |  12|   0|   12|          0|
    |add_ln31_reg_451                  |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_fu_52                           |   7|   0|    7|          0|
    |indvar_flatten24_fu_60            |  14|   0|   14|          0|
    |indvar_flatten42_fu_68            |  19|   0|   19|          0|
    |j_fu_64                           |   7|   0|    7|          0|
    |k_fu_56                           |   7|   0|    7|          0|
    |v10_reg_482                       |  32|   0|   32|          0|
    |v8_reg_472                        |  32|   0|   32|          0|
    |v9_reg_477                        |  32|   0|   32|          0|
    |C_addr_reg_461                    |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 252|  32|  200|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i|  return value|
|buf1_address0  |  out|   12|   ap_memory|                                             buf1|         array|
|buf1_ce0       |  out|    1|   ap_memory|                                             buf1|         array|
|buf1_q0        |   in|   32|   ap_memory|                                             buf1|         array|
|buf0_address0  |  out|   12|   ap_memory|                                             buf0|         array|
|buf0_ce0       |  out|    1|   ap_memory|                                             buf0|         array|
|buf0_q0        |   in|   32|   ap_memory|                                             buf0|         array|
|C_address0     |  out|   12|   ap_memory|                                                C|         array|
|C_ce0          |  out|    1|   ap_memory|                                                C|         array|
|C_we0          |  out|    1|   ap_memory|                                                C|         array|
|C_d0           |  out|   32|   ap_memory|                                                C|         array|
|C_address1     |  out|   12|   ap_memory|                                                C|         array|
|C_ce1          |  out|    1|   ap_memory|                                                C|         array|
|C_q1           |   in|   32|   ap_memory|                                                C|         array|
+---------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten24 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten42"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten24"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.79>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k"   --->   Operation 21 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [kernel.cpp:24]   --->   Operation 22 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i19 %indvar_flatten42" [kernel.cpp:24]   --->   Operation 23 'load' 'indvar_flatten42_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i7 %j_1" [kernel.cpp:24]   --->   Operation 24 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = trunc i7 %k_1"   --->   Operation 25 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 26 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%empty_33 = add i12 %tmp_5_cast, i12 %zext_ln24" [kernel.cpp:24]   --->   Operation 27 'add' 'empty_33' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.92ns)   --->   "%icmp_ln24 = icmp_eq  i19 %indvar_flatten42_load, i19 262144" [kernel.cpp:24]   --->   Operation 28 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%add_ln24_1 = add i19 %indvar_flatten42_load, i19 1" [kernel.cpp:24]   --->   Operation 29 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.preheader, void %gemm_stage.exit.preheader.preheader.exitStub" [kernel.cpp:24]   --->   Operation 30 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel.cpp:26]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten24_load = load i14 %indvar_flatten24" [kernel.cpp:25]   --->   Operation 32 'load' 'indvar_flatten24_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln24 = add i7 %j_1, i7 1" [kernel.cpp:24]   --->   Operation 33 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln25 = icmp_eq  i14 %indvar_flatten24_load, i14 4096" [kernel.cpp:25]   --->   Operation 34 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i7 0, i7 %k_1" [kernel.cpp:24]   --->   Operation 35 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%zext_ln24_1 = zext i7 %add_ln24" [kernel.cpp:24]   --->   Operation 36 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.37ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i7 %add_ln24, i7 %j_1" [kernel.cpp:24]   --->   Operation 37 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i7 %select_ln24_1" [kernel.cpp:24]   --->   Operation 38 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%select_ln24_2 = select i1 %icmp_ln25, i12 %zext_ln24_1, i12 %empty_33" [kernel.cpp:24]   --->   Operation 39 'select' 'select_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln25, i1 1" [kernel.cpp:24]   --->   Operation 40 'xor' 'xor_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.71ns)   --->   "%icmp_ln26 = icmp_eq  i7 %i_load, i7 64" [kernel.cpp:26]   --->   Operation 41 'icmp' 'icmp_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln26, i1 %xor_ln24" [kernel.cpp:24]   --->   Operation 42 'and' 'and_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln25 = add i7 %select_ln24, i7 1" [kernel.cpp:25]   --->   Operation 43 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln25 = or i1 %and_ln24, i1 %icmp_ln25" [kernel.cpp:25]   --->   Operation 44 'or' 'or_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %or_ln25, i7 0, i7 %i_load" [kernel.cpp:25]   --->   Operation 45 'select' 'select_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_35 = trunc i7 %add_ln25" [kernel.cpp:25]   --->   Operation 46 'trunc' 'empty_35' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_35, i6 0" [kernel.cpp:25]   --->   Operation 47 'bitconcatenate' 'tmp_6_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.99ns)   --->   "%empty_36 = add i12 %tmp_6_cast, i12 %zext_ln24_2" [kernel.cpp:25]   --->   Operation 48 'add' 'empty_36' <Predicate = (!icmp_ln24)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.37ns)   --->   "%select_ln25_1 = select i1 %and_ln24, i7 %add_ln25, i7 %select_ln24" [kernel.cpp:25]   --->   Operation 49 'select' 'select_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25_1" [kernel.cpp:25]   --->   Operation 50 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln25_2 = select i1 %and_ln24, i12 %empty_36, i12 %select_ln24_2" [kernel.cpp:25]   --->   Operation 51 'select' 'select_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%select_ln25_2_cast = zext i12 %select_ln25_2" [kernel.cpp:25]   --->   Operation 52 'zext' 'select_ln25_2_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf1_addr = getelementptr i32 %buf1, i64 0, i64 %select_ln25_2_cast" [kernel.cpp:25]   --->   Operation 53 'getelementptr' 'buf1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%buf1_load = load i12 %buf1_addr" [kernel.cpp:25]   --->   Operation 54 'load' 'buf1_load' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i7 %select_ln25" [kernel.cpp:28]   --->   Operation 55 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln28, i6 0" [kernel.cpp:28]   --->   Operation 56 'bitconcatenate' 'tmp_7_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.99ns)   --->   "%add_ln28 = add i12 %tmp_7_cast, i12 %zext_ln25" [kernel.cpp:28]   --->   Operation 57 'add' 'add_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %add_ln28" [kernel.cpp:28]   --->   Operation 58 'zext' 'zext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buf0_addr = getelementptr i32 %buf0, i64 0, i64 %zext_ln28" [kernel.cpp:28]   --->   Operation 59 'getelementptr' 'buf0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.99ns)   --->   "%add_ln31 = add i12 %tmp_7_cast, i12 %zext_ln24_2" [kernel.cpp:31]   --->   Operation 60 'add' 'add_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [2/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:28]   --->   Operation 61 'load' 'v6' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 62 [1/1] (0.85ns)   --->   "%add_ln26 = add i7 %select_ln25, i7 1" [kernel.cpp:26]   --->   Operation 62 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.05ns)   --->   "%add_ln25_1 = add i14 %indvar_flatten24_load, i14 1" [kernel.cpp:25]   --->   Operation 63 'add' 'add_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.41ns)   --->   "%select_ln25_3 = select i1 %icmp_ln25, i14 1, i14 %add_ln25_1" [kernel.cpp:25]   --->   Operation 64 'select' 'select_ln25_3' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln24 = store i19 %add_ln24_1, i19 %indvar_flatten42" [kernel.cpp:24]   --->   Operation 65 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 %select_ln24_1, i7 %j" [kernel.cpp:24]   --->   Operation 66 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln25 = store i14 %select_ln25_3, i14 %indvar_flatten24" [kernel.cpp:25]   --->   Operation 67 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 %select_ln25_1, i7 %k" [kernel.cpp:25]   --->   Operation 68 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_2 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln26 = store i7 %add_ln26, i7 %i" [kernel.cpp:26]   --->   Operation 69 'store' 'store_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 70 [1/2] (1.29ns)   --->   "%buf1_load = load i12 %buf1_addr" [kernel.cpp:25]   --->   Operation 70 'load' 'buf1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i12 %add_ln31" [kernel.cpp:31]   --->   Operation 71 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln31" [kernel.cpp:31]   --->   Operation 72 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%v6 = load i12 %buf0_addr" [kernel.cpp:28]   --->   Operation 73 'load' 'v6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 74 [2/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %buf1_load" [kernel.cpp:30]   --->   Operation 74 'fmul' 'v8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [2/2] (1.29ns)   --->   "%v9 = load i12 %C_addr" [kernel.cpp:31]   --->   Operation 75 'load' 'v9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 5.91>
ST_4 : Operation 76 [1/2] (5.91ns)   --->   "%v8 = fmul i32 %v6, i32 %buf1_load" [kernel.cpp:30]   --->   Operation 76 'fmul' 'v8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (1.29ns)   --->   "%v9 = load i12 %C_addr" [kernel.cpp:31]   --->   Operation 77 'load' 'v9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 78 [3/3] (7.29ns)   --->   "%v10 = fadd i32 %v9, i32 %v8" [kernel.cpp:32]   --->   Operation 78 'fadd' 'v10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 79 [2/3] (7.29ns)   --->   "%v10 = fadd i32 %v9, i32 %v8" [kernel.cpp:32]   --->   Operation 79 'fadd' 'v10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 80 [1/3] (7.29ns)   --->   "%v10 = fadd i32 %v9, i32 %v8" [kernel.cpp:32]   --->   Operation 80 'fadd' 'v10' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 88 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_k_0_j_l_k_l_i_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 82 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_k_l_i_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [kernel.cpp:26]   --->   Operation 84 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:26]   --->   Operation 85 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.29ns)   --->   "%store_ln33 = store i32 %v10, i12 %C_addr" [kernel.cpp:33]   --->   Operation 86 'store' 'store_ln33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 011000000]
k                     (alloca           ) [ 011000000]
indvar_flatten24      (alloca           ) [ 011000000]
j                     (alloca           ) [ 011000000]
indvar_flatten42      (alloca           ) [ 011000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
k_1                   (load             ) [ 000000000]
j_1                   (load             ) [ 000000000]
indvar_flatten42_load (load             ) [ 000000000]
zext_ln24             (zext             ) [ 000000000]
empty                 (trunc            ) [ 000000000]
tmp_5_cast            (bitconcatenate   ) [ 000000000]
empty_33              (add              ) [ 000000000]
icmp_ln24             (icmp             ) [ 011111110]
add_ln24_1            (add              ) [ 000000000]
br_ln24               (br               ) [ 000000000]
i_load                (load             ) [ 000000000]
indvar_flatten24_load (load             ) [ 000000000]
add_ln24              (add              ) [ 000000000]
icmp_ln25             (icmp             ) [ 000000000]
select_ln24           (select           ) [ 000000000]
zext_ln24_1           (zext             ) [ 000000000]
select_ln24_1         (select           ) [ 000000000]
zext_ln24_2           (zext             ) [ 000000000]
select_ln24_2         (select           ) [ 000000000]
xor_ln24              (xor              ) [ 000000000]
icmp_ln26             (icmp             ) [ 000000000]
and_ln24              (and              ) [ 000000000]
add_ln25              (add              ) [ 000000000]
or_ln25               (or               ) [ 000000000]
select_ln25           (select           ) [ 000000000]
empty_35              (trunc            ) [ 000000000]
tmp_6_cast            (bitconcatenate   ) [ 000000000]
empty_36              (add              ) [ 000000000]
select_ln25_1         (select           ) [ 000000000]
zext_ln25             (zext             ) [ 000000000]
select_ln25_2         (select           ) [ 000000000]
select_ln25_2_cast    (zext             ) [ 000000000]
buf1_addr             (getelementptr    ) [ 010100000]
trunc_ln28            (trunc            ) [ 000000000]
tmp_7_cast            (bitconcatenate   ) [ 000000000]
add_ln28              (add              ) [ 000000000]
zext_ln28             (zext             ) [ 000000000]
buf0_addr             (getelementptr    ) [ 010100000]
add_ln31              (add              ) [ 010100000]
add_ln26              (add              ) [ 000000000]
add_ln25_1            (add              ) [ 000000000]
select_ln25_3         (select           ) [ 000000000]
store_ln24            (store            ) [ 000000000]
store_ln24            (store            ) [ 000000000]
store_ln25            (store            ) [ 000000000]
store_ln25            (store            ) [ 000000000]
store_ln26            (store            ) [ 000000000]
buf1_load             (load             ) [ 010010000]
zext_ln31             (zext             ) [ 000000000]
C_addr                (getelementptr    ) [ 010011111]
v6                    (load             ) [ 010010000]
v8                    (fmul             ) [ 010001110]
v9                    (load             ) [ 010001110]
v10                   (fadd             ) [ 010000001]
specloopname_ln0      (specloopname     ) [ 000000000]
empty_34              (speclooptripcount) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
specpipeline_ln26     (specpipeline     ) [ 000000000]
specloopname_ln26     (specloopname     ) [ 000000000]
store_ln33            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_j_k_0_j_l_k_l_i_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_k_l_i_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="k_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten24_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten24/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten42_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten42/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="buf1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf1_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf1_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buf0_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf0_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v6/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="C_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="5"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v9/3 store_ln33/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v10/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v8/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="19" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="14" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="k_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="j_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten42_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="19" slack="1"/>
<pin id="158" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten42_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln24_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="empty_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_5_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_33_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_33/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln24_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="19" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln24_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten24_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="1"/>
<pin id="198" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten24_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln24_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln25_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="14" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln24_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln24_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln24_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="7" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln24_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln24_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="12" slack="0"/>
<pin id="238" dir="0" index="2" bw="12" slack="0"/>
<pin id="239" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_2/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="xor_ln24_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln26_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="and_ln24_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln25_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="7" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="or_ln25_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="select_ln25_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="empty_35_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_6_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="12" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="empty_36_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln25_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="7" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln25_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln25_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="12" slack="0"/>
<pin id="314" dir="0" index="2" bw="12" slack="0"/>
<pin id="315" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln25_2_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln25_2_cast/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln28_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_7_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln28_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln28_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln31_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="0" index="1" bw="7" slack="0"/>
<pin id="350" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln26_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln25_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="14" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln25_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="14" slack="0"/>
<pin id="368" dir="0" index="2" bw="14" slack="0"/>
<pin id="369" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln24_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="19" slack="0"/>
<pin id="375" dir="0" index="1" bw="19" slack="1"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln24_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="7" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln25_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="14" slack="0"/>
<pin id="385" dir="0" index="1" bw="14" slack="1"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln25_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="0" index="1" bw="7" slack="1"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln26_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="0" index="1" bw="7" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln31_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="409" class="1005" name="k_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="416" class="1005" name="indvar_flatten24_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten24 "/>
</bind>
</comp>

<comp id="423" class="1005" name="j_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="430" class="1005" name="indvar_flatten42_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="0"/>
<pin id="432" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten42 "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln24_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="5"/>
<pin id="439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="441" class="1005" name="buf1_addr_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="1"/>
<pin id="443" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf1_addr "/>
</bind>
</comp>

<comp id="446" class="1005" name="buf0_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="1"/>
<pin id="448" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf0_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln31_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="1"/>
<pin id="453" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="456" class="1005" name="buf1_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf1_load "/>
</bind>
</comp>

<comp id="461" class="1005" name="C_addr_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="1"/>
<pin id="463" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="v6_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v6 "/>
</bind>
</comp>

<comp id="472" class="1005" name="v8_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v8 "/>
</bind>
</comp>

<comp id="477" class="1005" name="v9_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v9 "/>
</bind>
</comp>

<comp id="482" class="1005" name="v10_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="123"><net_src comp="92" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="79" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="150" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="159" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="156" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="156" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="153" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="150" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="199" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="205" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="199" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="153" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="205" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="219" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="175" pin="2"/><net_sink comp="235" pin=2"/></net>

<net id="247"><net_src comp="205" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="193" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="243" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="211" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="255" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="205" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="193" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="261" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="14" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="16" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="231" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="255" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="261" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="211" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="255" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="293" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="235" pin="3"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="327"><net_src comp="273" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="14" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="16" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="307" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="351"><net_src comp="328" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="231" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="273" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="196" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="32" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="205" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="187" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="223" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="365" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="299" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="353" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="405"><net_src comp="52" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="412"><net_src comp="56" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="415"><net_src comp="409" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="419"><net_src comp="60" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="426"><net_src comp="64" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="433"><net_src comp="68" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="440"><net_src comp="181" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="72" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="449"><net_src comp="85" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="454"><net_src comp="347" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="459"><net_src comp="79" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="464"><net_src comp="98" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="470"><net_src comp="92" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="475"><net_src comp="119" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="480"><net_src comp="105" pin="7"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="485"><net_src comp="115" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {8 }
 - Input state : 
	Port: kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i : buf1 | {2 3 }
	Port: kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i : buf0 | {2 3 }
	Port: kernel_gemm_relu_Pipeline_l_S_i_j_k_0_j_l_k_l_i : C | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln24 : 1
		empty : 1
		tmp_5_cast : 2
		empty_33 : 3
		icmp_ln24 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		add_ln24 : 1
		icmp_ln25 : 1
		select_ln24 : 2
		zext_ln24_1 : 2
		select_ln24_1 : 2
		zext_ln24_2 : 3
		select_ln24_2 : 4
		xor_ln24 : 2
		icmp_ln26 : 1
		and_ln24 : 2
		add_ln25 : 3
		or_ln25 : 2
		select_ln25 : 2
		empty_35 : 4
		tmp_6_cast : 5
		empty_36 : 6
		select_ln25_1 : 2
		zext_ln25 : 3
		select_ln25_2 : 7
		select_ln25_2_cast : 8
		buf1_addr : 9
		buf1_load : 10
		trunc_ln28 : 3
		tmp_7_cast : 4
		add_ln28 : 5
		zext_ln28 : 6
		buf0_addr : 7
		add_ln31 : 5
		v6 : 8
		add_ln26 : 3
		add_ln25_1 : 1
		select_ln25_3 : 2
		store_ln24 : 2
		store_ln24 : 3
		store_ln25 : 3
		store_ln25 : 3
		store_ln26 : 4
	State 3
		C_addr : 1
		v8 : 1
		v9 : 2
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_115        |    2    |   177   |   229   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_119        |    3    |   128   |    77   |
|----------|---------------------------|---------|---------|---------|
|          |      empty_33_fu_175      |    0    |    0    |    19   |
|          |     add_ln24_1_fu_187     |    0    |    0    |    26   |
|          |      add_ln24_fu_199      |    0    |    0    |    14   |
|          |      add_ln25_fu_261      |    0    |    0    |    14   |
|    add   |      empty_36_fu_293      |    0    |    0    |    19   |
|          |      add_ln28_fu_336      |    0    |    0    |    19   |
|          |      add_ln31_fu_347      |    0    |    0    |    19   |
|          |      add_ln26_fu_353      |    0    |    0    |    14   |
|          |     add_ln25_1_fu_359     |    0    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln24_fu_211    |    0    |    0    |    7    |
|          |    select_ln24_1_fu_223   |    0    |    0    |    7    |
|          |    select_ln24_2_fu_235   |    0    |    0    |    12   |
|  select  |     select_ln25_fu_273    |    0    |    0    |    7    |
|          |    select_ln25_1_fu_299   |    0    |    0    |    7    |
|          |    select_ln25_2_fu_311   |    0    |    0    |    12   |
|          |    select_ln25_3_fu_365   |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln24_fu_181     |    0    |    0    |    14   |
|   icmp   |      icmp_ln25_fu_205     |    0    |    0    |    12   |
|          |      icmp_ln26_fu_249     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln24_fu_243      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln24_fu_255      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln25_fu_267      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln24_fu_159     |    0    |    0    |    0    |
|          |     zext_ln24_1_fu_219    |    0    |    0    |    0    |
|          |     zext_ln24_2_fu_231    |    0    |    0    |    0    |
|   zext   |      zext_ln25_fu_307     |    0    |    0    |    0    |
|          | select_ln25_2_cast_fu_319 |    0    |    0    |    0    |
|          |      zext_ln28_fu_342     |    0    |    0    |    0    |
|          |      zext_ln31_fu_398     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_163       |    0    |    0    |    0    |
|   trunc  |      empty_35_fu_281      |    0    |    0    |    0    |
|          |     trunc_ln28_fu_324     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_5_cast_fu_167     |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_cast_fu_285     |    0    |    0    |    0    |
|          |     tmp_7_cast_fu_328     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   305   |   579   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     C_addr_reg_461     |   12   |
|    add_ln31_reg_451    |   12   |
|    buf0_addr_reg_446   |   12   |
|    buf1_addr_reg_441   |   12   |
|    buf1_load_reg_456   |   32   |
|        i_reg_402       |    7   |
|    icmp_ln24_reg_437   |    1   |
|indvar_flatten24_reg_416|   14   |
|indvar_flatten42_reg_430|   19   |
|        j_reg_423       |    7   |
|        k_reg_409       |    7   |
|       v10_reg_482      |   32   |
|       v6_reg_467       |   32   |
|       v8_reg_472       |   32   |
|       v9_reg_477       |   32   |
+------------------------+--------+
|          Total         |   263  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_119    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||   2.3   ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   579  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   568  |   624  |
+-----------+--------+--------+--------+--------+
