--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/vol/cc/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1
admxrc5t2.ncd -o admxrc5t2.twr admxrc5t2.pcf -ucf ucf/admxrc5t2.ucf

Design file:              admxrc5t2.ncd
Physical constraint file: admxrc5t2.pcf
Device,package,speed:     xc5vlx330t,ff1738,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level ES)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_M_RAMS_TO_L_RAMS = MAXDELAY FROM 
   TIMEGRP "MEMCLK0_RAMS" TO TIMEGRP        "LCLK_RAMS" 4 ns DATAPATHONLY; 
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_L_RAMS_TO_M_RAMS = MAXDELAY FROM 
   TIMEGRP "LCLK_RAMS" TO TIMEGRP        "MEMCLK0_RAMS" 4 ns DATAPATHONLY; 
   ignored during timing analysis.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "rst" MAXDELAY = 100 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   6.571ns.
--------------------------------------------------------------------------------
Slack:                  93.429ns rst
Report:    6.571ns delay meets 100.000ns timing constraint by 93.429ns
From                              To                                Delay(ns)
K9.I                              ILOGIC_X2Y323.SR                      0.696  
K9.I                              GTP_DUAL_X0Y7.GTPRESET                2.793  
K9.I                              GTP_DUAL_X0Y6.GTPRESET                3.122  
K9.I                              OLOGIC_X2Y240.SR                      2.336  
K9.I                              OLOGIC_X2Y241.SR                      2.336  
K9.I                              OLOGIC_X2Y242.SR                      2.333  
K9.I                              OLOGIC_X2Y243.SR                      2.333  
K9.I                              OLOGIC_X2Y244.SR                      2.350  
K9.I                              OLOGIC_X2Y245.SR                      2.350  
K9.I                              OLOGIC_X2Y246.SR                      2.213  
K9.I                              OLOGIC_X2Y247.SR                      2.213  
K9.I                              OLOGIC_X2Y351.SR                      1.811  
K9.I                              OLOGIC_X2Y249.SR                      2.356  
K9.I                              OLOGIC_X2Y250.SR                      2.205  
K9.I                              OLOGIC_X2Y352.SR                      1.950  
K9.I                              OLOGIC_X2Y262.SR                      2.211  
K9.I                              OLOGIC_X2Y252.SR                      2.364  
K9.I                              OLOGIC_X2Y350.SR                      1.811  
K9.I                              OLOGIC_X2Y253.SR                      2.364  
K9.I                              OLOGIC_X2Y272.SR                      2.228  
K9.I                              OLOGIC_X2Y264.SR                      2.362  
K9.I                              OLOGIC_X2Y256.SR                      2.343  
K9.I                              OLOGIC_X2Y273.SR                      2.228  
K9.I                              OLOGIC_X2Y358.SR                      2.269  
K9.I                              OLOGIC_X2Y257.SR                      2.343  
K9.I                              OLOGIC_X2Y367.SR                      2.719  
K9.I                              OLOGIC_X2Y355.SR                      1.963  
K9.I                              OLOGIC_X2Y266.SR                      2.229  
K9.I                              OLOGIC_X2Y258.SR                      2.500  
K9.I                              OLOGIC_X2Y368.SR                      2.848  
K9.I                              OLOGIC_X2Y360.SR                      2.566  
K9.I                              OLOGIC_X2Y267.SR                      2.229  
K9.I                              OLOGIC_X2Y357.SR                      2.100  
K9.I                              OLOGIC_X2Y379.SR                      1.869  
K9.I                              OLOGIC_X2Y369.SR                      2.048  
K9.I                              OLOGIC_X2Y361.SR                      2.566  
K9.I                              OLOGIC_X2Y268.SR                      2.379  
K9.I                              OLOGIC_X2Y260.SR                      2.505  
K9.I                              OLOGIC_X2Y380.SR                      2.029  
K9.I                              OLOGIC_X2Y370.SR                      2.052  
K9.I                              OLOGIC_X2Y362.SR                      2.576  
K9.I                              OLOGIC_X2Y269.SR                      2.379  
K9.I                              OLOGIC_X2Y261.SR                      2.505  
K9.I                              OLOGIC_X2Y389.SR                      2.073  
K9.I                              OLOGIC_X2Y381.SR                      2.029  
K9.I                              OLOGIC_X2Y371.SR                      2.052  
K9.I                              OLOGIC_X2Y363.SR                      2.576  
K9.I                              OLOGIC_X2Y270.SR                      2.183  
K9.I                              OLOGIC_X2Y390.SR                      2.210  
K9.I                              OLOGIC_X2Y382.SR                      2.206  
K9.I                              OLOGIC_X2Y372.SR                      1.715  
K9.I                              OLOGIC_X2Y364.SR                      2.582  
K9.I                              OLOGIC_X2Y271.SR                      2.183  
K9.I                              OLOGIC_X2Y391.SR                      2.210  
K9.I                              OLOGIC_X2Y383.SR                      2.206  
K9.I                              OLOGIC_X2Y373.SR                      1.715  
K9.I                              OLOGIC_X2Y365.SR                      2.582  
K9.I                              OLOGIC_X2Y392.SR                      2.219  
K9.I                              OLOGIC_X2Y384.SR                      1.924  
K9.I                              OLOGIC_X2Y376.SR                      1.714  
K9.I                              OLOGIC_X2Y366.SR                      2.011  
K9.I                              OLOGIC_X2Y385.SR                      1.924  
K9.I                              OLOGIC_X2Y377.SR                      1.714  
K9.I                              OLOGIC_X2Y386.SR                      1.931  
K9.I                              OLOGIC_X2Y378.SR                      1.869  
K9.I                              OLOGIC_X2Y387.SR                      1.931  
K9.I                              OLOGIC_X2Y388.SR                      2.073  
K9.I                              OLOGIC_X2Y320.SR                      0.837  
K9.I                              OLOGIC_X2Y321.SR                      0.837  
K9.I                              SLICE_X82Y177.SR                      6.571  
K9.I                              SLICE_X86Y144.SR                      5.000  
K9.I                              SLICE_X87Y130.SR                      4.549  
K9.I                              SLICE_X94Y100.SR                      5.141  
K9.I                              SLICE_X95Y124.SR                      4.646  
K9.I                              SLICE_X100Y159.SR                     4.830  
K9.I                              SLICE_X102Y138.SR                     4.810  
K9.I                              SLICE_X103Y138.SR                     4.783  
K9.I                              SLICE_X110Y136.SR                     4.420  
K9.I                              SLICE_X118Y134.SR                     4.029  
K9.I                              SLICE_X118Y135.SR                     4.041  
K9.I                              SLICE_X118Y137.SR                     4.100  
K9.I                              SLICE_X119Y135.SR                     4.014  
K9.I                              SLICE_X120Y135.SR                     4.010  
K9.I                              SLICE_X122Y137.SR                     4.193  
K9.I                              SLICE_X124Y138.SR                     4.320  
K9.I                              SLICE_X125Y139.SR                     4.647  
K9.I                              SLICE_X125Y140.SR                     4.650  
K9.I                              SLICE_X126Y155.SR                     5.242  
K9.I                              SLICE_X128Y140.SR                     3.996  
K9.I                              SLICE_X128Y142.SR                     4.328  
K9.I                              SLICE_X132Y143.SR                     4.454  
K9.I                              SLICE_X133Y127.SR                     3.624  
K9.I                              SLICE_X133Y142.SR                     4.287  
K9.I                              SLICE_X134Y125.SR                     3.956  
K9.I                              SLICE_X134Y137.SR                     3.919  
K9.I                              SLICE_X138Y136.A4                     3.799  
K9.I                              SLICE_X140Y137.SR                     3.724  
K9.I                              SLICE_X140Y138.SR                     3.870  
K9.I                              SLICE_X140Y140.SR                     4.014  
K9.I                              SLICE_X143Y129.SR                     3.627  
K9.I                              SLICE_X143Y141.SR                     4.169  
K9.I                              SLICE_X143Y142.SR                     4.491  
K9.I                              SLICE_X145Y128.SR                     3.878  
K9.I                              SLICE_X145Y138.SR                     3.821  
K9.I                              SLICE_X149Y128.SR                     3.274  
K9.I                              SLICE_X149Y137.SR                     3.836  
K9.I                              SLICE_X154Y145.SR                     2.611  
K9.I                              SLICE_X155Y137.SR                     4.144  
K9.I                              SLICE_X155Y139.SR                     3.427  
K9.I                              SLICE_X155Y145.SR                     2.584  
K9.I                              SLICE_X155Y156.SR                     3.064  
K9.I                              SLICE_X156Y130.SR                     3.400  
K9.I                              SLICE_X156Y142.SR                     2.740  
K9.I                              SLICE_X156Y143.SR                     2.728  
K9.I                              SLICE_X157Y129.SR                     3.426  
K9.I                              SLICE_X157Y142.SR                     2.740  
K9.I                              SLICE_X157Y156.SR                     3.162  
K9.I                              SLICE_X157Y159.SR                     3.302  
K9.I                              SLICE_X158Y150.SR                     3.121  
K9.I                              SLICE_X159Y130.SR                     3.221  
K9.I                              SLICE_X159Y131.SR                     3.224  
K9.I                              SLICE_X159Y141.SR                     2.702  
K9.I                              SLICE_X159Y143.SR                     2.716  
K9.I                              SLICE_X159Y151.SR                     2.877  
K9.I                              SLICE_X159Y157.SR                     3.142  
K9.I                              SLICE_X160Y155.SR                     3.485  
K9.I                              SLICE_X160Y157.SR                     3.297  
K9.I                              SLICE_X161Y127.SR                     3.385  
K9.I                              SLICE_X161Y144.SR                     2.874  
K9.I                              SLICE_X161Y155.SR                     3.485  
K9.I                              SLICE_X161Y156.SR                     3.471  
K9.I                              SLICE_X161Y157.SR                     3.297  
K9.I                              SLICE_X161Y159.SR                     3.295  
K9.I                              SLICE_X162Y127.SR                     3.572  
K9.I                              SLICE_X162Y167.SR                     2.212  
K9.I                              SLICE_X163Y127.SR                     3.545  
K9.I                              SLICE_X163Y128.SR                     3.384  
K9.I                              SLICE_X163Y150.SR                     3.186  
K9.I                              SLICE_X163Y157.SR                     3.304  
K9.I                              SLICE_X164Y153.SR                     3.323  
K9.I                              SLICE_X164Y167.SR                     2.031  
K9.I                              SLICE_X165Y127.SR                     3.549  
K9.I                              SLICE_X165Y142.SR                     2.491  
K9.I                              SLICE_X165Y166.SR                     2.040  
K9.I                              SLICE_X166Y133.SR                     3.255  
K9.I                              SLICE_X166Y140.SR                     2.666  
K9.I                              SLICE_X166Y142.SR                     2.524  
K9.I                              SLICE_X166Y159.SR                     2.230  
K9.I                              SLICE_X166Y166.SR                     2.190  
K9.I                              SLICE_X166Y169.SR                     2.238  
K9.I                              SLICE_X167Y133.SR                     3.228  
K9.I                              SLICE_X167Y141.SR                     2.632  
K9.I                              SLICE_X167Y147.SR                     2.491  
K9.I                              SLICE_X167Y148.SR                     2.791  
K9.I                              SLICE_X167Y149.SR                     2.481  
K9.I                              SLICE_X167Y152.SR                     2.761  
K9.I                              SLICE_X167Y159.SR                     2.203  
K9.I                              SLICE_X167Y167.SR                     2.305  
K9.I                              SLICE_X167Y169.SR                     2.211  
K9.I                              SLICE_X168Y141.SR                     2.809  
K9.I                              SLICE_X168Y142.SR                     2.654  
K9.I                              SLICE_X168Y145.SR                     2.675  
K9.I                              SLICE_X168Y163.SR                     2.000  
K9.I                              SLICE_X168Y168.SR                     2.470  
K9.I                              SLICE_X168Y171.SR                     2.372  
K9.I                              SLICE_X168Y173.SR                     2.706  
K9.I                              SLICE_X169Y133.SR                     3.382  
K9.I                              SLICE_X169Y140.SR                     2.974  
K9.I                              SLICE_X169Y141.SR                     2.809  
K9.I                              SLICE_X169Y142.SR                     2.654  
K9.I                              SLICE_X169Y145.SR                     2.675  
K9.I                              SLICE_X169Y146.SR                     2.666  
K9.I                              SLICE_X169Y148.SR                     2.640  
K9.I                              SLICE_X169Y158.SR                     2.170  
K9.I                              SLICE_X169Y159.SR                     2.165  
K9.I                              SLICE_X169Y167.SR                     2.323  
K9.I                              SLICE_X169Y168.SR                     2.470  
K9.I                              SLICE_X169Y171.SR                     2.372  
K9.I                              SLICE_X169Y173.SR                     2.706  
K9.I                              SLICE_X170Y145.SR                     2.704  
K9.I                              SLICE_X170Y146.SR                     2.699  
K9.I                              SLICE_X170Y147.SR                     2.846  
K9.I                              SLICE_X170Y160.SR                     2.209  
K9.I                              SLICE_X170Y168.SR                     2.510  
K9.I                              SLICE_X170Y172.SR                     2.559  
K9.I                              SLICE_X171Y132.SR                     2.613  
K9.I                              SLICE_X171Y145.SR                     2.677  
K9.I                              SLICE_X171Y146.SR                     2.672  
K9.I                              SLICE_X171Y160.SR                     2.182  
K9.I                              SLICE_X171Y164.SR                     2.168  
K9.I                              SLICE_X171Y168.SR                     2.483  
K9.I                              SLICE_X171Y172.SR                     2.532  
K9.I                              SLICE_X172Y132.SR                     2.641  
K9.I                              SLICE_X172Y145.SR                     2.595  
K9.I                              SLICE_X172Y164.SR                     2.315  
K9.I                              SLICE_X172Y165.SR                     2.144  
K9.I                              SLICE_X173Y132.SR                     2.641  
K9.I                              SLICE_X173Y145.SR                     2.595  
K9.I                              SLICE_X173Y146.SR                     2.927  
K9.I                              SLICE_X173Y148.SR                     3.065  
K9.I                              SLICE_X173Y164.SR                     2.315  
K9.I                              SLICE_X173Y165.SR                     2.144  
K9.I                              SLICE_X174Y132.SR                     3.008  
K9.I                              SLICE_X174Y153.SR                     2.883  
K9.I                              SLICE_X175Y133.SR                     2.817  
K9.I                              SLICE_X175Y148.SR                     3.076  
K9.I                              SLICE_X175Y164.SR                     2.015  
K9.I                              SLICE_X175Y175.SR                     2.842  
K9.I                              SLICE_X176Y133.SR                     3.156  
K9.I                              SLICE_X176Y149.SR                     2.568  
K9.I                              SLICE_X176Y162.SR                     2.164  
K9.I                              SLICE_X176Y168.SR                     2.013  
K9.I                              SLICE_X176Y169.SR                     2.186  
K9.I                              SLICE_X176Y175.SR                     2.994  
K9.I                              SLICE_X177Y132.SR                     2.955  
K9.I                              SLICE_X177Y133.SR                     3.156  
K9.I                              SLICE_X177Y149.SR                     2.568  
K9.I                              SLICE_X177Y162.SR                     2.164  
K9.I                              SLICE_X177Y165.SR                     2.165  
K9.I                              SLICE_X177Y172.SR                     2.481  
K9.I                              SLICE_X177Y173.SR                     2.650  
K9.I                              SLICE_X177Y174.SR                     2.798  
K9.I                              SLICE_X177Y175.SR                     2.994  
K9.I                              SLICE_X177Y176.SR                     2.992  
K9.I                              SLICE_X178Y135.SR                     3.171  
K9.I                              SLICE_X178Y166.SR                     2.043  
K9.I                              SLICE_X178Y167.SR                     2.047  
K9.I                              SLICE_X178Y172.SR                     2.713  
K9.I                              SLICE_X179Y135.SR                     3.144  
K9.I                              SLICE_X179Y162.SR                     2.169  
K9.I                              SLICE_X179Y168.SR                     2.039  
K9.I                              SLICE_X179Y169.SR                     2.365  
K9.I                              SLICE_X179Y173.SR                     2.689  
K9.I                              SLICE_X180Y173.SR                     2.829  
K9.I                              SLICE_X181Y135.SR                     3.467  
K9.I                              SLICE_X181Y146.SR                     2.560  
K9.I                              SLICE_X182Y160.SR                     1.849  
K9.I                              SLICE_X183Y159.SR                     1.809  
K9.I                              SLICE_X184Y134.SR                     3.027  
K9.I                              SLICE_X184Y166.SR                     2.036  
K9.I                              SLICE_X185Y133.SR                     3.200  
K9.I                              SLICE_X185Y135.SR                     3.012  
K9.I                              SLICE_X185Y161.SR                     1.816  
K9.I                              SLICE_X186Y133.SR                     3.239  
K9.I                              SLICE_X186Y135.SR                     3.228  
K9.I                              SLICE_X186Y169.SR                     2.117  
K9.I                              SLICE_X187Y132.SR                     3.163  
K9.I                              SLICE_X187Y133.SR                     3.212  
K9.I                              SLICE_X187Y134.SR                     3.364  
K9.I                              SLICE_X187Y135.SR                     3.201  
K9.I                              SLICE_X189Y135.SR                     3.525  
K9.I                              SLICE_X191Y161.C4                     1.423  
K9.I                              SLICE_X195Y156.SR                     1.706  
K9.I                              SLICE_X196Y161.SR                     1.343  
K9.I                              SLICE_X197Y162.SR                     1.331  
K9.I                              SLICE_X198Y159.SR                     1.684  
K9.I                              SLICE_X198Y160.SR                     1.670  
K9.I                              SLICE_X198Y161.SR                     1.374  
K9.I                              SLICE_X198Y162.SR                     1.354  
K9.I                              SLICE_X199Y159.SR                     1.657  
K9.I                              SLICE_X199Y161.SR                     1.347  
K9.I                              SLICE_X200Y154.SR                     1.837  
K9.I                              SLICE_X200Y155.SR                     1.854  
K9.I                              SLICE_X200Y157.SR                     2.180  
K9.I                              SLICE_X200Y158.SR                     1.615  
K9.I                              SLICE_X200Y159.SR                     1.606  
K9.I                              SLICE_X200Y160.SR                     1.439  
K9.I                              SLICE_X200Y161.SR                     1.426  
K9.I                              SLICE_X201Y159.SR                     1.606  
K9.I                              SLICE_X201Y160.SR                     1.439  
K9.I                              SLICE_X201Y161.SR                     1.426  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.221ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.529ns (period - min period limit)
  Period: 2.750ns
  Min period limit: 2.221ns (450.248MHz) (Tbgper_I)
  Physical resource: bufg_mclka/I0
  Logical resource: bufg_mclka/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: mclka_ibufg
--------------------------------------------------------------------------------
Slack: 1.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.750ns
  Low pulse: 1.375ns
  Low pulse limit: 0.875ns (Tdcmpw_CLKIN_350_400)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: mclka
--------------------------------------------------------------------------------
Slack: 1.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.750ns
  High pulse: 1.375ns
  High pulse limit: 0.875ns (Tdcmpw_CLKIN_350_400)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: mclka
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"admxrc5t2_main_0/memory_banks_0/memclk_0/mclk0_pll" derived from  NET 
"mclka_ibufg" PERIOD = 2.75 ns HIGH 50%; 

 3542 paths analyzed, 3392 endpoints analyzed, 3 failing endpoints
 163 timing errors detected. (3 setup errors, 0 hold errors, 160 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------
Slack:                  -0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (3.657 - 4.011)
  Source Clock:         admxrc5t2_main_0/memory_banks_0/memclk45 rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/memory_banks_0/memclk2x90 rising at 2.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0 to admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y190.DQ    Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe<0>
                                                       admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0
    SLICE_X105Y180.SR    net (fanout=73)       1.257   admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe<0>
    SLICE_X105Y180.CLK   Tsrck                 0.547   admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1
                                                       admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.997ns logic, 1.257ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[6].U0/t_q1 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.252ns (Levels of Logic = 0)
  Clock Path Skew:      -0.354ns (3.657 - 4.011)
  Source Clock:         admxrc5t2_main_0/memory_banks_0/memclk45 rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/memory_banks_0/memclk2x90 rising at 2.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0 to admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[6].U0/t_q1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y190.DQ    Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe<0>
                                                       admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0
    SLICE_X105Y180.SR    net (fanout=73)       1.257   admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe<0>
    SLICE_X105Y180.CLK   Tsrck                 0.545   admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[4].U0/t_q1
                                                       admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[6].U0/t_q1
    -------------------------------------------------  ---------------------------
    Total                                      2.252ns (0.995ns logic, 1.257ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.251ns (Levels of Logic = 0)
  Clock Path Skew:      -0.325ns (3.686 - 4.011)
  Source Clock:         admxrc5t2_main_0/memory_banks_0/memclk45 rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/memory_banks_0/memclk2x90 rising at 2.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0 to admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y190.DQ    Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe<0>
                                                       admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe_0
    SLICE_X106Y182.SR    net (fanout=73)       1.256   admxrc5t2_main_0/memory_banks_0/sram_port_1/sr_bwe<0>
    SLICE_X106Y182.CLK   Tsrck                 0.545   admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first
                                                       admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_out_0/gen_serdes[13].U0/first
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.995ns logic, 1.256ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "admxrc5t2_main_0/memory_banks_0/memclk_0/mclk0_pll" derived from
 NET "mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: -1.249ns (period - min period limit)
  Period: 2.750ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C
  Logical resource: admxrc5t2_main_0/memory_banks_0/sram_port_1/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C
  Location pin: IODELAY_X1Y399.C
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk2x90
--------------------------------------------------------------------------------
Slack: -1.249ns (period - min period limit)
  Period: 2.750ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: admxrc5t2_main_0/memory_banks_0/sram_port_0/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C
  Logical resource: admxrc5t2_main_0/memory_banks_0/sram_port_0/dq_in_0/gen_serdes[12].U0/U0_ML_IODELAY/C
  Location pin: IODELAY_X1Y93.C
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk2x90
--------------------------------------------------------------------------------
Slack: -1.249ns (period - min period limit)
  Period: 2.750ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/gen_serdes[20].U0/U0_ML_IODELAY/C
  Logical resource: admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/gen_serdes[20].U0/U0_ML_IODELAY/C
  Location pin: IODELAY_X0Y26.C
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk2x90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll" derived from  NET 
"mclka_ibufg" PERIOD = 2.75 ns HIGH 50%; 

 64 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.669ns.
--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.384ns (4.428 - 4.812)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns
  Destination Clock:    admxrc5t2_main_0/user_clk2x rising at 3.437ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1 to admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y225.BQ      Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs<3>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1
    OLOGIC_X0Y420.OCE    net (fanout=4)        1.399   admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs<1>
    OLOGIC_X0Y420.CLK    Toscck_OCE            0.223   admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U1
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.694ns logic, 1.399ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.093ns (Levels of Logic = 0)
  Clock Path Skew:      -0.384ns (4.428 - 4.812)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns
  Destination Clock:    admxrc5t2_main_0/user_clk2x rising at 3.437ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1 to admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y225.BQ      Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs<3>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_1
    OLOGIC_X0Y421.OCE    net (fanout=4)        1.399   admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs<1>
    OLOGIC_X0Y421.CLK    Toscck_OCE            0.223   admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[1].U0/U0
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.694ns logic, 1.399ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_0 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.065ns (Levels of Logic = 0)
  Clock Path Skew:      -0.384ns (4.428 - 4.812)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns
  Destination Clock:    admxrc5t2_main_0/user_clk2x rising at 3.437ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_0 to admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y225.AQ      Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs<3>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs_0
    OLOGIC_X0Y418.OCE    net (fanout=4)        1.371   admxrc5t2_main_0/memory_banks_0/dram_port_2/ce_dqs<0>
    OLOGIC_X0Y418.CLK    Toscck_OCE            0.223   admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/dqs_out_0/gen_serdes[0].U0/U1
    -------------------------------------------------  ---------------------------
    Total                                      2.065ns (0.694ns logic, 1.371ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll" derived from
 NET "mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 0.529ns (period - min period limit)
  Period: 2.750ns
  Min period limit: 2.221ns (450.248MHz) (Tpllper_CLKOUT)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT2
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT2
  Location pin: PLL_ADV_X0Y0.CLKOUT2
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll
--------------------------------------------------------------------------------
Slack: 0.529ns (period - min period limit)
  Period: 2.750ns
  Min period limit: 2.221ns (450.248MHz) (Tbgper_I)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclk90/I0
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclk90/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk_0/mclk90_pll
--------------------------------------------------------------------------------
Slack: 1.750ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.750ns
  Low pulse: 1.375ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: admxrc5t2_main_0/memory_banks_0/sram_port_0/k_o/CLK
  Logical resource: admxrc5t2_main_0/memory_banks_0/sram_port_0/gen_k_o/CK
  Location pin: OLOGIC_X1Y87.CLK
  Clock network: admxrc5t2_main_0/user_clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll" derived from  NET 
"mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;  multiplied by 2.00 to 5.500 nS   

 1506370 paths analyzed, 81760 endpoints analyzed, 112 failing endpoints
 112 timing errors detected. (112 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.996ns.
--------------------------------------------------------------------------------
Slack:                  -2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1 (FF)
  Destination:          admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_2 (FF)
  Requirement:          5.500ns
  Data Path Delay:      7.736ns (Levels of Logic = 12)
  Clock Path Skew:      -0.188ns (1.569 - 1.757)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns
  Destination Clock:    admxrc5t2_main_0/user_clk rising at 6.187ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1 to admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y119.BQ     Tcko                  0.450   admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1
    SLICE_X54Y119.A4     net (fanout=5)        0.399   admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<1>
    SLICE_X54Y119.COUT   Topcya                0.499   admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<1>_rt
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
    SLICE_X54Y120.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
    SLICE_X54Y120.CMUX   Tcinc                 0.337   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<8>
    SLICE_X52Y120.D5     net (fanout=1)        0.575   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_addsub0000<7>
    SLICE_X52Y120.COUT   Topcyd                0.384   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<7>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_lut<7>_INV_0
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<7>
    SLICE_X52Y121.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<7>
    SLICE_X52Y121.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
    SLICE_X52Y122.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
    SLICE_X52Y122.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
    SLICE_X52Y123.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
    SLICE_X52Y123.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
    SLICE_X52Y124.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
    SLICE_X52Y124.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
    SLICE_X52Y125.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
    SLICE_X52Y125.BMUX   Tcinb                 0.342   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<27>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<27>
    SLICE_X53Y122.A4     net (fanout=1)        0.836   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_sub0000<25>
    SLICE_X53Y122.DMUX   Topad                 0.735   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_lut<12>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_cy<15>
    SLICE_X57Y126.B6     net (fanout=33)       0.803   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005
    SLICE_X57Y126.B      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/read_counter_reg1_mux0001<0>11
    SLICE_X57Y126.C5     net (fanout=2)        0.381   admxrc5t2_main_0/user_app_0/U0/U_PE/N4
    SLICE_X57Y126.CMUX   Tilo                  0.392   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/rd111
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/rd11_f7
    SLICE_X59Y125.B6     net (fanout=8)        0.474   admxrc5t2_main_0/user_app_0/U0/rd1
    SLICE_X59Y125.B      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/dout1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X59Y125.CE     net (fanout=2)        0.296   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_not0001
    SLICE_X59Y125.CLK    Tceck                 0.229   admxrc5t2_main_0/user_app_0/U0/dout1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (3.972ns logic, 3.764ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1 (FF)
  Destination:          admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3 (FF)
  Requirement:          5.500ns
  Data Path Delay:      7.736ns (Levels of Logic = 12)
  Clock Path Skew:      -0.188ns (1.569 - 1.757)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns
  Destination Clock:    admxrc5t2_main_0/user_clk rising at 6.187ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1 to admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y119.BQ     Tcko                  0.450   admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1
    SLICE_X54Y119.A4     net (fanout=5)        0.399   admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<1>
    SLICE_X54Y119.COUT   Topcya                0.499   admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<1>_rt
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
    SLICE_X54Y120.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
    SLICE_X54Y120.CMUX   Tcinc                 0.337   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<8>
    SLICE_X52Y120.D5     net (fanout=1)        0.575   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_addsub0000<7>
    SLICE_X52Y120.COUT   Topcyd                0.384   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<7>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_lut<7>_INV_0
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<7>
    SLICE_X52Y121.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<7>
    SLICE_X52Y121.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
    SLICE_X52Y122.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
    SLICE_X52Y122.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
    SLICE_X52Y123.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
    SLICE_X52Y123.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
    SLICE_X52Y124.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
    SLICE_X52Y124.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
    SLICE_X52Y125.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
    SLICE_X52Y125.BMUX   Tcinb                 0.342   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<27>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<27>
    SLICE_X53Y122.A4     net (fanout=1)        0.836   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_sub0000<25>
    SLICE_X53Y122.DMUX   Topad                 0.735   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_lut<12>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_cy<15>
    SLICE_X57Y126.B6     net (fanout=33)       0.803   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005
    SLICE_X57Y126.B      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/read_counter_reg1_mux0001<0>11
    SLICE_X57Y126.C5     net (fanout=2)        0.381   admxrc5t2_main_0/user_app_0/U0/U_PE/N4
    SLICE_X57Y126.CMUX   Tilo                  0.392   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/rd111
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/rd11_f7
    SLICE_X59Y125.B6     net (fanout=8)        0.474   admxrc5t2_main_0/user_app_0/U0/rd1
    SLICE_X59Y125.B      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/dout1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X59Y125.CE     net (fanout=2)        0.296   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_not0001
    SLICE_X59Y125.CLK    Tceck                 0.229   admxrc5t2_main_0/user_app_0/U0/dout1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (3.972ns logic, 3.764ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  -2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1 (FF)
  Destination:          admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3 (FF)
  Requirement:          5.500ns
  Data Path Delay:      7.736ns (Levels of Logic = 12)
  Clock Path Skew:      -0.188ns (1.569 - 1.757)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns
  Destination Clock:    admxrc5t2_main_0/user_clk rising at 6.187ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1 to admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y119.BQ     Tcko                  0.450   admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1_1
    SLICE_X54Y119.A4     net (fanout=5)        0.399   admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<1>
    SLICE_X54Y119.COUT   Topcya                0.499   admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/commit_count_reg1<1>_rt
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
    SLICE_X54Y120.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<4>
    SLICE_X54Y120.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<8>
    SLICE_X54Y121.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<8>
    SLICE_X54Y121.CMUX   Tcinc                 0.337   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Madd_ss_addsub0000_cy<12>
    SLICE_X52Y121.D5     net (fanout=1)        0.575   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_addsub0000<11>
    SLICE_X52Y121.COUT   Topcyd                0.384   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_lut<11>_INV_0
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
    SLICE_X52Y122.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<11>
    SLICE_X52Y122.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
    SLICE_X52Y123.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<15>
    SLICE_X52Y123.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
    SLICE_X52Y124.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<19>
    SLICE_X52Y124.COUT   Tbyp                  0.104   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
    SLICE_X52Y125.CIN    net (fanout=1)        0.000   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<23>
    SLICE_X52Y125.BMUX   Tcinb                 0.342   admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<27>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Msub_ss_sub0000_cy<27>
    SLICE_X53Y122.A4     net (fanout=1)        0.836   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_sub0000<25>
    SLICE_X53Y122.DMUX   Topad                 0.735   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_lut<12>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/Mcompar_ss_cmp_le0005_cy<15>
    SLICE_X57Y126.B6     net (fanout=33)       0.803   admxrc5t2_main_0/user_app_0/U0/U_PE/ss_cmp_le0005
    SLICE_X57Y126.B      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/read_counter_reg1_mux0001<0>11
    SLICE_X57Y126.C5     net (fanout=2)        0.381   admxrc5t2_main_0/user_app_0/U0/U_PE/N4
    SLICE_X57Y126.CMUX   Tilo                  0.392   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/rd111
                                                       admxrc5t2_main_0/user_app_0/U0/U_PE/rd11_f7
    SLICE_X59Y125.B6     net (fanout=8)        0.474   admxrc5t2_main_0/user_app_0/U0/rd1
    SLICE_X59Y125.B      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/dout1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X59Y125.CE     net (fanout=2)        0.296   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_not0001
    SLICE_X59Y125.CLK    Tceck                 0.229   admxrc5t2_main_0/user_app_0/U0/dout1<3>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ififo/BU2/U0/grf.rf/mem/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (3.972ns logic, 3.764ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll" derived from
 NET "mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;
 multiplied by 2.00 to 5.500 nS  

--------------------------------------------------------------------------------
Slack: 3.279ns (period - min period limit)
  Period: 5.500ns
  Min period limit: 2.221ns (450.248MHz) (Tpllper_CLKOUT)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT3
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll
--------------------------------------------------------------------------------
Slack: 3.279ns (period - min period limit)
  Period: 5.500ns
  Min period limit: 2.221ns (450.248MHz) (Tbgper_I)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv90/I0
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv90/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv90_pll
--------------------------------------------------------------------------------
Slack: 3.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.500ns
  Low pulse: 2.750ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: admxrc5t2_main_0/memory_banks_0/sram_port_1/cmd_fifo_0/q<96>/CLK
  Logical resource: admxrc5t2_main_0/memory_banks_0/sram_port_1/cmd_fifo_0/gen_mem[96].U0/DP/CLK
  Location pin: SLICE_X132Y167.CLK
  Clock network: admxrc5t2_main_0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll" derived from  NET 
"mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;  multiplied by 2.00 to 5.500 nS   

 3524 paths analyzed, 3108 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.600ns.
--------------------------------------------------------------------------------
Slack:                  -0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_61 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_61 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.064ns (Levels of Logic = 0)
  Clock Path Skew:      -0.544ns (4.234 - 4.778)
  Source Clock:         admxrc5t2_main_0/memory_banks_0/memclk2x90 rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/memory_banks_0/memclk45 falling at 2.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_61 to admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y227.DQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q<61>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_61
    SLICE_X49Y212.BX     net (fanout=1)        1.620   admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q<61>
    SLICE_X49Y212.CLK    Tdick                -0.006   admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq<63>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_61
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.444ns logic, 1.620ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_20 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_20 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.031ns (Levels of Logic = 0)
  Clock Path Skew:      -0.569ns (4.214 - 4.783)
  Source Clock:         admxrc5t2_main_0/memory_banks_0/memclk2x90 rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/memory_banks_0/memclk45 falling at 2.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_20 to admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y224.DQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q<20>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q_20
    SLICE_X51Y209.AX     net (fanout=1)        1.584   admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_q<20>
    SLICE_X51Y209.CLK    Tdick                -0.003   admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq<23>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/dq_in_dc.dq_in_0/dq_ro_qq_20
    -------------------------------------------------  ---------------------------
    Total                                      2.031ns (0.447ns logic, 1.584ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q_102 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq_102 (FF)
  Requirement:          2.750ns
  Data Path Delay:      2.178ns (Levels of Logic = 0)
  Clock Path Skew:      -0.361ns (4.213 - 4.574)
  Source Clock:         admxrc5t2_main_0/memory_banks_0/memclk2x90 rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/memory_banks_0/memclk45 falling at 2.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q_102 to admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.BQ      Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q<102>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q_102
    SLICE_X42Y58.CX      net (fanout=1)        1.698   admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_q<102>
    SLICE_X42Y58.CLK     Tdick                 0.009   admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq<103>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dq_ro_qq_102
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (0.480ns logic, 1.698ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll" derived from
 NET "mclka_ibufg" PERIOD = 2.75 ns HIGH 50%;
 multiplied by 2.00 to 5.500 nS  

--------------------------------------------------------------------------------
Slack: 3.279ns (period - min period limit)
  Period: 5.500ns
  Min period limit: 2.221ns (450.248MHz) (Tpllper_CLKOUT)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT1
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/pll_0/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll
--------------------------------------------------------------------------------
Slack: 3.279ns (period - min period limit)
  Period: 5.500ns
  Min period limit: 2.221ns (450.248MHz) (Tbgper_I)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv0/I0
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/bufg_mclkdiv0/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk_0/mclkdiv0_pll
--------------------------------------------------------------------------------
Slack: 4.682ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.500ns
  Low pulse: 2.750ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dlysr_q<31>/CLK
  Logical resource: admxrc5t2_main_0/memory_banks_0/dram_port_3/dq_in_dc.dq_in_0/dlysr_q_28/CK
  Location pin: SLICE_X0Y4.CLK
  Clock network: admxrc5t2_main_0/memory_banks_0/memclk45
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "refclk_ibufg" PERIOD = 4.5 ns HIGH 50%;

 42 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.221ns.
--------------------------------------------------------------------------------
Slack:                  2.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_3 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/memclk_0/memrst (FF)
  Requirement:          4.500ns
  Data Path Delay:      1.979ns (Levels of Logic = 2)
  Clock Path Skew:      0.014ns (0.166 - 0.152)
  Source Clock:         refclk rising at 0.000ns
  Destination Clock:    refclk rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_3 to admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y102.DQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0<3>
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_3
    SLICE_X98Y101.A1     net (fanout=2)        0.877   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0<3>
    SLICE_X98Y101.A      Tilo                  0.094   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
    SLICE_X98Y102.A4     net (fanout=1)        0.532   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
    SLICE_X98Y102.CLK    Tas                   0.026   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.570ns logic, 1.409ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  2.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_7 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/memclk_0/memrst (FF)
  Requirement:          4.500ns
  Data Path Delay:      1.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.166 - 0.154)
  Source Clock:         refclk rising at 0.000ns
  Destination Clock:    refclk rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_7 to admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y101.DQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0<7>
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_7
    SLICE_X98Y101.A2     net (fanout=1)        0.631   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0<7>
    SLICE_X98Y101.A      Tilo                  0.094   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
    SLICE_X98Y102.A4     net (fanout=1)        0.532   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
    SLICE_X98Y102.CLK    Tas                   0.026   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
    -------------------------------------------------  ---------------------------
    Total                                      1.733ns (0.570ns logic, 1.163ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  2.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_6 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/memclk_0/memrst (FF)
  Requirement:          4.500ns
  Data Path Delay:      1.723ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.166 - 0.154)
  Source Clock:         refclk rising at 0.000ns
  Destination Clock:    refclk rising at 4.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_6 to admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y101.CQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0<7>
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0_6
    SLICE_X98Y101.A3     net (fanout=2)        0.621   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst0<6>
    SLICE_X98Y101.A      Tilo                  0.094   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
    SLICE_X98Y102.A4     net (fanout=1)        0.532   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001_4
    SLICE_X98Y102.CLK    Tas                   0.026   admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst_mux0001
                                                       admxrc5t2_main_0/memory_banks_0/memclk_0/memrst
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.570ns logic, 1.153ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "refclk_ibufg" PERIOD = 4.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.279ns (period - min period limit)
  Period: 4.500ns
  Min period limit: 2.221ns (450.248MHz) (Tbgper_I)
  Physical resource: bufg_refclk/I0
  Logical resource: bufg_refclk/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: refclk_ibufg
--------------------------------------------------------------------------------
Slack: 3.682ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.500ns
  Low pulse: 2.250ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CLK
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CK
  Location pin: SLICE_X98Y102.CLK
  Clock network: refclk
--------------------------------------------------------------------------------
Slack: 3.682ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.500ns
  High pulse: 2.250ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CLK
  Logical resource: admxrc5t2_main_0/memory_banks_0/memclk_0/memrst/CK
  Location pin: SLICE_X98Y102.CLK
  Clock network: refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "lclk_dcm_0/lclk_ibufg" PERIOD = 11.5 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "lclk_dcm_0/lclk_ibufg" PERIOD = 11.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.168ns (period - min period limit)
  Period: 11.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: lclk_dcm_0/dll_lclk/CLKIN
  Logical resource: lclk_dcm_0/dll_lclk/CLKIN
  Location pin: DCM_ADV_X0Y6.CLKIN
  Clock network: lclk_dcm_0/lclk_ibufg
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.500ns
  Low pulse: 5.750ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: lclk_dcm_0/dll_lclk/CLKIN
  Logical resource: lclk_dcm_0/dll_lclk/CLKIN
  Location pin: DCM_ADV_X0Y6.CLKIN
  Clock network: lclk_dcm_0/lclk_ibufg
--------------------------------------------------------------------------------
Slack: 5.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 11.500ns
  High pulse: 5.750ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: lclk_dcm_0/dll_lclk/CLKIN
  Logical resource: lclk_dcm_0/dll_lclk/CLKIN
  Location pin: DCM_ADV_X0Y6.CLKIN
  Clock network: lclk_dcm_0/lclk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "lclk_dcm_0/lclk_unbuf" derived from 
 NET "lclk_dcm_0/lclk_ibufg" PERIOD = 11.5 ns HIGH 50%;  duty cycle corrected 
to 11.500 nS  HIGH 5.750 nS  

 46574 paths analyzed, 17566 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.167ns.
--------------------------------------------------------------------------------
Slack:                  0.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/ld_iq_47 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout_47 (FF)
  Requirement:          11.500ns
  Data Path Delay:      10.167ns (Levels of Logic = 0)
  Clock Path Skew:      -0.905ns (1.378 - 2.283)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 11.500ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/ld_iq_47 to admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y376.Q1     Tickq                 0.517   admxrc5t2_main_0/ld_iq<47>
                                                       admxrc5t2_main_0/ld_iq_47
    SLICE_X75Y138.DX     net (fanout=13)       9.648   admxrc5t2_main_0/ld_iq<47>
    SLICE_X75Y138.CLK    Tdick                 0.002   admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout<47>
                                                       admxrc5t2_main_0/memory_banks_0/port_repl_dram/dout_47
    -------------------------------------------------  ---------------------------
    Total                                     10.167ns (0.519ns logic, 9.648ns route)
                                                       (5.1% logic, 94.9% route)

--------------------------------------------------------------------------------
Slack:                  0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/ld_iq_47 (FF)
  Destination:          admxrc5t2_main_0/user_reg_in_47 (FF)
  Requirement:          11.500ns
  Data Path Delay:      9.999ns (Levels of Logic = 0)
  Clock Path Skew:      -1.038ns (1.245 - 2.283)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 11.500ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/ld_iq_47 to admxrc5t2_main_0/user_reg_in_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y376.Q1     Tickq                 0.517   admxrc5t2_main_0/ld_iq<47>
                                                       admxrc5t2_main_0/ld_iq_47
    SLICE_X103Y131.DX    net (fanout=13)       9.480   admxrc5t2_main_0/ld_iq<47>
    SLICE_X103Y131.CLK   Tdick                 0.002   admxrc5t2_main_0/user_reg_in<47>
                                                       admxrc5t2_main_0/user_reg_in_47
    -------------------------------------------------  ---------------------------
    Total                                      9.999ns (0.519ns logic, 9.480ns route)
                                                       (5.2% logic, 94.8% route)

--------------------------------------------------------------------------------
Slack:                  0.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/dssm/i_decode (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[120].U0/SP (RAM)
  Requirement:          11.500ns
  Data Path Delay:      10.522ns (Levels of Logic = 2)
  Clock Path Skew:      -0.405ns (1.701 - 2.106)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 11.500ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/dssm/i_decode to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[120].U0/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X198Y160.DQ    Tcko                  0.450   admxrc5t2_main_0/dssm/i_decode
                                                       admxrc5t2_main_0/dssm/i_decode
    SLICE_X89Y108.C2     net (fanout=57)       5.378   admxrc5t2_main_0/dssm/i_decode
    SLICE_X89Y108.C      Tilo                  0.094   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[1].async_port_0/ofifo/widx_wg<4>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/state1_mux0001<1>121
    SLICE_X89Y99.C4      net (fanout=2)        0.982   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/writeq_and0000
    SLICE_X89Y99.C       Tilo                  0.094   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/write_state2<0>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/if_write1
    SLICE_X58Y95.CE      net (fanout=86)       3.023   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/if_write
    SLICE_X58Y95.CLK     Tceck                 0.501   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<120>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[120].U0/SP
    -------------------------------------------------  ---------------------------
    Total                                     10.522ns (1.139ns logic, 9.383ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "lclk_dcm_0/lclk_unbuf" derived from
 NET "lclk_dcm_0/lclk_ibufg" PERIOD = 11.5 ns HIGH 50%;
 duty cycle corrected to 11.500 nS  HIGH 5.750 nS 

--------------------------------------------------------------------------------
Slack: 3.168ns (period - min period limit)
  Period: 11.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: lclk_dcm_0/dll_lclk/CLK0
  Logical resource: lclk_dcm_0/dll_lclk/CLK0
  Location pin: DCM_ADV_X0Y6.CLK0
  Clock network: lclk_dcm_0/lclk_unbuf
--------------------------------------------------------------------------------
Slack: 9.279ns (period - min period limit)
  Period: 11.500ns
  Min period limit: 2.221ns (450.248MHz) (Tbgper_I)
  Physical resource: lclk_dcm_0/bufg_lclk/I0
  Logical resource: lclk_dcm_0/bufg_lclk/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: lclk_dcm_0/lclk_unbuf
--------------------------------------------------------------------------------
Slack: 9.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.500ns
  Low pulse: 5.750ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<0>/CLK
  Logical resource: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[0].U0/DP/CLK
  Location pin: SLICE_X88Y91.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "admxrc5t2_main_0/U_MGT/tile0_refclk_i" PERIOD = 3.2 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FFS_MEM_PADS = MAXDELAY FROM TIMEGRP "MEMCLK_FFS" TO 
TIMEGRP "MEM_PADS" 3.5         ns;

 698 paths analyzed, 376 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.596ns.
--------------------------------------------------------------------------------
Slack:                  0.904ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o_4 (FF)
  Destination:          ra2<4> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      2.596ns (Levels of Logic = 1)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o_4 to ra2<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y409.OQ     Tockq                 0.607   admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o<4>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o_4
    A39.O                net (fanout=1)        0.000   admxrc5t2_main_0/memory_banks_0/dram_port_2/ctrlpath/ddr_addr_o<4>
    A39.PAD              Tioop                 1.989   ra2<4>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/iobuf_ra[4].U0
                                                       ra2<4>
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (2.596ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  0.907ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1 (FF)
  Destination:          rc0<11> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      2.593ns (Levels of Logic = 1)
  Source Clock:         admxrc5t2_main_0/user_clk2x rising at 0.687ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1 to rc0<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y378.TQ     Toscko_TQ             0.620   admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U1
    F32.T                net (fanout=1)        0.000   admxrc5t2_main_0/memory_banks_0/dram_port_0/ddr_dqs_t<7>
    F32.PAD              Tiotp                 1.973   rc0<11>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_0/iobuf_dqs[3].U1
                                                       rc0<11>
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (2.593ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  0.908ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0 (FF)
  Destination:          rc0<7> (PAD)
  Requirement:          3.500ns
  Data Path Delay:      2.592ns (Levels of Logic = 1)
  Source Clock:         admxrc5t2_main_0/user_clk2x rising at 0.687ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0 to rc0<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y379.TQ     Toscko_TQ             0.620   admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_0/dqs_out_0/gen_serdes[3].U0/U0
    F31.T                net (fanout=1)        0.000   admxrc5t2_main_0/memory_banks_0/dram_port_0/ddr_dqs_t<3>
    F31.PAD              Tiotp                 1.972   rc0<7>
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_0/iobuf_dqs[3].U0
                                                       rc0<7>
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (2.592ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_FFS_TO_L_FFS = MAXDELAY FROM TIMEGRP "MEMCLK0_FFS" TO 
TIMEGRP "LCLK_FFS"         4 ns DATAPATHONLY;

 89 paths analyzed, 89 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.154ns.
--------------------------------------------------------------------------------
Slack:                  0.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained (FF)
  Destination:          admxrc5t2_main_0/memstat_reg_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         admxrc5t2_main_0/user_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained to admxrc5t2_main_0/memstat_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y72.CQ      Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained
    SLICE_X87Y130.DX     net (fanout=1)        2.702   admxrc5t2_main_0/memory_banks_0/dram_port_3/init_0/trained
    SLICE_X87Y130.CLK    Tdick                 0.002   admxrc5t2_main_0/memstat_reg<3>
                                                       admxrc5t2_main_0/memstat_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.452ns logic, 2.702ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  1.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained (FF)
  Destination:          admxrc5t2_main_0/memstat_reg_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         admxrc5t2_main_0/user_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained to admxrc5t2_main_0/memstat_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y189.DQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained
    SLICE_X87Y130.CX     net (fanout=1)        2.496   admxrc5t2_main_0/memory_banks_0/dram_port_2/init_0/trained
    SLICE_X87Y130.CLK    Tdick                 0.004   admxrc5t2_main_0/memstat_reg<3>
                                                       admxrc5t2_main_0/memstat_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (0.454ns logic, 2.496ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  1.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained (FF)
  Destination:          admxrc5t2_main_0/memstat_reg_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.907ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         admxrc5t2_main_0/user_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained to admxrc5t2_main_0/memstat_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y98.DQ      Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained
                                                       admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained
    SLICE_X87Y130.BX     net (fanout=1)        2.468   admxrc5t2_main_0/memory_banks_0/dram_port_1/init_0/trained
    SLICE_X87Y130.CLK    Tdick                -0.011   admxrc5t2_main_0/memstat_reg<3>
                                                       admxrc5t2_main_0/memstat_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.439ns logic, 2.468ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_FFS_TO_L_RAMS = MAXDELAY FROM TIMEGRP "MEMCLK0_FFS" TO 
TIMEGRP         "LCLK_RAMS" 4 ns DATAPATHONLY;

 4356 paths analyzed, 4356 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.988ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[80].U0/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.988ns (Levels of Logic = 0)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2 to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[80].U0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y178.CQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx<3>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2
    SLICE_X60Y158.C3     net (fanout=149)      3.538   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.988ns (0.450ns logic, 3.538ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack:                  0.097ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_4 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[86].U0/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.903ns (Levels of Logic = 0)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_4 to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[86].U0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y178.AQ     Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx<5>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_4
    SLICE_X62Y161.C5     net (fanout=147)      3.432   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx<4>
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.471ns logic, 3.432ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[79].U0/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 0)
  Source Clock:         admxrc5t2_main_0/user_clk rising at 0.687ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2 to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[79].U0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y178.CQ     Tcko                  0.450   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx<3>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx_2
    SLICE_X60Y158.A3     net (fanout=149)      3.402   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ififo/mem_rd_idx<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (0.450ns logic, 3.402ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_RAMS_TO_L_FFS = MAXDELAY FROM TIMEGRP "MEMCLK0_RAMS" TO 
TIMEGRP         "LCLK_FFS" 4 ns DATAPATHONLY;

 640 paths analyzed, 640 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.705ns.
--------------------------------------------------------------------------------
Slack:                  0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[46].U0/DP (RAM)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_46 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         admxrc5t2_main_0/user_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[46].U0/DP to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y108.A      Tshcko                1.515   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d<47>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[46].U0/DP
    SLICE_X104Y125.CX    net (fanout=1)        2.195   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d<46>
    SLICE_X104Y125.CLK   Tdick                -0.005   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1<47>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_46
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.510ns logic, 2.195ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  0.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[21].U0/DP (RAM)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_21 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         admxrc5t2_main_0/user_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[21].U0/DP to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y103.C      Tshcko                1.537   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d<21>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[21].U0/DP
    SLICE_X104Y115.BX    net (fanout=1)        2.165   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d<21>
    SLICE_X104Y115.CLK   Tdick                -0.018   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1<23>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_21
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (1.519ns logic, 2.165ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[51].U0/DP (RAM)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_51 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.653ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         admxrc5t2_main_0/user_clk rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[51].U0/DP to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y171.C      Tshcko                1.537   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d<51>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[51].U0/DP
    SLICE_X106Y149.DX    net (fanout=1)        2.114   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1d<51>
    SLICE_X106Y149.CLK   Tdick                 0.002   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1<51>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[2].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/q1_51
    -------------------------------------------------  ---------------------------
    Total                                      3.653ns (1.539ns logic, 2.114ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_M_RAMS_TO_L_RAMS = MAXDELAY FROM TIMEGRP "MEMCLK0_RAMS" 
TO TIMEGRP         "LCLK_RAMS" 4 ns DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_FFS_TO_M_FFS = MAXDELAY FROM TIMEGRP "LCLK_FFS" TO 
TIMEGRP "MEMCLK0_FFS"         4 ns DATAPATHONLY;

 2715 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.650ns.
--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/user_reg_in_3 (FF)
  Destination:          admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    admxrc5t2_main_0/user_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/user_reg_in_3 to admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y126.DQ     Tcko                  0.450   admxrc5t2_main_0/user_reg_in<3>
                                                       admxrc5t2_main_0/user_reg_in_3
    SLICE_X74Y115.D5     net (fanout=75)       1.547   admxrc5t2_main_0/user_reg_in<3>
    SLICE_X74Y115.D      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not00011
    SLICE_X86Y121.CE     net (fanout=8)        1.330   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001
    SLICE_X86Y121.CLK    Tceck                 0.229   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt<27>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_26
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (0.773ns logic, 2.877ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/user_reg_in_3 (FF)
  Destination:          admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_27 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    admxrc5t2_main_0/user_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/user_reg_in_3 to admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y126.DQ     Tcko                  0.450   admxrc5t2_main_0/user_reg_in<3>
                                                       admxrc5t2_main_0/user_reg_in_3
    SLICE_X74Y115.D5     net (fanout=75)       1.547   admxrc5t2_main_0/user_reg_in<3>
    SLICE_X74Y115.D      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not00011
    SLICE_X86Y121.CE     net (fanout=8)        1.330   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001
    SLICE_X86Y121.CLK    Tceck                 0.229   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt<27>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_27
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (0.773ns logic, 2.877ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/user_reg_in_3 (FF)
  Destination:          admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_24 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    admxrc5t2_main_0/user_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/user_reg_in_3 to admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y126.DQ     Tcko                  0.450   admxrc5t2_main_0/user_reg_in<3>
                                                       admxrc5t2_main_0/user_reg_in_3
    SLICE_X74Y115.D5     net (fanout=75)       1.547   admxrc5t2_main_0/user_reg_in<3>
    SLICE_X74Y115.D      Tilo                  0.094   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not00011
    SLICE_X86Y121.CE     net (fanout=8)        1.330   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_not0001
    SLICE_X86Y121.CLK    Tceck                 0.229   admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt<27>
                                                       admxrc5t2_main_0/user_app_0/U0/U_SMA1/U_ictrl/addr_cnt_24
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (0.773ns logic, 2.877ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_FFS_TO_M_RAMS = MAXDELAY FROM TIMEGRP "LCLK_FFS" TO 
TIMEGRP         "MEMCLK0_RAMS" 4 ns DATAPATHONLY;

 3840 paths analyzed, 3840 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.924ns.
--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[116].U0/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.924ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0 to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[116].U0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y143.AQ     Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx<3>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0
    SLICE_X84Y162.A1     net (fanout=133)      3.453   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.924ns (0.471ns logic, 3.453ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[113].U0/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0 to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[113].U0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y143.AQ     Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx<3>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0
    SLICE_X84Y159.C1     net (fanout=133)      3.452   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (0.471ns logic, 3.452ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack:                  0.088ns (requirement - data path)
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0 (FF)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[122].U0/DP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.912ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0 to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/gen_distmem.distmem_0/distmem0_0/generate_mem6[122].U0/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y143.AQ     Tcko                  0.471   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx<3>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx_0
    SLICE_X84Y161.A1     net (fanout=133)      3.441   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[0].async_port_0/ofifo/mem_rd_idx<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (0.471ns logic, 3.441ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_RAMS_TO_M_FFS = MAXDELAY FROM TIMEGRP "LCLK_RAMS" TO 
TIMEGRP         "MEMCLK0_FFS" 4 ns DATAPATHONLY;

 726 paths analyzed, 726 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.576ns.
--------------------------------------------------------------------------------
Slack:                  0.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[32].U0/DP (RAM)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_32 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.576ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    admxrc5t2_main_0/user_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[32].U0/DP to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y90.C       Tshcko                1.537   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<32>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[32].U0/DP
    SLICE_X52Y74.AX      net (fanout=1)        2.051   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<32>
    SLICE_X52Y74.CLK     Tdick                -0.012   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1<35>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_32
    -------------------------------------------------  ---------------------------
    Total                                      3.576ns (1.525ns logic, 2.051ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[61].U0/DP (RAM)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    admxrc5t2_main_0/user_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[61].U0/DP to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y93.A       Tshcko                1.515   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<62>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[61].U0/DP
    SLICE_X61Y76.BX      net (fanout=1)        1.786   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<61>
    SLICE_X61Y76.CLK     Tdick                -0.011   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1<63>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_61
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.504ns logic, 1.786ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  0.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[26].U0/DP (RAM)
  Destination:          admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_26 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.190ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    admxrc5t2_main_0/user_clk rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[26].U0/DP to admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y96.C       Tshcko                1.537   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<26>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/generate_mem6[26].U0/DP
    SLICE_X74Y76.CX      net (fanout=1)        1.649   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1d<26>
    SLICE_X74Y76.CLK     Tdick                 0.004   admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1<27>
                                                       admxrc5t2_main_0/memory_banks_0/gen_async_ports_dram[3].async_port_0/ififo/gen_distmem.distmem_0/distmem0_0/q1_26
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (1.541ns logic, 1.649ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_L_RAMS_TO_M_RAMS = MAXDELAY FROM TIMEGRP "LCLK_RAMS" TO 
TIMEGRP         "MEMCLK0_RAMS" 4 ns DATAPATHONLY;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tile0_txusrclk0_i = PERIOD TIMEGRP "tile0_txusrclk0_i" 
3.2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mgt_clk = PERIOD TIMEGRP "mgt_clk" 6.4 ns HIGH 50%;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.975ns.
--------------------------------------------------------------------------------
Slack:                  3.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i (FF)
  Destination:          admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i (HSIO)
  Requirement:          6.400ns
  Data Path Delay:      2.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.922 - 1.873)
  Source Clock:         admxrc5t2_main_0/mgt_clk rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/mgt_clk rising at 6.400ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i to admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X215Y138.DQ              Tcko                  0.450   admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
                                                                 admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
    GTP_DUAL_X0Y7.RXENMCOMMAALIGN1 net (fanout=8)        2.778   admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
    GTP_DUAL_X0Y7.RXUSRCLK21       Tgtpcck_COMMAALIGN   -0.329   admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i
                                                                 admxrc5t2_main_0/U_MGT/seriallink_i/tile1_seriallink_i/gtp_dual_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.899ns (0.121ns logic, 2.778ns route)
                                                                 (4.2% logic, 95.8% route)

--------------------------------------------------------------------------------
Slack:                  3.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i (FF)
  Destination:          admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i (HSIO)
  Requirement:          6.400ns
  Data Path Delay:      2.773ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.053 - 1.092)
  Source Clock:         admxrc5t2_main_0/mgt_clk rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/mgt_clk rising at 6.400ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i to admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X215Y138.DQ              Tcko                  0.450   admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
                                                                 admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
    GTP_DUAL_X0Y6.RXENPCOMMAALIGN0 net (fanout=8)        2.652   admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
    GTP_DUAL_X0Y6.RXUSRCLK20       Tgtpcck_COMMAALIGN   -0.329   admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i
                                                                 admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.773ns (0.121ns logic, 2.652ns route)
                                                                 (4.4% logic, 95.6% route)

--------------------------------------------------------------------------------
Slack:                  3.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i (FF)
  Destination:          admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i (HSIO)
  Requirement:          6.400ns
  Data Path Delay:      2.668ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (1.053 - 1.092)
  Source Clock:         admxrc5t2_main_0/mgt_clk rising at 0.000ns
  Destination Clock:    admxrc5t2_main_0/mgt_clk rising at 6.400ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i to admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    SLICE_X215Y138.DQ              Tcko                  0.450   admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
                                                                 admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
    GTP_DUAL_X0Y6.RXENMCOMMAALIGN0 net (fanout=8)        2.547   admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i
    GTP_DUAL_X0Y6.RXUSRCLK20       Tgtpcck_COMMAALIGN   -0.329   admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i
                                                                 admxrc5t2_main_0/U_MGT/seriallink_i/tile0_seriallink_i/gtp_dual_i
    -----------------------------------------------------------  ---------------------------
    Total                                                2.668ns (0.121ns logic, 2.547ns route)
                                                                 (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mgt_clk = PERIOD TIMEGRP "mgt_clk" 6.4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.582ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.400ns
  Low pulse: 3.200ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CLK
  Logical resource: admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CK
  Location pin: SLICE_X215Y138.CLK
  Clock network: admxrc5t2_main_0/mgt_clk
--------------------------------------------------------------------------------
Slack: 5.582ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.400ns
  High pulse: 3.200ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CLK
  Logical resource: admxrc5t2_main_0/U_MGT/tile0_rxenmcommaalign0_i/CK
  Location pin: SLICE_X215Y138.CLK
  Clock network: admxrc5t2_main_0/mgt_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LBUS_PADS" OFFSET = OUT 5.5 ns AFTER COMP "lclk";

 132 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.400ns.
--------------------------------------------------------------------------------
Slack:                  2.100ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               admxrc5t2_main_0/ld_oe_l_0_39 (FF)
  Destination:          lad<38> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          5.500ns
  Data Path Delay:      2.649ns (Levels of Logic = 1)
  Clock Path Delay:     0.606ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lclk to admxrc5t2_main_0/ld_oe_l_0_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J16.I                Tiopi                 0.917   lclk
                                                       lclk
                                                       lclk_dcm_0/ibufg_lclk
    DCM_ADV_X0Y6.CLKIN   net (fanout=1)        1.000   lclk_dcm_0/lclk_ibufg
    DCM_ADV_X0Y6.CLK0    Tdmcko_CLK           -5.489   lclk_dcm_0/dll_lclk
                                                       lclk_dcm_0/dll_lclk
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   lclk_dcm_0/lclk_unbuf
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   lclk_dcm_0/bufg_lclk
                                                       lclk_dcm_0/bufg_lclk
    OLOGIC_X2Y365.CLK    net (fanout=1185)     2.665   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (-4.322ns logic, 4.928ns route)

  Maximum Data Path: admxrc5t2_main_0/ld_oe_l_0_39 to lad<38>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y365.TQ     Tockq                 0.620   admxrc5t2_main_0/ld_o<38>
                                                       admxrc5t2_main_0/ld_oe_l_0_39
    D13.T                net (fanout=1)        0.000   admxrc5t2_main_0/ld_oe_l_0_39
    D13.PAD              Tiotp                 2.029   lad<38>
                                                       lad_38_IOBUF/OBUFT
                                                       lad<38>
    -------------------------------------------------  ---------------------------
    Total                                      2.649ns (2.649ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  2.100ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               admxrc5t2_main_0/ld_oe_l_0_43 (FF)
  Destination:          lad<42> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          5.500ns
  Data Path Delay:      2.653ns (Levels of Logic = 1)
  Clock Path Delay:     0.602ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lclk to admxrc5t2_main_0/ld_oe_l_0_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J16.I                Tiopi                 0.917   lclk
                                                       lclk
                                                       lclk_dcm_0/ibufg_lclk
    DCM_ADV_X0Y6.CLKIN   net (fanout=1)        1.000   lclk_dcm_0/lclk_ibufg
    DCM_ADV_X0Y6.CLK0    Tdmcko_CLK           -5.489   lclk_dcm_0/dll_lclk
                                                       lclk_dcm_0/dll_lclk
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   lclk_dcm_0/lclk_unbuf
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   lclk_dcm_0/bufg_lclk
                                                       lclk_dcm_0/bufg_lclk
    OLOGIC_X2Y369.CLK    net (fanout=1185)     2.661   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (-4.322ns logic, 4.924ns route)

  Maximum Data Path: admxrc5t2_main_0/ld_oe_l_0_43 to lad<42>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y369.TQ     Tockq                 0.620   admxrc5t2_main_0/ld_o<42>
                                                       admxrc5t2_main_0/ld_oe_l_0_43
    E12.T                net (fanout=1)        0.000   admxrc5t2_main_0/ld_oe_l_0_43
    E12.PAD              Tiotp                 2.033   lad<42>
                                                       lad_42_IOBUF/OBUFT
                                                       lad<42>
    -------------------------------------------------  ---------------------------
    Total                                      2.653ns (2.653ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Slack:                  2.101ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               admxrc5t2_main_0/ld_oe_l_0_42 (FF)
  Destination:          lad<41> (PAD)
  Source Clock:         clk rising at 0.000ns
  Requirement:          5.500ns
  Data Path Delay:      2.652ns (Levels of Logic = 1)
  Clock Path Delay:     0.602ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Clock Path: lclk to admxrc5t2_main_0/ld_oe_l_0_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J16.I                Tiopi                 0.917   lclk
                                                       lclk
                                                       lclk_dcm_0/ibufg_lclk
    DCM_ADV_X0Y6.CLKIN   net (fanout=1)        1.000   lclk_dcm_0/lclk_ibufg
    DCM_ADV_X0Y6.CLK0    Tdmcko_CLK           -5.489   lclk_dcm_0/dll_lclk
                                                       lclk_dcm_0/dll_lclk
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.263   lclk_dcm_0/lclk_unbuf
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.250   lclk_dcm_0/bufg_lclk
                                                       lclk_dcm_0/bufg_lclk
    OLOGIC_X2Y368.CLK    net (fanout=1185)     2.661   clk
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (-4.322ns logic, 4.924ns route)

  Maximum Data Path: admxrc5t2_main_0/ld_oe_l_0_42 to lad<41>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X2Y368.TQ     Tockq                 0.620   admxrc5t2_main_0/ld_o<41>
                                                       admxrc5t2_main_0/ld_oe_l_0_42
    D12.T                net (fanout=1)        0.000   admxrc5t2_main_0/ld_oe_l_0_42
    D12.PAD              Tiotp                 2.032   lad<41>
                                                       lad_41_IOBUF/OBUFT
                                                       lad<41>
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (2.652ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "LBUS_PADS" OFFSET = IN 8 ns BEFORE COMP "lclk";

 443 paths analyzed, 317 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.942ns.
--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lblast_l (PAD)
  Destination:          admxrc5t2_main_0/ld_oe_l_0_32 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.785ns (Levels of Logic = 2)
  Clock Path Delay:     -1.012ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lblast_l to admxrc5t2_main_0/ld_oe_l_0_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA7.I                Tiopi                 1.003   lblast_l
                                                       lblast_l
                                                       lblast_l_IBUF
    SLICE_X205Y157.D3    net (fanout=10)       3.102   lblast_l_IBUF
    SLICE_X205Y157.D     Tilo                  0.094   admxrc5t2_main_0/ld_oe_l_not0000
                                                       admxrc5t2_main_0/ld_oe_l_not00001
    OLOGIC_X2Y273.T1     net (fanout=64)       2.176   admxrc5t2_main_0/ld_oe_l_not0000
    OLOGIC_X2Y273.CLK    Totck                 0.410   admxrc5t2_main_0/ld_o<31>
                                                       admxrc5t2_main_0/ld_oe_l_0_32
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (1.507ns logic, 5.278ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path: lclk to admxrc5t2_main_0/ld_oe_l_0_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J16.I                Tiopi                 0.878   lclk
                                                       lclk
                                                       lclk_dcm_0/ibufg_lclk
    DCM_ADV_X0Y6.CLKIN   net (fanout=1)        0.920   lclk_dcm_0/lclk_ibufg
    DCM_ADV_X0Y6.CLK0    Tdmcko_CLK           -4.337   lclk_dcm_0/dll_lclk
                                                       lclk_dcm_0/dll_lclk
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   lclk_dcm_0/lclk_unbuf
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   lclk_dcm_0/bufg_lclk
                                                       lclk_dcm_0/bufg_lclk
    OLOGIC_X2Y273.CLK    net (fanout=1185)     0.135   clk
    -------------------------------------------------  ---------------------------
    Total                                     -1.012ns (-3.229ns logic, 2.217ns route)

--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lblast_l (PAD)
  Destination:          admxrc5t2_main_0/ld_oe_l_0_31 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.785ns (Levels of Logic = 2)
  Clock Path Delay:     -1.012ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lblast_l to admxrc5t2_main_0/ld_oe_l_0_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA7.I                Tiopi                 1.003   lblast_l
                                                       lblast_l
                                                       lblast_l_IBUF
    SLICE_X205Y157.D3    net (fanout=10)       3.102   lblast_l_IBUF
    SLICE_X205Y157.D     Tilo                  0.094   admxrc5t2_main_0/ld_oe_l_not0000
                                                       admxrc5t2_main_0/ld_oe_l_not00001
    OLOGIC_X2Y272.T1     net (fanout=64)       2.176   admxrc5t2_main_0/ld_oe_l_not0000
    OLOGIC_X2Y272.CLK    Totck                 0.410   admxrc5t2_main_0/ld_o<30>
                                                       admxrc5t2_main_0/ld_oe_l_0_31
    -------------------------------------------------  ---------------------------
    Total                                      6.785ns (1.507ns logic, 5.278ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path: lclk to admxrc5t2_main_0/ld_oe_l_0_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J16.I                Tiopi                 0.878   lclk
                                                       lclk
                                                       lclk_dcm_0/ibufg_lclk
    DCM_ADV_X0Y6.CLKIN   net (fanout=1)        0.920   lclk_dcm_0/lclk_ibufg
    DCM_ADV_X0Y6.CLK0    Tdmcko_CLK           -4.337   lclk_dcm_0/dll_lclk
                                                       lclk_dcm_0/dll_lclk
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   lclk_dcm_0/lclk_unbuf
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   lclk_dcm_0/bufg_lclk
                                                       lclk_dcm_0/bufg_lclk
    OLOGIC_X2Y272.CLK    net (fanout=1185)     0.135   clk
    -------------------------------------------------  ---------------------------
    Total                                     -1.012ns (-3.229ns logic, 2.217ns route)

--------------------------------------------------------------------------------
Slack:                  0.120ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lblast_l (PAD)
  Destination:          admxrc5t2_main_0/ld_oe_l_0_55 (FF)
  Destination Clock:    clk rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 2)
  Clock Path Delay:     -0.988ns (Levels of Logic = 3)
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: lblast_l to admxrc5t2_main_0/ld_oe_l_0_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA7.I                Tiopi                 1.003   lblast_l
                                                       lblast_l
                                                       lblast_l_IBUF
    SLICE_X205Y157.D3    net (fanout=10)       3.102   lblast_l_IBUF
    SLICE_X205Y157.D     Tilo                  0.094   admxrc5t2_main_0/ld_oe_l_not0000
                                                       admxrc5t2_main_0/ld_oe_l_not00001
    OLOGIC_X2Y383.T1     net (fanout=64)       2.138   admxrc5t2_main_0/ld_oe_l_not0000
    OLOGIC_X2Y383.CLK    Totck                 0.410   admxrc5t2_main_0/ld_o<54>
                                                       admxrc5t2_main_0/ld_oe_l_0_55
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (1.507ns logic, 5.240ns route)
                                                       (22.3% logic, 77.7% route)

  Minimum Clock Path: lclk to admxrc5t2_main_0/ld_oe_l_0_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J16.I                Tiopi                 0.878   lclk
                                                       lclk
                                                       lclk_dcm_0/ibufg_lclk
    DCM_ADV_X0Y6.CLKIN   net (fanout=1)        0.920   lclk_dcm_0/lclk_ibufg
    DCM_ADV_X0Y6.CLK0    Tdmcko_CLK           -4.337   lclk_dcm_0/dll_lclk
                                                       lclk_dcm_0/dll_lclk
    BUFGCTRL_X0Y30.I0    net (fanout=1)        1.162   lclk_dcm_0/lclk_unbuf
    BUFGCTRL_X0Y30.O     Tbgcko_O              0.230   lclk_dcm_0/bufg_lclk
                                                       lclk_dcm_0/bufg_lclk
    OLOGIC_X2Y383.CLK    net (fanout=1185)     0.159   clk
    -------------------------------------------------  ---------------------------
    Total                                     -0.988ns (-3.229ns logic, 2.241ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for mclka_ibufg
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|mclka_ibufg                    |      2.750ns|      2.221ns|      3.999ns|            0|          277|            0|      1513500|
| admxrc5t2_main_0/memory_banks_|      2.750ns|      3.999ns|          N/A|          163|            0|         3542|            0|
| 0/memclk_0/mclk0_pll          |             |             |             |             |             |             |             |
| admxrc5t2_main_0/memory_banks_|      2.750ns|      2.669ns|          N/A|            0|            0|           64|            0|
| 0/memclk_0/mclk90_pll         |             |             |             |             |             |             |             |
| admxrc5t2_main_0/memory_banks_|      5.500ns|      7.996ns|          N/A|          112|            0|      1506370|            0|
| 0/memclk_0/mclkdiv90_pll      |             |             |             |             |             |             |             |
| admxrc5t2_main_0/memory_banks_|      5.500ns|      5.600ns|          N/A|            2|            0|         3524|            0|
| 0/memclk_0/mclkdiv0_pll       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for lclk_dcm_0/lclk_ibufg
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|lclk_dcm_0/lclk_ibufg          |     11.500ns|      8.332ns|     11.167ns|            0|            0|            0|        46574|
| lclk_dcm_0/lclk_unbuf         |     11.500ns|     11.167ns|          N/A|            0|            0|        46574|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock lclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
fholda      |    5.930(R)|   -1.812(R)|clk               |   0.000|
lad<0>      |    2.490(R)|   -0.711(R)|clk               |   0.000|
lad<1>      |    2.490(R)|   -0.711(R)|clk               |   0.000|
lad<2>      |    2.505(R)|   -0.725(R)|clk               |   0.000|
lad<3>      |    5.561(R)|   -0.726(R)|clk               |   0.000|
lad<4>      |    6.075(R)|   -0.703(R)|clk               |   0.000|
lad<5>      |    5.287(R)|   -0.708(R)|clk               |   0.000|
lad<6>      |    5.954(R)|   -0.706(R)|clk               |   0.000|
lad<7>      |    5.158(R)|   -0.693(R)|clk               |   0.000|
lad<8>      |    6.401(R)|   -0.472(R)|clk               |   0.000|
lad<9>      |    5.501(R)|   -0.758(R)|clk               |   0.000|
lad<10>     |    4.880(R)|   -0.750(R)|clk               |   0.000|
lad<11>     |    5.553(R)|   -0.475(R)|clk               |   0.000|
lad<12>     |    4.751(R)|   -0.768(R)|clk               |   0.000|
lad<13>     |    4.794(R)|   -0.765(R)|clk               |   0.000|
lad<14>     |    4.789(R)|   -0.772(R)|clk               |   0.000|
lad<15>     |    4.806(R)|   -0.771(R)|clk               |   0.000|
lad<16>     |    4.754(R)|   -0.766(R)|clk               |   0.000|
lad<17>     |    5.215(R)|   -0.462(R)|clk               |   0.000|
lad<18>     |    4.617(R)|   -0.768(R)|clk               |   0.000|
lad<19>     |    4.748(R)|   -0.775(R)|clk               |   0.000|
lad<20>     |    4.799(R)|   -0.769(R)|clk               |   0.000|
lad<21>     |    6.126(R)|   -0.474(R)|clk               |   0.000|
lad<22>     |    2.549(R)|   -0.774(R)|clk               |   0.000|
lad<23>     |    5.957(R)|   -0.494(R)|clk               |   0.000|
lad<24>     |    2.556(R)|   -0.776(R)|clk               |   0.000|
lad<25>     |    2.551(R)|   -0.772(R)|clk               |   0.000|
lad<26>     |    2.550(R)|   -0.770(R)|clk               |   0.000|
lad<27>     |    2.557(R)|   -0.775(R)|clk               |   0.000|
lad<28>     |    2.548(R)|   -0.766(R)|clk               |   0.000|
lad<29>     |    2.536(R)|   -0.756(R)|clk               |   0.000|
lad<30>     |    2.561(R)|   -0.775(R)|clk               |   0.000|
lad<31>     |    2.565(R)|   -0.779(R)|clk               |   0.000|
lad<32>     |    2.540(R)|   -0.481(R)|clk               |   0.000|
lad<33>     |    2.492(R)|   -0.329(R)|clk               |   0.000|
lad<34>     |    2.503(R)|   -0.338(R)|clk               |   0.000|
lad<35>     |    2.441(R)|   -0.286(R)|clk               |   0.000|
lad<36>     |    2.439(R)|   -0.284(R)|clk               |   0.000|
lad<37>     |    2.501(R)|   -0.338(R)|clk               |   0.000|
lad<38>     |    2.509(R)|   -0.345(R)|clk               |   0.000|
lad<39>     |    2.445(R)|   -0.292(R)|clk               |   0.000|
lad<40>     |    2.432(R)|   -0.281(R)|clk               |   0.000|
lad<41>     |    2.512(R)|   -0.351(R)|clk               |   0.000|
lad<42>     |    2.513(R)|   -0.353(R)|clk               |   0.000|
lad<43>     |    2.435(R)|   -0.288(R)|clk               |   0.000|
lad<44>     |    2.435(R)|   -0.287(R)|clk               |   0.000|
lad<45>     |    2.498(R)|   -0.343(R)|clk               |   0.000|
lad<46>     |    2.489(R)|   -0.335(R)|clk               |   0.000|
lad<47>     |    2.477(R)|   -0.330(R)|clk               |   0.000|
lad<48>     |    2.485(R)|   -0.337(R)|clk               |   0.000|
lad<49>     |    2.462(R)|   -0.320(R)|clk               |   0.000|
lad<50>     |    2.451(R)|   -0.311(R)|clk               |   0.000|
lad<51>     |    2.456(R)|   -0.314(R)|clk               |   0.000|
lad<52>     |    2.468(R)|   -0.325(R)|clk               |   0.000|
lad<53>     |    2.469(R)|   -0.323(R)|clk               |   0.000|
lad<54>     |    2.472(R)|   -0.326(R)|clk               |   0.000|
lad<55>     |    2.467(R)|   -0.319(R)|clk               |   0.000|
lad<56>     |    2.473(R)|   -0.324(R)|clk               |   0.000|
lad<57>     |    2.472(R)|   -0.320(R)|clk               |   0.000|
lad<58>     |    2.462(R)|   -0.312(R)|clk               |   0.000|
lad<59>     |    2.460(R)|   -0.309(R)|clk               |   0.000|
lad<60>     |    2.451(R)|   -0.301(R)|clk               |   0.000|
lad<61>     |    2.453(R)|   -0.301(R)|clk               |   0.000|
lad<62>     |    2.446(R)|   -0.295(R)|clk               |   0.000|
lad<63>     |    2.478(R)|   -0.320(R)|clk               |   0.000|
lads_l      |    6.218(R)|   -2.019(R)|clk               |   0.000|
lbe_l<0>    |    2.553(R)|   -0.768(R)|clk               |   0.000|
lbe_l<1>    |    2.533(R)|   -0.482(R)|clk               |   0.000|
lbe_l<2>    |    2.570(R)|   -0.504(R)|clk               |   0.000|
lbe_l<3>    |    2.567(R)|   -0.778(R)|clk               |   0.000|
lbe_l<4>    |    2.489(R)|   -0.330(R)|clk               |   0.000|
lbe_l<5>    |    2.481(R)|   -0.321(R)|clk               |   0.000|
lbe_l<6>    |    2.475(R)|   -0.316(R)|clk               |   0.000|
lbe_l<7>    |    2.472(R)|   -0.312(R)|clk               |   0.000|
lblast_l    |    7.942(R)|   -2.144(R)|clk               |   0.000|
lbterm_l    |    6.413(R)|   -2.181(R)|clk               |   0.000|
lwrite      |    2.490(R)|   -0.437(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock lclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
lad<0>      |    2.954(R)|clk               |   0.000|
lad<1>      |    2.954(R)|clk               |   0.000|
lad<2>      |    2.968(R)|clk               |   0.000|
lad<3>      |    2.969(R)|clk               |   0.000|
lad<4>      |    2.940(R)|clk               |   0.000|
lad<5>      |    2.946(R)|clk               |   0.000|
lad<6>      |    2.940(R)|clk               |   0.000|
lad<7>      |    2.925(R)|clk               |   0.000|
lad<8>      |    3.289(R)|clk               |   0.000|
lad<9>      |    2.995(R)|clk               |   0.000|
lad<10>     |    2.982(R)|clk               |   0.000|
lad<11>     |    3.296(R)|clk               |   0.000|
lad<12>     |    2.999(R)|clk               |   0.000|
lad<13>     |    2.995(R)|clk               |   0.000|
lad<14>     |    2.993(R)|clk               |   0.000|
lad<15>     |    2.992(R)|clk               |   0.000|
lad<16>     |    2.979(R)|clk               |   0.000|
lad<17>     |    3.290(R)|clk               |   0.000|
lad<18>     |    2.981(R)|clk               |   0.000|
lad<19>     |    2.989(R)|clk               |   0.000|
lad<20>     |    2.988(R)|clk               |   0.000|
lad<21>     |    3.290(R)|clk               |   0.000|
lad<22>     |    2.999(R)|clk               |   0.000|
lad<23>     |    3.329(R)|clk               |   0.000|
lad<24>     |    3.009(R)|clk               |   0.000|
lad<25>     |    3.004(R)|clk               |   0.000|
lad<26>     |    3.005(R)|clk               |   0.000|
lad<27>     |    3.012(R)|clk               |   0.000|
lad<28>     |    3.005(R)|clk               |   0.000|
lad<29>     |    2.993(R)|clk               |   0.000|
lad<30>     |    3.020(R)|clk               |   0.000|
lad<31>     |    3.024(R)|clk               |   0.000|
lad<32>     |    3.308(R)|clk               |   0.000|
lad<33>     |    3.385(R)|clk               |   0.000|
lad<34>     |    3.396(R)|clk               |   0.000|
lad<35>     |    3.333(R)|clk               |   0.000|
lad<36>     |    3.331(R)|clk               |   0.000|
lad<37>     |    3.392(R)|clk               |   0.000|
lad<38>     |    3.400(R)|clk               |   0.000|
lad<39>     |    3.334(R)|clk               |   0.000|
lad<40>     |    3.321(R)|clk               |   0.000|
lad<41>     |    3.399(R)|clk               |   0.000|
lad<42>     |    3.400(R)|clk               |   0.000|
lad<43>     |    3.320(R)|clk               |   0.000|
lad<44>     |    3.320(R)|clk               |   0.000|
lad<45>     |    3.380(R)|clk               |   0.000|
lad<46>     |    3.371(R)|clk               |   0.000|
lad<47>     |    3.354(R)|clk               |   0.000|
lad<48>     |    3.362(R)|clk               |   0.000|
lad<49>     |    3.336(R)|clk               |   0.000|
lad<50>     |    3.325(R)|clk               |   0.000|
lad<51>     |    3.330(R)|clk               |   0.000|
lad<52>     |    3.342(R)|clk               |   0.000|
lad<53>     |    3.346(R)|clk               |   0.000|
lad<54>     |    3.349(R)|clk               |   0.000|
lad<55>     |    3.346(R)|clk               |   0.000|
lad<56>     |    3.352(R)|clk               |   0.000|
lad<57>     |    3.354(R)|clk               |   0.000|
lad<58>     |    3.344(R)|clk               |   0.000|
lad<59>     |    3.345(R)|clk               |   0.000|
lad<60>     |    3.336(R)|clk               |   0.000|
lad<61>     |    3.340(R)|clk               |   0.000|
lad<62>     |    3.333(R)|clk               |   0.000|
lad<63>     |    3.367(R)|clk               |   0.000|
lbterm_l    |    3.284(R)|clk               |   0.000|
lready_l    |    3.277(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock mclka_n to Pad
------------+------------+------------------------------------------+--------+
            | clk (edge) |                                          | Clock  |
Destination |   to PAD   |Internal Clock(s)                         | Phase  |
------------+------------+------------------------------------------+--------+
ra0<0>      |   13.403(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<1>      |   13.403(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<2>      |   13.410(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<3>      |   13.411(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<4>      |   13.431(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<5>      |   13.422(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<6>      |   13.409(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<7>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<8>      |   13.394(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<9>      |   13.385(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<10>     |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<11>     |   13.399(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<12>     |   13.506(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<13>     |   13.489(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<14>     |   13.498(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<15>     |   13.501(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<16>     |   13.514(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<17>     |   13.515(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<0>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<1>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<2>      |   13.398(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<3>      |   13.396(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<4>      |   13.385(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<5>      |   13.374(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<6>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<7>      |   13.393(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<8>      |   13.417(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<9>      |   13.425(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<10>     |   13.412(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<11>     |   13.424(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<12>     |   13.484(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<13>     |   13.507(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<14>     |   13.523(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<15>     |   13.494(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<16>     |   13.500(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<17>     |   13.486(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<0>      |   13.767(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<1>      |   13.762(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<2>      |   13.668(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<3>      |   13.675(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<4>      |   13.718(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<5>      |   13.711(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<6>      |   13.699(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<7>      |   13.699(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<8>      |   13.712(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<9>      |   13.703(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<10>     |   13.761(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<11>     |   13.680(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<12>     |   13.692(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<13>     |   13.705(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<14>     |   13.707(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<15>     |   13.731(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<16>     |   13.738(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<17>     |   13.737(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<0>      |   13.709(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<1>      |   13.705(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<2>      |   13.693(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<3>      |   13.679(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<4>      |   13.699(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<5>      |   13.706(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<6>      |   13.702(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<7>      |   13.694(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<8>      |   13.670(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<9>      |   13.674(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<10>     |   13.673(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<11>     |   13.677(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<12>     |   13.763(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<13>     |   13.795(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<14>     |   13.795(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<15>     |   13.764(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<16>     |   13.783(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<17>     |   13.773(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<1>      |   12.827(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   12.827(F)|admxrc5t2_main_0/user_clk                 |   3.437|
ra4<2>      |   12.833(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<3>      |   12.831(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<4>      |   12.796(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<5>      |   12.794(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<6>      |   12.766(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<7>      |   12.827(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<8>      |   12.822(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<9>      |   12.763(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<10>     |   12.559(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<11>     |   12.567(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<12>     |   12.555(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<13>     |   12.557(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<14>     |   12.550(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<15>     |   12.554(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<16>     |   12.585(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<17>     |   12.555(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<18>     |   12.550(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<19>     |   12.581(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<20>     |   12.538(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<21>     |   12.590(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<22>     |   12.580(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<23>     |   12.574(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<1>      |   12.394(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   12.394(F)|admxrc5t2_main_0/user_clk                 |   3.437|
ra5<2>      |   12.819(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<3>      |   12.820(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<4>      |   12.808(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<5>      |   12.816(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<6>      |   12.828(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<7>      |   12.780(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<8>      |   12.814(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<9>      |   12.799(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<10>     |   12.404(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<11>     |   12.414(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<12>     |   12.396(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<13>     |   12.402(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<14>     |   12.417(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<15>     |   12.807(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<16>     |   12.412(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<17>     |   12.410(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<18>     |   12.402(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<19>     |   12.409(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<20>     |   12.398(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<21>     |   12.407(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<22>     |   12.407(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<23>     |   12.413(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc0<0>      |   13.393(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<1>      |   13.402(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<2>      |   13.575(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<3>      |   13.525(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<4>      |   13.387(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<5>      |   13.400(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<6>      |   13.571(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<7>      |   13.606(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<8>      |   13.388(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<9>      |   13.390(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<10>     |   13.566(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<11>     |   13.607(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<12>     |   13.385(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.385(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<13>     |   13.488(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.488(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<14>     |   13.393(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.393(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<15>     |   13.489(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.489(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<16>     |   13.492(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc0<18>     |   13.484(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.484(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc0<19>     |   13.498(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.498(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc0<20>     |   13.502(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.502(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc0<21>     |   13.491(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.491(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<0>      |   13.401(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<1>      |   13.410(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<2>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<3>      |   13.497(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<4>      |   13.408(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<5>      |   13.377(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<6>      |   13.601(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<7>      |   13.585(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<8>      |   13.391(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<9>      |   13.374(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<10>     |   13.586(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<11>     |   13.594(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<12>     |   13.420(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.420(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<13>     |   13.505(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.505(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<14>     |   13.416(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.416(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<15>     |   13.509(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.509(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<16>     |   13.509(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc1<18>     |   13.522(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.522(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<19>     |   13.497(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.497(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<20>     |   13.483(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.483(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<21>     |   13.483(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.483(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<0>      |   13.681(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<1>      |   13.666(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<2>      |   13.746(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<3>      |   13.756(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<4>      |   13.676(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<5>      |   13.668(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<6>      |   13.735(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<7>      |   13.763(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<8>      |   13.686(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<9>      |   13.665(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<10>     |   13.741(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<11>     |   13.750(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<12>     |   13.697(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.697(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<13>     |   13.762(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.762(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<14>     |   13.689(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.689(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<15>     |   13.770(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.770(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<16>     |   13.736(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc2<18>     |   13.771(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.771(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<19>     |   13.736(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.736(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<20>     |   13.755(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.755(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<21>     |   13.754(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.754(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<0>      |   13.675(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<1>      |   13.675(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<2>      |   13.771(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<3>      |   13.801(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<4>      |   13.662(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<5>      |   13.673(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<6>      |   13.771(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<7>      |   13.738(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<8>      |   13.658(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<9>      |   13.675(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<10>     |   13.757(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<11>     |   13.746(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<12>     |   13.662(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.662(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<13>     |   13.763(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.763(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<14>     |   13.657(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.657(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<15>     |   13.768(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.768(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<16>     |   13.773(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc3<18>     |   13.786(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.786(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<19>     |   13.779(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.779(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<20>     |   13.770(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.770(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<21>     |   13.799(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.799(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc4<0>      |   12.785(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.785(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc4<1>      |   12.803(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.803(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc4<2>      |   12.811(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc4<3>      |   12.801(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc4<4>      |   12.766(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.766(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc4<5>      |   12.762(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.762(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc4<8>      |   12.539(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc5<0>      |   12.793(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.793(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc5<1>      |   12.798(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.798(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc5<2>      |   12.820(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc5<3>      |   12.783(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc5<4>      |   12.812(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.812(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc5<5>      |   12.805(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.805(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc5<8>      |   12.410(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rd0<0>      |   13.350(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<1>      |   13.368(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<2>      |   13.357(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<3>      |   13.378(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<4>      |   13.369(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<5>      |   13.358(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<6>      |   13.357(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<7>      |   13.300(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<8>      |   13.304(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<9>      |   13.317(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<10>     |   13.394(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<11>     |   13.393(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<12>     |   13.433(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<13>     |   13.405(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<14>     |   13.411(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<15>     |   13.309(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<16>     |   13.467(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<17>     |   13.480(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<18>     |   13.474(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<19>     |   13.495(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<20>     |   13.500(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<21>     |   13.479(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<22>     |   13.481(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<23>     |   13.480(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<24>     |   13.521(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<25>     |   13.511(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<26>     |   13.450(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<27>     |   13.459(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<28>     |   13.443(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<29>     |   13.425(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<30>     |   13.431(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<31>     |   13.431(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<0>      |   13.410(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<1>      |   13.404(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<2>      |   13.414(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<3>      |   13.388(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<4>      |   13.372(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<5>      |   13.375(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<6>      |   13.382(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<7>      |   13.319(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<8>      |   13.305(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<9>      |   13.308(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<10>     |   13.362(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<11>     |   13.354(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<12>     |   13.350(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<13>     |   13.365(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<14>     |   13.363(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<15>     |   13.315(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<16>     |   13.508(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<17>     |   13.497(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<18>     |   13.493(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<19>     |   13.494(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<20>     |   13.489(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<21>     |   13.467(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<22>     |   13.469(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<23>     |   13.502(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<24>     |   13.486(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<25>     |   13.492(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<26>     |   13.483(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<27>     |   13.483(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<28>     |   13.465(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<29>     |   13.449(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<30>     |   13.438(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<31>     |   13.407(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<0>      |   13.572(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<1>      |   13.584(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<2>      |   13.594(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<3>      |   13.585(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<4>      |   13.583(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<5>      |   13.575(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<6>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<7>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<8>      |   13.588(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<9>      |   13.601(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<10>     |   13.597(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<11>     |   13.604(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<12>     |   13.596(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<13>     |   13.598(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<14>     |   13.583(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<15>     |   13.579(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<16>     |   13.671(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<17>     |   13.682(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<18>     |   13.693(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<19>     |   13.695(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<20>     |   13.691(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<21>     |   13.698(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<22>     |   13.694(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<23>     |   13.682(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<24>     |   13.708(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<25>     |   13.718(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<26>     |   13.710(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<27>     |   13.712(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<28>     |   13.707(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<29>     |   13.708(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<30>     |   13.687(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<31>     |   13.694(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<0>      |   13.615(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<1>      |   13.609(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<2>      |   13.594(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<3>      |   13.595(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<4>      |   13.591(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<5>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<6>      |   13.587(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<7>      |   13.594(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<8>      |   13.573(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<9>      |   13.570(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<10>     |   13.589(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<11>     |   13.583(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<12>     |   13.567(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<13>     |   13.565(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<14>     |   13.576(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<15>     |   13.576(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<16>     |   13.647(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<17>     |   13.677(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<18>     |   13.668(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<19>     |   13.665(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<20>     |   13.656(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<21>     |   13.692(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<22>     |   13.689(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<23>     |   13.692(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<24>     |   13.661(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<25>     |   13.666(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<26>     |   13.704(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<27>     |   13.694(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<28>     |   13.691(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<29>     |   13.674(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<30>     |   13.679(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<31>     |   13.715(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd4<0>      |   12.792(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.792(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<1>      |   12.790(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.790(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<2>      |   12.744(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.744(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<3>      |   12.786(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.786(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<4>      |   12.740(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.740(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<5>      |   12.773(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.773(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<6>      |   12.731(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.731(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<7>      |   12.729(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.729(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<8>      |   12.753(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.753(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<9>      |   12.749(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.749(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<10>     |   12.794(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.794(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<11>     |   12.800(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.800(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<12>     |   12.750(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.750(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<13>     |   12.754(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.754(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<14>     |   12.770(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.770(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<15>     |   12.755(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.755(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<0>      |   12.752(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.752(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<1>      |   12.759(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.759(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<2>      |   12.774(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.774(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<3>      |   12.766(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.766(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<4>      |   12.797(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.797(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<5>      |   12.779(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.779(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<6>      |   12.796(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.796(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<7>      |   12.805(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.805(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<8>      |   12.749(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.749(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<9>      |   12.746(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.746(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<10>     |   12.747(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.747(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<11>     |   12.741(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.741(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<12>     |   12.747(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.747(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<13>     |   12.780(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.780(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<14>     |   12.748(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.748(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<15>     |   12.758(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.758(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
------------+------------+------------------------------------------+--------+

Clock mclka_p to Pad
------------+------------+------------------------------------------+--------+
            | clk (edge) |                                          | Clock  |
Destination |   to PAD   |Internal Clock(s)                         | Phase  |
------------+------------+------------------------------------------+--------+
ra0<0>      |   13.403(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<1>      |   13.403(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<2>      |   13.410(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<3>      |   13.411(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<4>      |   13.431(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<5>      |   13.422(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<6>      |   13.409(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<7>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<8>      |   13.394(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<9>      |   13.385(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<10>     |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<11>     |   13.399(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<12>     |   13.506(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<13>     |   13.489(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<14>     |   13.498(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<15>     |   13.501(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<16>     |   13.514(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra0<17>     |   13.515(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<0>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<1>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<2>      |   13.398(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<3>      |   13.396(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<4>      |   13.385(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<5>      |   13.374(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<6>      |   13.397(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<7>      |   13.393(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<8>      |   13.417(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<9>      |   13.425(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<10>     |   13.412(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<11>     |   13.424(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<12>     |   13.484(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<13>     |   13.507(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<14>     |   13.523(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<15>     |   13.494(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<16>     |   13.500(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra1<17>     |   13.486(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<0>      |   13.767(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<1>      |   13.762(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<2>      |   13.668(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<3>      |   13.675(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<4>      |   13.718(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<5>      |   13.711(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<6>      |   13.699(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<7>      |   13.699(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<8>      |   13.712(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<9>      |   13.703(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<10>     |   13.761(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<11>     |   13.680(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<12>     |   13.692(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<13>     |   13.705(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<14>     |   13.707(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<15>     |   13.731(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<16>     |   13.738(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra2<17>     |   13.737(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<0>      |   13.709(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<1>      |   13.705(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<2>      |   13.693(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<3>      |   13.679(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<4>      |   13.699(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<5>      |   13.706(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<6>      |   13.702(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<7>      |   13.694(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<8>      |   13.670(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<9>      |   13.674(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<10>     |   13.673(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<11>     |   13.677(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<12>     |   13.763(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<13>     |   13.795(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<14>     |   13.795(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<15>     |   13.764(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<16>     |   13.783(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra3<17>     |   13.773(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<1>      |   12.827(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   12.827(F)|admxrc5t2_main_0/user_clk                 |   3.437|
ra4<2>      |   12.833(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<3>      |   12.831(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<4>      |   12.796(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<5>      |   12.794(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<6>      |   12.766(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<7>      |   12.827(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<8>      |   12.822(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<9>      |   12.763(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<10>     |   12.559(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<11>     |   12.567(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<12>     |   12.555(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<13>     |   12.557(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<14>     |   12.550(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<15>     |   12.554(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<16>     |   12.585(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<17>     |   12.555(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<18>     |   12.550(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<19>     |   12.581(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<20>     |   12.538(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<21>     |   12.590(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<22>     |   12.580(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra4<23>     |   12.574(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<1>      |   12.394(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   12.394(F)|admxrc5t2_main_0/user_clk                 |   3.437|
ra5<2>      |   12.819(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<3>      |   12.820(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<4>      |   12.808(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<5>      |   12.816(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<6>      |   12.828(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<7>      |   12.780(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<8>      |   12.814(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<9>      |   12.799(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<10>     |   12.404(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<11>     |   12.414(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<12>     |   12.396(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<13>     |   12.402(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<14>     |   12.417(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<15>     |   12.807(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<16>     |   12.412(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<17>     |   12.410(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<18>     |   12.402(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<19>     |   12.409(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<20>     |   12.398(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<21>     |   12.407(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<22>     |   12.407(R)|admxrc5t2_main_0/user_clk                 |   0.687|
ra5<23>     |   12.413(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc0<0>      |   13.393(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<1>      |   13.402(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<2>      |   13.575(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<3>      |   13.525(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc0<4>      |   13.387(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<5>      |   13.400(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<6>      |   13.571(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<7>      |   13.606(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<8>      |   13.388(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<9>      |   13.390(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<10>     |   13.566(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<11>     |   13.607(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc0<12>     |   13.385(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.385(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<13>     |   13.488(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.488(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<14>     |   13.393(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.393(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<15>     |   13.489(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.489(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc0<16>     |   13.492(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc0<18>     |   13.484(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.484(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc0<19>     |   13.498(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.498(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc0<20>     |   13.502(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.502(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc0<21>     |   13.491(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.491(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<0>      |   13.401(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<1>      |   13.410(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<2>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<3>      |   13.497(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc1<4>      |   13.408(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<5>      |   13.377(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<6>      |   13.601(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<7>      |   13.585(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<8>      |   13.391(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<9>      |   13.374(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<10>     |   13.586(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<11>     |   13.594(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc1<12>     |   13.420(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.420(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<13>     |   13.505(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.505(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<14>     |   13.416(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.416(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<15>     |   13.509(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.509(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc1<16>     |   13.509(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc1<18>     |   13.522(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.522(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<19>     |   13.497(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.497(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<20>     |   13.483(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.483(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc1<21>     |   13.483(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.483(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<0>      |   13.681(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<1>      |   13.666(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<2>      |   13.746(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<3>      |   13.756(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc2<4>      |   13.676(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<5>      |   13.668(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<6>      |   13.735(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<7>      |   13.763(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<8>      |   13.686(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<9>      |   13.665(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<10>     |   13.741(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<11>     |   13.750(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc2<12>     |   13.697(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.697(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<13>     |   13.762(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.762(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<14>     |   13.689(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.689(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<15>     |   13.770(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.770(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc2<16>     |   13.736(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc2<18>     |   13.771(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.771(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<19>     |   13.736(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.736(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<20>     |   13.755(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.755(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc2<21>     |   13.754(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.754(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<0>      |   13.675(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<1>      |   13.675(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<2>      |   13.771(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<3>      |   13.801(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rc3<4>      |   13.662(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<5>      |   13.673(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<6>      |   13.771(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<7>      |   13.738(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<8>      |   13.658(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<9>      |   13.675(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<10>     |   13.757(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<11>     |   13.746(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
rc3<12>     |   13.662(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.662(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<13>     |   13.763(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.763(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<14>     |   13.657(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.657(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<15>     |   13.768(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   13.768(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc3<16>     |   13.773(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc3<18>     |   13.786(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.786(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<19>     |   13.779(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.779(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<20>     |   13.770(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.770(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc3<21>     |   13.799(R)|admxrc5t2_main_0/user_clk                 |   0.687|
            |   13.799(F)|admxrc5t2_main_0/user_clk                 |   3.437|
rc4<0>      |   12.785(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.785(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc4<1>      |   12.803(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.803(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc4<2>      |   12.811(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc4<3>      |   12.801(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc4<4>      |   12.766(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.766(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc4<5>      |   12.762(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.762(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc4<8>      |   12.539(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc5<0>      |   12.793(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.793(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc5<1>      |   12.798(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.798(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rc5<2>      |   12.820(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc5<3>      |   12.783(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rc5<4>      |   12.812(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.812(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc5<5>      |   12.805(R)|admxrc5t2_main_0/user_clk2x               |   0.687|
            |   12.805(F)|admxrc5t2_main_0/user_clk2x               |   2.062|
rc5<8>      |   12.410(R)|admxrc5t2_main_0/user_clk                 |   0.687|
rd0<0>      |   13.350(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<1>      |   13.368(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<2>      |   13.357(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<3>      |   13.378(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<4>      |   13.369(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<5>      |   13.358(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<6>      |   13.357(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<7>      |   13.300(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<8>      |   13.304(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<9>      |   13.317(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<10>     |   13.394(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<11>     |   13.393(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<12>     |   13.433(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<13>     |   13.405(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<14>     |   13.411(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<15>     |   13.309(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<16>     |   13.467(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<17>     |   13.480(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<18>     |   13.474(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<19>     |   13.495(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<20>     |   13.500(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<21>     |   13.479(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<22>     |   13.481(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<23>     |   13.480(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<24>     |   13.521(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<25>     |   13.511(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<26>     |   13.450(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<27>     |   13.459(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<28>     |   13.443(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<29>     |   13.425(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<30>     |   13.431(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd0<31>     |   13.431(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<0>      |   13.410(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<1>      |   13.404(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<2>      |   13.414(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<3>      |   13.388(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<4>      |   13.372(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<5>      |   13.375(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<6>      |   13.382(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<7>      |   13.319(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<8>      |   13.305(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<9>      |   13.308(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<10>     |   13.362(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<11>     |   13.354(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<12>     |   13.350(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<13>     |   13.365(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<14>     |   13.363(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<15>     |   13.315(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<16>     |   13.508(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<17>     |   13.497(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<18>     |   13.493(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<19>     |   13.494(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<20>     |   13.489(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<21>     |   13.467(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<22>     |   13.469(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<23>     |   13.502(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<24>     |   13.486(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<25>     |   13.492(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<26>     |   13.483(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<27>     |   13.483(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<28>     |   13.465(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<29>     |   13.449(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<30>     |   13.438(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd1<31>     |   13.407(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<0>      |   13.572(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<1>      |   13.584(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<2>      |   13.594(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<3>      |   13.585(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<4>      |   13.583(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<5>      |   13.575(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<6>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<7>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<8>      |   13.588(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<9>      |   13.601(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<10>     |   13.597(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<11>     |   13.604(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<12>     |   13.596(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<13>     |   13.598(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<14>     |   13.583(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<15>     |   13.579(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<16>     |   13.671(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<17>     |   13.682(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<18>     |   13.693(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<19>     |   13.695(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<20>     |   13.691(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<21>     |   13.698(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<22>     |   13.694(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<23>     |   13.682(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<24>     |   13.708(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<25>     |   13.718(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<26>     |   13.710(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<27>     |   13.712(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<28>     |   13.707(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<29>     |   13.708(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<30>     |   13.687(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd2<31>     |   13.694(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<0>      |   13.615(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<1>      |   13.609(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<2>      |   13.594(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<3>      |   13.595(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<4>      |   13.591(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<5>      |   13.586(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<6>      |   13.587(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<7>      |   13.594(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<8>      |   13.573(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<9>      |   13.570(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<10>     |   13.589(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<11>     |   13.583(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<12>     |   13.567(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<13>     |   13.565(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<14>     |   13.576(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<15>     |   13.576(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<16>     |   13.647(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<17>     |   13.677(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<18>     |   13.668(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<19>     |   13.665(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<20>     |   13.656(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<21>     |   13.692(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<22>     |   13.689(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<23>     |   13.692(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<24>     |   13.661(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<25>     |   13.666(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<26>     |   13.704(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<27>     |   13.694(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<28>     |   13.691(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<29>     |   13.674(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<30>     |   13.679(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd3<31>     |   13.715(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
rd4<0>      |   12.792(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.792(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<1>      |   12.790(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.790(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<2>      |   12.744(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.744(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<3>      |   12.786(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.786(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<4>      |   12.740(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.740(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<5>      |   12.773(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.773(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<6>      |   12.731(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.731(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<7>      |   12.729(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.729(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<8>      |   12.753(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.753(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<9>      |   12.749(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.749(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<10>     |   12.794(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.794(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<11>     |   12.800(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.800(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<12>     |   12.750(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.750(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<13>     |   12.754(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.754(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<14>     |   12.770(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.770(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd4<15>     |   12.755(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.755(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<0>      |   12.752(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.752(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<1>      |   12.759(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.759(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<2>      |   12.774(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.774(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<3>      |   12.766(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.766(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<4>      |   12.797(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.797(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<5>      |   12.779(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.779(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<6>      |   12.796(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.796(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<7>      |   12.805(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.805(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<8>      |   12.749(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.749(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<9>      |   12.746(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.746(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<10>     |   12.747(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.747(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<11>     |   12.741(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.741(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<12>     |   12.747(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.747(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<13>     |   12.780(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.780(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<14>     |   12.748(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.748(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
rd5<15>     |   12.758(R)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   0.000|
            |   12.758(F)|admxrc5t2_main_0/memory_banks_0/memclk2x90|   1.375|
------------+------------+------------------------------------------+--------+

Clock to Setup on destination clock lclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lclk           |   11.167|         |         |         |
mclka_n        |    3.705|         |         |         |
mclka_p        |    3.705|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclka_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lclk           |    3.650|         |         |         |
mclka_n        |    7.996|    3.502|    2.800|         |
mclka_p        |    7.996|    3.502|    2.800|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclka_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
lclk           |    3.650|         |         |         |
mclka_n        |    7.996|    3.502|    2.800|         |
mclka_p        |    7.996|    3.502|    2.800|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk200_n    |    2.000|         |         |         |
refclk200_p    |    2.000|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclk200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclk200_n    |    2.000|         |         |         |
refclk200_p    |    2.000|         |         |         |
---------------+---------+---------+---------+---------+

TIMEGRP "LBUS_PADS" OFFSET = OUT 5.5 ns AFTER COMP "lclk";
Bus Skew: 0.475 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
lad<0>                                         |        2.954|         0.029|
lad<1>                                         |        2.954|         0.029|
lad<2>                                         |        2.968|         0.043|
lad<3>                                         |        2.969|         0.044|
lad<4>                                         |        2.940|         0.015|
lad<5>                                         |        2.946|         0.021|
lad<6>                                         |        2.940|         0.015|
lad<7>                                         |        2.925|         0.000|
lad<8>                                         |        3.289|         0.364|
lad<9>                                         |        2.995|         0.070|
lad<10>                                        |        2.982|         0.057|
lad<11>                                        |        3.296|         0.371|
lad<12>                                        |        2.999|         0.074|
lad<13>                                        |        2.995|         0.070|
lad<14>                                        |        2.993|         0.068|
lad<15>                                        |        2.992|         0.067|
lad<16>                                        |        2.979|         0.054|
lad<17>                                        |        3.290|         0.365|
lad<18>                                        |        2.981|         0.056|
lad<19>                                        |        2.989|         0.064|
lad<20>                                        |        2.988|         0.063|
lad<21>                                        |        3.290|         0.365|
lad<22>                                        |        2.999|         0.074|
lad<23>                                        |        3.329|         0.404|
lad<24>                                        |        3.009|         0.084|
lad<25>                                        |        3.004|         0.079|
lad<26>                                        |        3.005|         0.080|
lad<27>                                        |        3.012|         0.087|
lad<28>                                        |        3.005|         0.080|
lad<29>                                        |        2.993|         0.068|
lad<30>                                        |        3.020|         0.095|
lad<31>                                        |        3.024|         0.099|
lad<32>                                        |        3.308|         0.383|
lad<33>                                        |        3.385|         0.460|
lad<34>                                        |        3.396|         0.471|
lad<35>                                        |        3.333|         0.408|
lad<36>                                        |        3.331|         0.406|
lad<37>                                        |        3.392|         0.467|
lad<38>                                        |        3.400|         0.475|
lad<39>                                        |        3.334|         0.409|
lad<40>                                        |        3.321|         0.396|
lad<41>                                        |        3.399|         0.474|
lad<42>                                        |        3.400|         0.475|
lad<43>                                        |        3.320|         0.395|
lad<44>                                        |        3.320|         0.395|
lad<45>                                        |        3.380|         0.455|
lad<46>                                        |        3.371|         0.446|
lad<47>                                        |        3.354|         0.429|
lad<48>                                        |        3.362|         0.437|
lad<49>                                        |        3.336|         0.411|
lad<50>                                        |        3.325|         0.400|
lad<51>                                        |        3.330|         0.405|
lad<52>                                        |        3.342|         0.417|
lad<53>                                        |        3.346|         0.421|
lad<54>                                        |        3.349|         0.424|
lad<55>                                        |        3.346|         0.421|
lad<56>                                        |        3.352|         0.427|
lad<57>                                        |        3.354|         0.429|
lad<58>                                        |        3.344|         0.419|
lad<59>                                        |        3.345|         0.420|
lad<60>                                        |        3.336|         0.411|
lad<61>                                        |        3.340|         0.415|
lad<62>                                        |        3.333|         0.408|
lad<63>                                        |        3.367|         0.442|
lbterm_l                                       |        3.284|         0.359|
lready_l                                       |        3.277|         0.352|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 277  Score: 296599  (Setup/Max: 96759, Hold: 0, Component Switching Limit: 199840)

Constraints cover 1573763 paths, 1 nets, and 114865 connections

Design statistics:
   Minimum period:  11.167ns{1}   (Maximum frequency:  89.550MHz)
   Maximum path delay from/to any node:   3.988ns
   Maximum net delay:   6.571ns
   Minimum input required time before clock:   7.942ns
   Minimum output required time after clock:   3.400ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 14 18:10:02 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1327 MB



