

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri Oct 24 03:15:12 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        fir.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      247|      247|  2.470 us|  2.470 us|  248|  248|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_fir_Pipeline_TDL_fu_140   |fir_Pipeline_TDL   |       33|       33|  0.330 us|  0.330 us|   32|   32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fir_Pipeline_TDL1_fu_146  |fir_Pipeline_TDL1  |       33|       33|  0.330 us|  0.330 us|   32|   32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fir_Pipeline_TDL3_fu_152  |fir_Pipeline_TDL3  |       33|       33|  0.330 us|  0.330 us|   32|   32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fir_Pipeline_TDL5_fu_158  |fir_Pipeline_TDL5  |       33|       33|  0.330 us|  0.330 us|   32|   32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fir_Pipeline_MAC_fu_164   |fir_Pipeline_MAC   |      205|      205|  2.050 us|  2.050 us|  198|  198|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fir_Pipeline_MAC2_fu_173  |fir_Pipeline_MAC2  |      205|      205|  2.050 us|  2.050 us|  198|  198|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fir_Pipeline_MAC4_fu_182  |fir_Pipeline_MAC4  |      205|      205|  2.050 us|  2.050 us|  198|  198|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_fir_Pipeline_MAC6_fu_191  |fir_Pipeline_MAC6  |      205|      205|  2.050 us|  2.050 us|  198|  198|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   20|    2312|   3528|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    367|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|   20|    2330|   3899|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    9|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U30      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U31  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |grp_fir_Pipeline_MAC_fu_164             |fir_Pipeline_MAC                    |        1|   5|  565|  818|    0|
    |grp_fir_Pipeline_MAC2_fu_173            |fir_Pipeline_MAC2                   |        1|   3|  360|  428|    0|
    |grp_fir_Pipeline_MAC4_fu_182            |fir_Pipeline_MAC4                   |        1|   3|  360|  428|    0|
    |grp_fir_Pipeline_MAC6_fu_191            |fir_Pipeline_MAC6                   |        1|   5|  565|  818|    0|
    |grp_fir_Pipeline_TDL_fu_140             |fir_Pipeline_TDL                    |        0|   0|   13|   64|    0|
    |grp_fir_Pipeline_TDL1_fu_146            |fir_Pipeline_TDL1                   |        0|   0|   13|   64|    0|
    |grp_fir_Pipeline_TDL3_fu_152            |fir_Pipeline_TDL3                   |        0|   0|   13|   64|    0|
    |grp_fir_Pipeline_TDL5_fu_158            |fir_Pipeline_TDL5                   |        0|   0|   13|   64|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        4|  20| 2312| 3528|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |shift_reg_3_U  |shift_reg_3_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |shift_reg_1_U  |shift_reg_3_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |shift_reg_2_U  |shift_reg_3_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    |shift_reg_U    |shift_reg_3_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        8|  0|   0|    0|   128|  128|     4|         4096|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  59|         11|    1|         11|
    |grp_fu_200_ce         |   9|          2|    1|          2|
    |grp_fu_200_p0         |  14|          3|   32|         96|
    |grp_fu_200_p1         |  14|          3|   32|         96|
    |grp_fu_204_ce         |   9|          2|    1|          2|
    |grp_fu_204_opcode     |  14|          3|    2|          6|
    |grp_fu_204_p0         |  14|          3|   32|         96|
    |grp_fu_204_p1         |  14|          3|   32|         96|
    |shift_reg_1_address0  |  14|          3|    5|         15|
    |shift_reg_1_ce0       |  14|          3|    1|          3|
    |shift_reg_1_ce1       |   9|          2|    1|          2|
    |shift_reg_1_d0        |   9|          2|   32|         64|
    |shift_reg_1_we0       |   9|          2|    1|          2|
    |shift_reg_2_address0  |  14|          3|    5|         15|
    |shift_reg_2_ce0       |  14|          3|    1|          3|
    |shift_reg_2_ce1       |   9|          2|    1|          2|
    |shift_reg_2_d0        |   9|          2|   32|         64|
    |shift_reg_2_we0       |   9|          2|    1|          2|
    |shift_reg_3_address0  |  14|          3|    5|         15|
    |shift_reg_3_ce0       |  14|          3|    1|          3|
    |shift_reg_3_ce1       |   9|          2|    1|          2|
    |shift_reg_3_d0        |   9|          2|   32|         64|
    |shift_reg_3_we0       |   9|          2|    1|          2|
    |shift_reg_address0    |  14|          3|    5|         15|
    |shift_reg_ce0         |  14|          3|    1|          3|
    |shift_reg_ce1         |   9|          2|    1|          2|
    |shift_reg_d0          |   9|          2|   32|         64|
    |shift_reg_we0         |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 367|         78|  293|        749|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  10|   0|   10|          0|
    |grp_fir_Pipeline_MAC2_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_Pipeline_MAC4_fu_182_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_Pipeline_MAC6_fu_191_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_Pipeline_MAC_fu_164_ap_start_reg   |   1|   0|    1|          0|
    |grp_fir_Pipeline_TDL1_fu_146_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_Pipeline_TDL3_fu_152_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_Pipeline_TDL5_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_Pipeline_TDL_fu_140_ap_start_reg   |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  18|   0|   18|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|I         |   in|   32|     ap_none|             I|        scalar|
|Q         |   in|   32|     ap_none|             Q|        scalar|
|X         |  out|   32|      ap_vld|             X|       pointer|
|X_ap_vld  |  out|    1|      ap_vld|             X|       pointer|
|Y         |  out|   32|      ap_vld|             Y|       pointer|
|Y_ap_vld  |  out|    1|      ap_vld|             Y|       pointer|
+----------+-----+-----+------------+--------------+--------------+

