// Seed: 2796309608
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  assign module_1.id_31 = 0;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7, id_8;
endmodule
macromodule module_1 #(
    parameter id_3 = 32'd43
) (
    output wire id_0,
    output supply0 id_1,
    output wire id_2,
    output tri _id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    input tri id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wor id_10,
    output wand id_11,
    output supply0 id_12,
    inout uwire id_13,
    input wire id_14,
    input tri0 id_15,
    input wor id_16,
    input supply1 id_17,
    input uwire id_18,
    input wor id_19,
    output wor id_20,
    output wand id_21
    , id_37,
    input supply1 id_22,
    input wor id_23,
    input tri id_24,
    output supply1 id_25,
    input tri id_26,
    input tri1 id_27,
    output tri0 id_28,
    input wand id_29,
    input wire id_30,
    output wor id_31,
    output wire id_32,
    input tri0 id_33,
    output supply0 id_34,
    input tri id_35
);
  logic [1 : id_3] id_38 = id_8;
  module_0 modCall_1 (
      id_37,
      id_37,
      id_38,
      id_38,
      id_37,
      id_38
  );
endmodule
