#--------------------------------------------------------
VLOG	= iverilog
VSIM	= vvp
#--------------------------------------------------------
TOP	= top
#--------------------------------------------------------
MST?=ahb
SLV?=2
SIZE?=1024
GEN_BUS=../../../gen_amba_apb
GEN_TOP=../../gen_apb_top.sh
BUS_V=../../design/$(MST)_to_apb_s$(SLV).v
TOP_V=../../design/top.v
#--------------------------------------------------------
all: make_bus make_top compile simulate

make_bus:
	@if [ ! -x $(GEN_BUS) ]; then make -C ../../..; fi
	@if [ ! -x $(GEN_BUS) ]; then echo "Something wrong"; exit -1; fi
	$(GEN_BUS) --$(MST) --slv=$(SLV) --out=$(BUS_V)

make_top:
	@if [ ! -x $(GEN_TOP) ]; then echo "Cannot find $(GEN_TOP)"; exit -1; fi
	$(GEN_TOP) -$(MST) -slv $(SLV) -siz $(SIZE) -out ../../design/top.v
	@if [ ! -r $(TOP_V) ]; then echo "Couldn't generate top.v"; fi


compile:
	($(VLOG) -o $(TOP).vvp -s $(TOP)\
                -I../../design -I../../ip\
                ./sim_define_${MST}.v\
                ../../ip/${MST}_tester.v\
                ../../ip/mem_apb.v\
                $(BUS_V)\
                $(TOP_V)\
		|| exit -1) 2>&1 | tee compile.log

simulate: compile
	$(VSIM) -l vvp.log $(TOP).vvp

#--------------------------------------------------------
clean:
	/bin/rm -f  $(TOP).vvp
	/bin/rm -f  compile.log
	/bin/rm -f  wave.vcd
	/bin/rm -f  vvp.log
	/bin/rm -f  result.bmp

