{"Source Block": ["verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@78:88@HdlIdDef", "wire clk_200mhz_ibufg;\nwire clk_200mhz_bufg;\nwire clk_200mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_200mhz_int;\nwire rst_int;   \n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], "Clone Blocks": [["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@77:87", "wire clk_125mhz_ibufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/NexysVideo/fpga/rtl/fpga.v@74:84", "wire clk_bufg;\nwire clk_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_int;\nwire rst_int;   \n\nwire mmcm_rst = ~reset_n;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@79:89", "wire clk_200mhz_bufg;\nwire clk_200mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_200mhz_int;\nwire rst_int;   \n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@78:88", "wire clk_125mhz_mmcm_out;\nwire clk90_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire clk90_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/Arty/fpga/rtl/fpga.v@86:96", "wire clk_ibufg;\nwire clk_bufg;\nwire clk_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_int;\nwire rst_int;\n\nwire mmcm_rst = ~reset_n;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@116:126", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU108/fpga_10g/rtl/fpga.v@115:125", "// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/VCU118/fpga_1g/rtl/fpga.v@76:86", "\nwire clk_125mhz_ibufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@77:87", "wire sys_clk_bufg;\nwire clk_125mhz_mmcm_out;\nwire clk90_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire clk90_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\n"], ["verilog-ethernet/example/Arty/fpga/rtl/fpga.v@87:97", "wire clk_bufg;\nwire clk_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_int;\nwire rst_int;\n\nwire mmcm_rst = ~reset_n;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@145:155", "// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@77:87", "wire sys_clk_bufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@75:85", "wire clk_125mhz_ibufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@79:89", "wire sys_clk_ibufg;\nwire sys_clk_bufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/VCU118/fpga_10g/rtl/fpga.v@146:156", "wire clk_125mhz_int;\nwire rst_125mhz_int;\n\n// Internal 156.25 MHz clock\nwire clk_156mhz_int;\nwire rst_156mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/VCU108/fpga_1g/rtl/fpga.v@74:84", "\nwire clk_125mhz_ibufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ML605/fpga_gmii/rtl/fpga.v@80:90", "wire sys_clk_bufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@81:91", "\n// Internal 125 MHz clock\nwire clk_200mhz_int;\nwire rst_int;   \n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS\nclk_200mhz_ibufgds_inst(\n"], ["verilog-ethernet/example/NexysVideo/fpga/rtl/fpga.v@73:83", "wire clk_ibufg;\nwire clk_bufg;\nwire clk_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_int;\nwire rst_int;   \n\nwire mmcm_rst = ~reset_n;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"], ["verilog-ethernet/example/ML605/fpga_rgmii/rtl/fpga.v@79:89", "wire clk90_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire clk90_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\n"], ["verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@82:92", "// Internal 125 MHz clock\nwire clk_200mhz_int;\nwire rst_int;   \n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS\nclk_200mhz_ibufgds_inst(\n    .I(clk_200mhz_p),\n"], ["verilog-ethernet/example/KC705/fpga_gmii/rtl/fpga.v@83:93", "wire clk_200mhz_int;\nwire rst_int;   \n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n\nIBUFGDS\nclk_200mhz_ibufgds_inst(\n    .I(clk_200mhz_p),\n    .IB(clk_200mhz_n),\n"], ["verilog-ethernet/example/ML605/fpga_sgmii/rtl/fpga.v@76:86", "wire sys_clk_ibufg;\nwire sys_clk_bufg;\nwire clk_125mhz_mmcm_out;\n\n// Internal 125 MHz clock\nwire clk_125mhz_int;\nwire rst_125mhz_int;\n\nwire mmcm_rst = reset;\nwire mmcm_locked;\nwire mmcm_clkfb;\n"]], "Diff Content": {"Delete": [[83, "wire clk_200mhz_int;\n"]], "Add": [[83, "wire clk_int;\n"]]}}