// Seed: 3690575668
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    input tri id_12,
    output uwire id_13,
    input uwire id_14,
    input wor id_15,
    output wor id_16,
    input uwire id_17
);
  wire id_19;
endmodule
module module_1 (
    input logic id_0
    , id_5,
    input supply1 id_1,
    output logic id_2,
    output wand id_3
);
  initial begin
    fork
      id_2 <= id_0;
      begin
        fork
          id_6(1);
          begin
            if (1) id_5 <= 1'b0;
          end
        join_any
      end
    join_any
  end
  module_0(
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1
  );
endmodule
