{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435703811654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 30 18:36:51 2015 " "Processing started: Tue Jun 30 18:36:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435703811661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=CycloneIVE -l DE0_Nano_SOPC/synthesis/submodules/ DE0_Nano " "Command: quartus_map --family=CycloneIVE -l DE0_Nano_SOPC/synthesis/submodules/ DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435703811665 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1435703812872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC " "Found entity 1: DE0_Nano_SOPC" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_Out_Serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Out_Serializer " "Found entity 1: Altera_UP_RS232_Out_Serializer" {  } { { "RS232/Altera_UP_RS232_Out_Serializer.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_In_Deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_In_Deserializer " "Found entity 1: Altera_UP_RS232_In_Deserializer" {  } { { "RS232/Altera_UP_RS232_In_Deserializer.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_RS232_Counters.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_RS232_Counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_RS232_Counters " "Found entity 1: Altera_UP_RS232_Counters" {  } { { "RS232/Altera_UP_RS232_Counters.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_Counters.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_Avalon_RS232.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_Avalon_RS232.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Avalon_RS232 " "Found entity 1: Altera_UP_Avalon_RS232" {  } { { "RS232/Altera_UP_Avalon_RS232.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_Avalon_RS232.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/Altera_UP_SYNC_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "RS232/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813266 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "power_management.v(25) " "Verilog HDL information at power_management.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "power_management/power_management.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/power_management/power_management.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1435703813270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_management/power_management.v 1 1 " "Found 1 design units, including 1 entities, in source file power_management/power_management.v" { { "Info" "ISGN_ENTITY_NAME" "1 power_management " "Found entity 1: power_management" {  } { { "power_management/power_management.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/power_management/power_management.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "power_management/global_disable.v 1 1 " "Found 1 design units, including 1 entities, in source file power_management/global_disable.v" { { "Info" "ISGN_ENTITY_NAME" "1 global_disable " "Found entity 1: global_disable" {  } { { "power_management/global_disable.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/power_management/global_disable.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_Nano.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0_Nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703813278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703813278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano " "Elaborating entity \"DE0_Nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435703814180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "global_disable global_disable:dis_inst " "Elaborating entity \"global_disable\" for hierarchy \"global_disable:dis_inst\"" {  } { { "DE0_Nano.v" "dis_inst" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC DE0_Nano_SOPC:DE0_Nano_SOPC_inst " "Elaborating entity \"DE0_Nano_SOPC\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\"" {  } { { "DE0_Nano.v" "DE0_Nano_SOPC_inst" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814324 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_key " "Found entity 1: DE0_Nano_SOPC_key" {  } { { "DE0_Nano_SOPC_key.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_key DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key " "Elaborating entity \"DE0_Nano_SOPC_key\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_key:key\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "key" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sw " "Found entity 1: DE0_Nano_SOPC_sw" {  } { { "DE0_Nano_SOPC_sw.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814576 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sw DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw " "Elaborating entity \"DE0_Nano_SOPC_sw\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sw:sw\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sw" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_led " "Found entity 1: DE0_Nano_SOPC_led" {  } { { "DE0_Nano_SOPC_led.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_led DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led " "Elaborating entity \"DE0_Nano_SOPC_led\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_led:led\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "led" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814615 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_scl.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_i2c_scl " "Found entity 1: DE0_Nano_SOPC_i2c_scl" {  } { { "DE0_Nano_SOPC_i2c_scl.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814630 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_i2c_scl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_i2c_scl:i2c_scl " "Elaborating entity \"DE0_Nano_SOPC_i2c_scl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_i2c_scl:i2c_scl\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "i2c_scl" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_sda.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_i2c_sda " "Found entity 1: DE0_Nano_SOPC_i2c_sda" {  } { { "DE0_Nano_SOPC_i2c_sda.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814647 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_i2c_sda DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_i2c_sda:i2c_sda " "Elaborating entity \"DE0_Nano_SOPC_i2c_sda\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_i2c_sda:i2c_sda\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "i2c_sda" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814650 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sdram_input_efifo_module " "Found entity 1: DE0_Nano_SOPC_sdram_input_efifo_module" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814671 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_sdram " "Found entity 2: DE0_Nano_SOPC_sdram" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814671 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(316) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703814674 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(326) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703814674 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(336) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703814674 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_sdram.v(680) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703814681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sdram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram " "Elaborating entity \"DE0_Nano_SOPC_sdram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sdram" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sdram_input_efifo_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module " "Elaborating entity \"DE0_Nano_SOPC_sdram_input_efifo_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sdram:sdram\|DE0_Nano_SOPC_sdram_input_efifo_module:the_DE0_Nano_SOPC_sdram_input_efifo_module\"" {  } { { "DE0_Nano_SOPC_sdram.v" "the_DE0_Nano_SOPC_sdram_input_efifo_module" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v 4 4 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_altpll_sys_dffpipe_l2c " "Found entity 1: DE0_Nano_SOPC_altpll_sys_dffpipe_l2c" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814734 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_altpll_sys_stdsync_sv6 " "Found entity 2: DE0_Nano_SOPC_altpll_sys_stdsync_sv6" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814734 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_altpll_sys_altpll_1hu2 " "Found entity 3: DE0_Nano_SOPC_altpll_sys_altpll_1hu2" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814734 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_altpll_sys " "Found entity 4: DE0_Nano_SOPC_altpll_sys" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "altpll_sys_inst" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_stdsync_sv6 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_stdsync_sv6\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "stdsync2" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_dffpipe_l2c DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_dffpipe_l2c\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_stdsync_sv6:stdsync2\|DE0_Nano_SOPC_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "dffpipe3" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_altpll_sys_altpll_1hu2 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1 " "Elaborating entity \"DE0_Nano_SOPC_altpll_sys_altpll_1hu2\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\"" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "sd1" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_g_sensor_int.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_g_sensor_int.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_g_sensor_int " "Found entity 1: DE0_Nano_SOPC_g_sensor_int" {  } { { "DE0_Nano_SOPC_g_sensor_int.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_g_sensor_int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814770 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_g_sensor_int DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_g_sensor_int:g_sensor_int " "Elaborating entity \"DE0_Nano_SOPC_g_sensor_int\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_g_sensor_int:g_sensor_int\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "g_sensor_int" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_epcs_sub " "Found entity 1: DE0_Nano_SOPC_epcs_sub" {  } { { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814792 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_epcs " "Found entity 2: DE0_Nano_SOPC_epcs" {  } { { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703814792 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703814792 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_epcs.v(401) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_epcs.v(401): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703814795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_epcs DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs " "Elaborating entity \"DE0_Nano_SOPC_epcs\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "epcs" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_epcs_sub DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|DE0_Nano_SOPC_epcs_sub:the_DE0_Nano_SOPC_epcs_sub " "Elaborating entity \"DE0_Nano_SOPC_epcs_sub\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|DE0_Nano_SOPC_epcs_sub:the_DE0_Nano_SOPC_epcs_sub\"" {  } { { "DE0_Nano_SOPC_epcs.v" "the_DE0_Nano_SOPC_epcs_sub" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703814804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "DE0_Nano_SOPC_epcs.v" "the_boot_copier_rom" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703815431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_Nano_SOPC_epcs_boot_rom.hex " "Parameter \"init_file\" = \"DE0_Nano_SOPC_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815432 ""}  } { { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703815432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dt41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dt41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dt41 " "Found entity 1: altsyncram_dt41" {  } { { "db/altsyncram_dt41.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_dt41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703815636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703815636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dt41 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_dt41:auto_generated " "Elaborating entity \"altsyncram_dt41\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_dt41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815637 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v 5 5 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_Nano_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703815666 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE0_Nano_SOPC_jtag_uart_scfifo_w" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703815666 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_Nano_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703815666 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE0_Nano_SOPC_jtag_uart_scfifo_r" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703815666 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_jtag_uart " "Found entity 5: DE0_Nano_SOPC_jtag_uart" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703815666 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703815666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "jtag_uart" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_w DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_w" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "wfifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703815926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703815927 ""}  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703815927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703816081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703816081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703816101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703816101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703816119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703816119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703816293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703816293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703816459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703816459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703816613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703816613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703816758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703816758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_w:the_DE0_Nano_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_jtag_uart_scfifo_r DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE0_Nano_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|DE0_Nano_SOPC_jtag_uart_scfifo_r:the_DE0_Nano_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "the_DE0_Nano_SOPC_jtag_uart_scfifo_r" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703816801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703817090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_Nano_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817091 ""}  } { { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703817091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_SPI_3WIRE " "Found entity 1: TERASIC_SPI_3WIRE" {  } { { "TERASIC_SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703817130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_SPI_3WIRE DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi " "Elaborating entity \"TERASIC_SPI_3WIRE\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "gsensor_spi" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817133 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_3WIRE " "Found entity 1: SPI_3WIRE" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817151 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703817151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_3WIRE DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst " "Elaborating entity \"SPI_3WIRE\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\"" {  } { { "TERASIC_SPI_3WIRE.v" "SPI_3WIRE_inst" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SPI_3WIRE.v(70) " "Verilog HDL assignment warning at SPI_3WIRE.v(70): truncated value with size 32 to match size of target (8)" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703817166 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_3WIRE.v(154) " "Verilog HDL assignment warning at SPI_3WIRE.v(154): truncated value with size 32 to match size of target (6)" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703817166 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_3WIRE.v(169) " "Verilog HDL assignment warning at SPI_3WIRE.v(169): truncated value with size 32 to match size of target (6)" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703817166 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_3WIRE.v(172) " "Verilog HDL assignment warning at SPI_3WIRE.v(172): truncated value with size 32 to match size of target (3)" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703817167 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_3WIRE.v(181) " "Verilog HDL assignment warning at SPI_3WIRE.v(181): truncated value with size 32 to match size of target (6)" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703817167 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_3WIRE.v(184) " "Verilog HDL assignment warning at SPI_3WIRE.v(184): truncated value with size 32 to match size of target (3)" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703817167 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SPI_3WIRE.v(158) " "Verilog HDL Case Statement information at SPI_3WIRE.v(158): all case item expressions in this case statement are onehot" {  } { { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 158 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1435703817167 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/gsensor_fifo.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/gsensor_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor_fifo " "Found entity 1: gsensor_fifo" {  } { { "gsensor_fifo.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/gsensor_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817179 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703817179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx " "Elaborating entity \"gsensor_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\"" {  } { { "SPI_3WIRE.v" "gsensor_fifo_tx" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "gsensor_fifo.v" "dcfifo_component" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/gsensor_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\"" {  } { { "gsensor_fifo.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/gsensor_fifo.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703817455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817456 ""}  } { { "gsensor_fifo.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/gsensor_fifo.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703817456 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 193 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1435703817623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2j1 " "Found entity 1: dcfifo_v2j1" {  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703817624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2j1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated " "Elaborating entity \"dcfifo_v2j1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_3dc " "Found entity 1: a_fefifo_3dc" {  } { { "db/a_fefifo_3dc.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_fefifo_3dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703817647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_3dc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_3dc:read_state " "Elaborating entity \"a_fefifo_3dc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_3dc:read_state\"" {  } { { "db/dcfifo_v2j1.tdf" "read_state" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c9c " "Found entity 1: a_fefifo_c9c" {  } { { "db/a_fefifo_c9c.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_fefifo_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703817667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c9c DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_c9c:write_state " "Elaborating entity \"a_fefifo_c9c\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_fefifo_c9c:write_state\"" {  } { { "db/dcfifo_v2j1.tdf" "write_state" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pgb " "Found entity 1: a_gray2bin_pgb" {  } { { "db/a_gray2bin_pgb.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_gray2bin_pgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703817684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pgb DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_gray2bin_pgb:gray2bin_rs_nbwp " "Elaborating entity \"a_gray2bin_pgb\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_gray2bin_pgb:gray2bin_rs_nbwp\"" {  } { { "db/dcfifo_v2j1.tdf" "gray2bin_rs_nbwp" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o57 " "Found entity 1: a_graycounter_o57" {  } { { "db/a_graycounter_o57.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_graycounter_o57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703817849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o57 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_o57:rdptr_g " "Elaborating entity \"a_graycounter_o57\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_o57:rdptr_g\"" {  } { { "db/dcfifo_v2j1.tdf" "rdptr_g" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_tc6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_tc6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_tc6 " "Found entity 1: a_graycounter_tc6" {  } { { "db/a_graycounter_tc6.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_graycounter_tc6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703817995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703817995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_tc6 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_tc6:wrptr_g " "Elaborating entity \"a_graycounter_tc6\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|a_graycounter_tc6:wrptr_g\"" {  } { { "db/dcfifo_v2j1.tdf" "wrptr_g" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703817996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborating entity \"altdpram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_v2j1.tdf" "fiforam" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 64 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG UNREGISTERED " "Parameter \"OUTDATA_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR OFF " "Parameter \"RDCONTROL_ACLR\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG UNREGISTERED " "Parameter \"RDCONTROL_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB OFF " "Parameter \"USE_EAB\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA 1 " "Parameter \"WIDTH_BYTEENA\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 4 " "Parameter \"WIDTHAD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818058 ""}  } { { "db/dcfifo_v2j1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 64 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703818058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } } { "db/dcfifo_v2j1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 64 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6tc " "Found entity 1: mux_6tc" {  } { { "db/mux_6tc.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/mux_6tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703818248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703818248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6tc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_6tc:auto_generated " "Elaborating entity \"mux_6tc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_mux:mux\|mux_6tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\"" {  } { { "altdpram.tdf" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } } { "db/dcfifo_v2j1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 64 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_51g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_51g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_51g " "Found entity 1: decode_51g" {  } { { "db/decode_51g.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/decode_51g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703818450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703818450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_51g DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated " "Elaborating entity \"decode_51g\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|altdpram:fiforam\|lpm_decode:wdecoder\|decode_51g:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_bd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_bd9 " "Found entity 1: dffpipe_bd9" {  } { { "db/dffpipe_bd9.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dffpipe_bd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703818474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703818474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_bd9 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|dffpipe_bd9:dffpipe_rdbuw " "Elaborating entity \"dffpipe_bd9\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|dffpipe_bd9:dffpipe_rdbuw\"" {  } { { "db/dcfifo_v2j1.tdf" "dffpipe_rdbuw" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kc8 " "Found entity 1: alt_synch_pipe_kc8" {  } { { "db/alt_synch_pipe_kc8.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/alt_synch_pipe_kc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703818499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703818499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kc8 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp " "Elaborating entity \"alt_synch_pipe_kc8\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\"" {  } { { "db/dcfifo_v2j1.tdf" "dffpipe_rs_dgwp" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703818531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703818531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|alt_synch_pipe_kc8:dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\"" {  } { { "db/alt_synch_pipe_kc8.tdf" "dffpipe8" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/alt_synch_pipe_kc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b9b " "Found entity 1: cntr_b9b" {  } { { "db/cntr_b9b.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/cntr_b9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703818703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703818703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b9b DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|cntr_b9b:rdptr_b " "Elaborating entity \"cntr_b9b\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_tx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|cntr_b9b:rdptr_b\"" {  } { { "db/dcfifo_v2j1.tdf" "rdptr_b" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/dcfifo_v2j1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703818705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_select_i2c_clk.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_select_i2c_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_select_i2c_clk " "Found entity 1: DE0_Nano_SOPC_select_i2c_clk" {  } { { "DE0_Nano_SOPC_select_i2c_clk.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_select_i2c_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_select_i2c_clk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_select_i2c_clk:select_i2c_clk " "Elaborating entity \"DE0_Nano_SOPC_select_i2c_clk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_select_i2c_clk:select_i2c_clk\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "select_i2c_clk" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/slave_controller.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/slave_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 slave_controller " "Found entity 1: slave_controller" {  } { { "slave_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0 " "Elaborating entity \"slave_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "motor_controller_0" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 slave_controller.v(37) " "Verilog HDL assignment warning at slave_controller.v(37): truncated value with size 17 to match size of target (16)" {  } { { "slave_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703819056 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|slave_controller:motor_controller_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 slave_controller.v(39) " "Verilog HDL assignment warning at slave_controller.v(39): truncated value with size 17 to match size of target (16)" {  } { { "slave_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703819056 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|slave_controller:motor_controller_0"}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/motor_controller.v 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/motor_controller.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_controller " "Found entity 1: motor_controller" {  } { { "motor_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819071 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_internal " "Found entity 2: motor_internal" {  } { { "motor_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc " "Elaborating entity \"motor_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc\"" {  } { { "slave_controller.v" "motor_control_loop\[0\].mc" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/slave_controller.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 motor_controller.v(16) " "Verilog HDL assignment warning at motor_controller.v(16): truncated value with size 32 to match size of target (16)" {  } { { "motor_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703819079 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|slave_controller:motor_controller_0|motor_controller:motor_control_loop[0].mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_internal DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc\|motor_internal:mi " "Elaborating entity \"motor_internal\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|slave_controller:motor_controller_0\|motor_controller:motor_control_loop\[0\].mc\|motor_internal:mi\"" {  } { { "motor_controller.v" "mi" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/motor_controller.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_controller_interrupt_counter " "Found entity 1: DE0_Nano_SOPC_controller_interrupt_counter" {  } { { "DE0_Nano_SOPC_controller_interrupt_counter.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_controller_interrupt_counter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_controller_interrupt_counter:controller_interrupt_counter " "Elaborating entity \"DE0_Nano_SOPC_controller_interrupt_counter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_controller_interrupt_counter:controller_interrupt_counter\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "controller_interrupt_counter" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819137 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 power_management_slave " "Found entity 1: power_management_slave" {  } { { "power_management_slave.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_management_slave DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0 " "Elaborating entity \"power_management_slave\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "power_management_slave_0" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819175 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata\[31..3\] power_management_slave.v(11) " "Output port \"readdata\[31..3\]\" at power_management_slave.v(11) has no driver" {  } { { "power_management_slave.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1435703819178 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|power_management_slave:power_management_slave_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "power_management DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0\|power_management:pm_inst " "Elaborating entity \"power_management\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|power_management_slave:power_management_slave_0\|power_management:pm_inst\"" {  } { { "power_management_slave.v" "pm_inst" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/power_management_slave.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/imu_controller.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/imu_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imu_controller " "Found entity 1: imu_controller" {  } { { "imu_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/imu_controller.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imu_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0 " "Elaborating entity \"imu_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "imu_controller_0" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/imu.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/imu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imu " "Found entity 1: imu" {  } { { "imu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/imu.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imu DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0\|imu:imu " "Elaborating entity \"imu\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0\|imu:imu\"" {  } { { "imu_controller.v" "imu" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/imu_controller.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819227 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl imu.v(31) " "Output port \"scl\" at imu.v(31) has no driver" {  } { { "imu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/imu.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1435703819231 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|imu_controller:imu_controller_0|imu:imu"}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_CTRL " "Found entity 1: ADC_CTRL" {  } { { "ADC_CTRL.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703819244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_CTRL DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0\|imu:imu\|ADC_CTRL:adc_controller_8_channels " "Elaborating entity \"ADC_CTRL\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0\|imu:imu\|ADC_CTRL:adc_controller_8_channels\"" {  } { { "imu.v" "adc_controller_8_channels" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/imu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ADC_CTRL.v(52) " "Verilog HDL assignment warning at ADC_CTRL.v(52): truncated value with size 32 to match size of target (1)" {  } { { "ADC_CTRL.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703819284 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|imu_controller:imu_controller_0|imu:imu|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iRST ADC_CTRL.v(57) " "Verilog HDL Always Construct warning at ADC_CTRL.v(57): variable \"iRST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADC_CTRL.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1435703819284 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|imu_controller:imu_controller_0|imu:imu|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iGO ADC_CTRL.v(61) " "Verilog HDL Always Construct warning at ADC_CTRL.v(61): variable \"iGO\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADC_CTRL.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1435703819285 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|imu_controller:imu_controller_0|imu:imu|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "go_en ADC_CTRL.v(55) " "Verilog HDL Always Construct warning at ADC_CTRL.v(55): inferring latch(es) for variable \"go_en\", which holds its previous value in one or more paths through the always construct" {  } { { "ADC_CTRL.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1435703819285 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|imu_controller:imu_controller_0|imu:imu|ADC_CTRL:adc_controller_8_channels"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADC_CTRL.v(73) " "Verilog HDL assignment warning at ADC_CTRL.v(73): truncated value with size 32 to match size of target (4)" {  } { { "ADC_CTRL.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703819285 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|imu_controller:imu_controller_0|imu:imu|ADC_CTRL:adc_controller_8_channels"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "go_en ADC_CTRL.v(55) " "Inferred latch for \"go_en\" at ADC_CTRL.v(55)" {  } { { "ADC_CTRL.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/ADC_CTRL.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1435703819285 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|imu_controller:imu_controller_0|imu:imu|ADC_CTRL:adc_controller_8_channels"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Avalon_RS232 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0 " "Elaborating entity \"Altera_UP_Avalon_RS232\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rs232_0" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity Altera_UP_Avalon_RS232.v(91) " "Verilog HDL or VHDL warning at Altera_UP_Avalon_RS232.v(91): object \"write_data_parity\" assigned a value but never read" {  } { { "RS232/Altera_UP_Avalon_RS232.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_Avalon_RS232.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435703819297 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|Altera_UP_Avalon_RS232:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_RS232_In_Deserializer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer " "Elaborating entity \"Altera_UP_RS232_In_Deserializer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\"" {  } { { "RS232/Altera_UP_Avalon_RS232.v" "RS232_In_Deserializer" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_Avalon_RS232.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_RS232_Counters DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_RS232_Counters:RS232_In_Counters " "Elaborating entity \"Altera_UP_RS232_Counters\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_RS232_Counters:RS232_In_Counters\"" {  } { { "RS232/Altera_UP_RS232_In_Deserializer.v" "RS232_In_Counters" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_In_Deserializer.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\"" {  } { { "RS232/Altera_UP_RS232_In_Deserializer.v" "RS232_In_FIFO" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_RS232_In_Deserializer.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "RS232/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703819394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819395 ""}  } { { "RS232/Altera_UP_SYNC_FIFO.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703819395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s741 " "Found entity 1: scfifo_s741" {  } { { "db/scfifo_s741.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/scfifo_s741.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703819536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s741 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated " "Elaborating entity \"scfifo_s741\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fv31 " "Found entity 1: a_dpfifo_fv31" {  } { { "db/a_dpfifo_fv31.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_fv31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703819554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fv31 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo " "Elaborating entity \"a_dpfifo_fv31\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\"" {  } { { "db/scfifo_s741.tdf" "dpfifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/scfifo_s741.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_je81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_je81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_je81 " "Found entity 1: altsyncram_je81" {  } { { "db/altsyncram_je81.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_je81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703819706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_je81 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|altsyncram_je81:FIFOram " "Elaborating entity \"altsyncram_je81\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|altsyncram_je81:FIFOram\"" {  } { { "db/a_dpfifo_fv31.tdf" "FIFOram" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_fv31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703819882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703819882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fv31.tdf" "almost_full_comparer" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_fv31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_fv31.tdf" "three_comparison" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_fv31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703819890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703820032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fv31.tdf" "rd_ptr_msb" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_fv31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703820176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_fv31.tdf" "usedw_counter" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_fv31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703820321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_In_Deserializer:RS232_In_Deserializer\|Altera_UP_SYNC_FIFO:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_s741:auto_generated\|a_dpfifo_fv31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_fv31.tdf" "wr_ptr" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_dpfifo_fv31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_RS232_Out_Serializer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer " "Elaborating entity \"Altera_UP_RS232_Out_Serializer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|Altera_UP_Avalon_RS232:rs232_0\|Altera_UP_RS232_Out_Serializer:RS232_Out_Serializer\"" {  } { { "RS232/Altera_UP_Avalon_RS232.v" "RS232_Out_Serializer" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/RS232/Altera_UP_Avalon_RS232.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820334 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820469 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703820469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "clock_crossing_io" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820473 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (6)" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703820481 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (6)" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703820481 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "altera_avalon_dc_fifo.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703820498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703820540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703820563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820563 ""}  } { { "altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703820563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "clock_crossing_io2" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (7)" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703820679 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (7)" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1435703820679 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820754 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v 21 21 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v, which is not specified as a design file for the current project, but contains definitions for 21 design units and 21 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_register_bank_a_module " "Found entity 1: DE0_Nano_SOPC_cpu_register_bank_a_module" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_cpu_register_bank_b_module " "Found entity 2: DE0_Nano_SOPC_cpu_register_bank_b_module" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_Nano_SOPC_cpu_nios2_oci_debug " "Found entity 3: DE0_Nano_SOPC_cpu_nios2_oci_debug" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_Nano_SOPC_cpu_ociram_sp_ram_module " "Found entity 4: DE0_Nano_SOPC_cpu_ociram_sp_ram_module" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_Nano_SOPC_cpu_nios2_ocimem " "Found entity 5: DE0_Nano_SOPC_cpu_nios2_ocimem" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_Nano_SOPC_cpu_nios2_avalon_reg " "Found entity 6: DE0_Nano_SOPC_cpu_nios2_avalon_reg" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_Nano_SOPC_cpu_nios2_oci_break " "Found entity 7: DE0_Nano_SOPC_cpu_nios2_oci_break" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_Nano_SOPC_cpu_nios2_oci_xbrk " "Found entity 8: DE0_Nano_SOPC_cpu_nios2_oci_xbrk" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_Nano_SOPC_cpu_nios2_oci_dbrk " "Found entity 9: DE0_Nano_SOPC_cpu_nios2_oci_dbrk" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_Nano_SOPC_cpu_nios2_oci_itrace " "Found entity 10: DE0_Nano_SOPC_cpu_nios2_oci_itrace" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_Nano_SOPC_cpu_nios2_oci_td_mode " "Found entity 11: DE0_Nano_SOPC_cpu_nios2_oci_td_mode" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_Nano_SOPC_cpu_nios2_oci_dtrace " "Found entity 12: DE0_Nano_SOPC_cpu_nios2_oci_dtrace" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_Nano_SOPC_cpu_nios2_oci_fifo " "Found entity 16: DE0_Nano_SOPC_cpu_nios2_oci_fifo" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_Nano_SOPC_cpu_nios2_oci_pib " "Found entity 17: DE0_Nano_SOPC_cpu_nios2_oci_pib" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_Nano_SOPC_cpu_nios2_oci_im " "Found entity 18: DE0_Nano_SOPC_cpu_nios2_oci_im" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_Nano_SOPC_cpu_nios2_performance_monitors " "Found entity 19: DE0_Nano_SOPC_cpu_nios2_performance_monitors" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_Nano_SOPC_cpu_nios2_oci " "Found entity 20: DE0_Nano_SOPC_cpu_nios2_oci" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_Nano_SOPC_cpu " "Found entity 21: DE0_Nano_SOPC_cpu" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703820868 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703820868 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_cpu.v(1605) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703820888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_cpu.v(1607) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703820888 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_cpu.v(1763) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703820890 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE0_Nano_SOPC_cpu.v(2587) " "Verilog HDL or VHDL warning at DE0_Nano_SOPC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1435703820903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu " "Elaborating entity \"DE0_Nano_SOPC_cpu\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "cpu" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703820929 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_test_bench.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_test_bench " "Found entity 1: DE0_Nano_SOPC_cpu_test_bench" {  } { { "DE0_Nano_SOPC_cpu_test_bench.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821032 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703821032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_test_bench DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_test_bench:the_DE0_Nano_SOPC_cpu_test_bench " "Elaborating entity \"DE0_Nano_SOPC_cpu_test_bench\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_test_bench:the_DE0_Nano_SOPC_cpu_test_bench\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_test_bench" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_register_bank_a_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a " "Elaborating entity \"DE0_Nano_SOPC_cpu_register_bank_a_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\"" {  } { { "DE0_Nano_SOPC_cpu.v" "DE0_Nano_SOPC_cpu_register_bank_a" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_altsyncram" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_Nano_SOPC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"DE0_Nano_SOPC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821076 ""}  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703821076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmg1 " "Found entity 1: altsyncram_pmg1" {  } { { "db/altsyncram_pmg1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_pmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703821243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pmg1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_pmg1:auto_generated " "Elaborating entity \"altsyncram_pmg1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_a_module:DE0_Nano_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_pmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_register_bank_b_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b " "Elaborating entity \"DE0_Nano_SOPC_cpu_register_bank_b_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\"" {  } { { "DE0_Nano_SOPC_cpu.v" "DE0_Nano_SOPC_cpu_register_bank_b" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_altsyncram" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_Nano_SOPC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"DE0_Nano_SOPC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821287 ""}  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703821287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmg1 " "Found entity 1: altsyncram_qmg1" {  } { { "db/altsyncram_qmg1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_qmg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703821455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmg1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated " "Elaborating entity \"altsyncram_qmg1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_register_bank_b_module:DE0_Nano_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_qmg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_debug DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_debug\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_debug" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_altera_std_synchronizer" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703821516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_debug:the_DE0_Nano_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821516 ""}  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703821516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_ocimem DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_ocimem\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_ocimem" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_ociram_sp_ram_module DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram " "Elaborating entity \"DE0_Nano_SOPC_cpu_ociram_sp_ram_module\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\"" {  } { { "DE0_Nano_SOPC_cpu.v" "DE0_Nano_SOPC_cpu_ociram_sp_ram" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_altsyncram" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703821570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_Nano_SOPC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE0_Nano_SOPC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821571 ""}  } { { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703821571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ct81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ct81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ct81 " "Found entity 1: altsyncram_ct81" {  } { { "db/altsyncram_ct81.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_ct81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703821735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ct81 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ct81:auto_generated " "Elaborating entity \"altsyncram_ct81\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_ocimem:the_DE0_Nano_SOPC_cpu_nios2_ocimem\|DE0_Nano_SOPC_cpu_ociram_sp_ram_module:DE0_Nano_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ct81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_avalon_reg DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_cpu_nios2_avalon_reg " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_avalon_reg\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_avalon_reg:the_DE0_Nano_SOPC_cpu_nios2_avalon_reg\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_avalon_reg" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_break DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_break:the_DE0_Nano_SOPC_cpu_nios2_oci_break " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_break\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_break:the_DE0_Nano_SOPC_cpu_nios2_oci_break\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_break" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_xbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_cpu_nios2_oci_xbrk " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_xbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_xbrk:the_DE0_Nano_SOPC_cpu_nios2_oci_xbrk\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_xbrk" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_dbrk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_cpu_nios2_oci_dbrk " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_dbrk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_dbrk:the_DE0_Nano_SOPC_cpu_nios2_oci_dbrk\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_dbrk" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_itrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_nios2_oci_itrace " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_itrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_itrace:the_DE0_Nano_SOPC_cpu_nios2_oci_itrace\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_itrace" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_dtrace DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_nios2_oci_dtrace " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_dtrace\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_nios2_oci_dtrace\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_dtrace" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_td_mode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_td_mode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_dtrace:the_DE0_Nano_SOPC_cpu_nios2_oci_dtrace\|DE0_Nano_SOPC_cpu_nios2_oci_td_mode:DE0_Nano_SOPC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_Nano_SOPC_cpu.v" "DE0_Nano_SOPC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_oci_test_bench.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_oci_test_bench " "Found entity 1: DE0_Nano_SOPC_cpu_oci_test_bench" {  } { { "DE0_Nano_SOPC_cpu_oci_test_bench.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821880 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703821880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_oci_test_bench DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_oci_test_bench:the_DE0_Nano_SOPC_cpu_oci_test_bench " "Elaborating entity \"DE0_Nano_SOPC_cpu_oci_test_bench\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_fifo:the_DE0_Nano_SOPC_cpu_nios2_oci_fifo\|DE0_Nano_SOPC_cpu_oci_test_bench:the_DE0_Nano_SOPC_cpu_oci_test_bench\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_oci_test_bench" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_pib DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_cpu_nios2_oci_pib " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_pib\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_pib:the_DE0_Nano_SOPC_cpu_nios2_oci_pib\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_pib" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_nios2_oci_im DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_im:the_DE0_Nano_SOPC_cpu_nios2_oci_im " "Elaborating entity \"DE0_Nano_SOPC_cpu_nios2_oci_im\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_nios2_oci_im:the_DE0_Nano_SOPC_cpu_nios2_oci_im\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_nios2_oci_im" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper " "Found entity 1: DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper" {  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703821927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\"" {  } { { "DE0_Nano_SOPC_cpu.v" "the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_tck.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_jtag_debug_module_tck " "Found entity 1: DE0_Nano_SOPC_cpu_jtag_debug_module_tck" {  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_tck.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703821958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_jtag_debug_module_tck DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|DE0_Nano_SOPC_cpu_jtag_debug_module_tck:the_DE0_Nano_SOPC_cpu_jtag_debug_module_tck " "Elaborating entity \"DE0_Nano_SOPC_cpu_jtag_debug_module_tck\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|DE0_Nano_SOPC_cpu_jtag_debug_module_tck:the_DE0_Nano_SOPC_cpu_jtag_debug_module_tck\"" {  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE0_Nano_SOPC_cpu_jtag_debug_module_tck" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821963 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk " "Found entity 1: DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk" {  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703821993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703821993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk:the_DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk:the_DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk\"" {  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" "the_DE0_Nano_SOPC_cpu_jtag_debug_module_sysclk" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703821997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" "DE0_Nano_SOPC_cpu_jtag_debug_module_phy" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703822044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822045 ""}  } { { "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703822045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_cpu:cpu\|DE0_Nano_SOPC_cpu_nios2_oci:the_DE0_Nano_SOPC_cpu_nios2_oci\|DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper:the_DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE0_Nano_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_sysid " "Found entity 1: DE0_Nano_SOPC_sysid" {  } { { "DE0_Nano_SOPC_sysid.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703822073 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703822073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_sysid DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid " "Elaborating entity \"DE0_Nano_SOPC_sysid\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_sysid:sysid\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "sysid" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822075 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703822136 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703822136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_0" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703822156 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "altera_merlin_master_translator.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703823612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703823612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "altera_merlin_slave_translator.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703823674 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703823674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "altpll_sys_pll_slave_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_controller_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:motor_controller_0_avalon_slave_0_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "motor_controller_0_avalon_slave_0_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:controller_interrupt_counter_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:controller_interrupt_counter_s1_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "controller_interrupt_counter_s1_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:power_management_slave_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:power_management_slave_0_avalon_slave_0_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "power_management_slave_0_avalon_slave_0_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io2_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:clock_crossing_io2_s0_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io2_s0_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "altera_merlin_master_agent.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703823852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703823852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "altera_merlin_slave_agent.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703823908 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703823908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823916 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "altera_merlin_burst_uncompressor.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703823942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703823942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823947 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "altera_avalon_sc_fifo.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703823973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703823973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703823987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "altpll_sys_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:clock_crossing_io2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "clock_crossing_io2_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824690 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_addr_router_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824693 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_addr_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_addr_router" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824693 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703824693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_addr_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_addr_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "addr_router" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_addr_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router:addr_router\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router:addr_router\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824752 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_addr_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_addr_router_001" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703824752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_addr_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_addr_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "addr_router_001" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_addr_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_001:addr_router_001\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_001:addr_router_001\|DE0_Nano_SOPC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_addr_router_001.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_id_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_id_router_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824817 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_id_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_id_router" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703824817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router:id_router\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "id_router" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router:id_router\|DE0_Nano_SOPC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router:id_router\|DE0_Nano_SOPC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_id_router_001_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824853 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_id_router_001 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_id_router_001" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824853 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703824853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "id_router_001" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_001_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_001:id_router_001\|DE0_Nano_SOPC_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_001:id_router_001\|DE0_Nano_SOPC_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_id_router_002_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824885 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_id_router_002 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_id_router_002" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824885 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703824885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "id_router_002" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_002_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_002:id_router_002\|DE0_Nano_SOPC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_002:id_router_002\|DE0_Nano_SOPC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824915 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_id_router_003_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824917 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_id_router_003 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_id_router_003" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703824917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "id_router_003" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_003_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_003:id_router_003\|DE0_Nano_SOPC_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_003:id_router_003\|DE0_Nano_SOPC_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703824965 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_id_router_007_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_id_router_007_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824968 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_0_id_router_007 " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_0_id_router_007" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703824968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703824968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_007 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_007:id_router_007 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_007\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_007:id_router_007\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "id_router_007" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_id_router_007_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_007:id_router_007\|DE0_Nano_SOPC_mm_interconnect_0_id_router_007_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_id_router_007_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_id_router_007:id_router_007\|DE0_Nano_SOPC_mm_interconnect_0_id_router_007_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703824981 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825031 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825031 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825031 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825031 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825031 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825031 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "altera_merlin_burst_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "burst_adapter" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825085 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "altera_merlin_arbitrator.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825176 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "altera_merlin_arbitrator.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825193 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 3978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825250 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825278 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007:cmd_xbar_mux_007 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_cmd_xbar_mux_007:cmd_xbar_mux_007\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "cmd_xbar_mux_007" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825343 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007:rsp_xbar_demux_007 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_demux_007:rsp_xbar_demux_007\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_xbar_demux_007" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825375 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825432 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825464 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001.sv" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_Nano_SOPC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "altera_merlin_width_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825540 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "width_adapter" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825569 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435703825595 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "altera_merlin_width_adapter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435703825595 "|DE0_Nano|DE0_Nano_SOPC:DE0_Nano_SOPC_inst|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "width_adapter_001" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_0.v" "crosser" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_0.v" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825645 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "altera_avalon_st_clock_crosser.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703825896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703825896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_1" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703825906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "key_s1_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "clock_crossing_io_m0_translator_avalon_universal_master_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703826694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703826694 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_addr_router_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826697 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_addr_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_addr_router" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703826697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_addr_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_addr_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "addr_router" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_addr_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_addr_router:addr_router\|DE0_Nano_SOPC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_addr_router:addr_router\|DE0_Nano_SOPC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_addr_router.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703826729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703826729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_id_router.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_id_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_id_router_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826733 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_1_id_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_1_id_router" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703826733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_id_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_id_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_id_router:id_router\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "id_router" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_id_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_id_router:id_router\|DE0_Nano_SOPC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_id_router:id_router\|DE0_Nano_SOPC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "altera_merlin_traffic_limiter.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703826800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "limiter" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703826832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826837 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826858 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703826858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826862 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703826896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_xbar_demux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826901 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703826937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703826937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1.v" 2150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_1:mm_interconnect_1\|DE0_Nano_SOPC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703826972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_2 " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_2" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827005 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2 DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "mm_interconnect_2" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:clock_crossing_io2_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:clock_crossing_io2_m0_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "clock_crossing_io2_m0_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:i2c_sda_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:i2c_sda_s1_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "i2c_sda_s1_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "epcs_epcs_control_port_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:gsensor_spi_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:gsensor_spi_slave_translator\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "gsensor_spi_slave_translator" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:clock_crossing_io2_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:clock_crossing_io2_m0_translator_avalon_universal_master_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "clock_crossing_io2_m0_translator_avalon_universal_master_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:i2c_sda_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:i2c_sda_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "i2c_sda_s1_translator_avalon_universal_slave_0_agent" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:i2c_sda_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:i2c_sda_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703827613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703827613 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_2_addr_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_2_addr_router_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827617 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_2_addr_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_2_addr_router" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_addr_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_addr_router:addr_router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_addr_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_addr_router:addr_router\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "addr_router" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_addr_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_addr_router:addr_router\|DE0_Nano_SOPC_mm_interconnect_2_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_addr_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_addr_router:addr_router\|DE0_Nano_SOPC_mm_interconnect_2_addr_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_addr_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_Nano_SOPC_mm_interconnect_2_id_router.sv(48) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_2_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703827647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_Nano_SOPC_mm_interconnect_2_id_router.sv(49) " "Verilog HDL Declaration information at DE0_Nano_SOPC_mm_interconnect_2_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1435703827647 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_id_router.sv 2 2 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_id_router.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_2_id_router_default_decode " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_2_id_router_default_decode" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827650 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_Nano_SOPC_mm_interconnect_2_id_router " "Found entity 2: DE0_Nano_SOPC_mm_interconnect_2_id_router" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_id_router DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_id_router:id_router " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_id_router\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_id_router:id_router\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "id_router" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_id_router_default_decode DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_id_router:id_router\|DE0_Nano_SOPC_mm_interconnect_2_id_router_default_decode:the_default_decode " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_id_router_default_decode\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_id_router:id_router\|DE0_Nano_SOPC_mm_interconnect_2_id_router_default_decode:the_default_decode\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" "the_default_decode" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "limiter" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "cmd_xbar_demux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827717 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "cmd_xbar_mux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827742 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827769 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "rsp_xbar_demux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux " "Found entity 1: DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827803 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2.v" "rsp_xbar_mux" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux.sv" "arb" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_2:mm_interconnect_2\|DE0_Nano_SOPC_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "altera_merlin_arbitrator.sv" "adder" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827841 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SOPC_irq_mapper " "Found entity 1: DE0_Nano_SOPC_irq_mapper" {  } { { "DE0_Nano_SOPC_irq_mapper.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827863 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_Nano_SOPC_irq_mapper DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_Nano_SOPC_irq_mapper\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_mapper" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827866 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "altera_irq_clock_crosser.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827896 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "irq_synchronizer" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "sync" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_irq_clock_crosser.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703827921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827921 ""}  } { { "altera_irq_clock_crosser.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703827921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "altera_reset_controller.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703827993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703827993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703827999 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Using design file DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "altera_reset_synchronizer.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703828016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435703828016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703828019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703828027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "rst_controller_001" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703828036 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0\|imu:imu\|sda " "Node \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|imu_controller:imu_controller_0\|imu:imu\|sda\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "imu.v" "sda" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/imu.v" 30 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1435703845757 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "altera_avalon_sc_fifo.v" "mem" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1435703859348 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1435703859348 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 15 " "Parameter WIDTH_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 19 " "Parameter WIDTH_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 19 " "Parameter WIDTH_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1435703872091 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1435703872091 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1435703872091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703872200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703872201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00d1 " "Found entity 1: altsyncram_00d1" {  } { { "db/altsyncram_00d1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_00d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703872368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703872368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703872408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 15 " "Parameter \"WIDTH_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872409 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703872409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ovc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ovc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ovc1 " "Found entity 1: altsyncram_ovc1" {  } { { "db/altsyncram_ovc1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_ovc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703872566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703872566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io2\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872593 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703872593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10d1 " "Found entity 1: altsyncram_10d1" {  } { { "db/altsyncram_10d1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_10d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703872763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703872763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703872810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 19 " "Parameter \"WIDTH_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 19 " "Parameter \"WIDTH_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435703872811 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435703872811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uvc1 " "Found entity 1: altsyncram_uvc1" {  } { { "db/altsyncram_uvc1.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/altsyncram_uvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435703872970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435703872970 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1435703876254 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_2\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO_2\[7\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[5\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[16\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[28\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[29\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[32\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[33\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1435703877035 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1435703877035 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_2\[5\] " "Bidir \"GPIO_2\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1435703877037 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1435703877037 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[0\] GND pin " "The pin \"GPIO_2\[0\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[1\] GND pin " "The pin \"GPIO_2\[1\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[2\] GND pin " "The pin \"GPIO_2\[2\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[3\] GND pin " "The pin \"GPIO_2\[3\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[4\] GND pin " "The pin \"GPIO_2\[4\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[6\] GND pin " "The pin \"GPIO_2\[6\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[8\] GND pin " "The pin \"GPIO_2\[8\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[9\] GND pin " "The pin \"GPIO_2\[9\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[10\] GND pin " "The pin \"GPIO_2\[10\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[11\] GND pin " "The pin \"GPIO_2\[11\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_2\[12\] GND pin " "The pin \"GPIO_2\[12\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[0\] GND pin " "The pin \"GPIO_0\[0\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[1\] GND pin " "The pin \"GPIO_0\[1\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[2\] GND pin " "The pin \"GPIO_0\[2\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[3\] GND pin " "The pin \"GPIO_0\[3\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[6\] GND pin " "The pin \"GPIO_0\[6\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[7\] GND pin " "The pin \"GPIO_0\[7\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[10\] GND pin " "The pin \"GPIO_0\[10\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[11\] GND pin " "The pin \"GPIO_0\[11\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[14\] GND pin " "The pin \"GPIO_0\[14\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[15\] GND pin " "The pin \"GPIO_0\[15\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[18\] GND pin " "The pin \"GPIO_0\[18\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[19\] GND pin " "The pin \"GPIO_0\[19\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[20\] GND pin " "The pin \"GPIO_0\[20\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[20\] GND pin " "The pin \"GPIO_0\[20\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[21\] GND pin " "The pin \"GPIO_0\[21\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[21\] GND pin " "The pin \"GPIO_0\[21\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[22\] GND pin " "The pin \"GPIO_0\[22\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[23\] GND pin " "The pin \"GPIO_0\[23\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[24\] GND pin " "The pin \"GPIO_0\[24\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[24\] GND pin " "The pin \"GPIO_0\[24\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[25\] GND pin " "The pin \"GPIO_0\[25\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[25\] GND pin " "The pin \"GPIO_0\[25\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[26\] GND pin " "The pin \"GPIO_0\[26\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[27\] GND pin " "The pin \"GPIO_0\[27\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[30\] GND pin " "The pin \"GPIO_0\[30\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[31\] GND pin " "The pin \"GPIO_0\[31\]\" is fed by GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1435703877041 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1435703877041 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 440 -1 0 } } { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 242 -1 0 } } { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 131 -1 0 } } { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "DE0_Nano_SOPC_i2c_scl.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_scl.v" 57 -1 0 } } { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 354 -1 0 } } { "DE0_Nano_SOPC_epcs.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_epcs.v" 252 -1 0 } } { "SPI_3WIRE.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/SPI_3WIRE.v" 119 -1 0 } } { "altera_reset_synchronizer.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3205 -1 0 } } { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 4172 -1 0 } } { "altera_merlin_arbitrator.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE0_Nano_SOPC_sdram.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_sdram.v" 304 -1 0 } } { "altera_merlin_slave_translator.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "altera_avalon_dc_fifo.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "altera_merlin_master_agent.sv" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE0_Nano_SOPC_i2c_sda.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_i2c_sda.v" 49 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 348 -1 0 } } { "DE0_Nano_SOPC_jtag_uart.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_jtag_uart.v" 393 -1 0 } } { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 3780 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "DE0_Nano_SOPC_cpu.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_cpu.v" 611 -1 0 } } { "altera_avalon_sc_fifo.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/a_graycounter_o57.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_graycounter_o57.tdf" 32 2 0 } } { "db/a_graycounter_tc6.tdf" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/db/a_graycounter_tc6.tdf" 33 2 0 } } { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 266 -1 0 } } { "DE0_Nano_SOPC_controller_interrupt_counter.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v" 166 -1 0 } } { "DE0_Nano_SOPC_controller_interrupt_counter.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_controller_interrupt_counter.v" 175 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1435703877277 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1435703877278 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_2\[7\]~synth " "Node \"GPIO_2\[7\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[16\]~synth " "Node \"GPIO_0\[16\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[28\]~synth " "Node \"GPIO_0\[28\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[29\]~synth " "Node \"GPIO_0\[29\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[32\]~synth " "Node \"GPIO_0\[32\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[33\]~synth " "Node \"GPIO_0\[33\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703889479 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1435703889479 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1435703889483 "|DE0_Nano|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1435703889483 "|DE0_Nano|ADC_CS_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1435703889483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703891947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "959 " "959 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1435703905756 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1435703906736 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1435703906737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/home/uoftmda/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1435703906979 "|DE0_Nano|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1435703906979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703907329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.map.smsg " "Generated suppressed messages file /home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1435703908721 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1435703912764 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703912764 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7 CLK\[3\] clk3_multiply_by clk3_divide_by " "PLL \"DE0_Nano_SOPC:DE0_Nano_SOPC_inst\|DE0_Nano_SOPC_altpll_sys:altpll_sys_inst\|DE0_Nano_SOPC_altpll_sys_altpll_1hu2:sd1\|pll7\" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK\[3\] is not connected" {  } { { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 150 -1 0 } } { "DE0_Nano_SOPC_altpll_sys.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/submodules/DE0_Nano_SOPC_altpll_sys.v" 288 0 0 } } { "DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano_SOPC/synthesis/DE0_Nano_SOPC.v" 326 0 0 } } { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 282 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1435703915407 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[0\] " "No output dependent on input pin \"GPIO_2_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703918137 "|DE0_Nano|GPIO_2_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[1\] " "No output dependent on input pin \"GPIO_2_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703918137 "|DE0_Nano|GPIO_2_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_2_IN\[2\] " "No output dependent on input pin \"GPIO_2_IN\[2\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703918137 "|DE0_Nano|GPIO_2_IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[0\] " "No output dependent on input pin \"GPIO_0_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703918137 "|DE0_Nano|GPIO_0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_0_IN\[1\] " "No output dependent on input pin \"GPIO_0_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703918137 "|DE0_Nano|GPIO_0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[0\] " "No output dependent on input pin \"GPIO_1_IN\[0\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703918137 "|DE0_Nano|GPIO_1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_IN\[1\] " "No output dependent on input pin \"GPIO_1_IN\[1\]\"" {  } { { "DE0_Nano.v" "" { Text "/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level/DE0_Nano.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435703918137 "|DE0_Nano|GPIO_1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1435703918137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7437 " "Implemented 7437 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435703918139 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435703918139 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "98 " "Implemented 98 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1435703918139 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7023 " "Implemented 7023 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1435703918139 ""} { "Info" "ICUT_CUT_TM_RAMS" "254 " "Implemented 254 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1435703918139 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1435703918139 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435703918139 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "958 " "Peak virtual memory: 958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435703918539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 30 18:38:38 2015 " "Processing ended: Tue Jun 30 18:38:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435703918539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435703918539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435703918539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435703918539 ""}
