// Seed: 4216127237
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri id_8,
    output tri id_9,
    output uwire id_10,
    input uwire id_11,
    input wire id_12,
    input supply1 id_13
);
  supply1 id_15 = 1;
  supply0 id_16;
  wire id_17;
  assign module_1.type_17 = 0;
  supply1 id_18;
  assign id_18 = 1;
  assign id_15 = !id_16;
  wire id_19 = id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output wand id_2,
    output wand id_3,
    input wire id_4,
    input tri id_5
    , id_16,
    input uwire id_6,
    output tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    output logic id_10,
    input tri0 id_11,
    input wand id_12,
    output uwire id_13,
    output logic id_14
);
  always @(1 < 1 or 1) begin : LABEL_0
    if (id_11 !== 1) begin : LABEL_0
      id_10 <= 1 < 1'b0;
    end else id_14 <= 1;
  end
  assign id_2 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4,
      id_0,
      id_3,
      id_3,
      id_8,
      id_6,
      id_11
  );
endmodule
