ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** 
  28:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f0xx_hal_msp.c **** 
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f0xx_hal_msp.c **** 
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f0xx_hal_msp.c **** 
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f0xx_hal_msp.c **** 
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f0xx_hal_msp.c **** 
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f0xx_hal_msp.c **** 
  62:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f0xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f0xx_hal_msp.c ****   */
  66:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 3


  44              		.loc 1 72 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 72 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 73 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 73 3 view .LVU8
  55              		.loc 1 73 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 73 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 73 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 80 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_TIM_Base_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_TIM_Base_MspInit:
  89              	.LVL0:
  90              	.LFB41:
  81:Core/Src/stm32f0xx_hal_msp.c **** 
  82:Core/Src/stm32f0xx_hal_msp.c **** /**
  83:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 4


  85:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f0xx_hal_msp.c **** */
  88:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 89 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 16
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 89 1 is_stmt 0 view .LVU15
  96 0000 00B5     		push	{lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 4
  99              		.cfi_offset 14, -4
 100 0002 85B0     		sub	sp, sp, #20
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 24
  90:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 103              		.loc 1 90 3 is_stmt 1 view .LVU16
 104              		.loc 1 90 15 is_stmt 0 view .LVU17
 105 0004 0368     		ldr	r3, [r0]
 106              		.loc 1 90 5 view .LVU18
 107 0006 1D4A     		ldr	r2, .L11
 108 0008 9342     		cmp	r3, r2
 109 000a 07D0     		beq	.L8
  91:Core/Src/stm32f0xx_hal_msp.c ****   {
  92:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  93:Core/Src/stm32f0xx_hal_msp.c **** 
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
  95:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 100:Core/Src/stm32f0xx_hal_msp.c ****   }
 101:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 110              		.loc 1 101 8 is_stmt 1 view .LVU19
 111              		.loc 1 101 10 is_stmt 0 view .LVU20
 112 000c 1C4A     		ldr	r2, .L11+4
 113 000e 9342     		cmp	r3, r2
 114 0010 0ED0     		beq	.L9
 102:Core/Src/stm32f0xx_hal_msp.c ****   {
 103:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 104:Core/Src/stm32f0xx_hal_msp.c **** 
 105:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 106:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 108:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 111:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 114:Core/Src/stm32f0xx_hal_msp.c ****   }
 115:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 115              		.loc 1 115 8 is_stmt 1 view .LVU21
 116              		.loc 1 115 10 is_stmt 0 view .LVU22
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 5


 117 0012 1C4A     		ldr	r2, .L11+8
 118 0014 9342     		cmp	r3, r2
 119 0016 1ED0     		beq	.L10
 120              	.LVL1:
 121              	.L4:
 116:Core/Src/stm32f0xx_hal_msp.c ****   {
 117:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 118:Core/Src/stm32f0xx_hal_msp.c **** 
 119:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 120:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 121:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 122:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 123:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 2, 0);
 124:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 125:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 126:Core/Src/stm32f0xx_hal_msp.c **** 
 127:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 128:Core/Src/stm32f0xx_hal_msp.c ****   }
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 130:Core/Src/stm32f0xx_hal_msp.c **** }
 122              		.loc 1 130 1 view .LVU23
 123 0018 05B0     		add	sp, sp, #20
 124              		@ sp needed
 125 001a 00BD     		pop	{pc}
 126              	.LVL2:
 127              	.L8:
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 128              		.loc 1 96 5 is_stmt 1 view .LVU24
 129              	.LBB4:
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 130              		.loc 1 96 5 view .LVU25
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 131              		.loc 1 96 5 view .LVU26
 132 001c 1A4A     		ldr	r2, .L11+12
 133 001e D169     		ldr	r1, [r2, #28]
 134 0020 0223     		movs	r3, #2
 135 0022 1943     		orrs	r1, r3
 136 0024 D161     		str	r1, [r2, #28]
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 137              		.loc 1 96 5 view .LVU27
 138 0026 D269     		ldr	r2, [r2, #28]
 139 0028 1340     		ands	r3, r2
 140 002a 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 141              		.loc 1 96 5 view .LVU28
 142 002c 019B     		ldr	r3, [sp, #4]
 143              	.LBE4:
  96:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 144              		.loc 1 96 5 view .LVU29
 145 002e F3E7     		b	.L4
 146              	.L9:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 147              		.loc 1 107 5 view .LVU30
 148              	.LBB5:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 149              		.loc 1 107 5 view .LVU31
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 6


 150              		.loc 1 107 5 view .LVU32
 151 0030 154A     		ldr	r2, .L11+12
 152 0032 9169     		ldr	r1, [r2, #24]
 153 0034 8020     		movs	r0, #128
 154              	.LVL3:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 155              		.loc 1 107 5 is_stmt 0 view .LVU33
 156 0036 8002     		lsls	r0, r0, #10
 157 0038 0143     		orrs	r1, r0
 158 003a 9161     		str	r1, [r2, #24]
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 159              		.loc 1 107 5 is_stmt 1 view .LVU34
 160 003c 9369     		ldr	r3, [r2, #24]
 161 003e 0340     		ands	r3, r0
 162 0040 0293     		str	r3, [sp, #8]
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 163              		.loc 1 107 5 view .LVU35
 164 0042 029B     		ldr	r3, [sp, #8]
 165              	.LBE5:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 166              		.loc 1 107 5 view .LVU36
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 167              		.loc 1 109 5 view .LVU37
 168 0044 0022     		movs	r2, #0
 169 0046 0021     		movs	r1, #0
 170 0048 1520     		movs	r0, #21
 171 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 172              	.LVL4:
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 173              		.loc 1 110 5 view .LVU38
 174 004e 1520     		movs	r0, #21
 175 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 176              	.LVL5:
 177 0054 E0E7     		b	.L4
 178              	.LVL6:
 179              	.L10:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 180              		.loc 1 121 5 view .LVU39
 181              	.LBB6:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 182              		.loc 1 121 5 view .LVU40
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 183              		.loc 1 121 5 view .LVU41
 184 0056 0C4A     		ldr	r2, .L11+12
 185 0058 9169     		ldr	r1, [r2, #24]
 186 005a 8020     		movs	r0, #128
 187              	.LVL7:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 188              		.loc 1 121 5 is_stmt 0 view .LVU42
 189 005c C002     		lsls	r0, r0, #11
 190 005e 0143     		orrs	r1, r0
 191 0060 9161     		str	r1, [r2, #24]
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 192              		.loc 1 121 5 is_stmt 1 view .LVU43
 193 0062 9369     		ldr	r3, [r2, #24]
 194 0064 0340     		ands	r3, r0
 195 0066 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 7


 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 196              		.loc 1 121 5 view .LVU44
 197 0068 039B     		ldr	r3, [sp, #12]
 198              	.LBE6:
 121:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt Init */
 199              		.loc 1 121 5 view .LVU45
 123:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 200              		.loc 1 123 5 view .LVU46
 201 006a 0022     		movs	r2, #0
 202 006c 0221     		movs	r1, #2
 203 006e 1620     		movs	r0, #22
 204 0070 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 205              	.LVL8:
 124:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 206              		.loc 1 124 5 view .LVU47
 207 0074 1620     		movs	r0, #22
 208 0076 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 209              	.LVL9:
 210              		.loc 1 130 1 is_stmt 0 view .LVU48
 211 007a CDE7     		b	.L4
 212              	.L12:
 213              		.align	2
 214              	.L11:
 215 007c 00040040 		.word	1073742848
 216 0080 00440140 		.word	1073824768
 217 0084 00480140 		.word	1073825792
 218 0088 00100240 		.word	1073876992
 219              		.cfi_endproc
 220              	.LFE41:
 222              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 223              		.align	1
 224              		.global	HAL_TIM_MspPostInit
 225              		.syntax unified
 226              		.code	16
 227              		.thumb_func
 228              		.fpu softvfp
 230              	HAL_TIM_MspPostInit:
 231              	.LVL10:
 232              	.LFB42:
 131:Core/Src/stm32f0xx_hal_msp.c **** 
 132:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 133:Core/Src/stm32f0xx_hal_msp.c **** {
 233              		.loc 1 133 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 24
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237              		.loc 1 133 1 is_stmt 0 view .LVU50
 238 0000 10B5     		push	{r4, lr}
 239              	.LCFI3:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 4, -8
 242              		.cfi_offset 14, -4
 243 0002 86B0     		sub	sp, sp, #24
 244              	.LCFI4:
 245              		.cfi_def_cfa_offset 32
 246 0004 0400     		movs	r4, r0
 134:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 8


 247              		.loc 1 134 3 is_stmt 1 view .LVU51
 248              		.loc 1 134 20 is_stmt 0 view .LVU52
 249 0006 1422     		movs	r2, #20
 250 0008 0021     		movs	r1, #0
 251 000a 01A8     		add	r0, sp, #4
 252              	.LVL11:
 253              		.loc 1 134 20 view .LVU53
 254 000c FFF7FEFF 		bl	memset
 255              	.LVL12:
 135:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM3)
 256              		.loc 1 135 3 is_stmt 1 view .LVU54
 257              		.loc 1 135 10 is_stmt 0 view .LVU55
 258 0010 2268     		ldr	r2, [r4]
 259              		.loc 1 135 5 view .LVU56
 260 0012 0D4B     		ldr	r3, .L16
 261 0014 9A42     		cmp	r2, r3
 262 0016 01D0     		beq	.L15
 263              	.L13:
 136:Core/Src/stm32f0xx_hal_msp.c ****   {
 137:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 139:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 142:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 143:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> TIM3_CH1
 144:Core/Src/stm32f0xx_hal_msp.c ****     */
 145:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 146:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 149:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 150:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 151:Core/Src/stm32f0xx_hal_msp.c **** 
 152:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 153:Core/Src/stm32f0xx_hal_msp.c **** 
 154:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 155:Core/Src/stm32f0xx_hal_msp.c ****   }
 156:Core/Src/stm32f0xx_hal_msp.c **** 
 157:Core/Src/stm32f0xx_hal_msp.c **** }
 264              		.loc 1 157 1 view .LVU57
 265 0018 06B0     		add	sp, sp, #24
 266              		@ sp needed
 267              	.LVL13:
 268              		.loc 1 157 1 view .LVU58
 269 001a 10BD     		pop	{r4, pc}
 270              	.LVL14:
 271              	.L15:
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 272              		.loc 1 141 5 is_stmt 1 view .LVU59
 273              	.LBB7:
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 274              		.loc 1 141 5 view .LVU60
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 275              		.loc 1 141 5 view .LVU61
 276 001c 0B4A     		ldr	r2, .L16+4
 277 001e 5169     		ldr	r1, [r2, #20]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 9


 278 0020 8020     		movs	r0, #128
 279 0022 8002     		lsls	r0, r0, #10
 280 0024 0143     		orrs	r1, r0
 281 0026 5161     		str	r1, [r2, #20]
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 282              		.loc 1 141 5 view .LVU62
 283 0028 5369     		ldr	r3, [r2, #20]
 284 002a 0340     		ands	r3, r0
 285 002c 0093     		str	r3, [sp]
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 286              		.loc 1 141 5 view .LVU63
 287 002e 009B     		ldr	r3, [sp]
 288              	.LBE7:
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 289              		.loc 1 141 5 view .LVU64
 145:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 290              		.loc 1 145 5 view .LVU65
 145:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 145 25 is_stmt 0 view .LVU66
 292 0030 4023     		movs	r3, #64
 293 0032 0193     		str	r3, [sp, #4]
 146:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 146 5 is_stmt 1 view .LVU67
 146:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 146 26 is_stmt 0 view .LVU68
 296 0034 3E3B     		subs	r3, r3, #62
 297 0036 0293     		str	r3, [sp, #8]
 147:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 298              		.loc 1 147 5 is_stmt 1 view .LVU69
 148:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 299              		.loc 1 148 5 view .LVU70
 149:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 300              		.loc 1 149 5 view .LVU71
 149:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 301              		.loc 1 149 31 is_stmt 0 view .LVU72
 302 0038 013B     		subs	r3, r3, #1
 303 003a 0593     		str	r3, [sp, #20]
 150:Core/Src/stm32f0xx_hal_msp.c **** 
 304              		.loc 1 150 5 is_stmt 1 view .LVU73
 305 003c 9020     		movs	r0, #144
 306 003e 01A9     		add	r1, sp, #4
 307 0040 C005     		lsls	r0, r0, #23
 308 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 309              	.LVL15:
 310              		.loc 1 157 1 is_stmt 0 view .LVU74
 311 0046 E7E7     		b	.L13
 312              	.L17:
 313              		.align	2
 314              	.L16:
 315 0048 00040040 		.word	1073742848
 316 004c 00100240 		.word	1073876992
 317              		.cfi_endproc
 318              	.LFE42:
 320              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 321              		.align	1
 322              		.global	HAL_TIM_Base_MspDeInit
 323              		.syntax unified
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 10


 324              		.code	16
 325              		.thumb_func
 326              		.fpu softvfp
 328              	HAL_TIM_Base_MspDeInit:
 329              	.LVL16:
 330              	.LFB43:
 158:Core/Src/stm32f0xx_hal_msp.c **** /**
 159:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 160:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 161:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 162:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 163:Core/Src/stm32f0xx_hal_msp.c **** */
 164:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 165:Core/Src/stm32f0xx_hal_msp.c **** {
 331              		.loc 1 165 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 335              		.loc 1 165 1 is_stmt 0 view .LVU76
 336 0000 10B5     		push	{r4, lr}
 337              	.LCFI5:
 338              		.cfi_def_cfa_offset 8
 339              		.cfi_offset 4, -8
 340              		.cfi_offset 14, -4
 166:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 341              		.loc 1 166 3 is_stmt 1 view .LVU77
 342              		.loc 1 166 15 is_stmt 0 view .LVU78
 343 0002 0368     		ldr	r3, [r0]
 344              		.loc 1 166 5 view .LVU79
 345 0004 104A     		ldr	r2, .L25
 346 0006 9342     		cmp	r3, r2
 347 0008 06D0     		beq	.L22
 167:Core/Src/stm32f0xx_hal_msp.c ****   {
 168:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 170:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 171:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 172:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 174:Core/Src/stm32f0xx_hal_msp.c **** 
 175:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 176:Core/Src/stm32f0xx_hal_msp.c ****   }
 177:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 348              		.loc 1 177 8 is_stmt 1 view .LVU80
 349              		.loc 1 177 10 is_stmt 0 view .LVU81
 350 000a 104A     		ldr	r2, .L25+4
 351 000c 9342     		cmp	r3, r2
 352 000e 09D0     		beq	.L23
 178:Core/Src/stm32f0xx_hal_msp.c ****   {
 179:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 180:Core/Src/stm32f0xx_hal_msp.c **** 
 181:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 182:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 183:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 184:Core/Src/stm32f0xx_hal_msp.c **** 
 185:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 186:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 11


 187:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 188:Core/Src/stm32f0xx_hal_msp.c **** 
 189:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 190:Core/Src/stm32f0xx_hal_msp.c ****   }
 191:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 353              		.loc 1 191 8 is_stmt 1 view .LVU82
 354              		.loc 1 191 10 is_stmt 0 view .LVU83
 355 0010 0F4A     		ldr	r2, .L25+8
 356 0012 9342     		cmp	r3, r2
 357 0014 0FD0     		beq	.L24
 358              	.LVL17:
 359              	.L18:
 192:Core/Src/stm32f0xx_hal_msp.c ****   {
 193:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 194:Core/Src/stm32f0xx_hal_msp.c **** 
 195:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 196:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 198:Core/Src/stm32f0xx_hal_msp.c **** 
 199:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 200:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 201:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 202:Core/Src/stm32f0xx_hal_msp.c **** 
 203:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 204:Core/Src/stm32f0xx_hal_msp.c ****   }
 205:Core/Src/stm32f0xx_hal_msp.c **** 
 206:Core/Src/stm32f0xx_hal_msp.c **** }
 360              		.loc 1 206 1 view .LVU84
 361              		@ sp needed
 362 0016 10BD     		pop	{r4, pc}
 363              	.LVL18:
 364              	.L22:
 172:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 365              		.loc 1 172 5 is_stmt 1 view .LVU85
 366 0018 0E4A     		ldr	r2, .L25+12
 367 001a D369     		ldr	r3, [r2, #28]
 368 001c 0221     		movs	r1, #2
 369 001e 8B43     		bics	r3, r1
 370 0020 D361     		str	r3, [r2, #28]
 371 0022 F8E7     		b	.L18
 372              	.L23:
 183:Core/Src/stm32f0xx_hal_msp.c **** 
 373              		.loc 1 183 5 view .LVU86
 374 0024 0B4A     		ldr	r2, .L25+12
 375 0026 9369     		ldr	r3, [r2, #24]
 376 0028 0B49     		ldr	r1, .L25+16
 377 002a 0B40     		ands	r3, r1
 378 002c 9361     		str	r3, [r2, #24]
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 379              		.loc 1 186 5 view .LVU87
 380 002e 1520     		movs	r0, #21
 381              	.LVL19:
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 382              		.loc 1 186 5 is_stmt 0 view .LVU88
 383 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 384              	.LVL20:
 385 0034 EFE7     		b	.L18
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 12


 386              	.LVL21:
 387              	.L24:
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 388              		.loc 1 197 5 is_stmt 1 view .LVU89
 389 0036 074A     		ldr	r2, .L25+12
 390 0038 9369     		ldr	r3, [r2, #24]
 391 003a 0849     		ldr	r1, .L25+20
 392 003c 0B40     		ands	r3, r1
 393 003e 9361     		str	r3, [r2, #24]
 200:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 394              		.loc 1 200 5 view .LVU90
 395 0040 1620     		movs	r0, #22
 396              	.LVL22:
 200:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 397              		.loc 1 200 5 is_stmt 0 view .LVU91
 398 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 399              	.LVL23:
 400              		.loc 1 206 1 view .LVU92
 401 0046 E6E7     		b	.L18
 402              	.L26:
 403              		.align	2
 404              	.L25:
 405 0048 00040040 		.word	1073742848
 406 004c 00440140 		.word	1073824768
 407 0050 00480140 		.word	1073825792
 408 0054 00100240 		.word	1073876992
 409 0058 FFFFFDFF 		.word	-131073
 410 005c FFFFFBFF 		.word	-262145
 411              		.cfi_endproc
 412              	.LFE43:
 414              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 415              		.align	1
 416              		.global	HAL_UART_MspInit
 417              		.syntax unified
 418              		.code	16
 419              		.thumb_func
 420              		.fpu softvfp
 422              	HAL_UART_MspInit:
 423              	.LVL24:
 424              	.LFB44:
 207:Core/Src/stm32f0xx_hal_msp.c **** 
 208:Core/Src/stm32f0xx_hal_msp.c **** /**
 209:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 210:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 211:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 212:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 213:Core/Src/stm32f0xx_hal_msp.c **** */
 214:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 215:Core/Src/stm32f0xx_hal_msp.c **** {
 425              		.loc 1 215 1 is_stmt 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 32
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		.loc 1 215 1 is_stmt 0 view .LVU94
 430 0000 10B5     		push	{r4, lr}
 431              	.LCFI6:
 432              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 13


 433              		.cfi_offset 4, -8
 434              		.cfi_offset 14, -4
 435 0002 88B0     		sub	sp, sp, #32
 436              	.LCFI7:
 437              		.cfi_def_cfa_offset 40
 438 0004 0400     		movs	r4, r0
 216:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 439              		.loc 1 216 3 is_stmt 1 view .LVU95
 440              		.loc 1 216 20 is_stmt 0 view .LVU96
 441 0006 1422     		movs	r2, #20
 442 0008 0021     		movs	r1, #0
 443 000a 03A8     		add	r0, sp, #12
 444              	.LVL25:
 445              		.loc 1 216 20 view .LVU97
 446 000c FFF7FEFF 		bl	memset
 447              	.LVL26:
 217:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 448              		.loc 1 217 3 is_stmt 1 view .LVU98
 449              		.loc 1 217 11 is_stmt 0 view .LVU99
 450 0010 2268     		ldr	r2, [r4]
 451              		.loc 1 217 5 view .LVU100
 452 0012 124B     		ldr	r3, .L30
 453 0014 9A42     		cmp	r2, r3
 454 0016 01D0     		beq	.L29
 455              	.L27:
 218:Core/Src/stm32f0xx_hal_msp.c ****   {
 219:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 220:Core/Src/stm32f0xx_hal_msp.c **** 
 221:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 222:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 223:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 224:Core/Src/stm32f0xx_hal_msp.c **** 
 225:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 226:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 227:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 228:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 229:Core/Src/stm32f0xx_hal_msp.c ****     */
 230:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 231:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 234:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 235:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236:Core/Src/stm32f0xx_hal_msp.c **** 
 237:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 238:Core/Src/stm32f0xx_hal_msp.c **** 
 239:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 240:Core/Src/stm32f0xx_hal_msp.c ****   }
 241:Core/Src/stm32f0xx_hal_msp.c **** 
 242:Core/Src/stm32f0xx_hal_msp.c **** }
 456              		.loc 1 242 1 view .LVU101
 457 0018 08B0     		add	sp, sp, #32
 458              		@ sp needed
 459              	.LVL27:
 460              		.loc 1 242 1 view .LVU102
 461 001a 10BD     		pop	{r4, pc}
 462              	.LVL28:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 14


 463              	.L29:
 223:Core/Src/stm32f0xx_hal_msp.c **** 
 464              		.loc 1 223 5 is_stmt 1 view .LVU103
 465              	.LBB8:
 223:Core/Src/stm32f0xx_hal_msp.c **** 
 466              		.loc 1 223 5 view .LVU104
 223:Core/Src/stm32f0xx_hal_msp.c **** 
 467              		.loc 1 223 5 view .LVU105
 468 001c 104B     		ldr	r3, .L30+4
 469 001e D969     		ldr	r1, [r3, #28]
 470 0020 8022     		movs	r2, #128
 471 0022 9202     		lsls	r2, r2, #10
 472 0024 1143     		orrs	r1, r2
 473 0026 D961     		str	r1, [r3, #28]
 223:Core/Src/stm32f0xx_hal_msp.c **** 
 474              		.loc 1 223 5 view .LVU106
 475 0028 D969     		ldr	r1, [r3, #28]
 476 002a 1140     		ands	r1, r2
 477 002c 0191     		str	r1, [sp, #4]
 223:Core/Src/stm32f0xx_hal_msp.c **** 
 478              		.loc 1 223 5 view .LVU107
 479 002e 0199     		ldr	r1, [sp, #4]
 480              	.LBE8:
 223:Core/Src/stm32f0xx_hal_msp.c **** 
 481              		.loc 1 223 5 view .LVU108
 225:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 482              		.loc 1 225 5 view .LVU109
 483              	.LBB9:
 225:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 484              		.loc 1 225 5 view .LVU110
 225:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 485              		.loc 1 225 5 view .LVU111
 486 0030 5969     		ldr	r1, [r3, #20]
 487 0032 1143     		orrs	r1, r2
 488 0034 5961     		str	r1, [r3, #20]
 225:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 489              		.loc 1 225 5 view .LVU112
 490 0036 5B69     		ldr	r3, [r3, #20]
 491 0038 1A40     		ands	r2, r3
 492 003a 0292     		str	r2, [sp, #8]
 225:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 493              		.loc 1 225 5 view .LVU113
 494 003c 029B     		ldr	r3, [sp, #8]
 495              	.LBE9:
 225:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 496              		.loc 1 225 5 view .LVU114
 230:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 497              		.loc 1 230 5 view .LVU115
 230:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 498              		.loc 1 230 25 is_stmt 0 view .LVU116
 499 003e 0C23     		movs	r3, #12
 500 0040 0393     		str	r3, [sp, #12]
 231:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 501              		.loc 1 231 5 is_stmt 1 view .LVU117
 231:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 502              		.loc 1 231 26 is_stmt 0 view .LVU118
 503 0042 0A3B     		subs	r3, r3, #10
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 15


 504 0044 0493     		str	r3, [sp, #16]
 232:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 505              		.loc 1 232 5 is_stmt 1 view .LVU119
 233:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 506              		.loc 1 233 5 view .LVU120
 233:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 507              		.loc 1 233 27 is_stmt 0 view .LVU121
 508 0046 0133     		adds	r3, r3, #1
 509 0048 0693     		str	r3, [sp, #24]
 234:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 510              		.loc 1 234 5 is_stmt 1 view .LVU122
 234:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 511              		.loc 1 234 31 is_stmt 0 view .LVU123
 512 004a 023B     		subs	r3, r3, #2
 513 004c 0793     		str	r3, [sp, #28]
 235:Core/Src/stm32f0xx_hal_msp.c **** 
 514              		.loc 1 235 5 is_stmt 1 view .LVU124
 515 004e 9020     		movs	r0, #144
 516 0050 03A9     		add	r1, sp, #12
 517 0052 C005     		lsls	r0, r0, #23
 518 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 519              	.LVL29:
 520              		.loc 1 242 1 is_stmt 0 view .LVU125
 521 0058 DEE7     		b	.L27
 522              	.L31:
 523 005a C046     		.align	2
 524              	.L30:
 525 005c 00440040 		.word	1073759232
 526 0060 00100240 		.word	1073876992
 527              		.cfi_endproc
 528              	.LFE44:
 530              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 531              		.align	1
 532              		.global	HAL_UART_MspDeInit
 533              		.syntax unified
 534              		.code	16
 535              		.thumb_func
 536              		.fpu softvfp
 538              	HAL_UART_MspDeInit:
 539              	.LVL30:
 540              	.LFB45:
 243:Core/Src/stm32f0xx_hal_msp.c **** 
 244:Core/Src/stm32f0xx_hal_msp.c **** /**
 245:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 246:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 247:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 248:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 249:Core/Src/stm32f0xx_hal_msp.c **** */
 250:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 251:Core/Src/stm32f0xx_hal_msp.c **** {
 541              		.loc 1 251 1 is_stmt 1 view -0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              		.loc 1 251 1 is_stmt 0 view .LVU127
 546 0000 10B5     		push	{r4, lr}
 547              	.LCFI8:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 16


 548              		.cfi_def_cfa_offset 8
 549              		.cfi_offset 4, -8
 550              		.cfi_offset 14, -4
 252:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 551              		.loc 1 252 3 is_stmt 1 view .LVU128
 552              		.loc 1 252 11 is_stmt 0 view .LVU129
 553 0002 0268     		ldr	r2, [r0]
 554              		.loc 1 252 5 view .LVU130
 555 0004 074B     		ldr	r3, .L35
 556 0006 9A42     		cmp	r2, r3
 557 0008 00D0     		beq	.L34
 558              	.LVL31:
 559              	.L32:
 253:Core/Src/stm32f0xx_hal_msp.c ****   {
 254:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 255:Core/Src/stm32f0xx_hal_msp.c **** 
 256:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 257:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 258:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 259:Core/Src/stm32f0xx_hal_msp.c **** 
 260:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 261:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 262:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 263:Core/Src/stm32f0xx_hal_msp.c ****     */
 264:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 265:Core/Src/stm32f0xx_hal_msp.c **** 
 266:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 267:Core/Src/stm32f0xx_hal_msp.c **** 
 268:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 269:Core/Src/stm32f0xx_hal_msp.c ****   }
 270:Core/Src/stm32f0xx_hal_msp.c **** 
 271:Core/Src/stm32f0xx_hal_msp.c **** }
 560              		.loc 1 271 1 view .LVU131
 561              		@ sp needed
 562 000a 10BD     		pop	{r4, pc}
 563              	.LVL32:
 564              	.L34:
 258:Core/Src/stm32f0xx_hal_msp.c **** 
 565              		.loc 1 258 5 is_stmt 1 view .LVU132
 566 000c 064A     		ldr	r2, .L35+4
 567 000e D369     		ldr	r3, [r2, #28]
 568 0010 0649     		ldr	r1, .L35+8
 569 0012 0B40     		ands	r3, r1
 570 0014 D361     		str	r3, [r2, #28]
 264:Core/Src/stm32f0xx_hal_msp.c **** 
 571              		.loc 1 264 5 view .LVU133
 572 0016 9020     		movs	r0, #144
 573              	.LVL33:
 264:Core/Src/stm32f0xx_hal_msp.c **** 
 574              		.loc 1 264 5 is_stmt 0 view .LVU134
 575 0018 0C21     		movs	r1, #12
 576 001a C005     		lsls	r0, r0, #23
 577 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 578              	.LVL34:
 579              		.loc 1 271 1 view .LVU135
 580 0020 F3E7     		b	.L32
 581              	.L36:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 17


 582 0022 C046     		.align	2
 583              	.L35:
 584 0024 00440040 		.word	1073759232
 585 0028 00100240 		.word	1073876992
 586 002c FFFFFDFF 		.word	-131073
 587              		.cfi_endproc
 588              	.LFE45:
 590              		.text
 591              	.Letext0:
 592              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\machine\\_default_ty
 593              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\20_q4_major\\arm-none-eabi\\include\\sys\\_stdint.h"
 594              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f070xb.h"
 595              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 596              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 597              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 598              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 599              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 600              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 601              		.file 11 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:16     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:76     .text.HAL_MspInit:0000002c $d
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:81     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:88     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:215    .text.HAL_TIM_Base_MspInit:0000007c $d
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:223    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:230    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:315    .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:321    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:328    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:405    .text.HAL_TIM_Base_MspDeInit:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:415    .text.HAL_UART_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:422    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:525    .text.HAL_UART_MspInit:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:531    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:538    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccFcWjHx.s:584    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_GPIO_Init
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
