
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001218                       # Number of seconds simulated
sim_ticks                                  1217803000                       # Number of ticks simulated
final_tick                               4791246546500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              137573361                       # Simulator instruction rate (inst/s)
host_op_rate                                321492085                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              112801940                       # Simulator tick rate (ticks/s)
host_mem_usage                                1465980                       # Number of bytes of host memory used
host_seconds                                    10.80                       # Real time elapsed on the host
sim_insts                                  1485230872                       # Number of instructions simulated
sim_ops                                    3470806186                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16144                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          328                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           29376                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           38464                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              84312                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        29376                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         29376                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        29696                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           29696                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2018                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           41                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              459                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              601                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3119                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           464                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                464                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13256660                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       269337                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           24122128                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           31584747                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              69232873                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      24122128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         24122128                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        24384896                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             24384896                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        24384896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13256660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       269337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          24122128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          31584747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             93617769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3119                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        464                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 199488                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   30656                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   84312                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                29696                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                84                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               100                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                26                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                42                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               298                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               293                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               770                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               174                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               609                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9                97                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              161                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              102                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               29                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               75                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              179                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               78                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                57                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               39                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               84                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               57                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1217771000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2059                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1060                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  464                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2924                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     174                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     27                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1033                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    223.473379                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   137.343219                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   265.364985                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          499     48.31%     48.31% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          246     23.81%     72.12% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          103      9.97%     82.09% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           46      4.45%     86.54% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           31      3.00%     89.55% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           25      2.42%     91.97% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           12      1.16%     93.13% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           12      1.16%     94.29% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           59      5.71%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1033                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           29                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     108.551724                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     71.790429                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    104.460377                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             5     17.24%     17.24% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             6     20.69%     37.93% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     13.79%     51.72% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3     10.34%     62.07% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      3.45%     65.52% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      3.45%     68.97% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      3.45%     72.41% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      3.45%     75.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.45%     79.31% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            2      6.90%     86.21% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            1      3.45%     89.66% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            1      3.45%     93.10% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-367            1      3.45%     96.55% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      3.45%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            29                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           29                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.517241                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.495863                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.870988                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               21     72.41%     72.41% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      3.45%     75.86% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                7     24.14%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            29                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     64916750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               123360500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   15585000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20826.68                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39576.68                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       163.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        25.17                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     69.23                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     24.38                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.48                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.28                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2331                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     236                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.78                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                50.86                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     339874.69                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.68                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4326840                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2299770                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12873420                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 897840                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         90966720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             54851670                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2936640                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       308217240                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       103874880                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         42044640                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              623289660                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            511.814850                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1090833000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3648000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      38552000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    149874500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    269847250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      85318750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    672857250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3063060                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1624260                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                 9510480                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1602540                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             42199380                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              4010880                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       232065810                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       111479040                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         89493360                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              579869130                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            476.160044                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1114912250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      6924000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      36036000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    317662750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    288580250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      59972500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    508865250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  431972                       # Number of BP lookups
system.cpu.branchPred.condPredicted            431972                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             50622                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               332743                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   45138                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10526                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.281185                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          332743                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              87064                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           245679                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        35905                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      355060                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      226383                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8895                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1962                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      278075                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1316                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2475652000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2435606                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             565592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2002496                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      431972                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             132202                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1583427                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  110292                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      47858                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1694                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         41955                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           93                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    272340                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19982                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     600                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2295790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.698868                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.068956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1670901     72.78%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57385      2.50%     75.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30250      1.32%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36888      1.61%     78.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    35853      1.56%     79.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    31870      1.39%     81.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    31047      1.35%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30116      1.31%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   371480     16.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2295790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.177357                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.822176                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   533246                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1191997                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    450177                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 65224                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  55146                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3507481                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  55146                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   575657                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  591692                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         307517                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    469254                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                296524                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3287182                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3660                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  25895                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  26050                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 225869                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3600039                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8229715                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5069650                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             14042                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1977198                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1622867                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14111                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14139                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    277091                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               426743                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              276865                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             34931                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31199                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2915246                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16916                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2533545                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20170                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1162460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1680382                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5263                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2295790                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.103561                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.989569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1549236     67.48%     67.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              192898      8.40%     75.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              125906      5.48%     81.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101716      4.43%     85.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               92728      4.04%     89.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84671      3.69%     93.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               76703      3.34%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46254      2.01%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25678      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2295790                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25309     67.59%     67.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    67      0.18%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8726     23.30%     91.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3294      8.80%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                25      0.07%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34293      1.35%      1.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1880057     74.21%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1471      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1780      0.07%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3283      0.13%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               373435     14.74%     90.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              237532      9.38%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1586      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            108      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2533545                       # Type of FU issued
system.cpu.iq.rate                           1.040211                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37446                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014780                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7409815                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4082767                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2370775                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10681                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12992                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4402                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2531432                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5266                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31866                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       168021                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          668                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1169                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        86028                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1457                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  55146                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  340941                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                135350                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2932198                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5005                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                426743                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               276865                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15240                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1180                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                133581                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1169                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          14354                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        54183                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                68537                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2419205                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                346114                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            103599                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            36                       # number of nop insts executed
system.cpu.iew.exec_refs                       570529                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   242424                       # Number of branches executed
system.cpu.iew.exec_stores                     224415                       # Number of stores executed
system.cpu.iew.exec_rate                     0.993266                       # Inst execution rate
system.cpu.iew.wb_sent                        2391579                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2375177                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1561138                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2508997                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.975189                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622216                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1160912                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             52655                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2103088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.841486                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.940832                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1576742     74.97%     74.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       186871      8.89%     83.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        74996      3.57%     87.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        76373      3.63%     91.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        43002      2.04%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27238      1.30%     94.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17691      0.84%     95.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12007      0.57%     95.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        88168      4.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2103088                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               945571                       # Number of instructions committed
system.cpu.commit.committedOps                1769719                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         449567                       # Number of memory references committed
system.cpu.commit.loads                        258729                       # Number of loads committed
system.cpu.commit.membars                        1114                       # Number of memory barriers committed
system.cpu.commit.branches                     189765                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1751994                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19913                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14757      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1300647     73.49%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1278      0.07%     74.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          258275     14.59%     89.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         190838     10.78%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1769719                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 88168                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4940000                       # The number of ROB reads
system.cpu.rob.rob_writes                     6057725                       # The number of ROB writes
system.cpu.timesIdled                            7193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          139816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      945571                       # Number of Instructions Simulated
system.cpu.committedOps                       1769719                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.575804                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.575804                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.388228                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.388228                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3578750                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1888915                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7048                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3738                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1088973                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   701419                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1100472                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13087                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21629                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              484490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21629                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.400018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          184                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1023881                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1023881                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       283503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          283503                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       181565                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         181565                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          553                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           553                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        465068                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           465068                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       465621                       # number of overall hits
system.cpu.dcache.overall_hits::total          465621                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23356                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23356                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9218                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2931                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2931                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32574                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32574                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35505                       # number of overall misses
system.cpu.dcache.overall_misses::total         35505                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    292301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    292301000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    157681985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    157681985                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    449982985                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    449982985                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    449982985                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    449982985                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       306859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       306859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       190783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       190783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3484                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       497642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       497642                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       501126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       501126                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.076113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.076113                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048317                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048317                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841274                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841274                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.065457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.070850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.070850                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12515.028258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12515.028258                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17105.878173                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17105.878173                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13814.176490                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13814.176490                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12673.792001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12673.792001                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2339                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               289                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.093426                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17802                       # number of writebacks
system.cpu.dcache.writebacks::total             17802                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13224                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13296                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10132                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10132                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9146                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9146                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        22209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22209                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    137846500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    137846500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    147351985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    147351985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37254000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37254000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    285198485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    285198485                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    322452485                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    322452485                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.033018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033018                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841274                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841274                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038739                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038739                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.044318                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044318                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13605.063166                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13605.063166                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16111.085174                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16111.085174                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12710.337769                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12710.337769                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14793.987187                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14793.987187                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14519.000630                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14519.000630                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             19971                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.617186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              250287                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19971                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.532522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.617186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999252                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            564670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           564670                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       249840                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          249840                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        249840                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           249840                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       249840                       # number of overall hits
system.cpu.icache.overall_hits::total          249840                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22500                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22500                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22500                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22500                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22500                       # number of overall misses
system.cpu.icache.overall_misses::total         22500                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    322796999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    322796999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    322796999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    322796999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    322796999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    322796999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       272340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       272340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       272340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       272340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       272340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       272340                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082617                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082617                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082617                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082617                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082617                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082617                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14346.533289                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14346.533289                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14346.533289                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14346.533289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14346.533289                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14346.533289                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          376                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.461538                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          310                       # number of writebacks
system.cpu.icache.writebacks::total               310                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2510                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2510                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2510                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2510                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2510                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2510                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        19990                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        19990                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        19990                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        19990                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        19990                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        19990                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    278384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    278384000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    278384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    278384000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    278384000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    278384000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073401                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073401                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073401                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073401                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073401                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13926.163082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13926.163082                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13926.163082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13926.163082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13926.163082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13926.163082                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          83799                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          579                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12426                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12420                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21020                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               37545                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18576                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23985                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               580                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              580                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8568                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8568                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33051                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        59916                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        71145                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  131061                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1296960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2557196                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3854156                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             25817                       # Total snoops (count)
system.l2bus.snoopTraffic                       65176                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              64309                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.202227                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.401896                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    51310     79.79%     79.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                    12993     20.20%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::2                        6      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                64309                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             60314000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.0                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            4147000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30013942                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            33150489                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  961                       # number of replacements
system.l2cache.tags.tagsinuse            32133.165198                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9415                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  961                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.797086                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9496.077603                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22626.087594                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289797                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.690493                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980626                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32152                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          614                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6937                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24594                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981201                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               670732                       # Number of tag accesses
system.l2cache.tags.data_accesses              670732                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        18112                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        18112                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           20                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              20                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          8064                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             8064                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19496                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12887                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32383                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19496                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20951                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40447                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19496                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20951                       # number of overall hits
system.l2cache.overall_hits::total              40447                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          560                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           560                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          504                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            504                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          459                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          632                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            459                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            677                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1136                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           459                       # number of overall misses
system.l2cache.overall_misses::cpu.data           677                       # number of overall misses
system.l2cache.overall_misses::total             1136                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13721000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13721000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     34764500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     34764500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     43149500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     18441500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     61591000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     43149500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     53206000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     96355500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     43149500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     53206000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     96355500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        18112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        18112                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          580                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          580                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8568                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8568                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        19955                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        13060                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33015                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        19955                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21628                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41583                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        19955                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21628                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41583                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.965517                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.965517                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.058824                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.058824                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.023002                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.013247                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.019143                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.023002                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.031302                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.027319                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.023002                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.031302                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.027319                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24501.785714                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24501.785714                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68977.182540                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68977.182540                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 94007.625272                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 106598.265896                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97454.113924                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 94007.625272                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78590.841950                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84819.982394                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 94007.625272                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78590.841950                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84819.982394                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             464                       # number of writebacks
system.l2cache.writebacks::total                  464                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          560                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          560                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          504                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          504                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          459                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          632                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          459                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          677                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1136                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          459                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          677                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1136                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      8121000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      8121000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     29724500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     29724500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     38559500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     16711500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     55271000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     38559500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     46436000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     84995500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     38559500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     46436000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     84995500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.965517                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.058824                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.023002                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.013247                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.019143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.023002                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.031302                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.027319                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.023002                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.031302                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.027319                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14501.785714                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14501.785714                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58977.182540                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58977.182540                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84007.625272                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 96598.265896                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87454.113924                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84007.625272                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68590.841950                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74819.982394                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84007.625272                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68590.841950                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74819.982394                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23044                       # Transaction distribution
system.membus.trans_dist::ReadResp              23676                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          464                       # Transaction distribution
system.membus.trans_dist::CleanEvict              497                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              636                       # Transaction distribution
system.membus.trans_dist::ReadExReq               428                       # Transaction distribution
system.membus.trans_dist::ReadExResp              428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           632                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4669                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5028                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        19728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        19728                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29659                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        97536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        98036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  114976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            20638                       # Total snoops (count)
system.membus.snoopTraffic                     165104                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24986                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.827383                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.377923                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4313     17.26%     17.26% # Request fanout histogram
system.membus.snoop_fanout::1                   20673     82.74%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               24986                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13605000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3259750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5071342                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18168662                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791246546500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001842                       # Number of seconds simulated
sim_ticks                                  1842141000                       # Number of ticks simulated
final_tick                               4791870884500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               87875826                       # Simulator instruction rate (inst/s)
host_op_rate                                205339070                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              108951980                       # Simulator tick rate (ticks/s)
host_mem_usage                                1485436                       # Number of bytes of host memory used
host_seconds                                    16.91                       # Real time elapsed on the host
sim_insts                                  1485787300                       # Number of instructions simulated
sim_ops                                    3471835077                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        25288                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          536                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           30720                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           51904                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             108448                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        30720                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         30720                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        37184                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           37184                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3161                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           67                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              480                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              811                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4519                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           581                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                581                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13727505                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       290966                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           16676248                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           28175911                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              58870629                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      16676248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         16676248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        20185208                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             20185208                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        20185208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13727505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       290966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          16676248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          28175911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             79055838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4519                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        581                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4519                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      581                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 289088                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   38208                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  108448                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                37184                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                88                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               102                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                29                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                53                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               445                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               467                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1189                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               269                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               950                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               103                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              179                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              111                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               63                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               84                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              277                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              108                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                46                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                24                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                22                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                59                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               39                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               30                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14              130                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               79                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1840209000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3228                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1291                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  581                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4285                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     208                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1396                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    234.636103                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   142.095273                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   275.716413                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          660     47.28%     47.28% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          332     23.78%     71.06% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          130      9.31%     80.37% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           64      4.58%     84.96% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           44      3.15%     88.11% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           40      2.87%     90.97% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           20      1.43%     92.41% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           20      1.43%     93.84% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           86      6.16%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1396                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     126.500000                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     80.822209                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    118.853692                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     19.44%     19.44% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             6     16.67%     36.11% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     11.11%     47.22% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             3      8.33%     55.56% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             1      2.78%     58.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            1      2.78%     61.11% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      2.78%     63.89% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            2      5.56%     69.44% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.78%     72.22% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            2      5.56%     77.78% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            2      5.56%     83.33% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            1      2.78%     86.11% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::288-303            1      2.78%     88.89% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-335            1      2.78%     91.67% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-367            1      2.78%     94.44% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::368-383            1      2.78%     97.22% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::432-447            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.583333                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.560002                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.906327                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               25     69.44%     69.44% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::17                1      2.78%     72.22% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               10     27.78%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     94458000                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               179151750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   22585000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20911.67                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39661.67                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       156.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        20.74                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     58.87                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     20.19                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3423                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     297                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 75.78                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                51.12                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     360825.29                       # Average gap between requests
system.mem_cntrl.pageHitRate                    72.97                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5847660                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3096720                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                18978120                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1012680                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         141367200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             80974770                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4888800                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       463102200                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       167952000                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         60872340                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              948092490                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            514.668796                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1650735250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6654000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      59932000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    205314500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    436724000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     123272500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1012538750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4148340                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2204895                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                13401780                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2103660                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         129074400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             59636820                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5856960                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       359814780                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       174736800                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy        127752960                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              878731395                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            477.016360                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1694679000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9888000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      54822000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    454068500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    453310750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      81250500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    789039000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  687121                       # Number of BP lookups
system.cpu.branchPred.condPredicted            687121                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80809                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               529810                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70813                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16761                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.239480                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          529810                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             136850                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           392960                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        57460                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      562423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      358415                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14261                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3288                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      440372                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1988                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3099990000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3684282                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             898895                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3192056                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      687121                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             207663                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2359683                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  176484                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      72968                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3065                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         65821                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          109                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    431095                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32012                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     917                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3488808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.776268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.118375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2498525     71.62%     71.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89835      2.57%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    47796      1.37%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    57465      1.65%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    56418      1.62%     78.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50335      1.44%     80.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    49202      1.41%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    47179      1.35%     83.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   592053     16.97%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3488808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.186501                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.866398                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   850680                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1731536                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    713854                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                104496                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  88242                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5577055                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  88242                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   918206                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  835538                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         434848                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    744816                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                467158                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5224866                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5420                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  41098                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  38910                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 357790                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5735029                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13126702                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8079882                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17767                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3138855                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2596180                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21578                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21623                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    440624                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               678518                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              439615                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             53997                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            47227                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4628456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               24992                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4011892                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32283                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1854843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2707684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7956                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3488808                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.149932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.017770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2305517     66.08%     66.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              306757      8.79%     74.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              199995      5.73%     80.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              160728      4.61%     85.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              146681      4.20%     89.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              133906      3.84%     93.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              120908      3.47%     96.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73269      2.10%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               41047      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3488808                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   39838     68.09%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    80      0.14%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13437     22.97%     91.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5083      8.69%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                31      0.05%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               38      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             55995      1.40%      1.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2975337     74.16%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2376      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3253      0.08%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4193      0.10%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               592362     14.77%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              376201      9.38%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2011      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            164      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4011892                       # Type of FU issued
system.cpu.iq.rate                           1.088921                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       58507                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014583                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11589711                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6493482                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3752187                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13670                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16505                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5664                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4007662                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6742                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49450                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       269982                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1018                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1751                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       137474                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2161                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3179                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  88242                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  446775                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                211899                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4653484                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8286                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                678518                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               439615                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23011                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1938                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                209142                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1751                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          23013                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        86919                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               109932                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3828591                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                547932                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            165935                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            36                       # number of nop insts executed
system.cpu.iew.exec_refs                       902991                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   383980                       # Number of branches executed
system.cpu.iew.exec_stores                     355059                       # Number of stores executed
system.cpu.iew.exec_rate                     1.039169                       # Inst execution rate
system.cpu.iew.wb_sent                        3784654                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3757851                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2474720                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3987958                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.019968                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620548                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1852997                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17036                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             84447                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3181322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.879700                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.972452                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2345023     73.71%     73.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       299646      9.42%     83.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       118485      3.72%     86.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       120665      3.79%     90.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        68414      2.15%     92.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43914      1.38%     94.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27623      0.87%     95.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19381      0.61%     95.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       138171      4.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3181322                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1501999                       # Number of instructions committed
system.cpu.commit.committedOps                2798610                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         710679                       # Number of memory references committed
system.cpu.commit.loads                        408537                       # Number of loads committed
system.cpu.commit.membars                        1214                       # Number of memory barriers committed
system.cpu.commit.branches                     300949                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2770341                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30596                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24577      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2055949     73.46%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2068      0.07%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3003      0.11%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          407955     14.58%     89.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         302142     10.80%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2798610                       # Class of committed instruction
system.cpu.commit.bw_lim_events                138171                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7686170                       # The number of ROB reads
system.cpu.rob.rob_writes                     9616765                       # The number of ROB writes
system.cpu.timesIdled                           11400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          195474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1501999                       # Number of Instructions Simulated
system.cpu.committedOps                       2798610                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.452919                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.452919                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.407678                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.407678                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5673133                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2991201                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9050                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4801                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1745303                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1121870                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1741254                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20016                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34252                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              798967                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.649025                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          770                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1624088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1624088                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       449348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449348                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       287332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         287332                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          846                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           846                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        736680                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           736680                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       737526                       # number of overall hits
system.cpu.dcache.overall_hits::total          737526                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38131                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38131                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14801                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14801                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4460                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4460                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        52932                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52932                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57392                       # number of overall misses
system.cpu.dcache.overall_misses::total         57392                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    469946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    469946000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    245481974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    245481974                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    715427974                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    715427974                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    715427974                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    715427974                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       487479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       487479                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       302133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       302133                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5306                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       789612                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       789612                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       794918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       794918                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.078221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078221                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048988                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.840558                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.840558                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067035                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067035                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.072199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12324.512864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12324.512864                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16585.499223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16585.499223                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13515.982279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13515.982279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12465.639357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12465.639357                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3665                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               452                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.108407                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27713                       # number of writebacks
system.cpu.dcache.writebacks::total             27713                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22109                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          116                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22225                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22225                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22225                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16022                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14685                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14685                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4460                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4460                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        35167                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35167                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    215572500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    215572500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    228661474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    228661474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     56678000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     56678000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    444233974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    444233974                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    500911974                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    500911974                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79983500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79983500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032867                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.840558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.840558                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038889                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038889                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.044240                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044240                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13454.780926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13454.780926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15571.091181                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15571.091181                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12708.071749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12708.071749                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14466.863386                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14466.863386                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14243.807376                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14243.807376                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168032.563025                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168032.563025                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             31973                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.550818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              404364                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32483                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.448481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.550818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999123                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            894209                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           894209                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       395137                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          395137                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        395137                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           395137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       395137                       # number of overall hits
system.cpu.icache.overall_hits::total          395137                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        35958                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35958                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        35958                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35958                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        35958                       # number of overall misses
system.cpu.icache.overall_misses::total         35958                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    492133999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    492133999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    492133999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    492133999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    492133999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    492133999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       431095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       431095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       431095                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       431095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       431095                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       431095                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083411                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083411                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083411                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083411                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083411                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13686.356277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13686.356277                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13686.356277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13686.356277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13686.356277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13686.356277                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          412                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.290323                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          510                       # number of writebacks
system.cpu.icache.writebacks::total               510                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3939                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3939                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3939                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3939                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3939                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3939                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32019                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32019                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32019                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32019                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32019                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32019                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    425951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    425951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    425951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    425951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    425951000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    425951000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074274                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074274                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074274                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074274                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074274                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13303.070052                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13303.070052                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13303.070052                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13303.070052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13303.070052                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13303.070052                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  347                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 347                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 121                       # Transaction distribution
system.iobus.trans_dist::WriteResp                121                       # Transaction distribution
system.iobus.trans_dist::MessageReq               117                       # Transaction distribution
system.iobus.trans_dist::MessageResp              117                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          936                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               117000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              294500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              407500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               58500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         133411                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          905                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19488                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                32833                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               59461                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 129                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                129                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28804                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             38584                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               915                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              915                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13774                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13774                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52497                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        95934                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       112152                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  208086                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2076928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4019004                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6095932                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             40346                       # Total snoops (count)
system.l2bus.snoopTraffic                       95240                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             101311                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.201400                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.401196                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    80913     79.87%     79.87% # Request fanout histogram
system.l2bus.snoop_fanout::1                    20392     20.13%     99.99% # Request fanout histogram
system.l2bus.snoop_fanout::2                        6      0.01%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               101311                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95231000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.2                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            6617000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48071414                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            52254984                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1163                       # number of replacements
system.l2cache.tags.tagsinuse            32145.636534                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3339964                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33344                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               100.166867                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9484.218406                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22650.418128                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289435                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.691236                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.981007                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32181                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          357                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7425                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24394                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982086                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1067067                       # Number of tag accesses
system.l2cache.tags.data_accesses             1067067                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28223                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28223                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           48                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              48                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         13076                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13076                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31462                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20233                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        51695                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31462                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33309                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64771                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31462                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33309                       # number of overall hits
system.l2cache.overall_hits::total              64771                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          867                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           867                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          697                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            697                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          480                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          243                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          723                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            480                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            940                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1420                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           480                       # number of overall misses
system.l2cache.overall_misses::cpu.data           940                       # number of overall misses
system.l2cache.overall_misses::total             1420                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     21267500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     21267500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     47142000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     47142000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     46707000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     26413000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     73120000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     46707000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     73555000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    120262000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     46707000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     73555000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    120262000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28223                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28223                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          915                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          915                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13773                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13773                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        31942                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52418                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        31942                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34249                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66191                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        31942                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34249                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66191                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.947541                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.947541                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.050606                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.050606                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.015027                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.011868                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.013793                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.015027                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.027446                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.021453                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.015027                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.027446                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.021453                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24529.988466                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24529.988466                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 67635.581062                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67635.581062                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 97306.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 108695.473251                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 101134.163209                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 97306.250000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data        78250                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84691.549296                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 97306.250000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data        78250                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84691.549296                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             581                       # number of writebacks
system.l2cache.writebacks::total                  581                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          867                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          867                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          697                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          697                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          480                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          243                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          723                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          480                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          940                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1420                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          480                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          940                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1420                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          347                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          347                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          129                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          129                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          476                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          476                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12597498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12597498                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     40172000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     40172000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     41907000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     23983000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     65890000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     41907000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     64155000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    106062000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     41907000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     64155000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    106062000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     75819500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     75819500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.947541                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.947541                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.050606                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.050606                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.015027                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.011868                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.013793                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.015027                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.027446                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.021453                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.015027                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.027446                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.021453                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14529.986159                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14529.986159                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57635.581062                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57635.581062                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 87306.250000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 98695.473251                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91134.163209                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87306.250000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data        68250                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74691.549296                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87306.250000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data        68250                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74691.549296                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159284.663866                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159284.663866                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         35936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        34646                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36009                       # Transaction distribution
system.membus.trans_dist::ReadResp              36732                       # Transaction distribution
system.membus.trans_dist::WriteReq                129                       # Transaction distribution
system.membus.trans_dist::WriteResp               129                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          581                       # Transaction distribution
system.membus.trans_dist::CleanEvict              582                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              996                       # Transaction distribution
system.membus.trans_dist::ReadExReq               568                       # Transaction distribution
system.membus.trans_dist::ReadExResp              568                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           723                       # Transaction distribution
system.membus.trans_dist::MessageReq              117                       # Transaction distribution
system.membus.trans_dist::MessageResp             117                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5693                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7577                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        31313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        31313                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          468                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       119808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       120308                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        25288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        25288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  146600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32434                       # Total snoops (count)
system.membus.snoopTraffic                     259472                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38542                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.842873                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.363925                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6056     15.71%     15.71% # Request fanout histogram
system.membus.snoop_fanout::1                   32486     84.29%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               38542                       # Request fanout histogram
system.membus.reqLayer0.occupancy              294500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            20718998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              117000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              58500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3872250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7626784                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           28859391                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791870884500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
