vendor_name = ModelSim
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/ULASomaSub.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/somaUm.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/registradorGenerico.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/muxGenerico2x1.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/memoria.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/edgeDetector.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/dataFlow.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/decoder.vhd
source_file = 1, /home/leviosa/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/leviosa/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/leviosa/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/leviosa/intelFPGA_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/leviosa/Documents/Insper/descomp/atividades/atividade_3/db/aula_3.cbx.xml
design_name = memoriaROM
instance = comp, \Dado[0]~output\, Dado[0]~output, memoriaROM, 1
instance = comp, \Dado[1]~output\, Dado[1]~output, memoriaROM, 1
instance = comp, \Dado[2]~output\, Dado[2]~output, memoriaROM, 1
instance = comp, \Dado[3]~output\, Dado[3]~output, memoriaROM, 1
instance = comp, \Endereco[2]~input\, Endereco[2]~input, memoriaROM, 1
instance = comp, \Endereco[1]~input\, Endereco[1]~input, memoriaROM, 1
instance = comp, \Endereco[0]~input\, Endereco[0]~input, memoriaROM, 1
instance = comp, \memROM~0\, memROM~0, memoriaROM, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, memoriaROM, 1
