// Seed: 39116770
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  id_8 :
  assert property (@(negedge id_7 or posedge id_3 - 1) 1)
  else;
  wire id_9;
  wire id_10;
  id_11(
      .id_0(1),
      .id_1(1),
      .id_2(id_10),
      .id_3(1),
      .id_4(1),
      .id_5(id_6),
      .id_6(1 - id_6),
      .id_7(),
      .id_8(!1),
      .id_9(id_3),
      .id_10(id_8 <-> 1),
      .id_11(1),
      .id_12(id_4)
  );
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  initial id_22[1-1] = id_17;
  wire id_24;
  module_0(
      id_1, id_19, id_14, id_14, id_17, id_17, id_19
  );
  wire id_25;
  wire id_26;
  wire id_27;
  wire id_28, id_29;
  wire id_30, id_31;
  wire id_32;
endmodule
