  Sun Feb 14 2021 23:49                                                                                                    Page 1


                                               ***************************************
                                               **      WDC 65C02 Macro Assembler    **
                                               **                                   **
                                               **     Version 3.49.1- Feb  6 2006    **
                                               ***************************************

     1                        ;**************************************************************************************************
     2                        ;*  C02BIOS 3.03 (c)2013-2021 by Kevin E. Maier   *     New Hardware design with the following:   *
     3                        ;* - BIOS in pages $F8-$FF, less I/O in page $FE  *  - W65C02 with clock rate up to 6.0 MHz       *
     4                        ;* - Full duplex interrupt-driven/buffered I/O    *  - AS6C66256 32KB Static RAM                  *
     5                        ;* - Extendable BIOS structure with soft vectors  *  - AT28H256 32KB EEPROM ROM                   *
     6                        ;* - Soft config parameters for I/O devices       *  - ATF22V10CQZ Single Glue Logic              *
     7                        ;* - Monitor cold/warm start soft vectored        *  - NXP SCC2691 UART for console/timer         *
     8                        ;* - Fully relocatable code (sans page $FF)       *  - Hardware map is flexible via Glue logic    *
     9                        ;* - Precision timer services w/10ms accuracy     *  - 5 I/O selects @ 32-bytes wide              *
    10                        ;* - RTC based Jiffy Clock, Sec, Min, Hour, Days  *  - 4 I/O selects available on expansion bus   *
    11                        ;* - Accurate delays from 10ms to ~497 days       *  - 1 I/O select used by SCC2691 UART          *
    12                        ;* - 10ms Benchmark Timing to 65535.99 seconds    *     Additional Hardware via Adapter Card      *
    13                        ;*                                                *  - Compact Flash True IDE mode interface      *
    14                        ;*                                                *    - 16-bit upper latch for data read/write   *
    15                        ;*                                                *  - DS1511Y Realtime Clock/Calendar            *
    16                        ;*                                                *                                               *
    17                        ;*                                                *   Note: default HW system memory map as       *
    18                        ;*  Uses <2KB EEPROM - JMP table page at $FF00    *         RAM - $0000 - $7FFF                   *
    19                        ;*    Uses 160 bytes for I/O: starts at $FE00     *         ROM - $8000 - $FDFF                   *
    20                        ;*        Default assembly starts at $F800:       *         I/O - $FE00 - $FE9F                   *
    21                        ;*          13/02/2021 (Day/Month/Year)           *         ROM - $FEA0 - $FFFF                   *
    22                        ;**************************************************************************************************
    23                                PL      66      ;Page Length
    24                                PW      132     ;Page Width (# of char/line)
    25                                CHIP    W65C02S ;Enable WDC 65C02 instructions
    26                                PASS1   OFF     ;Set ON when used for debug
    27                                INCLIST ON      ;Set ON for listing Include files
    28                        ;**************************************************************************************************
    29                        ;
    30                        ; C02BIOS Version 3.03 makes a major change in LBA Read and Write routines!
    31                        ; - To ensure compatibility with previously formatted IDE devices, the Byte swapping of high/low
    32                        ; - per word transfer has been eliminated. It's important to note that the Identity Command
    33                        ; - will provide data where the byte swapping needs to be done, otherwise it doesn't match up
    34                        ; - per the SanDisk documentation.
    35                        ;
    36                        ; This BIOS and Monitor version also use a common source file for constants and variables used by
    37                        ; both. This just simplifies keeping both code pieces in sync.
    38                        ;
    39                                INCLUDE         C02Constants3.asm
     1                        ;**************************************************************************************************
     2                        ;*                                                                                                *
     3                        ;*              C02 Constants used for the 3.xx releases of C02BIOS3 and C02Monitor3              *
     4                        ;*                                                                                                *
     5                        ;*                                                                                                *
     6                        ;*                                  03/02/2021 (Day/Month/Year)                                   *
     7                        ;*                                                                                                *
     8                        ;**************************************************************************************************
     9                        ; C02BIOS Version 3.03                                                                            *
    10                        ; - All Constants and Variables are now defined in a single source file (this one) for assembling *
    11                        ; - both the C02BIOS3 and the C02Monitor3. It is also used for the Template for writing code to   *
    12                        ; - be used for the C02 Pocket SBC and Adapters.                                                  *
    13                        ;                                                                                                 *
    14                        ; - Be sure to include this file at the start of any source file that needs it.                   *
    15                        ;                                                                                                 *
    16                        ;**************************************************************************************************
    17                        ;
    18                        ;       - Page Zero definitions ($00 to $9F reserved for user routines)
  Sun Feb 14 2021 23:49                                                                                                    Page 2


    19             000000A0   PGZERO_ST       .EQU    $A0                     ;Start of Page Zero usage for C02 Monitor
    20                        ;
    21             000000A0   BUFF_PG0        .EQU    PGZERO_ST+00            ;Default Page zero location for Monitor buffers
    22                        ;
    23             000000A0   INBUFF          .EQU    BUFF_PG0+00             ;Input Buffer - 4 bytes ($A0-$A3)
    24             000000A4   DATABUFF        .EQU    BUFF_PG0+04             ;Data Buffer - 6 bytes ($A4-$A9)
    25                        ;
    26                        ;       - 16-bit variables:
    27             000000AA   HEXDATAH        .EQU    PGZERO_ST+10            ;Hexadecimal input
    28             000000AB   HEXDATAL        .EQU    PGZERO_ST+11
    29             000000AC   BINVALL         .EQU    PGZERO_ST+12            ;Binary Value for HEX2ASC
    30             000000AD   BINVALH         .EQU    PGZERO_ST+13
    31             000000AE   COMLO           .EQU    PGZERO_ST+14            ;User command address
    32             000000AF   COMHI           .EQU    PGZERO_ST+15
    33             000000B0   INDEXL          .EQU    PGZERO_ST+16            ;Index for address - multiple routines
    34             000000B1   INDEXH          .EQU    PGZERO_ST+17
    35             000000B2   TEMP1L          .EQU    PGZERO_ST+18            ;Index for word temp value used by Memdump
    36             000000B3   TEMP1H          .EQU    PGZERO_ST+19
    37             000000B4   TEMP2L          .EQU    PGZERO_ST+20            ;Index for Text entry
    38             000000B5   TEMP2H          .EQU    PGZERO_ST+21
    39             000000B6   PROMPTL         .EQU    PGZERO_ST+22            ;Prompt string address
    40             000000B7   PROMPTH         .EQU    PGZERO_ST+23
    41             000000B8   SRCL            .EQU    PGZERO_ST+24            ;Source address for memory operations
    42             000000B9   SRCH            .EQU    PGZERO_ST+25
    43             000000BA   TGTL            .EQU    PGZERO_ST+26            ;Target address for memory operations
    44             000000BB   TGTH            .EQU    PGZERO_ST+27
    45             000000BC   LENL            .EQU    PGZERO_ST+28            ;Length address for memory operations
    46             000000BD   LENH            .EQU    PGZERO_ST+29
    47                        ;
    48                        ;       - 8-bit variables and constants:
    49             000000BE   BUFIDX          .EQU    PGZERO_ST+30            ;Buffer index
    50             000000BF   BUFLEN          .EQU    PGZERO_ST+31            ;Buffer length
    51             000000C0   IDX             .EQU    PGZERO_ST+32            ;Temp Indexing
    52             000000C1   IDY             .EQU    PGZERO_ST+33            ;Temp Indexing
    53             000000C2   TEMP1           .EQU    PGZERO_ST+34            ;Temp - Code Conversion routines
    54             000000C3   TEMP2           .EQU    PGZERO_ST+35            ;Temp - Memory/EEPROM/SREC routines - Disassembler
    55             000000C4   TEMP3           .EQU    PGZERO_ST+36            ;Temp - EEPROM/SREC routines
    56             000000C5   CMDFLAG         .EQU    PGZERO_ST+37            ;Command Flag, bit specific, used by many routines
    57             000000C6   OPXMDM          .EQU    PGZERO_ST+38            ;Saved Opcode/Xmodem Flag variable
    58                        ;
    59                        ;       - Xmodem transfer variables
    60             000000C7   CRCHI           .EQU    PGZERO_ST+39            ;CRC hi byte  (two byte variable)
    61             000000C8   CRCLO           .EQU    PGZERO_ST+40            ;CRC lo byte - Operand in Disassembler
    62             000000C9   CRCCNT          .EQU    PGZERO_ST+41            ;CRC retry count - Operand in Disassembler
    63             000000CA   PTRL            .EQU    PGZERO_ST+42            ;Data pointer lo byte - Mnemonic in Disassembler
    64             000000CB   PTRH            .EQU    PGZERO_ST+43            ;Data pointer hi byte - Mnemonic in Disassembler
    65             000000CC   BLKNO           .EQU    PGZERO_ST+44            ;Block number
    66                        ;
    67                        ;        - Macro Loop Counter variables
    68             000000CD   LPCNTL          .EQU    PGZERO_ST+45            ;Loop Count low byte
    69             000000CE   LPCNTH          .EQU    PGZERO_ST+46            ;Loop Count high byte
    70                        ;
    71                        ;       - Spare Monitor byte for future use
    72             000000CF   SPARE_M0        .EQU    PGZERO_ST+47            ;Spare Monitor page zero byte
    73                        ;
    74             000000D0   IDE_STATUS_RAM  .EQU    PGZERO_ST+48            ;IDE RAM-Based Status
    75                        ;
    76                        ;       - BIOS variables, pointers, flags located at top of Page Zero
    77             000000D8   BIOS_PG0        .EQU    PGZERO_ST+56            ;Start of BIOS page 0 use ($D8-$FF, 40 bytes total)
    78                        ;
    79                        ;       - BRK handler routine
    80             000000D8   PCL             .EQU    BIOS_PG0+00             ;Program Counter Low index
    81             000000D9   PCH             .EQU    BIOS_PG0+01             ;Program Counter High index
  Sun Feb 14 2021 23:49                                                                                                    Page 3


    82             000000DA   PREG            .EQU    BIOS_PG0+02             ;Temp Status Reg
    83             000000DB   SREG            .EQU    BIOS_PG0+03             ;Temp Stack ptr
    84             000000DC   YREG            .EQU    BIOS_PG0+04             ;Temp Y Reg
    85             000000DD   XREG            .EQU    BIOS_PG0+05             ;Temp X Reg
    86             000000DE   AREG            .EQU    BIOS_PG0+06             ;Temp A Reg
    87                        ;
    88                        ;       - 2691 IRQ handler pointers and status
    89             000000DF   ICNT            .EQU    BIOS_PG0+07             ;Input buffer count
    90             000000E0   IHEAD           .EQU    BIOS_PG0+08             ;Input buffer head pointer
    91             000000E1   ITAIL           .EQU    BIOS_PG0+09             ;Input buffer tail pointer
    92             000000E2   OCNT            .EQU    BIOS_PG0+10             ;Output buffer count
    93             000000E3   OHEAD           .EQU    BIOS_PG0+11             ;Output buffer head pointer
    94             000000E4   OTAIL           .EQU    BIOS_PG0+12             ;Output buffer tail pointer
    95             000000E5   UART_IRT        .EQU    BIOS_PG0+13             ;2691 Interrupt Status byte
    96             000000E6   UART_SRT        .EQU    BIOS_PG0+14             ;2691 Status Register byte
    97                        ;
    98                        ;       - Real-Time Clock variables
    99                        ; These are repurposed for adding a Realtime clock chip DS1511Y
   100                        ; The Ticks, Seconds, Minutes and Hours remain the same in function.
   101                        ; The 16-bit Days variable is replaced however.
   102                        ; - The DAY_DATE is a new variable. To minimize Page Zero usage, it has two functions
   103                        ;       Bits 0-4 represent the days of the Month 1-31
   104                        ;       Bits 5-7 represent the Day of the Week, 1-7 (Saturday=1)
   105                        ; The Months are handled by the upper 4 bits of the MONTH_YEAR variable
   106                        ; The Century is handled by a the Year (0-255) and the lower 4 bits of the MONTH_YEAR variable
   107             000000E7   TICKS           .EQU    BIOS_PG0+15             ;Number of timer countdowns = 1 second (100)
   108             000000E8   SECS            .EQU    BIOS_PG0+16             ;Seconds: 0-59
   109             000000E9   MINS            .EQU    BIOS_PG0+17             ;Minutes: 0-59
   110             000000EA   HOURS           .EQU    BIOS_PG0+18             ;Hours: 0-23
   111             000000EB   DAY_DATE        .EQU    BIOS_PG0+19             ;Day: (bits 5-7) Date: (bits 0-4)
   112             000000EC   MONTH_CENTURY   .EQU    BIOS_PG0+20             ;Month: (bits 4-7) Century: (bits 0-3)
   113             000000ED   YEAR            .EQU    BIOS_PG0+21             ;Century 0-255 plus 4 bits as noted above
   114             000000EE   RTC_TEMP        .EQU    BIOS_PG0+22             ;Temp work byte for updating shared variables
   115                        ;
   116                        ;       - Delay Timer variables
   117             000000EF   MSDELAY         .EQU    BIOS_PG0+23             ;Timer delay countdown byte (255 > 0)
   118             000000F0   SETMS           .EQU    BIOS_PG0+24             ;Set timeout for delay routines - BIOS use only
   119             000000F1   DELLO           .EQU    BIOS_PG0+25             ;Delay value BIOS use only
   120             000000F2   DELHI           .EQU    BIOS_PG0+26             ;Delay value BIOS use only
   121             000000F3   XDL             .EQU    BIOS_PG0+27             ;XL Delay count
   122                        ;
   123                        ;       - Count variables for 10ms benchmark timing
   124             000000F4   MS10_CNT        .EQU    BIOS_PG0+28             ;10ms Count variable
   125             000000F5   SECL_CNT        .EQU    BIOS_PG0+29             ;Seconds Low byte count
   126             000000F6   SECH_CNT        .EQU    BIOS_PG0+30             ;Second High byte count
   127                        ;
   128                        ;       - Adddress and pointers for CF-Card IDE Interface
   129             000000F7   LBA_ADDR_LOW    .EQU    BIOS_PG0+31             ;LBA Transfer Address low byte
   130             000000F8   LBA_ADDR_HIGH   .EQU    BIOS_PG0+32             ;LBA Transfer Address high byte
   131             000000F9   LBA_XFER_CNT    .EQU    BIOS_PG0+33             ;LBA Transfer Count
   132                        
   133             000000FA   LBA_LOW_BYTE    .EQU    BIOS_PG0+34             ;LBA Block number 0-7
   134             000000FB   LBA_HIGH_BYTE   .EQU    BIOS_PG0+35             ;LBA Block number 8-15
   135             000000FC   LBA_EXT_BYTE    .EQU    BIOS_PG0+36             ;LBA Block number 16-23
   136                        ;
   137             000000FD   BIOS_XFERL      .EQU    BIOS_PG0+37             ;BIOS Move Routine low byte
   138             000000FE   BIOS_XFERH      .EQU    BIOS_PG0+38             ;BIOS Move Routine high byte
   139                        ;
   140                        ;       - Timer/Counter Match flag for Delay/Benchmark
   141             000000FF   MATCH           .EQU    BIOS_PG0+39             ;Bit7 used for Delay, Bit6 used for Benchmark
   142                                                                        ;Bits 4,5 used for BRG Test register status
   143                                                                        ;Bits 3,2,1 used for CF Card Interrupt Handler
   144                        ;
  Sun Feb 14 2021 23:49                                                                                                    Page 4


   145                        ;       - Default for RTC tick count - number of IRQs for 1 second
   146             00000064   DF_TICKS        .EQU    100                     ;Timer is 10 milliseconds (100 x 10ms = 1 second)
   147                        ;
   148                        ;**************************************************************************************************
   149             00000200   IBUF            .EQU    $0200                   ;Console Input Buffer - 128 bytes
   150             00000280   OBUF            .EQU    $0280                   ;Console Output Buffer - 128 bytes
   151                        ;**************************************************************************************************
   152             00000300   SOFTVEC         .EQU    $0300                   ;Start of soft vectors
   153                        ;The Interrupt structure is vector based. During startup, Page $03 is loaded from ROM.
   154                        ; The soft vectors are structured to allow inserting additional routines either before
   155                        ; or after the ROM based routines. This allows flexibility and changing of routine priority.
   156                        ;
   157                        ;The main set of vectors occupy the first 16 bytes of Page $03. The ROM handler for
   158                        ; NMI, BRK and IRQ jump to the first 3 vectors. The following 3 vectors are loaded with
   159                        ; return addresses to the ROM handler for each. The following 2 vectors are the cold and
   160                        ; warm entry points for the Monitor. After the basic initialization, the monitor is entered.
   161                        ;
   162                        ;The following vector set allows inserts, pre or post for NMI/BRK/IRQ. There a total of 8 inserts
   163                        ; which occupy 16 bytes. They can be used as required.
   164                        ; Currently, VECINSRT0 will be used if a CF-Card IDE Controller is detected.
   165                        ;
   166             00000300   NMIVEC0         .EQU    SOFTVEC+00              ;NMI Vector Entry 0
   167             00000302   BRKVEC0         .EQU    SOFTVEC+02              ;BRK Vector Entry 0
   168             00000304   IRQVEC0         .EQU    SOFTVEC+04              ;IRQ Vector Entry 0
   169                        ;
   170             00000306   NMIRTVEC0       .EQU    SOFTVEC+06              ;NMI Vector Return 0
   171             00000308   BRKRTVEC0       .EQU    SOFTVEC+08              ;BRK Vector Return 0
   172             0000030A   IRQRTVEC0       .EQU    SOFTVEC+10              ;IRQ Vector Return 0
   173                        ;
   174             0000030C   CLDMNVEC0       .EQU    SOFTVEC+12              ;Monitor Cold Entry Vector 0
   175             0000030E   WRMMNVEC0       .EQU    SOFTVEC+14              ;Monitor Warm Entry Vector 0
   176                        ;
   177             00000310   VECINSRT0       .EQU    SOFTVEC+16              ;1st Vector Insert
   178             00000312   VECINSRT1       .EQU    SOFTVEC+18              ;2nd Vector Insert
   179             00000314   VECINSRT2       .EQU    SOFTVEC+20              ;3rd Vector Insert
   180             00000316   VECINSRT3       .EQU    SOFTVEC+22              ;4th Vector Insert
   181             00000318   VECINSRT4       .EQU    SOFTVEC+24              ;5th Vector Insert
   182             0000031A   VECINSRT5       .EQU    SOFTVEC+26              ;6th Vector Insert
   183             0000031C   VECINSRT6       .EQU    SOFTVEC+28              ;7th Vector Insert
   184             0000031E   VECINSRT7       .EQU    SOFTVEC+30              ;8th Vector Insert
   185                        ;
   186                        ;**************************************************************************************************
   187             00000320   SOFTCFG         .EQU    SOFTVEC+32              ;Start of hardware config parameters
   188                        ;Soft Config values below are loaded from ROM and are the default I/O setup configuration data that
   189                        ; the INIT_x routines use. As a result, you can write a routine to change the I/O configuration
   190                        ; data and use the standard ROM routines to initialize the I/O without restarting or changing ROM
   191                        ; A Reset (HW or coded) will reinitialize the I/O with the ROM default I/O configuration.
   192                        ;
   193                        ;There are a total of 32 Bytes configuration data reserved starting at $0320
   194                        ;
   195             00000320   LOAD_2691       .EQU    SOFTCFG+00              ;SCC2691 Soft Config Data
   196                        ;
   197             00000330   LOAD_IDE        .EQU    SOFTCFG+16              ;IDE/CF-Card Soft Config Data
   198                        ;
   199                        ;Search Buffer is 16 bytes in length. Used to hold search string for text or hex data
   200             00000340   SRCHBUFF        .EQU    SOFTCFG+32              ;Located in Page $03 following Hardware config data
   201                        ;
   202                        ;Xmodem/CRC Loader also provides Motorola S19 Record sense and load. Designed to handle the S19
   203                        ; records from the WDC Assembler/Linker package. This requires a 44 byte buffer to parse each valid
   204                        ; S1 record, located just before the 132 Byte Xmodem frame buffer. Total Buffer space for the
   205                        ; Xmodem/CRC Loader is 176 bytes
   206                        ;
   207                        ;Valid S-record headers are "S1" and "S9". For S1, the maximum length is "$19" hex. The last S1
  Sun Feb 14 2021 23:49                                                                                                    Page 5


   208                        ; record can be less. S9 record is always the last record with no data. WDC Linker also appends
   209                        ; a CR/LF to the end of each record for a total of 44 bytes.
   210             00000350   SRBUFF          .EQU    SOFTCFG+48              ;S-Record buffer, up to 44 bytes in length
   211                        ;
   212                        ;Xmodem frame buffer. The entire Xmodem frame is buffered here and then checked for proper header
   213                        ; and frame number, CRC-16 on the data, then moved to user RAM.
   214             0000037C   RBUFF           .EQU    SOFTCFG+92              ;Xmodem temp 132 byte receive buffer
   215                        ;
   216                        ;Page $03 is completely allocated for Buffers, Config Data and Vector pointers.
   217                        ; Some of the buffer space can be used as needed, provided any required Monitor functions are NOT
   218                        ; being used concurrently.
   219                        ;
   220                        ;Page $04 is Reserved for a second UART Receive/Transmit buffer (future SC28L92)
   221             00000400   IBUF2           .EQU    $0400                   ;Alternate Input Buffer - 128 bytes
   222             00000480   OBUF2           .EQU    $0480                   ;Alternate Output Buffer - 128 bytes
   223                        ;
   224                        ;Page $05 is used for the Realtime Clock NVRAM read and write routines
   225             00000500   NVRAM_DATA      .EQU    $0500                   ;NVRAM Data Buffer address
   226                        ;
   227                        ;Pages $06 - $07 are used for the IDE device Block Buffer (512 bytes)
   228             00000600   LBA_BUFFER      .EQU    $0600                   ;Default IDE Block Buffer address
   229                        ; 
   230                        ;XMODEM Control Character Constants
   231             00000001   SOH             .EQU    $01                     ;Start of Block Header
   232             00000004   EOT             .EQU    $04                     ;End of Text marker
   233             00000006   ACK             .EQU    $06                     ;Good Block Acknowledge
   234             00000015   NAK             .EQU    $15                     ;Bad Block acknowledged
   235             00000018   CAN             .EQU    $18                     ;Cancel character
   236                        ;
   237                        ;**************************************************************************************************
   238                        ;RAM location used for the EEPROM Byte Write routine
   239                        ; Note: location moved from $00 to $88 to avoid conflict with EhBasic Page 0 usage
   240                        ;
   241             00000088   BURN_BYTE       .EQU    $0088                   ;Page 0 RAM for EEPROM BYTE write routine
   242                        ;**************************************************************************************************
   243                        ;EnHanced Basic is called from the Monitor via the Ctrl-B comand. The location can be anywhere in
   244                        ; EEPROM from $8000 to $B000. The start location is just added here for convienience. If anyone
   245                        ; decides to change the location, just update the start address here:
   246             0000B000   EH_BASIC        .EQU    $B000                   ;Default location for EnHanced BASIC (optional)
   247                        ;**************************************************************************************************
   248             0000FE00   IOPAGE          .EQU    $FE00                   ;I/O Page Base Start Address
   249                        ;**************************************************************************************************
   250             0000FE80   SCC2691_BASE    .EQU    IOPAGE+$80              ;Beginning of Console UART address
   251                        ;
   252             0000FE80   UART_MODEREG    .EQU    SCC2691_BASE+$00        ;MR1/MR2 same address, sequential read/write
   253             0000FE81   UART_STATUS     .EQU    SCC2691_BASE+$01        ;UART Status Register (READ)
   254             0000FE81   UART_CLKSEL     .EQU    SCC2691_BASE+$01        ;UART Clock Select Register (WRITE)
   255             0000FE82   UART_BRGTST     .EQU    SCC2691_BASE+$02        ;UART BRG Test Register (READ)
   256             0000FE82   UART_COMMAND    .EQU    SCC2691_BASE+$02        ;UART Command Register (WRITE)
   257             0000FE83   UART_RECEIVE    .EQU    SCC2691_BASE+$03        ;UART Receive Register (READ)
   258             0000FE83   UART_TRANSMIT   .EQU    SCC2691_BASE+$03        ;UART Transmit Register (WRITE)
   259             0000FE84   UART_CLKTEST    .EQU    SCC2691_BASE+$04        ;X1/X16 Test Register (READ)
   260             0000FE84   UART_AUXCR      .EQU    SCC2691_BASE+$04        ;Aux Command Register (WRITE)
   261             0000FE85   UART_ISR        .EQU    SCC2691_BASE+$05        ;Interrupt Status Register (READ)
   262             0000FE85   UART_IMR        .EQU    SCC2691_BASE+$05        ;Interrupt Mask Register (WRITE)
   263             0000FE86   UART_CNTU       .EQU    SCC2691_BASE+$06        ;Counter/Timer Upper Register (READ)
   264             0000FE86   UART_CNTUP      .EQU    SCC2691_BASE+$06        ;Counter/Timer Upper Preset Register (WRITE)
   265             0000FE87   UART_CNTL       .EQU    SCC2691_BASE+$07        ;Counter/Timer Lower Register (READ)
   266             0000FE87   UART_CNTLP      .EQU    SCC2691_BASE+$07        ;Counter/Timer Lower Preset Register (WRITE)
   267                        ;
   268                        ;Additional Hardware
   269                        ; Adding BIOS definitions for Realtime Clock chip - DS1511Y
   270                        ; uses the first 16 addresses for RTC registers and basic operation
  Sun Feb 14 2021 23:49                                                                                                    Page 6


   271                        ; uses two addresses for extended RAM of 256 bytes
   272                        ;
   273                        ; upper addresses are used for a 16-bit IDE interface (below)
   274                        ; NOTE: offset $11 and $12 are unused (reserved per the datasheet).
   275                        ;
   276             0000FE60   RTC_IDE_BASE    .EQU    IOPAGE+$60              ;Beginning of Realtime Clock address
   277                        ;
   278             0000FE60   RTC_SECONDS     .EQU    RTC_IDE_BASE+$00        ;Seconds in BCD 00-59
   279             0000FE61   RTC_MINUTES     .EQU    RTC_IDE_BASE+$01        ;Minutes in BCD 00-59
   280             0000FE62   RTC_HOURS       .EQU    RTC_IDE_BASE+$02        ;Hours in BCD 00-23
   281             0000FE63   RTC_DAY         .EQU    RTC_IDE_BASE+$03        ;Day in BCD 1-7
   282             0000FE64   RTC_DATE        .EQU    RTC_IDE_BASE+$04        ;Date in BCD 1-31
   283             0000FE65   RTC_MONTH       .EQU    RTC_IDE_BASE+$05        ;Month in BCD 1-12
   284             0000FE66   RTC_YEAR        .EQU    RTC_IDE_BASE+$06        ;Year in BCD 00-99
   285             0000FE67   RTC_CENTURY     .EQU    RTC_IDE_BASE+$07        ;Century in BCD 00-39
   286             0000FE68   RTC_ALARM_SEC   .EQU    RTC_IDE_BASE+$08        ;Alarm Seconds in BCD 00-59
   287             0000FE69   RTC_ALARM_MIN   .EQU    RTC_IDE_BASE+$09        ;Alarm Minutes in BCD 00-59
   288             0000FE6A   RTC_ALARM_HRS   .EQU    RTC_IDE_BASE+$0A        ;Alarm Hours in BCD 00-23
   289             0000FE6B   RTC_ALARM_DYDT  .EQU    RTC_IDE_BASE+$0B        ;Alarm Day/Date in BCD 0-7 1-31
   290             0000FE6C   RTC_WTCHDOG_01  .EQU    RTC_IDE_BASE+$0C        ;Watchdog 0.1 / 0.01 Seconds in BCD 00-99
   291             0000FE6D   RTC_WTCHDOG_10  .EQU    RTC_IDE_BASE+$0D        ;Watchdog 10 / 1 Seconds in BCD 00-99
   292             0000FE6E   RTC_CONTROL_A   .EQU    RTC_IDE_BASE+$0E        ;Control A
   293             0000FE6F   RTC_CONTROL_B   .EQU    RTC_IDE_BASE+$0F        ;Control B
   294             0000FE70   RTC_RAM_ADDR    .EQU    RTC_IDE_BASE+$10        ;Extended RAM address
   295             0000FE73   RTC_RAM_DATA    .EQU    RTC_IDE_BASE+$13        ;Extended RAM data
   296                        ;
   297                        ; Adding BIOS definitions for 16-bit IDE interface
   298                        ; uses two addresses for Upper Byte Latch read / write
   299                        ; uses eight addresses for Command Block Registers
   300                        ; uses two addresses for Control Block Registers
   301                        ;
   302             0000FE74   IDE_16_READ     .EQU    RTC_IDE_BASE+$14        ;Upper byte Read address
   303             0000FE75   IDE_16_WRITE    .EQU    RTC_IDE_BASE+$15        ;Upper byte Write address
   304                        ;
   305                        ; Adding BIOS definitions for IDE Controller (HARD DISK, Flash Module, etc.)
   306                        ; Hardware Adapter provides a 16-bit IDE Port per:
   307                        ;        Seagate ATA Interface Reference Manual 36111-001, Rev. C (21st May 1993)
   308                        ;
   309                        ; Compact Flash Adapter BIOS is based on documentation from SanDisk:
   310                        ;       OEM Product Manual Version 12.0 Doc # 20-10-00038m 02/2007
   311                        ;
   312                        ; Control Block Registers
   313             0000FE76   IDE_ALT_STATUS  .EQU    RTC_IDE_BASE+$16        ;Alternate Status Register (READ)
   314             0000FE76   IDE_DEV_CTRL    .EQU    RTC_IDE_BASE+$16        ;Device Control Register (WRITE)
   315             0000FE77   IDE_DRV_ADDR    .EQU    RTC_IDE_BASE+$17        ;Drive Address Register (READ)
   316                        ;
   317                        ; Command Block Registers
   318             0000FE78   IDE_DATA        .EQU    RTC_IDE_BASE+$18        ;Data Register (R/W)
   319             0000FE79   IDE_ERROR       .EQU    RTC_IDE_BASE+$19        ;Error Register (READ)
   320             0000FE79   IDE_FEATURE     .EQU    RTC_IDE_BASE+$19        ;Feature Register (WRITE)
   321             0000FE7A   IDE_SCT_CNT     .EQU    RTC_IDE_BASE+$1A        ;Sector Count Register
   322             0000FE7B   IDE_SCT_NUM     .EQU    RTC_IDE_BASE+$1B        ;Sector Number Register
   323             0000FE7C   IDE_CYL_LOW     .EQU    RTC_IDE_BASE+$1C        ;Cylinder Low Register
   324             0000FE7D   IDE_CYL_HIGH    .EQU    RTC_IDE_BASE+$1D        ;Cylinder High Register
   325             0000FE7E   IDE_DRV_HEAD    .EQU    RTC_IDE_BASE+$1E        ;Drive/Head Register
   326             0000FE7F   IDE_STATUS      .EQU    RTC_IDE_BASE+$1F        ;Status Register (READ)
   327             0000FE7F   IDE_COMMAND     .EQU    RTC_IDE_BASE+$1F        ;Command Register (WRITE)
   328                        ;
   329                        ;**************************************************************************************************
   330                                .END
    40                        ;
    41                        ;**************************************************************************************************
    42                        ;       - Monitor JUMP table: 32 JUMP calls are available. Calls 02-04 are currently Reserved
  Sun Feb 14 2021 23:49                                                                                                    Page 7


    43                        ;
    44             0000E000   M_COLD_MON      .EQU    $E000           ;Call 00        Monitor Cold Start
    45             0000E003   M_WARM_MON      .EQU    $E003           ;Call 01        Monitor Warm Start
    46                        ;
    47             0000E00F   M_BSOUT         .EQU    $E00F           ;Call 05        Send Backspace
    48             0000E012   M_XMDM_SAVE     .EQU    $E012           ;Call 06        Xmodem Save Entry
    49             0000E015   M_XMDM_LOAD     .EQU    $E015           ;Call 07        Xmodem Load Entry
    50             0000E018   M_BENCH         .EQU    $E018           ;Call 08        Benchmark Start
    51             0000E01B   M_QUITB         .EQU    $E01B           ;Call 09        Benchmark Stop/End
    52             0000E01E   M_UPTIME        .EQU    $E01E           ;Call 10        Monitor Uptime
    53             0000E021   M_PRSTAT1       .EQU    $E021           ;Call 11        CPU Status Display
    54             0000E024   M_DIS_LINE      .EQU    $E024           ;Call 12        Disassemble Line of Code
    55             0000E027   M_INCINDEX      .EQU    $E027           ;Call 13        Increment Index by 1
    56             0000E02A   M_DECINDEX      .EQU    $E02A           ;Call 14        Decrement Index by 1
    57             0000E02D   M_RDLINE        .EQU    $E02D           ;Call 15        Read Line from Terminal
    58             0000E030   M_RDCHAR        .EQU    $E030           ;Call 16        Read Character from Terminal
    59             0000E033   M_HEXIN2        .EQU    $E033           ;Call 17        Hex input 2 characters
    60             0000E036   M_HEXIN4        .EQU    $E036           ;Call 18        Hex input 4 characters
    61             0000E039   M_HEX2ASC       .EQU    $E039           ;Call 19        Convert Hex to ASCII
    62             0000E03C   M_BIN2ASC       .EQU    $E03C           ;Call 20        Convert Binary to ASCII
    63             0000E03F   M_ASC2BIN       .EQU    $E03F           ;Call 21        Convert ASCII to Binary
    64             0000E042   M_BEEP          .EQU    $E042           ;Call 22        Send BEEP to Terminal
    65             0000E045   M_DOLLAR        .EQU    $E045           ;Call 23        Send $ to Terminal
    66             0000E048   M_CROUT         .EQU    $E048           ;Call 24        Send C/R to Terminal
    67             0000E04B   M_SPC           .EQU    $E04B           ;Call 25        Send ASCII Space to Terminal
    68             0000E04E   M_PRBYTE        .EQU    $E04E           ;Call 26        Print Byte to Terminal
    69             0000E051   M_PRWORD        .EQU    $E051           ;Call 27        Print Word to Terminal
    70             0000E054   M_PRASC         .EQU    $E054           ;Call 28        Print ASCII to Terminal
    71             0000E057   M_PROMPT        .EQU    $E057           ;Call 29        Send Message by number to Terminal
    72             0000E05A   M_PROMPTR       .EQU    $E05A           ;Call 30        Send Message by address to Terminal
    73             0000E05D   M_CONTINUE      .EQU    $E05D           ;Call 31        Y/N Prompt to Continue Command
    74                        ;
    75                        ;**************************************************************************************************
    76                                .ORG    $F800   ;2KB reserved for BIOS, I/O device selects (160 bytes)                    *
    77                        ;**************************************************************************************************
    78                        ;                               START OF BIOS CODE                                                *
    79                        ;**************************************************************************************************
    80                        ;C02BIOS version used here is 3.03 (updated release)
    81                        ; Contains the base BIOS routines in top 2KB of EEPROM
    82                        ; - Input/Feedback from "BDD" - modified CHRIN/CHROUT I/O routines - saves 12 bytes
    83                        ; - $F800 - $F9FF 512 bytes for BIOS SCC2691, NMI Panic routine
    84                        ; - $FA00 - $FDFF reserved for BIOS expansion (1KB)
    85                        ; - $FE00 - $FE7F reserved for HW (4-I/O selects, 32 bytes wide)
    86                        ; - $FE80 - $FE9F SCC2691 UART (32 bytes wide, only 8 bytes used)
    87                        ; - $FEA0 - $FEFF used for Vector and Hardware configuration data
    88                        ; - $FF00 - $FFFF JMP table, CPU startup, NMI/BRK/IRQ pre-post routines, Page $03 init, BIOS msg
    89                        ;
    90                        ; UPDATEs:
    91                        ; Fixed IRQ enable for CF Card. Also streamlined some startup routines. 11th Oct 2020
    92                        ; Eliminates IDE byte swapping to ensure compatibility with standard formats 20th January 2021
    93                        ; Reserved $0400 for second UART buffer space 5th February 2021
    94                        ; Default IDE Block buffer at $0600 5th February 2021
    95                        ; Default RTC NVRAM buffer space at $0500 5th February 2021
    96                        ; Panic Routine changed, no longer saves multiple pages, just restores system 5th February 2021
    97                        ; New routine to Start Benchmark Counter. Allows counter Start/Stop (pause) 5th February 2021 
    98                        ;
    99                        ; Note: Move Enhanced Basic buffer page to $0500
   100                        ;
   101                        ;**************************************************************************************************
   102                        ; The following 32 functions are provided by BIOS via the JMP Table
   103                        ; $FF21 - $FF2A are Reserved for future expansion (4 available)
   104                        ;
   105                        ; $FF00 IDE_RESET       ;Reset IDE Controller (run diagnostics)
  Sun Feb 14 2021 23:49                                                                                                    Page 8


   106                        ; $FF03 IDE_GET_STAT    ;Get Status and extended error code
   107                        ; $FF06 IDE_IDENTIFY    ;Load IDE Identity Data at $0400
   108                        ; $FF09 IDE_READ_LBA    ;Read LBA into memory
   109                        ; $FF0C IDE_WRITE_LBA   ;Write LBA from memory
   110                        ; $FF0F IDE_VERFY_LBA   ;Verify LBA from last Read/Write
   111                        ; $FF12 IDE_SET_LBA     ;Set LBA number (24-bit onlu)
   112                        ; $FF15 IDE_SET_ADDR    ;Set LBA transfer address (16-bit plus block count)
   113                        ;
   114                        ; $FF18 RTC_NVRD        ;Read NVRAM (256 bytes) from RTC to memory (16-bit)
   115                        ; $FF1B RTC_NVWR        ;Write NVRAM (256 bytes) from memory to RTC (16-bit)
   116                        ; $FF1E RTC_INIT        ;Initialize software RTC from hardware RTC
   117                        ;
   118                        ; $FF2D CNT_INIT        ;Reset benchmark timing counters/Start 10ms benchmark timer
   119                        ; $FF30 CNT_STRT        ;Start 10ms benchmark timing counter
   120                        ; $FF33 CNT_STOP        ;Stop 10ms benchmark timing counter
   121                        ;
   122                        ; $FF36 CHRIN_NW        ;Data input from console, no waiting, clear carry if none
   123                        ; $FF39 CHRIN           ;Data input from console
   124                        ; $FF3C CHROUT          ;Data output to console
   125                        ;
   126                        ; $FF3F SET_DLY         ;Set delay value for milliseconds and 16-bit counter
   127                        ; $FF42 EXE_MSDLY       ;Execute millisecond delay 1-256 * 10 milliseconds
   128                        ; $FF45 EXE_LGDLY       ;Execute long delay; millisecond delay * 16-bit count
   129                        ; $FF48 EXE_XLDLY       ;Execute extra long delay; 8-bit count * long delay
   130                        ;
   131                        ; $FF4B INIT_VEC        ;Initialize soft vectors at $0300 from ROM
   132                        ; $FF4E INIT_CFG        ;Initialize soft config values at $0320 from ROM
   133                        ;
   134                        ; $FF51 INIT_2691       ;Initialize SCC2691 console 38.4K, 8-N-1 RTS/CTS
   135                        ; $FF54 RESET_2691      ;Reset SCC2691 - called before INIT_2691
   136                        ;
   137                        ; $FF57 MONWARM         ;Monitor warm start - jumps to page $03
   138                        ; $FF5A MONCOLD         ;Monitor cold start - jumps to page $03
   139                        ; $FF5D COLDSTRT        ;System cold start - RESET vector for 65C02
   140                        ;**************************************************************************************************
   141                        ;               Data In and Out routines for Console I/O buffer                                   *
   142                        ;**************************************************************************************************
   143                        ;Data Input routines
   144                        ;CHRIN_NW uses CHRIN, returns if data is not available from the buffer with carry flag clear
   145                        ; else returns with data in A Reg and carry flag set. CHRIN waits for data to be in the
   146                        ; buffer, then returns with carry flag set. Receive is IRQ driven/buffered with a size of 128 bytes
   147                        ;
   148 00:F800: 18           CHRIN_NW        CLC                     ;Clear Carry flag for no data (2)
   149 00:F801: A5 DF                        LDA     ICNT            ;Get buffer count (4)
   150 00:F803: D0 05                        BNE     GET_CH          ;Branch if buffer is not empty (2/3)
   151 00:F805: 60                           RTS                     ;or return to caller (6)
   152                        ;
   153 00:F806: A5 DF        CHRIN           LDA     ICNT            ;Get data count (3)
   154 00:F808: F0 FC                        BEQ     CHRIN           ;If zero (no data, loop back) (2/3)
   155                        ;
   156 00:F80A: 5A           GET_CH          PHY                     ;Save Y Reg (3)
   157 00:F80B: A4 E0                        LDY     IHEAD           ;Get the buffer head pointer (3)
   158 00:F80D: B9 00 02                     LDA     IBUF,Y          ;Get the data from the buffer (4)
   159 00:F810: E6 E0                        INC     IHEAD           ;Increment head pointer (5)
   160 00:F812: 77 E0                        RMB7    IHEAD           ;Strip off bit 7, 128 bytes only (5)
   161 00:F814: C6 DF                        DEC     ICNT            ;Decrement the buffer count (5)
   162                        ;
   163 00:F816: 7A                           PLY                     ;Restore Y Reg (4)
   164 00:F817: 38                           SEC                     ;Set Carry flag for data available (2)
   165 00:F818: 60                           RTS                     ;Return to caller with data in A Reg (6)
   166                        ;
   167                        ;Data Output routine: puts the data in the A Reg into the xmit buffer, data in
   168                        ; A Reg is preserved on exit. Transmit is IRQ driven/buffered with a size of 128 bytes
  Sun Feb 14 2021 23:49                                                                                                    Page 9


   169                        ;
   170 00:F819: 5A           CHROUT          PHY                     ;save Y Reg (3)
   171 00:F81A: A4 E2        OUTCH           LDY     OCNT            ;get data output count in buffer (3)
   172 00:F81C: 30 FC                        BMI     OUTCH           ;check against limit, loop back if full (2/3)
   173                        ;
   174 00:F81E: A4 E4                        LDY     OTAIL           ;Get the buffer tail pointer (3)
   175 00:F820: 99 80 02                     STA     OBUF,Y          ;Place data in the buffer (5)
   176 00:F823: E6 E4                        INC     OTAIL           ;Increment Tail pointer (5)
   177 00:F825: 77 E4                        RMB7    OTAIL           ;Strip off bit 7, 128 bytes only (5)
   178 00:F827: E6 E2                        INC     OCNT            ;Increment data count (5)
   179                        ;
   180 00:F829: A0 04                        LDY     #%00000100      ;Get mask for xmit on (2)
   181 00:F82B: 8C 82 FE                     STY     UART_COMMAND    ;Turn on xmit (4)
   182                        ;
   183 00:F82E: 7A                           PLY                     ;Restore Y Reg (4)
   184 00:F82F: 60                           RTS                     ;Return to caller (6)
   185                        ;
   186                        ;**************************************************************************************************
   187                        ;Delay Routines: SET_DLY sets up the MSDELAY value and also sets the 16-bit Long Delay
   188                        ; On entry, A Reg = 10-millisecond count, X Reg = High multiplier, Y Reg = Low multiplier
   189                        ; these values are used by the EXE_MSDLY and EXE_LGDLY routines. Minimum delay is 10ms
   190                        ; values for MSDELAY are $00-$FF ($00 = 256 times)
   191                        ; values for Long Delay are $0000-$FFFF (0-65535 times MSDELAY)
   192                        ; longest delay is 65,535*256*10ms = 16,776,960 * 0.01 = 167,769.60 seconds
   193                        ;
   194                        ;NOTE: All delay execution routines preserve registers (EXE_MSDLY, EXE_LGDLY, EXE_XLDLY)
   195                        ;
   196 00:F830: 85 F0        SET_DLY         STA     SETMS           ;Save Millisecond count
   197 00:F832: 84 F1                        STY     DELLO           ;Save Low multiplier
   198 00:F834: 86 F2                        STX     DELHI           ;Save High multiplier
   199 00:F836: 60                           RTS                     ;Return to caller
   200                        ;
   201                        ;EXE MSDELAY routine is the core delay routine. It sets the MSDELAY count value from the
   202                        ; SETMS variable, enables the MATCH flag, then waits for the MATCH flag to clear
   203                        ;
   204 00:F837: 48           EXE_MSDLY       PHA                     ;Save A Reg
   205 00:F838: F7 FF                        SMB7    MATCH           ;Set MATCH flag bit
   206 00:F83A: A5 F0                        LDA     SETMS           ;Get delay seed value
   207 00:F83C: 85 EF                        STA     MSDELAY         ;Set MS delay value
   208                        ;
   209 00:F83E: FF FF FD     MATCH_LP        BBS7    MATCH,MATCH_LP  ;Test MATCH flag, loop until cleared
   210 00:F841: 68                           PLA                     ;Restore A Reg
   211 00:F842: 60                           RTS                     ;Return to caller
   212                        ;
   213                        ;EXE LONG Delay routine is the 16-bit multiplier for the MSDELAY routine.
   214                        ; It loads the 16-bit count from DELLO/DELHI, then loops the MSDELAY routine until the
   215                        ; 16-bit count is decremented to zero.
   216                        ;
   217 00:F843: DA           EXE_LGDLY       PHX                     ;Save X Reg
   218 00:F844: 5A                           PHY                     ;Save Y Reg
   219 00:F845: A6 F2                        LDX     DELHI           ;Get high byte count
   220 00:F847: E8                           INX                     ;Increment by one (checks for $00 vs $FF)
   221 00:F848: A4 F1                        LDY     DELLO           ;Get low byte count
   222 00:F84A: F0 06                        BEQ     SKP_DLL         ;If zero, skip to high count
   223 00:F84C: 20 37 F8     DO_DLL          JSR     EXE_MSDLY       ;Call millisecond delay
   224 00:F84F: 88                           DEY                     ;Decrement low count
   225 00:F850: D0 FA                        BNE     DO_DLL          ;Branch back until done
   226                        ;
   227 00:F852: CA           SKP_DLL         DEX                     ;Decrement high byte index
   228 00:F853: D0 F7                        BNE     DO_DLL          ;Loop back to D0_DLL (will run 256 times)
   229 00:F855: 7A                           PLY                     ;Restore Y Reg
   230 00:F856: FA                           PLX                     ;Restore X Reg
   231 00:F857: 60                           RTS                     ;Return to caller
  Sun Feb 14 2021 23:49                                                                                                    Page 10


   232                        ;
   233                        ;EXE EXTRA LONG Delay routine uses XDL variable as an 8-bit count and calls the EXE LONG Delay
   234                        ; routine XDL times. On entry, XDL contains the number of iterations This can increase the delay
   235                        ; by 256 times the above value of 167,769.60 seconds (497 Days). Note: $00 = 256 times
   236                        ;
   237 00:F858: 20 43 F8     EXE_XLDLY       JSR     EXE_LGDLY       ;Call the Long Delay routine
   238 00:F85B: C6 F3                        DEC     XDL             ;Decrement count
   239 00:F85D: D0 F9                        BNE     EXE_XLDLY       ;Loop back until XDL times out
   240 00:F85F: 60                           RTS                     ;Return to caller
   241                        ;
   242                        ;**************************************************************************************************
   243                        ;COUNTER BENCHMARK TIMING ROUTINES
   244                        ; To enable a level of benchmarking, two new routines have been added to C02BIOS version 2.02
   245                        ; Using the existing 10ms Jiffy Clock, three bytes of Page zero are used to hold the variables;
   246                        ; MS10_CNT - a 10ms count variable for 0.01 resolution of timing - resets at 100 counts (1 second)
   247                        ; SECL_CNT - a low byte seconds count
   248                        ; SECH_CNT - a high byte seconds count
   249                        ; This provides up to 65,535.99 seconds of timing with 0.01 seconds resolution
   250                        ; - the count variables reset to zero after 65,535.99 seconds!
   251                        ;
   252                        ; New routines in C02Monitor version 2.02:
   253                        ; - Start counter (calls CNT_STRT) after prompting user
   254                        ; - Stop counter (calls CNT_STOP) and displays the timing count as: XXXXX.XX Seconds.
   255                        ;
   256                        ; CNT_INIT has been added as a new BIOS call, effectively replacing CNT_STRT, as it does
   257                        ; the same thing. CNT_STRT has been changed to only set the MATCH flag to restart the timing.
   258                        ; This allows the Benchmark Timer to effectively be paused and resumed without resetting the
   259                        ; the count variables. CNT_INIT has also been added to the BIOS JUMP table.
   260                        ;
   261                        ;CNT_INIT is used to zero the timing pointers and start the benchmark timing
   262                        ;CNT_STRT is used to start the timing by setting bit 6 of the MATCH flag (new in BIOS 3.03)
   263                        ;CNT_STOP is used to stop the timing by clearing bit 6 of the MATCH flag
   264                        ; the interrupt handler for the UART timer increments the timing variables when bit 6 of the
   265                        ; MATCH flag is active.
   266                        ;
   267 00:F860: 67 FF        CNT_INIT        RMB6    MATCH           ;Clear bit 6 of MATCH flag, ensure timing is disabled
   268 00:F862: 64 F4                        STZ     MS10_CNT        ;Zero 10ms timing count
   269 00:F864: 64 F5                        STZ     SECL_CNT        ;Zero low byte of seconds timing count
   270 00:F866: 64 F6                        STZ     SECH_CNT        ;Zero high byte of seconds timing count
   271                        ;
   272 00:F868: E7 FF        CNT_STRT        SMB6    MATCH           ;Set bit 6 of MATCH flag to enable timing
   273 00:F86A: 60                           RTS                     ;Return to caller
   274                        ;
   275 00:F86B: 67 FF        CNT_STOP        RMB6    MATCH           ;Clear bit 6 of MATCH flag to disable timing
   276 00:F86D: 60                           RTS                     ;Return to caller
   277                        ;
   278                        ;**************************************************************************************************
   279                        ;START of IDE Routines for Compact Flash adapter                                                  *
   280                        ;**************************************************************************************************
   281                        ;
   282                        IDE_READ_LBA                            ;Read a Block of data from IDE device
   283                        ;
   284                        ; This routine requires loading the requested LBA into the appropriate registers and
   285                        ; issuing the READ command 20h. The LBA count supported for the BIOS are bits 0-23,
   286                        ; so bits 24-27 are always set to 0. This provides access to IDE devices up to 8GB.
   287                        ;
   288                        ; Once the registers/parameters are setup, the Read Block command is issued.
   289                        ; This results in an interrupt being generated. The ISR handles the transfer of LBA
   290                        ; data from the CF Card to memory.
   291                        ;
   292                        ; The registers used are the same for read/write/verify. These are:
   293                        ;
   294                        ;       IDE_COMMAND = function requested (20h = READ LBA command)
  Sun Feb 14 2021 23:49                                                                                                    Page 11


   295                        ;       IDE_DRV_HEAD = (Upper 4 bits) used as:
   296                        ;               bit 7 = 1 per Sandisk documentation
   297                        ;               bit 6 = 1 for LBA mode 
   298                        ;               bit 5 = 1 per Sandisk documentation
   299                        ;               bit 4 = 0 for Drive 0
   300                        ;       IDE_DRV_HEAD = LBA Address bits 27-24 (lower 4 bits) - not used, always 0000
   301                        ;       IDE_CYL_HIGH = LBA Address bits 23-16
   302                        ;       IDE_CYL_LOW = LBA Address bits 15-8
   303                        ;       IDE_SCT_NUM = LBA Address bits 7-0
   304                        ;       IDE_SCT_CNT = number of blocks to read (most CF-Cards are limited to 1)
   305                        ;
   306 00:F86E: 20 06 F9                     JSR     IDE_SET_PARMS   ;Setup required parameters (6)
   307 00:F871: A9 20                        LDA     #$20            ;Get Read LBA command (2)
   308                        IDENT_READ                              ;Identity Command jumps to here to complete
   309 00:F873: B7 FF                        SMB3    MATCH           ;Set Read LBA bit (5)
   310 00:F875: 8D 7F FE                     STA     IDE_COMMAND     ;Send command to IDE Controller (4)
   311                        ;
   312                        LBA_RD_CMD
   313 00:F878: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   314 00:F87B: 30 FB                        BMI     LBA_RD_CMD      ;Loop until IDE controller not Busy (2/3)
   315                        ;
   316                        LBA_RD_WAIT
   317 00:F87D: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   318 00:F880: C9 50                        CMP     #$50            ;Compare for ready (2)
   319 00:F882: D0 04                        BNE     LBA_RD_ERR      ;If not, check for error condition (2/3)
   320                        LBA_RD_OK
   321 00:F884: AF FF FD                     BBS2    MATCH,LBA_RD_OK ;Wait for Read completed via ISR (5)
   322 00:F887: 60                           RTS                     ;Return to caller (status in A Reg) (6)
   323                        LBA_RD_ERR
   324 00:F888: 4A                           LSR     A               ;Shift error bit to carry (2)
   325 00:F889: 90 F2                        BCC     LBA_RD_WAIT     ;If clear, loop back and continue waiting (2/3)
   326                        ; 
   327 00:F88B: 37 FF                        RMB3    MATCH           ;Reset Read LBA bit (no ISR invoked) (5)
   328 00:F88D: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   329 00:F890: 85 D0                        STA     IDE_STATUS_RAM  ;Update RAM Status Register (3)
   330 00:F892: 60                           RTS                     ;Return to caller (6)
   331                        ;
   332                        IDE_WRITE_LBA                           ;Write a block of data to LBA
   333                        ;
   334                        ; This routine requires loading the requested LBA into the appropriate registers and
   335                        ; issuing the WRITE command 30h. The LBA count supported for the BIOS are bits 0-23,
   336                        ; so bits 24-27 are always set to 0. This provides access to IDE devices up to 8GB.
   337                        ;
   338                        ; The registers used are the same for read/write/verify. These are:
   339                        ;
   340                        ;       IDE_COMMAND = function requested (30h = WRITE LBA command)
   341                        ;       IDE_DRV_HEAD = (Upper 4 bits) used as:
   342                        ;               bit 7 = 1 per Sandisk documentation
   343                        ;               bit 6 = 1 for LBA mode 
   344                        ;               bit 5 = 1 per Sandisk documentation
   345                        ;               bit 4 = 0 for Drive 0
   346                        ;       IDE_DRV_HEAD = LBA Address bits 27-24 (lower 4 bits) - not used, always 0000
   347                        ;       IDE_CYL_HIGH = LBA Address bits 23-16
   348                        ;       IDE_CYL_LOW = LBA Address bits 15-8
   349                        ;       IDE_SCT_NUM = LBA Address bits 7-0
   350                        ;       IDE_SCT_CNT = number of blocks to read (most CF-Cards are limited to 1)
   351                        ;
   352 00:F893: 20 06 F9                     JSR     IDE_SET_PARMS   ;Setup required parameters (6)
   353                        ;
   354 00:F896: A7 FF                        SMB2    MATCH           ;Set Write LBA bit (5)
   355 00:F898: A9 30                        LDA     #$30            ;Get Write LBA command (2)
   356 00:F89A: 8D 7F FE                     STA     IDE_COMMAND     ;Send command to IDE Controller (4)
   357                        LBA_WR_CMD
  Sun Feb 14 2021 23:49                                                                                                    Page 12


   358 00:F89D: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   359 00:F8A0: 30 FB                        BMI     LBA_WR_CMD      ;Loop until IDE controller not Busy (2/3)
   360 00:F8A2: 4A                           LSR     A               ;Shift Error bit into Carry flag (2)
   361 00:F8A3: B0 2A                        BCS     IDE_WRITE_ERR   ;If Carry set, IDE error (2/3)
   362                        ;
   363                        ; Write Block routine integrated into IDE_WRITE_LBA
   364                        ;
   365                        ; - High byte needs to be loaded into the latch before the
   366                        ;   low byte is loaded into the Data Register!
   367                        ;
   368                        IDE_WRITE_BLK                           ;Write a block of data
   369 00:F8A5: 5A                           PHY                     ;Save Y reg
   370 00:F8A6: A0 01                        LDY     #$01            ;Set offset for high byte latch
   371                        ;
   372                        IDE_WRITE_LOOP
   373 00:F8A8: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register
   374 00:F8AB: 29 08                        AND     #%00001000      ;Check for DRQ active
   375 00:F8AD: F0 18                        BEQ     IDE_WR_FIN      ;If not active, exit (below)
   376                        IDE_WR_WBLK
   377 00:F8AF: B1 FD                        LDA     (BIOS_XFERL),Y  ;Get first byte of buffer + 1
   378 00:F8B1: 8D 75 FE                     STA     IDE_16_WRITE    ;Place into high byte latch
   379 00:F8B4: B2 FD                        LDA     (BIOS_XFERL)    ;Get first byte of buffer
   380 00:F8B6: 8D 78 FE                     STA     IDE_DATA        ;Write buffer to IDE (writes a word)
   381                        ;
   382                        ; - Buffer index needs to be incremented twice
   383                        ;
   384 00:F8B9: E6 FD                        INC     BIOS_XFERL      ;Increment pointers once
   385 00:F8BB: D0 02                        BNE     IDE_WR_BLK1
   386 00:F8BD: E6 FE                        INC     BIOS_XFERH
   387                        IDE_WR_BLK1
   388 00:F8BF: E6 FD                        INC     BIOS_XFERL      ;Increment pointers again
   389 00:F8C1: D0 E5                        BNE     IDE_WRITE_LOOP
   390 00:F8C3: E6 FE                        INC     BIOS_XFERH
   391                        IDE_WR_BLK2
   392 00:F8C5: 80 E1                        BRA     IDE_WRITE_LOOP  ;Loop back for 256 words
   393                        ;
   394 00:F8C7: 20 2F F9     IDE_WR_FIN      JSR     TST_IDE_RDY     ;Wait for IDE Controller ready
   395                        ;
   396                        WR_WAIT
   397 00:F8CA: AF FF FD                     BBS2    MATCH,WR_WAIT   ;Wait for Write completed via ISR
   398 00:F8CD: 7A                           PLY                     ;Restore Y reg
   399 00:F8CE: 60                           RTS                     ;Return to caller
   400                        ;
   401                        IDE_WRITE_ERR
   402 00:F8CF: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   403 00:F8D2: 85 D0                        STA     IDE_STATUS_RAM  ;Save Status Register (3)
   404 00:F8D4: 27 FF                        RMB2    MATCH           ;Reset Write LBA bit (no ISR) (5)
   405 00:F8D6: 60                           RTS                     ;Return to caller (6)
   406                        ;
   407                        IDE_VERIFY_LBA                          ;Verify LBA after write
   408                        ;
   409                        ; This routine requires loading the requested LBA into the appropriate registers and
   410                        ; issuing the VERIFY command 40h. The LBA count supported for the BIOS are bits 0-23,
   411                        ; so bits 24-27 are always set to 0. This provides access to IDE devices up to 8GB.
   412                        ;
   413                        ; Note: The Verify function here is a feature of the CF Card controller.
   414                        ; It is identical to a Read Block command except no Data is transferred, only verified.
   415                        ; Also, no DRQ is set, but an interrupt is generated after the Verify is completed.
   416                        ;
   417                        ; The registers used are the same for read/write/verify. These are:
   418                        ;
   419                        ;       IDE_COMMAND = function requested (40h = Verify LBA command)
   420                        ;       IDE_DRV_HEAD = (Upper 4 bits) used as:
  Sun Feb 14 2021 23:49                                                                                                    Page 13


   421                        ;               bit 7 = 1 per Sandisk documentation
   422                        ;               bit 6 = 1 for LBA mode 
   423                        ;               bit 5 = 1 per Sandisk documentation
   424                        ;               bit 4 = 0 for Drive 0
   425                        ;       IDE_DRV_HEAD = LBA Address bits 27-24 (lower 4 bits) - not used, always 0000
   426                        ;       IDE_CYL_HIGH = LBA Address bits 23-16
   427                        ;       IDE_CYL_LOW = LBA Address bits 15-8
   428                        ;       IDE_SCT_NUM = LBA Address bits 7-0
   429                        ;       IDE_SCT_CNT = number of blocks to read (most CF-Cards are limited to 1)
   430                        ;
   431 00:F8D7: 20 06 F9                     JSR     IDE_SET_PARMS   ;Setup required parameters
   432                        ;
   433 00:F8DA: 97 FF                        SMB1    MATCH           ;Set Verify LBA bit
   434 00:F8DC: A9 40                        LDA     #$40            ;Get Verify LBA command
   435 00:F8DE: 8D 7F FE                     STA     IDE_COMMAND     ;Send command to IDE Controller
   436                        LBA_VF_CMD
   437 00:F8E1: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register
   438 00:F8E4: 30 FB                        BMI     LBA_VF_CMD      ;Loop until IDE controller not Busy
   439 00:F8E6: 4A                           LSR     A               ;Shift Error bit into Carry flag
   440 00:F8E7: 90 08                        BCC     VF_FINISH       ;If Carry clear, no error
   441                        ;
   442 00:F8E9: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register
   443 00:F8EC: 85 D0                        STA     IDE_STATUS_RAM  ;Save Status Register
   444 00:F8EE: 17 FF                        RMB1    MATCH           ;Reset Verify LBA bit (no ISR)
   445 00:F8F0: 60                           RTS                     ;Return to caller
   446                        ;
   447                        VF_FINISH
   448 00:F8F1: 20 2F F9                     JSR     TST_IDE_RDY     ;Wait for IDE Controller ready
   449                        VF_WAIT
   450 00:F8F4: 9F FF FD                     BBS1    MATCH,VF_WAIT   ;Wait for Verify to complete via ISR
   451 00:F8F7: 60                           RTS                     ;Return to caller
   452                        ;
   453                        IDE_SET_ADDRESS                         ;Set Address for LBA read or write
   454                        ;
   455                        ; This routine uses the A,Y,X registers to setup the address in memory that a block
   456                        ; will be read to or written from (16-bit address), along with the block count.
   457                        ; The Register usage is as follows:
   458                        ;       A Register = Memory address low byte
   459                        ;       Y Register = Memory address high byte
   460                        ;       X Register = Block count to transfer (device dependent, most CF Cards = 1)
   461 00:F8F8: 85 F7                        STA     LBA_ADDR_LOW    ;Set LBA low byte address (3)
   462 00:F8FA: 84 F8                        STY     LBA_ADDR_HIGH   ;Set LBA high byte address (3)
   463 00:F8FC: 86 F9                        STX     LBA_XFER_CNT    ;Set LBA Block count for xfer (3)
   464 00:F8FE: 60                           RTS                     ;Return to caller (6)
   465                        ;
   466                        IDE_SET_LBA                             ;Set the LBA block for transfer (read/write)
   467                        ;
   468                        ; This routine sets the variables used to select the starting LBA for transfer.
   469                        ; The Register usage is as follows:
   470                        ;       A Register = LBA Address bits 7-0
   471                        ;       Y Register = LBA Address bits 15-8
   472                        ;       X Register = LBA Address bits 23-16
   473 00:F8FF: 85 FA                        STA     LBA_LOW_BYTE    ;Store Address bits 0-7 (3)
   474 00:F901: 84 FB                        STY     LBA_HIGH_BYTE   ;Store Address bits 8-15 (3)
   475 00:F903: 86 FC                        STX     LBA_EXT_BYTE    ;Store Address bits 16-23 (3)
   476 00:F905: 60                           RTS                     ;Return to caller (6)
   477                        ;
   478                        ; This routine sets the LBA number used for all transfers.
   479                        ; - The IDE Controller is checked first to ensure it's ready to receive parameters
   480                        ; - then the requested LBA (stored in Page Zero variables) are loaded into the
   481                        ; - IDE Controller registers, followed by the required Mode parameters.
   482                        ; - Last, the transfer address is setup which points to the location in memory that
   483                        ; - will be used to transfer Data to or from. 
  Sun Feb 14 2021 23:49                                                                                                    Page 14


   484                        ;
   485                        IDE_SET_PARMS                           ;Set All parameters for LBA transfers
   486                        ;
   487 00:F906: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   488 00:F909: 30 FB                        BMI     IDE_SET_PARMS   ;Loop until BUSY bit is clear (2/3)
   489                        ;
   490 00:F90B: A5 FC                        LDA     LBA_EXT_BYTE    ;Set LBA bits 23-16 (3)
   491 00:F90D: 8D 7D FE                     STA     IDE_CYL_HIGH    ;Send to IDE (4)
   492 00:F910: A5 FB                        LDA     LBA_HIGH_BYTE   ;Set LBA bits 15-8 (3)
   493 00:F912: 8D 7C FE                     STA     IDE_CYL_LOW     ;Send to IDE (4)
   494 00:F915: A5 FA                        LDA     LBA_LOW_BYTE    ;Get LBA bits 7-0 (3)
   495 00:F917: 8D 7B FE                     STA     IDE_SCT_NUM     ;Send to IDE (4)
   496 00:F91A: A5 F9                        LDA     LBA_XFER_CNT    ;Get Block count to read (CF always 1) (3)
   497 00:F91C: 8D 7A FE                     STA     IDE_SCT_CNT     ;Send to IDE (4)
   498                        ;
   499                        IDE_SET_PARMS2                          ;Set partial parameters (non LBA xfer commands)
   500                        ;
   501 00:F91F: A9 E0                        LDA     #%11100000      ;Set Drive 0, LBA mode, LBA bits 27-24 as 0 (2)
   502 00:F921: 8D 7E FE                     STA     IDE_DRV_HEAD    ;Send to IDE (4)
   503                        ;
   504 00:F924: A5 F7                        LDA     LBA_ADDR_LOW    ;Setup buffer address (3)
   505 00:F926: 85 FD                        STA     BIOS_XFERL      ;Store low byte (3)
   506 00:F928: A5 F8                        LDA     LBA_ADDR_HIGH   ;Block Buffer Address (3)
   507 00:F92A: 85 FE                        STA     BIOS_XFERH      ;Store high byte (3)
   508 00:F92C: 64 D0                        STZ     IDE_STATUS_RAM  ;Clear RAM Status Register, ISR updates it (3)
   509 00:F92E: 60                           RTS                     ;Return to caller (6)
   510                        ;
   511                        ;Test for IDE Controller Ready
   512                        ; This routine tests that the IDE Controller (CF Card) is ready and can accept a command
   513                        ; for execution. It turns out that two bits in the status register must be tested to ensure
   514                        ; the card is ready... testing only one flag is unreliable and results in random failures
   515                        ; in data transfers.
   516                        ;
   517                        TST_IDE_RDY     
   518 00:F92F: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   519 00:F932: C9 50                        CMP     #$50            ;Mask off Ready bits (2)
   520 00:F934: D0 F9                        BNE     TST_IDE_RDY     ;Loop back until set (ready) (2/3)
   521 00:F936: 60                           RTS                     ;Return to caller (6)
   522                        ;
   523                        ;Test for IDE Controller Busy
   524                        ; This routine loops on the Busy flag. If the IDE Controller is busy, no other
   525                        ; status register flags are valid and no commands can be sent to the IDE Controller.
   526                        ; Hence, this routine is key to determine if the IDE Controller is available to
   527                        ; accept a command. Bit 7 is the Busy Bit. The 65C02 will set the "n" flag
   528                        ; if Bit 7 is active, else clear it.
   529                        ;
   530                        TST_IDE_BUSY    
   531 00:F937: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get IDE Alternate Status register (4)
   532 00:F93A: 30 FB                        BMI     TST_IDE_BUSY    ;Loop until BUSY bit is clear (2/3)
   533 00:F93C: 60                           RTS                     ;Return to Caller (6)
   534                        ;
   535                        ;**************************************************************************************************
   536                        ;START of Realtime Clock Routines for Compact Flash adapter                                       *
   537                        ;**************************************************************************************************
   538                        ;
   539                        ;RTC Routines to Read and Write Non-Volatile RAM - 256 Bytes
   540                        ; To use either routine, the starting memory address needs to be
   541                        ; loaded into the A/Y registers. A reg = low byte, Y reg = high byte
   542                        ;
   543 00:F93D: 20 5B F9     RTC_NVRD        JSR     RTC_NVSET       ;Setup for transfer
   544 00:F940: AD 73 FE     RTC_RD_LOOP     LDA     RTC_RAM_DATA    ;Get NVRAM Data
   545 00:F943: 91 FD                        STA     (BIOS_XFERL),Y  ;Save into RAM
   546 00:F945: C8                           INY                     ;Increment Y Index
  Sun Feb 14 2021 23:49                                                                                                    Page 15


   547 00:F946: D0 F8                        BNE     RTC_RD_LOOP     ;Loop back reading NVRAM
   548 00:F948: 80 0D                        BRA     CLEAR_BMI       ;Clear Burst Mode, exit
   549                        ;
   550 00:F94A: 20 5B F9     RTC_NVWR        JSR     RTC_NVSET       ;Setup for transfer
   551 00:F94D: B1 FD        RTC_WR_LOOP     LDA     (BIOS_XFERL),Y  ;Get RAM
   552 00:F94F: 8D 73 FE                     STA     RTC_RAM_DATA    ;Write to NVRAM Data
   553 00:F952: C8                           INY                     ;Increment Y Index
   554 00:F953: D0 F8                        BNE     RTC_WR_LOOP     ;Loop back writing NVRAM
   555 00:F955: A9 20                        LDA     #%00100000      ;Get Burst Mode Increment bit
   556 00:F957: 1C 6F FE     CLEAR_BMI       TRB     RTC_CONTROL_B   ;Clear Burst Mode for NVRAM
   557 00:F95A: 60                           RTS                     ;Return to caller
   558                        ;
   559 00:F95B: 85 FD        RTC_NVSET       STA     BIOS_XFERL      ;Save Low Address location
   560 00:F95D: 84 FE                        STY     BIOS_XFERH      ;Save High Address location
   561 00:F95F: A9 20                        LDA     #%00100000      ;Get Burst Mode Increment bit
   562 00:F961: 0C 6F FE                     TSB     RTC_CONTROL_B   ;Set Burst Mode for NVRAM
   563 00:F964: 9C 70 FE                     STZ     RTC_RAM_ADDR    ;Set NVRAM Address to Zero
   564 00:F967: A0 00                        LDY     #$00            ;Zero Y reg - Index
   565 00:F969: 60                           RTS                     ;Return to caller
   566                        ;
   567                        ;**************************************************************************************************
   568                        ;START OF PANIC ROUTINE
   569                        ;The Panic routine is for debug of system problems, i.e., a crash. The hardware design requires a
   570                        ; debounced NMI trigger button which is manually operated when the system crashes or malfunctions.
   571                        ;
   572                        ;Starting with C02BIOS 3.03, pages are no longer saved! This is the result of adding additional
   573                        ; hardware devices which require additional buffer space as:
   574                        ; - Second UART Port Receive/Transmit buffer (future reserve) at Page $04
   575                        ; - DS1511 Realtime Clock NVRAM buffer at Page $05
   576                        ; - IDE Controller device LBA buffer at Pages $06 and $07
   577                        ;
   578                        ; User presses the NMI (panic) button. The NMI vectored routine will perform the following tasks:
   579                        ; 1- Save registers in page $00 locations
   580                        ; 2- Clear all Console I/O buffer pointers
   581                        ; 3- Call the ROM routines to init the vectors and config data (page $03)
   582                        ; 4- Call the ROM routines to reset/init the Console UART (SCC2691)
   583                        ; 5- Enter the Monitor via the warm start vector
   584                        ;
   585                        ; Note: The additional hardware detection (RTC-IDE) are NOT executed with the Panic routine!
   586                        ; The interrupt vectors are restored without including the additional ISR for the IDE controller.
   587                        ;
   588                        ; Note: no memory is cleared except the required pointers/vectors to restore the system.
   589                        ;
   590                        ;Note: it's possible to lockup the SCC2691 so that the Reset/Init routines can not recover it.
   591                        ; The problem is one of two possibilities:
   592                        ;  1- The BRG Test mode has been toggled via a read of the BRG Test Register. * - see below.
   593                        ;  2- The X1/X16 Test mode has been toggled via a read of the X1/X16 Test Register.
   594                        ;
   595                        ;The first scenario can be avoided if the baud rate is setup for 19.2K or 38.4K, as the test mode
   596                        ; uses the same baud rate as normal mode. Note that this does not lock up the UART in any way, but
   597                        ; simply changes the baud rate per the BRG Test mode table. A second read to the BRG Test mode
   598                        ; register will change the baud rate back to normal. As a default, the baud rate is set for 38.4K.
   599                        ;
   600                        ; NOTE: This is no longer a problem due to extended baud rates now supported starting in BIOS 2.05!
   601                        ; New default baud rate is now set to 115.2K.
   602                        ;
   603                        ;The second scenario is more difficult to workaround. There's no telling if a read was done to the
   604                        ; X1/X16 Test Mode Register. There are only two options to correct this:
   605                        ;  1- a second read of the X1/X16 Test Mode Register
   606                        ;  2- a hardware Reset applied to the UART.
   607                        ; In the interest of being able to use the NMI Panic routine, the code does a read of the X1/X16
   608                        ; Test Mode Register. If pressing the Panic button does not restore the UART, pressing it a second
   609                        ; time might, unless the NMI vector has been changed or corrupted!
  Sun Feb 14 2021 23:49                                                                                                    Page 16


   610                        ; NOTE: See below for a change in accessing this register in the NMI routine!
   611                        ;
   612                        ;NOTE: The X1/X16 Test mode is toggled via the INIT_2691 routine below! This is the result of an
   613                        ; anomaly in the W65C02 as explained in the Init section below. This is noted here for awareness
   614                        ; only. Please read the text below preceding the initialization routines for more detail!
   615                        ;
   616 00:F96A: 85 DE        NMI_VECTOR      STA     AREG            ;Save A Reg
   617 00:F96C: 86 DD                        STX     XREG            ;Save X Reg
   618 00:F96E: 84 DC                        STY     YREG            ;Save Y Reg
   619 00:F970: 68                           PLA                     ;Get Processor Status
   620 00:F971: 85 DA                        STA     PREG            ;Save in PROCESSOR STATUS preset/result
   621 00:F973: BA                           TSX                     ;Get Stack pointer
   622 00:F974: 86 DB                        STX     SREG            ;Save STACK POINTER
   623 00:F976: 68                           PLA                     ;Pull RETURN address from STACK
   624 00:F977: 85 D8                        STA     PCL             ;Store Low byte
   625 00:F979: 68                           PLA                     ;Pull high byte
   626 00:F97A: 85 D9                        STA     PCH             ;Store High byte
   627                        ;
   628 00:F97C: 9C 85 FE                     STZ     UART_IMR        ;Disable ALL interrupts from UART
   629 00:F97F: AD 81 FE                     LDA     UART_STATUS     ;Get UART Status Register
   630 00:F982: 85 E6                        STA     UART_SRT        ;Save it in Page 0
   631 00:F984: AD 85 FE                     LDA     UART_ISR        ;Get UART Interrupt Status Register
   632 00:F987: 85 E5                        STA     UART_IRT        ;Save it in Page 0
   633                        ;
   634                        ;The following line of code can be considered optional. It's a work-around for an anomaly of
   635                        ; the W65C02 which might toggle the X1/X16 Test Mode Register. In over a year of running
   636                        ; 3- C02 Pocket SBCs, this problem has not yet been encountered, so it is commented out.
   637                        ;
   638                        ;               LDA     UART_CLKTEST    ;Toggle the X1/X16 Test mode
   639                        ;
   640 00:F989: A2 08                        LDX     #$08            ;Set count for 8
   641 00:F98B: 74 DE        PAN_LP1         STZ     ICNT-1,X        ;Clear console I/O pointers/Status
   642 00:F98D: CA                           DEX                     ;Decrement index
   643 00:F98E: D0 FB                        BNE     PAN_LP1         ;Branch back till done
   644                        ;
   645 00:F990: 20 9C FF                     JSR     INIT_PG03       ;Xfer default Vectors/HW Config to $0300
   646 00:F993: 20 99 F9                     JSR     INIT_IO         ;Reset and Init the UART for Console
   647 00:F996: 6C 06 03     DO_NMI0         JMP     (NMIRTVEC0)     ;Jump to NMI Return Vector (Monitor Warm Start)
   648                        ;
   649                        ;**************************************************************************************************
   650                        ;Initializing the SCC2691 UART as a Console.
   651                        ;An anomaly in the W65C02 processor requires a different approach in programming the SCC2691
   652                        ; for proper setup/operation. The SCC2691 uses two Mode Registers which are accessed at the same
   653                        ; register in sequence. There is a command that Resets the Mode Register pointer (to MR1) that is
   654                        ; issued first. Then MR1 is loaded followed by MR2. The problem with the W65C02 is a false read of
   655                        ; the register when using indexed addressing (i.e., STA UART_REGISTER,X). This results in the Mode
   656                        ; Register pointer being moved to the second register, so the write to MR1 never happens. While
   657                        ; the indexed list works fine for all other register functions/commands, the loading of the
   658                        ; Mode Registers need to be handled separately.
   659                        ;
   660                        ;NOTE: the W65C02 will function normally "if" a page boundary is crossed as part of the STA
   661                        ; (i.e., STA $FDFF,X) where the value of the X Register is high enough to cross the page boundary.
   662                        ; Programming in this manner would be confusing and require modification if the base I/O address
   663                        ; is changed for a different hardware I/O map.
   664                        ;
   665                        ;The same anomaly in the W65C02 also creates a false read when sending any command to the Command
   666                        ; Register (assuming indexed addressing), as the read function of that hardware register is the
   667                        ; BRG Test Register. This can result in a different baud rate being selected, depending on the
   668                        ; baud rate tables listed in the Datasheet. When using either 19.2K or 38.4K baud rate, the tables
   669                        ; are the same for both normal and BRG Test mode, so the UART will operate normally. Changing to
   670                        ; a different baud rate via the BRG Test Register requires additional coding to use any of the
   671                        ; extended baud rates.
   672                        ;
  Sun Feb 14 2021 23:49                                                                                                    Page 17


   673                        ;There are two routines called to setup the 2691 UART:
   674                        ;
   675                        ;The first routine is a RESET of the UART.
   676                        ; It issues the following sequence of commands:
   677                        ;  1- Send a Power On command to the ACR
   678                        ;  2- Reset Break Change Interrupt
   679                        ;  3- Reset Receiver
   680                        ;  4- Reset Transmitter
   681                        ;  5- Reset All errors
   682                        ;
   683                        ;The second routine initializes the 2691 UART for operation. It uses two tables of data; one for
   684                        ; the register offset and the other for the register data. The table for register offsets is
   685                        ; maintained in ROM. The table for register data is copied to page $03, making it soft data. If
   686                        ; needed, operating parameters can be altered and the UART re-initialized via the ROM routine.
   687                        ;
   688                        ; Updated CO2BIOS version to Ver. 2.01 in April 2018. Shorten INIT_IO routine by moving up the
   689                        ; INIT_2691 to remove the "JMP INIT_2691", saves a few bytes and some clock cycles.
   690                        ;
   691                        ; Updated C02BIOS version to 2.05 provides for selecting extended baud rates. This is more of a 
   692                        ; band-aid approach for the SCC2691 as the BRG Test register needs to be accessed (READ) to 
   693                        ; toggle to the extended rates. To ensure this can be accomplished by soft config data only,
   694                        ; a modification to the MR2 data is implemented. Bit 7 is generally a zero (0) as the SCC2691
   695                        ; is configured for console use only. By setting Bit 7 to one (1), the BIOS config routine
   696                        ; will determine if extended baud rates are requested. It also requires that Bit 7 is masked
   697                        ; off when setting up the SCC2691 during power up, reset or a software config change.
   698                        ;
   699                        ; The BIOS init routine also uses MATCH bits 4,5 to track the status of the extended bit rates.
   700                        ; Bit 5 is used to show that the current config requires the BRG Test register to be toggled to
   701                        ; the extended bit rates. Bit 4 shows the current state of the BRG Test register.
   702                        ; Bit 5 is set to 1 if extended baud are required.
   703                        ; Bit 4 is set to 1 is extended baud rates are active.
   704                        ; NOTE: changing bits 4,5 should be avoided. The Init routine should only be used when extended
   705                        ; baud rates are required or any change is required.
   706                        ;
   707                        ; NOTE: The C02Monitor will also sense the active EBR status via Bit 4 when a Reset or Zero RAM
   708                        ; is selected. This is required as a Reset or Zero RAM will clear out the MATCH flags bits and
   709                        ; the status of the BRG Test register will be lost.
   710                        ;
   711                        ; Also realize that a hardware reset will rest the SCC2691 and the default ROM config will be
   712                        ; initialized. Also note that the Panic routine invoked by a NMI trigger will also reset the
   713                        ; UART to the default ROM config, but does not inquire or change any of the config data. It only
   714                        ; calls the init routines, which will track the UART operating mode and handle as required.
   715                        ;
   716 00:F999: 20 DA F9     INIT_IO         JSR     RESET_2691      ;Power-Up Reset of SCC2691 UART
   717 00:F99C: A9 64                        LDA     #DF_TICKS       ;Get divider for jiffy clock for 1-second
   718 00:F99E: 85 E7                        STA     TICKS           ;Preload TICK count
   719                        ;
   720                        ;This routine sets the initial operating mode of the UART
   721                        ;
   722 00:F9A0: 78           INIT_2691       SEI                     ;Disable interrupts
   723 00:F9A1: A2 0D                        LDX     #INIT_DATAE-INIT_DATA ;Get the Init byte count
   724 00:F9A3: BD 1F 03     2691_INT        LDA     LOAD_2691-1,X   ;Get Data for 2691 Register
   725 00:F9A6: BC E4 FE                     LDY     INIT_OFFSET-1,X ;Get Offset for 2691 Register
   726 00:F9A9: 99 80 FE                     STA     SCC2691_BASE,Y  ;Store Data to selected register
   727 00:F9AC: CA                           DEX                     ;Decrement count
   728 00:F9AD: D0 F4                        BNE     2691_INT        ;Loop back until all registers are loaded
   729                        ;
   730                        ; Mode Register is reset to MR1 by above INIT_2691
   731                        ; MR2 data Bit 7 is used for extended baud rates... should always be "0" for normal config!
   732                        ;
   733 00:F9AF: AD 2D 03                     LDA     LOAD_2691+13    ;Get Mode Register 1 Data
   734 00:F9B2: 8D 80 FE                     STA     UART_MODEREG    ;Send to 2691
   735 00:F9B5: AD 2E 03                     LDA     LOAD_2691+14    ;Get Mode Register 2 Data
  Sun Feb 14 2021 23:49                                                                                                    Page 18


   736 00:F9B8: 30 0F                        BMI     SET_EBR         ;If Bit7 set, branch
   737 00:F9BA: 8D 80 FE                     STA     UART_MODEREG    ;Else, Send MR2 data to 2691
   738 00:F9BD: 57 FF                        RMB5    MATCH           ;Turn off EBR Bit 5 in Match flag
   739 00:F9BF: 4F FF 05                     BBR4    MATCH,NO_EBR    ;If EBR off, no need to toggle off
   740 00:F9C2: 2C 82 FE                     BIT     UART_BRGTST     ;Toggle BRG Test register (read)
   741 00:F9C5: 47 FF                        RMB4    MATCH           ;Turn off EBR active bit
   742 00:F9C7: 58           NO_EBR          CLI                     ;Enable interrupts
   743 00:F9C8: 60                           RTS                     ;Return to caller
   744                        ;
   745 00:F9C9: D7 FF        SET_EBR         SMB5    MATCH           ;Set EBR bit in Match flag
   746 00:F9CB: 29 7F                        AND     #$7F            ;Mask off Bit 7 for EBR config
   747 00:F9CD: 8D 80 FE                     STA     UART_MODEREG    ;Else, Send MR2 to 2691
   748                        ;
   749 00:F9D0: CF FF 05                     BBS4    MATCH,SKIP_BRG  ;If BRG Test toggled, skip
   750 00:F9D3: 2C 82 FE                     BIT     UART_BRGTST     ;Else, toggle BRG Test register (read)
   751 00:F9D6: C7 FF                        SMB4    MATCH           ;Set Bit 4 fpr BRG Test toggled
   752 00:F9D8: 58           SKIP_BRG        CLI                     ;Enables interrupts
   753 00:F9D9: 60                           RTS                     ;Return to caller
   754                        ;
   755                        ;
   756                        ;This routine does a Reset of the SCC2691
   757                        ;
   758 00:F9DA: A9 08        RESET_2691      LDA     #%00001000      ;Get Power On mask
   759 00:F9DC: 8D 84 FE                     STA     UART_AUXCR      ;Send to 2691 (ensure it's on)
   760                        ;
   761 00:F9DF: A2 04                        LDX     #UART_RDATAE-UART_RDATA1 ;Get the Reset commands byte count
   762 00:F9E1: BD E0 FE     UART_RES1       LDA     UART_RDATA1-1,X ;Get Reset commands
   763 00:F9E4: 8D 82 FE                     STA     UART_COMMAND    ;Send to UART CR
   764 00:F9E7: CA                           DEX                     ;Decrement the command list index
   765 00:F9E8: D0 F7                        BNE     UART_RES1       ;Loop back until all are sent
   766 00:F9EA: 60                           RTS                     ;Return to caller
   767                        ;
   768                        ;Core routines that are used to detect and configure additional I/O devices.
   769                        ; The I/O adapter supported by the 3.0x Release of C02BIOS contains two I/O devices:
   770                        ; - A Maxim DS1511 Realtime Clock
   771                        ; - A Compact Flash Card configured in True IDE Mode (per SanDisk documentation)
   772                        ;
   773                        ; The first routine is to detect the DS1511 RTC. This is done by reading the NVRAM section
   774                        ; and testing for the Signature at the end of NVRAM. Obviously, this is something that needs
   775                        ; to be setup before it can be detected. There is a separate utility that is used to configure
   776                        ; the RTC for Time/Date, NVRAM usage and the two-byte signature. This utility must be run first
   777                        ; to properly configure the RTC. Once completed, the BIOS will detect the RTC and read the
   778                        ; Date and Time to set the BIOS variables accordingly.
   779                        ;
   780                        ; The second routine is to detect the Compact Flash device. This can be a bit tricky...
   781                        ; as reading the Status register may or may not be valid depending on the individual CF Card
   782                        ; and it's internal timing to become ready after a hardware reset.
   783                        ; Assuming the CF Card is present and attempting to execute a Reset or Self Diagnostic command
   784                        ; could likely get stuck in a loop waiting for a bit change in the Status register.
   785                        ; From testing, the most reliable method is trying to load the Status register and comparing it
   786                        ; against the Phantom Address read when there is no device (or memory) at the decoded location.
   787                        ; As the configured I/O Page is $FE, this value will be returned if a CF Card is not present.
   788                        ; Also note that there is no valid condition of the Status register where all but the lowest
   789                        ; order bits would be active. If a read returns other than $FE, additional tests are done to
   790                        ; detect the CF Card and initialize it. Once completed, the ISR for the IDE controller is added
   791                        ; to the interrupt handler via a reserved interrupt vector.
   792                        ;
   793                        ;This routine detects the DS1511 RTC.
   794                        ; While there's really no standard method to detect the RTC, the NVRAM is initialized
   795                        ; during the configuration for Date, Time, etc. The last two bytes of the NVRAM will
   796                        ; contain a 2-byte signature of "KM", in honor of the author ;-)
   797                        ; If the signature is found, the INIT_RTC routine is called, which will setup the
   798                        ; RTC variables in Page Zero, where the correct Date and Time will be maintained.
  Sun Feb 14 2021 23:49                                                                                                    Page 19


   799                        ;
   800                        DETECT_RTC
   801 00:F9EB: A2 FE                        LDX     #$FE            ;Load NVRAM Offset
   802 00:F9ED: 8E 70 FE                     STX     RTC_RAM_ADDR    ;Set index to start of signature
   803 00:F9F0: AD 73 FE                     LDA     RTC_RAM_DATA    ;Get NVRAM Data
   804 00:F9F3: C9 4B                        CMP     #"K"            ;Check for "M"
   805 00:F9F5: D0 0B                        BNE     SET_EPOCH       ;If not found, set EPOCH as default
   806 00:F9F7: E8                           INX                     ;Increment Offset
   807 00:F9F8: 8E 70 FE                     STX     RTC_RAM_ADDR    ;Set index to start of signature
   808 00:F9FB: AD 73 FE                     LDA     RTC_RAM_DATA    ;Get NVRAM Data
   809 00:F9FE: C9 4D                        CMP     #"M"            ;Check for "K"
   810 00:FA00: F0 0B                        BEQ     FOUND_RTC       ;If good, go Init RTC and exit
   811                        ;
   812                        ;If RTC not found, preload Date variables as EPOCH time (Thursday, 1st January, 1970)
   813                        ; Note: Time variables default to zero from a cold start.
   814                        ;
   815                        SET_EPOCH       
   816 00:FA02: A2 03                        LDX     #$03            ;Get Index of 3
   817 00:FA04: BD 15 FD     EPOCH_LP        LDA     EPOCH-1,X       ;Get Preload data
   818 00:FA07: 95 EA                        STA     DAY_DATE-1,X    ;Store in RTC variables
   819 00:FA09: CA                           DEX                     ;Decrement Index
   820 00:FA0A: D0 F8                        BNE     EPOCH_LP        ;Loop back until done
   821 00:FA0C: 60                           RTS                     ;Return, no RTC found
   822                        ;
   823                        FOUND_RTC
   824 00:FA0D: E8                           INX                     ;Increment Index ($FF - $00)
   825 00:FA0E: BD B4 FF     FOUND_RTC_LP    LDA     RTC_MSG,X       ;Get BIOS init msg
   826 00:FA11: F0 06                        BEQ     INIT_RTC        ;If zero, msg done, go Init RTC
   827 00:FA13: 20 19 F8                     JSR     CHROUT          ;Send to console
   828 00:FA16: E8                           INX                     ;Increment Index
   829 00:FA17: 80 F5                        BRA     FOUND_RTC_LP    ;Loop back until done
   830                        ;
   831                        ;This routine reads the BCD registers from the DS1511 RTC, converts BCD to Binary and loads the
   832                        ; BIOS RTC variables. Note that some of the variables are shared to conserve Page Zero space.
   833                        ; Note: Buffer area used for init is also used by C02 Monitor for hex input and code conversion,
   834                        ; but is initialized as needed before usage, so we can clobber it here when configuring the BIOS.
   835                        ;
   836                        INIT_RTC
   837 00:FA19: A9 80                        LDA     #%10000000      ;Get TE Bit mask
   838 00:FA1B: 1C 6F FE                     TRB     RTC_CONTROL_B   ;Turn off TE Bit for update
   839                        ;
   840 00:FA1E: A2 00                        LDX     #$00            ;Set index to zero, 8 registers to be read
   841                        RTC_LOAD_LOOP
   842 00:FA20: BD 60 FE                     LDA     RTC_SECONDS,X   ;Get Data from RTC
   843 00:FA23: 95 A0                        STA     BUFF_PG0,X      ;Store into RAM
   844 00:FA25: E8                           INX                     ;Increment register count
   845 00:FA26: E0 08                        CPX     #$08            ;Check for all 8 moved
   846 00:FA28: D0 F6                        BNE     RTC_LOAD_LOOP   :Loop back until all registers are read
   847                        ;
   848 00:FA2A: A9 80                        LDA     #%10000000      ;Get TE Bit mask
   849 00:FA2C: 0C 6F FE                     TSB     RTC_CONTROL_B   ;Turn on TE Bit to update
   850                        ;
   851                        ;Now convert BCD to Binary (X reg = $08)
   852                        ;
   853 00:FA2F: B5 9F        BCD_LOOP        LDA     BUFF_PG0-1,X    ;Get BCD Data from Buffer (4)
   854                        ;
   855 00:FA31: A8                           TAY                     ;Save BCD value (2)
   856 00:FA32: 29 F0                        AND     #$F0            ;Mask for high nibble (2)
   857 00:FA34: 4A                           LSR     A               ;Shift over (/2) (2)
   858 00:FA35: 85 EE                        STA     RTC_TEMP        ;Save in temp (3)
   859 00:FA37: 4A                           LSR     A               ;Shift over (/4) (2)
   860 00:FA38: 4A                           LSR     A               ;Shift over (/8) -Carry is clear (2)
   861 00:FA39: 65 EE                        ADC     RTC_TEMP        ;Add to temp (3)
  Sun Feb 14 2021 23:49                                                                                                    Page 20


   862 00:FA3B: 85 EE                        STA     RTC_TEMP        ;Store it back (3)
   863 00:FA3D: 98                           TYA                     ;Get BCD back (2)
   864 00:FA3E: 29 0F                        AND     #$0F            ;Mask for low nibble (2)
   865 00:FA40: 65 EE                        ADC     RTC_TEMP        ;Add temp (upper converted nibble) (3)
   866                        ;
   867 00:FA42: 95 9F                        STA     BUFF_PG0-1,X    ;Save Binary Data back to Buffer (4)
   868 00:FA44: CA                           DEX                     ;Decrement Index (2)
   869 00:FA45: D0 E8                        BNE     BCD_LOOP        ;Loop back until done (2/3)
   870                        ;
   871                        ;Now take the binary data for the RTC, and format it for the BIOS RTC variables:
   872                        ; Seconds, Minutes and Hours are fine as they are, so they simply move over.
   873                        ; The Day (of the week) and the Date (of the Month) are combined into a single variable.
   874                        ; Note: Day (of the week) is variable and decided by the user. In honor of my past, I'm
   875                        ; declaring Saturday as the 1st day of the week, an IBM tradition.
   876                        ; The Month is also kept in the upper 4 bits of the Century variable.
   877                        ; Note: The Century and Year are two BCD digits each. As 4 BCD digits, these need to be
   878                        ; converted to a 16-bit binary integer. Only 12-bits are needed, which frees the upper
   879                        ; 4-bits to be used for the Month.
   880                        ;
   881 00:FA47: A5 A3                        LDA     BUFF_PG0+3      ;Get the Day count (3)
   882 00:FA49: 0A                           ASL     A               ;Shift to upper 3 bits (2)
   883 00:FA4A: 0A                           ASL     A               ; (2)
   884 00:FA4B: 0A                           ASL     A               ; (2)
   885 00:FA4C: 0A                           ASL     A               ; (2)
   886 00:FA4D: 0A                           ASL     A               ; (2)
   887 00:FA4E: 05 A4                        ORA     BUFF_PG0+4      ;OR in the Date variable (3)
   888 00:FA50: 85 A3                        STA     BUFF_PG0+3      ;Save to the Day variable (3)
   889                        ;
   890 00:FA52: A5 A5                        LDA     BUFF_PG0+5      ;Get the Month variable (3)
   891 00:FA54: 0A                           ASL     A               ;Shift to upper 4 bits (2)
   892 00:FA55: 0A                           ASL     A               ; (2)
   893 00:FA56: 0A                           ASL     A               ; (2)
   894 00:FA57: 0A                           ASL     A               ; (2)
   895 00:FA58: 85 A4                        STA     BUFF_PG0+4      ;Save it (lower nibble = 0) (3)
   896                        ;
   897                        ; The easist way to create the 16-bit Year is to take the high binary digit
   898                        ; and multiply it by 100, then add the low binary digit. We do the multiply
   899                        ; by adding it to the 16-bit variable 100 times ;-)
   900                        ;
   901 00:FA5A: A2 64                        LDX     #100            ;Get the index count for 100 (2)
   902 00:FA5C: 64 A8                        STZ     BUFF_PG0+8      ;Zero Temp low byte (3)
   903 00:FA5E: 64 A9                        STZ     BUFF_PG0+9      ;Zero Temp high byte (3)
   904                        ;
   905 00:FA60: A5 A7        RTC_ADD         LDA     BUFF_PG0+7      ;Get Year value (3)
   906 00:FA62: 20 85 FA                     JSR     ADD_16          ;Go add it... (6)
   907 00:FA65: CA                           DEX                     ;Decrement count (2)
   908 00:FA66: D0 F8                        BNE     RTC_ADD         ;Loop back until done (2/3)
   909                        ;
   910 00:FA68: A5 A6                        LDA     BUFF_PG0+6      ;Get Year lower digit (3)
   911 00:FA6A: 20 85 FA                     JSR     ADD_16          ;Add it into the Temp (6)
   912                        ;
   913 00:FA6D: A5 A8                        LDA     BUFF_PG0+8      ;Get lower byte for year (3)
   914 00:FA6F: 85 A5                        STA     BUFF_PG0+5      ;Save it (3)
   915 00:FA71: A5 A9                        LDA     BUFF_PG0+9      ;Get upper byte for year (3)
   916 00:FA73: 05 A4                        ORA     BUFF_PG0+4      ;OR in Month (upper 4 bits) (3)
   917 00:FA75: 85 A4                        STA     BUFF_PG0+4      ;Save it (3)
   918                        ;
   919                        ; Now transfer the buffer contents to the Page Zero RTC variables
   920                        ;
   921 00:FA77: A2 06                        LDX     #$06            ;Set count for 6 (3)
   922 00:FA79: B5 9F        RTC_XFER        LDA     BUFF_PG0-1,X    ;Get the buffer data (4)
   923 00:FA7B: 95 E7                        STA     SECS-1,X        ;Save to RTC variables (4)
   924 00:FA7D: CA                           DEX                     ;Decrement count (2)
  Sun Feb 14 2021 23:49                                                                                                    Page 21


   925 00:FA7E: D0 F9                        BNE     RTC_XFER        ;Loop back till done (2/3)
   926                        ;
   927 00:FA80: A5 64                        LDA     DF_TICKS        ;Get default Tick count (2)
   928 00:FA82: 85 E7                        STA     TICKS           ;Reset to start after RTC init (3)
   929 00:FA84: 60                           RTS                     ;Return to caller (6)
   930                        ;
   931 00:FA85: 18           ADD_16          CLC                     ;Clear carry flag (2)
   932 00:FA86: 65 A8                        ADC     BUFF_PG0+8      ;Add to Temp low byte (3)
   933 00:FA88: 85 A8                        STA     BUFF_PG0+8      ;And save itm (3)
   934 00:FA8A: A5 A9                        LDA     BUFF_PG0+9      ;Get high byte (3)
   935 00:FA8C: 69 00                        ADC     #$00            ;Add carry to Temp high byte (3)
   936 00:FA8E: 85 A9                        STA     BUFF_PG0+9      ;And save it (3)
   937 00:FA90: 60                           RTS                     ;Return to caller (6)
   938                        ;
   939                        ;This routine detects the IDE Port
   940                        ; To detect the IDE controller (Compact Flash Card), it can be a bit tricky. It takes
   941                        ; a fairly long time from a physical Reset of the CF-Card before the Busy flag goes off.
   942                        ; During this time, any commands sent to the IDE controller will fail. As I like to say,
   943                        ; "timing is everything". After quite a bit of testing, the easy way to detect the IDE
   944                        ; controller present is to load the IDE_STATUS register. If a CF-Card is not plugged in,
   945                        ; The A Reg will show a phantom address of $FE (high order IDE hardware address) and
   946                        ; any initialization can be bypassed.
   947                        ;
   948                        ; If the IDE controller is present, the IDE_STATUS read may be invalid, so it's necassary
   949                        ; to test the BUSY flag of the status register. Once the IDE Controller is no longer busy,
   950                        ; the controller can be initialized. This does create an obvious pause in the startup, but
   951                        ; ensures that the IDE controller can be reliably detected and initialized at boot time.
   952                        ;
   953                        ; A change has been made in the IDE_SETUP routine. As the interrupts were disabled on the
   954                        ; CF Card initially, it needs to be re-enabled before the setup is completed. The short
   955                        ; bit of code that does this is also called by the Reset-Diag function (JMP $FF00).
   956                        ;
   957                        DETECT_IDE      
   958 00:FA91: AD 7F FE                     LDA     IDE_STATUS      ;Get the IDE Status
   959 00:FA94: C9 FE                        CMP     #$FE            ;Check for an empty (phantom) address
   960 00:FA96: D0 01                        BNE     IDE_INIT        ;If not #$FE, try to Init the IDE controller
   961 00:FA98: 60           NO_IDE          RTS                     ;Return to caller, no IDE controller found
   962                        ;
   963                        ;Init the IDE controller
   964                        ;
   965 00:FA99: 20 37 F9     IDE_INIT        JSR     TST_IDE_BUSY    ;Check/wait if IDE is still busy after HW Reset
   966 00:FA9C: 20 30 FB                     JSR     IDE_RESET       ;Reset the IDE Controller
   967 00:FA9F: C9 50                        CMP     #$50            ;Check for $50 on A reg (drive ready)
   968 00:FAA1: D0 F5                        BNE     NO_IDE          ;If not, no IDE present
   969 00:FAA3: E0 00                        CPX     #$00            ;X Reg will show #$00 if successful
   970 00:FAA5: D0 F1                        BNE     NO_IDE          ;If failed, exit
   971                        ;
   972 00:FAA7: 20 34 FB                     JSR     IDE_DIAG        ;Run the self diagnostic
   973 00:FAAA: C9 50                        CMP     #$50            ;Check for $50 on A reg (drive ready)
   974 00:FAAC: D0 EA                        BNE     NO_IDE          ;If not, no IDE present
   975 00:FAAE: E0 01                        CPX     #$01            ;X Reg will show #$01 if diags successful
   976 00:FAB0: D0 E6                        BNE     NO_IDE          ;If failed, exit
   977                        ;
   978                        ; IDE Controller found and passed initial self diagnostics test.
   979                        ; Send IDE Found message to terminal
   980                        ;
   981 00:FAB2: A2 00                        LDX     #$00            ;Zero X Reg for index to msg
   982 00:FAB4: BD C0 FF     IDE_MSG_LP      LDA     IDE_MSG,X       ;Get BIOS init msg
   983 00:FAB7: F0 06                        BEQ     IDE_SETUP       ;If zero, msg done, go setup IDE
   984 00:FAB9: 20 19 F8                     JSR     CHROUT          ;Send to console
   985 00:FABC: E8                           INX                     ;Increment Index
   986 00:FABD: 80 F5                        BRA     IDE_MSG_LP      ;Loop back until done
   987                        ;
  Sun Feb 14 2021 23:49                                                                                                    Page 22


   988                        ;IDE Setup
   989                        ; This will insert the IDE Controller ISR into the Interrupt Handler chain.
   990                        ;
   991                        ; First, disable interrupts, capture the current IRQ exit vector address
   992                        ; and save it to the first Insert Vector. Second, load the IDE ISR routine
   993                        ; address and store it to the main IRQ exit vector, then re-enable interrupts.
   994                        ;
   995                        ; Second, this routine will execute an Identify IDE command to load the Soft
   996                        ; Config Data for the maximum LBA Count accessible by the current IDE device
   997                        ;
   998                        ; Note: Two routines are below, use only one! They allow a choice to insert
   999                        ; the IDE ISR before or after the main Interrupt Handler. By default, loading
  1000                        ; is after the main ISR. Despite the high speed of the data transfers, the
  1001                        ; interrupt rate is not that high.
  1002                        ;
  1003 00:FABF: 78           IDE_SETUP       SEI                     ;Disable interrupts
  1004                        ;
  1005                        ; To load the IDE ISR Handler AFTER the existing UART ISR Handler:
  1006                        ;
  1007                        ;                LDA     IRQRTVEC0       ;Get low byte of IRQ Exit
  1008                        ;                LDY     IRQRTVEC0+1     ;Get high byte of IRQ Exit
  1009                        ;                STA     VECINSRT0       ;Save low byte of IRQ Exit
  1010                        ;                STY     VECINSRT0+1     ;Save high byte of IRQ Exit
  1011                        ;
  1012                        ;                LDA     #<INTERUPT1     ;Get low byte of IDE ISR
  1013                        ;                LDY     #>INTERUPT1     ;Get high byte of IDE ISR
  1014                        ;                STA     IRQRTVEC0       ;Save low byte of IRQ Exit
  1015                        ;                STY     IRQRTVEC0+1     ;Save high byte of IRQ Exit
  1016                        ;
  1017                        ; To load the IDE ISR Handler BEFORE the existing UART ISR Handler:
  1018                        ;
  1019 00:FAC0: AD 04 03                     LDA     IRQVEC0         ;Get low byte of IRQ Exit
  1020 00:FAC3: AC 05 03                     LDY     IRQVEC0+1       ;Get high byte of IRQ Exit
  1021 00:FAC6: 8D 10 03                     STA     VECINSRT0       ;Save low byte of IRQ Exit
  1022 00:FAC9: 8C 11 03                     STY     VECINSRT0+1     ;Save high byte of IRQ Exit
  1023                        ;
  1024 00:FACC: A9 5D                        LDA     #<INTERUPT1     ;Get low byte of IDE ISR
  1025 00:FACE: A0 FB                        LDY     #>INTERUPT1     ;Get high byte of IDE ISR
  1026 00:FAD0: 8D 04 03                     STA     IRQVEC0         ;Save low byte of IRQ Exit
  1027 00:FAD3: 8C 05 03                     STY     IRQVEC0+1       ;Save high byte of IRQ Exit
  1028                        ;
  1029 00:FAD6: 58                           CLI                     ;Enable interrupts
  1030                        ;
  1031 00:FAD7: 20 54 FB                     JSR     IDE_EN_IRQ      ;Enable CF-Card interrupt
  1032                        ;
  1033                        ; Drop into Identify Drive routine
  1034                        ;
  1035                        IDE_IDENTIFY                            ;Identify Device
  1036                        ;
  1037                        ; This requests a 512-byte block of data that shows capabilities, CHS (not used), LBA Count, etc.
  1038                        ; The format is similar to Read LBA, except no LBA parameter is required. It effectively works as
  1039                        ; a Read Block operation and the data transferred is handled by the ISR for Read Block.
  1040                        ; NOTE: The Identify Command is coded to load into LBA_BUFFER (address $0600).
  1041                        ;
  1042 00:FADA: A9 00                        LDA     #<LBA_BUFFER    ;Set Address low byte
  1043 00:FADC: A0 06                        LDY     #>LBA_BUFFER    ;Set Address high byte
  1044 00:FADE: A2 01                        LDX     #$01            ;Set Block count
  1045 00:FAE0: 20 F8 F8                     JSR     IDE_SET_ADDRESS ;Set Xfer address and block count
  1046                        ;
  1047 00:FAE3: 20 37 F9                     JSR     TST_IDE_BUSY    ;Wait for IDE Controller not busy
  1048 00:FAE6: 20 1F F9                     JSR     IDE_SET_PARMS2  ;Setup required parameters (no LBA parameter)
  1049                        ;
  1050 00:FAE9: A9 EC                        LDA     #$EC            ;Get Identify Command
  Sun Feb 14 2021 23:49                                                                                                    Page 23


  1051 00:FAEB: 20 73 F8                     JSR     IDENT_READ      ;Use READ_LBA routine to finish read
  1052                        ;
  1053                        ; Check for LBA mode supported by looking at Word 49 offset bit 9 active
  1054                        ;
  1055 00:FAEE: AD 63 06                     LDA     LBA_BUFFER+$63  ;Get Capabilities data (bit 9 of Word 49)
  1056 00:FAF1: 4A                           LSR     A               ;Shift DMA bit to Carry
  1057 00:FAF2: 4A                           LSR     A               ;Shift LBA bit to Carry
  1058 00:FAF3: B0 0D                        BCS     LBA_VALID       ;If active, finish setup
  1059                        ;
  1060                        ; Else, send an error messsage to console for LBA mode unsupported
  1061                        ;
  1062 00:FAF5: A2 00                        LDX     #$00            ;Set index to zero
  1063 00:FAF7: BD 19 FD     NO_LBA_LP       LDA     NO_LBA,X        ;Get LBA unsupported message
  1064 00:FAFA: F0 9C                        BEQ     NO_IDE          ;If done, exit
  1065 00:FAFC: 20 19 F8                     JSR     CHROUT          ;Send to console
  1066 00:FAFF: E8                           INX                     ;Increment index
  1067 00:FB00: 80 F5                        BRA     NO_LBA_LP       ;Loop back until done
  1068                        ;
  1069                        ; Identify data loaded in buffer. Now extract LBA count and store to Soft Config Data for usage
  1070                        ; by access routines (Read/Write/Verify). Four bytes are used and the format from the Identify
  1071                        ; Command are Low-order Word / High-order Word, where each word is in Big Endian. We will store
  1072                        ; the LBA count as Little Endian, Low-order Word / High-order Word.
  1073                        ; The offset from the buffer are Words 60-61 (decimal).
  1074                        ;
  1075                        ; A table is used to index the offset of bytes to move into consecutive soft data.
  1076                        ;
  1077 00:FB02: A2 04        LBA_VALID       LDX     #$04            ;Set count for 4 bytes
  1078 00:FB04: BC CB FF     LBA_SIZE        LDY     LBA_OFFSET-1,X  ;Get Offset to LBA count
  1079 00:FB07: B1 F7                        LDA     (LBA_ADDR_LOW),Y        ;Load LBA Data
  1080 00:FB09: 9D 2F 03                     STA     LOAD_IDE-1,X    ;Store to Soft Config Data
  1081 00:FB0C: CA                           DEX                     ;Decrement count
  1082 00:FB0D: D0 F5                        BNE     LBA_SIZE        ;Loop back until done
  1083 00:FB0F: 60                           RTS                     ;Return to caller
  1084                        ;
  1085                        IDE_RES_DIAG                            ;Do a Reset and run Diagnostics
  1086 00:FB10: 20 30 FB                     JSR     IDE_RESET       ;Call IDE_RESET (set LBA mode)
  1087 00:FB13: 20 34 FB                     JSR     IDE_DIAG        ;Call IDE Self Diagnostics
  1088 00:FB16: 20 54 FB                     JSR     IDE_EN_IRQ      ;Re-enable CF-Card interrupt
  1089                        ;
  1090                        ; Drop into Get Status routine
  1091                        ;
  1092                        IDE_GET_STATUS                          ;Get Status / Extended error code from the IDE controller
  1093                        ;
  1094                        ; This routine gets the current status of the IDE Controller and can be issued at any time.
  1095                        ; It does not rely on any interrupt capability as it's a simple command issue and reads the
  1096                        ; status from the IDE Controller.
  1097                        ;
  1098                        ; Note: This routine should be invoked whenever an Error has occurred, as it returns the
  1099                        ; extended error code caused by the previous failed command. Error code details are listed
  1100                        ; in the SanDisk Documentation.
  1101                        ;
  1102 00:FB19: 20 37 F9                     JSR     TST_IDE_BUSY    ;Wait for IDE Controller not busy
  1103 00:FB1C: A9 E0                        LDA     #%11100000      ;Set Drive 0, LBA mode and LBA 27-24 as 0 (lower 4 bits)
  1104 00:FB1E: 8D 7E FE                     STA     IDE_DRV_HEAD    ;Send to IDE Controller
  1105                        ;
  1106 00:FB21: A9 03                        LDA     #$03            ;Get Request Sense command
  1107 00:FB23: 8D 7F FE                     STA     IDE_COMMAND     ;Send command to IDE Controller
  1108                        ;
  1109 00:FB26: 20 2F F9                     JSR     TST_IDE_RDY     ;Wait for IDE Controller ready
  1110 00:FB29: AD 7F FE                     LDA     IDE_STATUS      ;Get IDE Status
  1111 00:FB2C: AE 79 FE                     LDX     IDE_ERROR       ;Get any extended error code
  1112 00:FB2F: 60                           RTS                     ;Return to Caller
  1113                        ;
  Sun Feb 14 2021 23:49                                                                                                    Page 24


  1114                        IDE_RESET                               ;A Recalibrate Command
  1115                        ;
  1116                        ;According to Sandisk, the Recalibrate command is essentially a NOP,
  1117                        ; as there are no moving parts and nothing to calibrate. However, there is
  1118                        ; the option of setting LBA mode by setting bit 6 in the mask for DRV-HEAD
  1119                        ; To send this command, a seperate routine is used to save ROM space.
  1120                        ;
  1121 00:FB30: A9 10                        LDA     #$10            ;Get Reset Command
  1122 00:FB32: 80 02                        BRA     IDE_SEND_CMD    ;Send Command and return
  1123                        ;
  1124                        IDE_DIAG                                ;Run internal Diagnostics on the CF-Card controller
  1125                        ;
  1126                        ; This is a basic self test within the CF-Card controller... per SanDisk documentation.
  1127                        ; This runs some internal tests for the IDE controller and returns with drive ready bits
  1128                        ; active ($50) and the error register as $01 if successful.
  1129                        ; To send this command, a seperate routine is used to save ROM space.
  1130                        ;
  1131 00:FB34: A9 90                        LDA     #$90            ;Get Diagnostic Command
  1132                        ;
  1133                        ; Drop into Send Command routine
  1134                        ;
  1135                        IDE_SEND_CMD                            ;Send a Command to the IDE controller
  1136                        ;
  1137                        ;Accepts a Command code via the A reg and sets up the necassary CF Card
  1138                        ; registers to accept it. It also tests to ensure the controller is ready
  1139                        ; to accept the command and get the Status and Error registers on return.
  1140                        ;
  1141                        ; NOTE: this routine turns off the interrupt capability as it is called
  1142                        ; during initial setup, where the interrupt handler has not been setup yet.
  1143                        ; A seperate routine is called to enable the interrupt capability.
  1144                        ;
  1145 00:FB36: 78                           SEI                     ;Disable Interrupts
  1146 00:FB37: AA                           TAX                     ;Save Command to X Reg
  1147 00:FB38: 20 2F F9                     JSR     TST_IDE_RDY     ;Wait for IDE to be ready
  1148 00:FB3B: A9 0A                        LDA     #%00001010      ;Get Mask to disable IRQ
  1149 00:FB3D: 8D 76 FE                     STA     IDE_DEV_CTRL    ;Send to control register
  1150 00:FB40: A9 E0                        LDA     #%11100000      ;Get Select Mask (LBA Mode, Drive 0)
  1151 00:FB42: 8D 7E FE                     STA     IDE_DRV_HEAD    ;Select Drive 0
  1152                        ;
  1153 00:FB45: 8A                           TXA                     ;Get Command from X Reg
  1154 00:FB46: 8D 7F FE                     STA     IDE_COMMAND     ;Send command to IDE
  1155 00:FB49: 20 37 F9                     JSR     TST_IDE_BUSY    ;Wait for drive Busy
  1156                        ;
  1157 00:FB4C: AD 7F FE                     LDA     IDE_STATUS      ;Get IDE Status Register
  1158 00:FB4F: AE 79 FE                     LDX     IDE_ERROR       ;Get IDE Error Register
  1159 00:FB52: 58                           CLI                     ;Enable interrupts
  1160 00:FB53: 60                           RTS                     ;Return to caller
  1161                        ;
  1162                        ; Enable Interrupts on the CF Card IDE Controller
  1163                        ; This needs to executed during initial setup and anytime the Reset/Diag BIOS function
  1164                        ; is called.
  1165                        ;
  1166                        IDE_EN_IRQ                              ;Enable CF-Card interrupt
  1167 00:FB54: 20 2F F9                     JSR     TST_IDE_RDY     ;Wait for IDE to be ready
  1168 00:FB57: A9 08                        LDA     #%00001000      ;Get Mask to enable IRQ
  1169 00:FB59: 8D 76 FE                     STA     IDE_DEV_CTRL    ;Send to control register
  1170 00:FB5C: 60                           RTS                     ;Return to caller
  1171                        ;
  1172                        ;Interrupt 1 - This is the ISR which is responsible for servicing the IDE controller on the
  1173                        ; RTC-CF-Card adapter. The RTC does not actually require any ISR capabilities as no Alarm functions
  1174                        ; are being used in the BIOS. There are extra inserts which can be used if needed at a later date.
  1175                        ; The only functions that might make sense would be to add the Alarm function at a future date.
  1176                        ; Once the IDE controller BIOS has matured, if there's any room left in the allocated ROM area,
  Sun Feb 14 2021 23:49                                                                                                    Page 25


  1177                        ; I'll revisit it.
  1178                        ;
  1179                        ;The ISR for the IDE controller will handle the data transfer for LBA read/write/verify functions
  1180                        ; and handle any error functions. By design, the 16-bit Data Transfer feature is used for:
  1181                        ; Reading / Writing / Verifying of all LBA block data and the IDE Identification data.
  1182                        ;
  1183                        ;The 16-bit IOCS16 line is routed to the Set Overflow (SO) pin on the CPU, so it can be used in
  1184                        ; the data transfer routine as a handshake signal. NOTE: So far, using the IOCS16 line to the SO
  1185                        ; pin of the W65C02 has not worked properly. Testing has shown that the IOSC16 line does go active
  1186                        ; during a block transfer, but you still need to read the Status Register and test the DRQ bit.
  1187                        ; As a result, there's really no advantage in using the IOCS16 line. Perhaps a future release will
  1188                        ; make use of it, time will tell. Update: I've opted to remove the jumper and connection from the
  1189                        ; IOCS16 line to the SO line to the CPU in the latest hardware adapter version. It's pretty clear
  1190                        ; that there's no actual value in trying to use it, as the Status register must be read for each
  1191                        ; 16-bit word of data, so any access of the IOCS16 line would just be overhead.
  1192                        ;
  1193                        ;The BIOS is using the Alternate Status register to determine if DRQ (Data Request) is set.
  1194                        ; This works as a handshake for 16-bit data transfers without issue. Note that the normal Status
  1195                        ; register resets the interrupt when read, so this is only done once in the ISR.
  1196                        ;
  1197                        ;Arrival here takes place after the first ISR for the SCC2691 UART has been serviced. If the UART
  1198                        ; did not generate the interrupt, it will be quickly be directed to this routine. Note that during
  1199                        ; the Init and Setup of the IDE controller, the Init routine will insert a new vector into the
  1200                        ; chain by taking the existing exit vector, replacing it to point here and the exit from this ISR
  1201                        ; points to the original exit vector. In the source code here, you can also REM out the interrupt
  1202                        ; insert and choose to load this ISR first. This will improve data transfer rate slightly.
  1203                        ;
  1204                        ;To check if an interrupt has been generated by the IDE controller, the Alternate Status register
  1205                        ; can be read. This contains the same information as the standard Status register but will NOT
  1206                        ; reset the interrupt on the IDE controller. By reading the Alternate Status register first, we
  1207                        ; can first determine what the status of the IDE controller is and take action if required.
  1208                        ; Note that not all bit settings imply an interrupt was generated. Specifically, looking at the
  1209                        ; bit definitions below, Bits 6 and 4 are set when the IDE is ready, hence a normal condition
  1210                        ; where nothing requires any attention. Also, a Busy condition can imply the IDE controller is
  1211                        ; working on a command but may not have generated an interrupt yet. If The Busy bit (7) is set,
  1212                        ; then all other bits are invalid per SanDisk documentation, so we trigger on that first.
  1213                        ;
  1214                        ;One annoying feature for IDE is "when" interrupts are generated. For any Read operation, once
  1215                        ; the command has been accepted, data is placed into the CF-Card buffer, followed by generating
  1216                        ; an interrupt to the system. Once this is done, the system will read the data. By accessing the
  1217                        ; Status register, the interrupt will be reset. This is normal operation. For a write operation,
  1218                        ; The command is sent, then DRQ goes active, which requires the data be sent to the CF-Card.
  1219                        ; Once the data is written, an interrupt is generated after it's completed. As a result, there's
  1220                        ; really no useful function of having an ISR for servicing the write functions, unless the command
  1221                        ; is to write multiple blocks.... which most CF-Cards do not support a block transfer of more than
  1222                        ; one block. Still, as interrupts are active for the CF Card, we handle it here to ensure there
  1223                        ; are no errors and the calling routine doesn't attempt to write another block until the last one
  1224                        ; has been completed.
  1225                        ;
  1226                        ; Status Register bits as defined as follows:
  1227                        ;       - Bit 7 = Busy (a Command has been accepted)
  1228                        ;       - Bit 6 = Ready (IDE controller is ready to accept a command)
  1229                        ;       - Bit 5 = Write Fault (A write command failed against the media)
  1230                        ;       - Bit 4 = DSC (is set when the CF Card is ready)
  1231                        ;       - Bit 3 = Data Request (set when there is data to transfer, read or write)
  1232                        ;       - Bit 2 = Correction (set when a recoverable data error was corrected)
  1233                        ;       - Bit 1 = 0 (not used)
  1234                        ;       - Bit 0 = Error (set when the previous command had an unrecoverable error)
  1235                        ;
  1236                        ;       NOTE: 25 clock cycles to here if UART ISR is second!
  1237                        ;       NOTE: 40 clock cycles to here if NO UART interrupt occurs!
  1238                        ;
  1239                        INTERUPT1                               ;Interrupt 1
  Sun Feb 14 2021 23:49                                                                                                    Page 26


  1240 00:FB5D: AD 76 FE                     LDA     IDE_ALT_STATUS  ;Get Alternate Status Register (4)
  1241 00:FB60: 30 38                        BMI     REGEXT01        ;If Busy bit active, just exit (2/3)
  1242                        ;
  1243                        ; - Check for Data Request (DRQ), as it's the only function that will require servicing
  1244                        ; against the IDE controller.
  1245                        ;
  1246 00:FB62: AD 7F FE                     LDA     IDE_STATUS      ;Get Status (resets IRQ) (4)
  1247 00:FB65: 29 08                        AND     #%00001000      ;Check for DRQ (2)
  1248 00:FB67: D0 08                        BNE     IDE_READ_BLK    ;Branch if active (2/3)
  1249                        ;
  1250                        ; - If no DRQ, possible Write or Verify Block command, check for these next.
  1251                        ;
  1252 00:FB69: AF FF 31                     BBS2    MATCH,IDE_WRIT_BLK      ;If Bit 2 set, Write operation (5)
  1253 00:FB6C: 9F FF 32                     BBS1    MATCH,IDE_VRFY_BLK      ;If Bit 1 set, Verify operation (5)
  1254 00:FB6F: 80 29                        BRA     REGEXT01        ;No IDE interrupt, exit the ISR handler (3)
  1255                        ;
  1256                        IDE_READ_BLK                            ;IDE Read a Block of data
  1257 00:FB71: 3F FF 26                     BBR3    MATCH,REGEXT01  ;If Bit 3 not set, exit ISR (rogue IRQ?) (5)
  1258                        ;
  1259 00:FB74: AD 76 FE     LBA_XFER        LDA     IDE_ALT_STATUS  ;Get Status (resets IRQ) (4)
  1260 00:FB77: 29 08                        AND     #%00001000      ;Check for DRQ (2)
  1261 00:FB79: F0 18                        BEQ     IDE_RD_DONE     ;If not active, done, exit (2/3)
  1262                        ;
  1263                        IDE_RD_RBLK     
  1264 00:FB7B: AD 78 FE                     LDA     IDE_DATA        ;Read low byte (high byte in latch) (4)
  1265 00:FB7E: 92 FD                        STA     (BIOS_XFERL)    ;Store low byte (5)
  1266 00:FB80: E6 FD                        INC     BIOS_XFERL      ;Increment pointers (5)
  1267 00:FB82: D0 02                        BNE     IDE_RD_BLK1     ; (2/3)
  1268 00:FB84: E6 FE                        INC     BIOS_XFERH      ; (5)
  1269                        IDE_RD_BLK1
  1270 00:FB86: AD 74 FE                     LDA     IDE_16_READ     ;Read high byte from latch (4)
  1271 00:FB89: 92 FD                        STA     (BIOS_XFERL)    ;Store high byte (5)
  1272 00:FB8B: E6 FD                        INC     BIOS_XFERL      ;Increment pointers (5)
  1273 00:FB8D: D0 E5                        BNE     LBA_XFER        ;Loop back to Xfer, saves 3 clock cycles (2/3)
  1274 00:FB8F: E6 FE                        INC     BIOS_XFERH      ; (5)
  1275                        IDE_RD_BLK2
  1276 00:FB91: 80 E1                        BRA     LBA_XFER        ;Loop back till no more DRQs (3)
  1277                        ;
  1278 00:FB93: 37 FF        IDE_RD_DONE     RMB3    MATCH           ;Clear Read Block flag (5)
  1279                        ;
  1280 00:FB95: AD 76 FE     IDE_ALL_DONE    LDA     IDE_ALT_STATUS  ;Get IDE status (resets IRQ) (4)
  1281 00:FB98: 85 D0                        STA     IDE_STATUS_RAM  ;Save it to RAM location (3)
  1282 00:FB9A: 6C 10 03     REGEXT01        JMP     (VECINSRT0)     ;Exit ISR handler (6)
  1283                        ;
  1284                        IDE_WRIT_BLK                            ;IDE Write a Block of data
  1285 00:FB9D: 27 FF                        RMB2    MATCH           ;Clear Write Block flag (5)
  1286 00:FB9F: 80 F4                        BRA     IDE_ALL_DONE    ;Branch and finish ISR (3)
  1287                        ;
  1288                        IDE_VRFY_BLK                            ;IDE Verify a Block of data
  1289 00:FBA1: 17 FF                        RMB1    MATCH           ;Clear Verify Block flag (5)
  1290 00:FBA3: 80 F0                        BRA     IDE_ALL_DONE    ;Branch and finish ISR (3)
  1291                        ;
  1292                        ;**************************************************************************************************
  1293                        ;BRK/IRQ Interrupt service routines
  1294                        ;The pre-process routine located in page $FF soft-vectors to INTERUPT0/BRKINSTR0 below
  1295                        ;       These are the routines that handle BRK and IRQ functions
  1296                        ;       The BRK handler saves CPU details for register display
  1297                        ;       - A Monitor can provide a disassembly of the last executed instruction
  1298                        ;       - A Received Break is also handled here (ExtraPutty/Windows or Serial/OSX)
  1299                        ;
  1300                        ; SCC2691 handler
  1301                        ;       The 2691 IRQ routine handles Transmit, Receive, Timer and Received-Break interrupts
  1302                        ;       - Transmit and Receive each have a 128 byte circular FIFO buffer in memory
  Sun Feb 14 2021 23:49                                                                                                    Page 27


  1303                        ;       - Xmit IRQ is controlled (On/Off) by the handler and the CHROUT routine
  1304                        ; The 2691 Timer resolution is 10ms and used as a Jiffy Clock for RTC, delays and benchmarking
  1305                        ;
  1306                        ;**************************************************************************************************
  1307                        ;BIOS routines to handle interrupt-driven I/O for the SCC2691
  1308                        ;NOTE: MPI Pin is used for RTS, which is automatically handled in the chip. As a result,
  1309                        ; the upper 2 bits of the ISR are not used in the handler. The Lower 5 bits are used, but
  1310                        ; the lower two are used to determine when to disable transmit after the buffer is empty.
  1311                        ;
  1312                        ;The UART_ISR bits are defined as follows:
  1313                        ; 7- MPI Pin change             0=No, 1=Yes
  1314                        ; 6- MPI Pin current state      0=Low, 1=High
  1315                        ; 5- Unused                     Always Active=1
  1316                        ; 4- Counter Ready              0=No, 1=Yes
  1317                        ; 3- Delta Break                0=No, 1=Yes
  1318                        ; 2- RxRDY/Full                 0=No, 1=Yes
  1319                        ; 1- TxEMT                      0=No, 1=Yes
  1320                        ; 0- TXRDY                      0=No, 1=Yes
  1321                        ;
  1322                        ;**************************************************************************************************
  1323                        ;
  1324 00:FBA5: A4 DF        UART_RCV        LDY     ICNT            ;Get input buffer count (3)
  1325 00:FBA7: 30 3B                        BMI     BUFFUL          ;Check against limit ($80), branch if full (2/3)
  1326 00:FBA9: AD 83 FE                     LDA     UART_RECEIVE    ;Else, get data from 2691 (4)
  1327                        ;
  1328 00:FBAC: A4 E1                        LDY     ITAIL           ;Get the tail pointer to buffer (3)
  1329 00:FBAE: 99 00 02                     STA     IBUF,Y          ;Store into buffer (5)
  1330 00:FBB1: E6 E1                        INC     ITAIL           ;Increment tail pointer (5)
  1331 00:FBB3: 77 E1                        RMB7    ITAIL           ;Strip off bit 7, 128 bytes only (5)
  1332 00:FBB5: E6 DF                        INC     ICNT            ;increment data count (5)
  1333                        ;
  1334 00:FBB7: AD 81 FE                     LDA     UART_STATUS     ;Get 2691 Status Reg (4)
  1335 00:FBBA: 89 02                        BIT     #%00000010      ;Check for xmit active (2)
  1336 00:FBBC: F0 48                        BEQ     REGEXT0         ;Exit if inactive (2/3)
  1337                        ;
  1338 00:FBBE: A5 E2        UART_XMT        LDA     OCNT            ;Get output buffer count, any data to xmit? (3)
  1339 00:FBC0: F0 10                        BEQ     NODATA          ;If zero, no data left, turn off xmit (2/3)
  1340                        ;
  1341 00:FBC2: A4 E3                        LDY     OHEAD           ;Get the head pointer to buffer (3)
  1342 00:FBC4: B9 80 02                     LDA     OBUF,Y          ;Get the next data (5)
  1343 00:FBC7: 8D 83 FE                     STA     UART_TRANSMIT   ;Send the data to 2691 (4)
  1344 00:FBCA: E6 E3                        INC     OHEAD           ;Increment head pointer (5)
  1345 00:FBCC: 77 E3                        RMB7    OHEAD           ;Strip off bit 7, 128 bytes only (5)
  1346 00:FBCE: C6 E2                        DEC     OCNT            ;Decrement counter (5)
  1347 00:FBD0: D0 34                        BNE     REGEXT0         ;If not zero, exit and continue normal processing (2/3)
  1348                        ;
  1349                        ;No more buffer data to send, check 2691 status and disable transmit if it's finished.
  1350                        ;
  1351 00:FBD2: AD 81 FE     NODATA          LDA     UART_STATUS     ;Get Status Register (4)
  1352 00:FBD5: 89 08                        BIT     #%00001000      ;Check for THR empty (2)
  1353 00:FBD7: D0 2D                        BNE     REGEXT0         ;Exit if data still loaded (2/3)
  1354 00:FBD9: 89 04                        BIT     #%00000100      ;Check for TxRDY active (2)
  1355 00:FBDB: F0 29                        BEQ     REGEXT0         ;Exit if not active, another data byte in THR (2/3)
  1356 00:FBDD: A0 08                        LDY     #%00001000      ;Else, get mask for xmit off (2)
  1357 00:FBDF: 8C 82 FE                     STY     UART_COMMAND    ;Turn off xmit (4)
  1358 00:FBE2: 80 22                        BRA     REGEXT0         ;Exit IRQ handler (3)
  1359                        ;
  1360                        ; SCC2691 uses all bits in the Status Register!
  1361                        ; - for Receive Buffer full, we mimic the receiver FIFO being full. The SCC2691 init routine
  1362                        ;   enables an interrupt whenever a data is received, so the FIFO will not fill up unless
  1363                        ;   the buffer is full for 3 received data bytes.
  1364                        ;
  1365 00:FBE4: A9 02        BUFFUL          LDA     #%00000010      ;Get buffer overflow flag (2)
  Sun Feb 14 2021 23:49                                                                                                    Page 28


  1366 00:FBE6: 80 1C                        BRA     BUFF_ERR        ;Branch to exit (3)
  1367                        ;
  1368                        ;IRQ Vector defaults to here, which is the Start of Interrupt handler.
  1369                        ; NOTE: 25 clock cycles to get to this routine
  1370                        ; NOTE: If this ISR is after the IDE ISR, it will take 33 additional clock cycles
  1371                        ;
  1372                        INTERUPT0                               ;Interrupt 0 to handle the SCC2691 UART
  1373 00:FBE8: AD 85 FE                     LDA     UART_ISR        ;Get the UART Interrupt Status Register (4)
  1374 00:FBEB: C9 20                        CMP     #%00100000      ;Check for no active IRQ source (2)
  1375 00:FBED: F0 17                        BEQ     REGEXT0         ;If no bits are set, exit handler (2/3)
  1376                        ;
  1377 00:FBEF: 89 08                        BIT     #%00001000      ;Test for Delta Break (2)
  1378 00:FBF1: D0 16                        BNE     UART_BRK        ;If yes, Reset the UART receiver (2/3)
  1379 00:FBF3: 89 04                        BIT     #%00000100      ;Test for RHR having data (2)
  1380 00:FBF5: D0 AE                        BNE     UART_RCV        ;If yes, put the data in the buffer (2/3)
  1381 00:FBF7: 89 01                        BIT     #%00000001      ;Test for THR ready to receive data (2)
  1382 00:FBF9: D0 C3                        BNE     UART_XMT        ;If yes, get data from buffer (2/3)
  1383 00:FBFB: 89 10                        BIT     #%00010000      ;Test for Counter ready (RTC) (2)
  1384 00:FBFD: D0 0D                        BNE     UART_RTC        ;If yes, go increment RTC variables (2/3)
  1385                        ;
  1386 00:FBFF: 85 E5        IRQEXT0         STA     UART_IRT        ;Else, save the 2691 IRT for later use (4)
  1387 00:FC01: AD 81 FE                     LDA     UART_STATUS     ;Get 2691 Status Register (4)
  1388 00:FC04: 85 E6        BUFF_ERR        STA     UART_SRT        ;Save 2691 Status Register for later use (4)
  1389 00:FC06: 6C 0A 03     REGEXT0         JMP     (IRQRTVEC0)     ;Return to Exit/ROM IRQ handler (6)
  1390 00:FC09: 4C C4 FC     UART_BRK        JMP     UART_BRK0       ;Gotta JUMP to the routine
  1391                        ;
  1392                        ;NOTE: Stop timer cmd resets the interrupt flag, counter continues to generate interrupts.
  1393                        ; NOTE: 25 clock cycles to here from INTERUPT0 - 50 in total
  1394                        ;
  1395 00:FC0C: A9 90        UART_RTC        LDA     #%10010000      ;Get Command mask for stop timer (2)
  1396 00:FC0E: 8D 82 FE                     STA     UART_COMMAND    ;Send command to 2691 (4)
  1397                        ;
  1398                        ; Check the MATCH flag bit7 to see if a Delay is active. If yes, decrement the MSDELAY
  1399                        ; variable once each pass until it is zero, then clear the MATCH flag bit7
  1400                        ;
  1401 00:FC11: 7F FF 06                     BBR7    MATCH,SKIP_DLY  ;Skip Delay if bit7 is clear (5)
  1402 00:FC14: C6 EF                        DEC     MSDELAY         ;Decrement Millisecond delay variable (5)
  1403 00:FC16: D0 02                        BNE     SKIP_DLY        ;If not zero, skip (2/3)
  1404 00:FC18: 77 FF                        RMB7    MATCH           ;Else clear MATCH flag (5)
  1405                        ;
  1406                        ; Check the MATCH flag bit6 to see if Benchmarking is active. If yes, increment the
  1407                        ; variables once each pass until the MATCH flag bit6 is inactive.
  1408                        ;
  1409 00:FC1A: 6F FF 10     SKIP_DLY        BBR6    MATCH,SKIP_CNT  ;Skip Count if bit6 bit is clear (5)
  1410 00:FC1D: E6 F4                        INC     MS10_CNT        ;Else, increment 10ms count (5)
  1411 00:FC1F: A5 F4                        LDA     MS10_CNT        ;Load current value (3)
  1412 00:FC21: C9 64                        CMP     #100            ;Compare for 1 second elapsed time (2)
  1413 00:FC23: 90 08                        BCC     SKIP_CNT        ;If not, skip to RTC update (2/3)
  1414 00:FC25: 64 F4                        STZ     MS10_CNT        ;Else, zero 10ms count (3)
  1415 00:FC27: E6 F5                        INC     SECL_CNT        ;Increment low byte elapsed seconds (5)
  1416 00:FC29: D0 02                        BNE     SKIP_CNT        ;If no overflow, skip to RTC update (2/3)
  1417 00:FC2B: E6 F6                        INC     SECH_CNT        ;Else, increment high byte elapsed seconds (5)
  1418                        ;
  1419 00:FC2D: C6 E7        SKIP_CNT        DEC     TICKS           ;Decrement RTC tick count (5)
  1420 00:FC2F: D0 D5                        BNE     REGEXT0         ;Exit if not zero (2/3)
  1421 00:FC31: A9 64                        LDA     #DF_TICKS       ;Get default tick count (2)
  1422 00:FC33: 85 E7                        STA     TICKS           ;Reset tick count (3)
  1423                        ;
  1424 00:FC35: E6 E8                        INC     SECS            ;Increment seconds (5)
  1425 00:FC37: A5 E8                        LDA     SECS            ;Load it to A reg (3)
  1426 00:FC39: C9 3C                        CMP     #60             ;Check for 60 seconds (2)
  1427 00:FC3B: 90 C9                        BCC     REGEXT0         ;If not, exit (2/3)
  1428 00:FC3D: 64 E8                        STZ     SECS            ;Else, reset seconds, inc Minutes (3)
  Sun Feb 14 2021 23:49                                                                                                    Page 29


  1429                        ;
  1430 00:FC3F: E6 E9                        INC     MINS            ;Increment Minutes (5)
  1431 00:FC41: A5 E9                        LDA     MINS            ;Load it to A reg (3)
  1432 00:FC43: C9 3C                        CMP     #60             ;Check for 60 minutes (2)
  1433 00:FC45: 90 BF                        BCC     REGEXT0         ;If not, exit (2/3)
  1434 00:FC47: 64 E9                        STZ     MINS            ;Else, reset Minutes, inc Hours (3)
  1435                        ;
  1436 00:FC49: E6 EA                        INC     HOURS           ;Increment Hours (5)
  1437 00:FC4B: A5 EA                        LDA     HOURS           ;Load it to A reg (3)
  1438 00:FC4D: C9 18                        CMP     #24             ;Check for 24 hours (2)
  1439 00:FC4F: 90 B5                        BCC     REGEXT0         ;If not, exit (2/3)
  1440 00:FC51: 64 EA                        STZ     HOURS           ;Else, reset hours, inc Days (3)
  1441                        ;
  1442                        ;This is the tricky part ;-)
  1443                        ; One variable holds the Day of the week and the Date of the Month!
  1444                        ; First, update the Day of the Week, which is the upper 3 bits of the variable
  1445                        ; Valid days are 1 to 7. Mask off the upper 3 bits, and add #%00100000 to it,
  1446                        ; if the result is zero, it was #%11100000, so start over by making the Day
  1447                        ; #%00100000, then save it to RTC_TEMP variable. 
  1448                        ;
  1449                        ;Once that's done, load the variable again, mask off the Date and increase by
  1450                        ; one, then check against days of the month, update as required and check for
  1451                        ; Leap year and February 29th stuff. When all updated, OR in the Day from the
  1452                        ; RTC_TEMP variable and finish updating the DAY_DATE variable.
  1453                        ;
  1454 00:FC53: A5 EB                        LDA     DAY_DATE        ;Get Day and Date variable (3)
  1455 00:FC55: 29 E0                        AND     #%11100000      ;Mask off for Day of Week (1-7) (2)
  1456 00:FC57: 18                           CLC                     ;Clear carry for add (2)
  1457 00:FC58: 69 20                        ADC     #%00100000      ;Add effective "1" to Day of week (2)
  1458 00:FC5A: 18                           CLC                     ;Clear carry to avoid extra day add (2)
  1459 00:FC5B: D0 02                        BNE     NO_DAY_ADD      ;If non-zero, don't reset to "1" (2/3)
  1460 00:FC5D: A9 20                        LDA     #%00100000      ;Else, reset Day to "1" (2)
  1461                        NO_DAY_ADD
  1462 00:FC5F: 85 EE                        STA     RTC_TEMP        ;Store the updated Day into temp (3)
  1463                        ;
  1464                        ;Get the Month and Year variable, move the upper 4-bits down to get the
  1465                        ; current Month. Xfer it the X reg, then get the Date, increment by one
  1466                        ; and check against the number of days in that month.
  1467                        ;
  1468 00:FC61: A5 EC                        LDA     MONTH_CENTURY   ;Get Month and Year variable (3)
  1469 00:FC63: 4A                           LSR     A               ;Shift Month to lower 4 bits (2)
  1470 00:FC64: 4A                           LSR     A               ; (2)
  1471 00:FC65: 4A                           LSR     A               ; (2)
  1472 00:FC66: 4A                           LSR     A               ; (2)
  1473 00:FC67: AA                           TAX                     ;Move to X reg (2)
  1474 00:FC68: A5 EB                        LDA     DAY_DATE        ;Get Day and Date variable (3)
  1475 00:FC6A: 29 1F                        AND     #%00011111      ;Mask off for Date of Month (1-31) (2)
  1476 00:FC6C: 1A                           INC     A               ;Increment by one (2)
  1477 00:FC6D: DD F1 FE                     CMP     MAX_DATE-1,X    ;Check for Max Day per Month+1 (4)
  1478 00:FC70: B0 06                        BCS     MONTH_ADD       ;Branch if we need to update the Month (2/3)
  1479 00:FC72: 05 EE        DO_29           ORA     RTC_TEMP        ;Else OR in updated Date to updated Day (3)
  1480 00:FC74: 85 EB                        STA     DAY_DATE        ;Update Day and Date variable (3)
  1481 00:FC76: 80 49                        BRA     REGEXT00        ;Then exit IRQ Handler (3)
  1482                        ;
  1483 00:FC78: E0 02        MONTH_ADD       CPX     #$02            ;Check for Month = February (2)
  1484 00:FC7A: D0 0F                        BNE     MONTH_INC       ;If not, increment Month (2/3)
  1485 00:FC7C: A5 ED                        LDA     YEAR            ;Else, Get current year low byte (3)
  1486 00:FC7E: 29 03                        AND     #%00000011      ;Mask off lower 2 bits (2)
  1487 00:FC80: D0 09                        BNE     MONTH_INC       ;If not a Leap Year, continue on (2/3)
  1488 00:FC82: A5 EB                        LDA     DAY_DATE        ;Get Day and Date variable (3)
  1489 00:FC84: 29 1F                        AND     #%00011111      :Mask off Date (2)
  1490 00:FC86: 1A                           INC     A               ;Increment by one (2)
  1491 00:FC87: C9 1E                        CMP     #30             ;Check for 29th+1 Day for Leap Year (2)
  Sun Feb 14 2021 23:49                                                                                                    Page 30


  1492 00:FC89: 90 E7                        BCC     DO_29           ;Save Date as 29th and exit IRQ handler (2/3)
  1493                        ;
  1494 00:FC8B: A5 EE        MONTH_INC       LDA     RTC_TEMP        ;Get updated Day (Date is effective zero)
  1495 00:FC8D: 09 01                        ORA     #%00000001      ;OR in the 1st Day of the Month
  1496 00:FC8F: 85 EB                        STA     DAY_DATE        ;Save updated Day and Date of the Month
  1497                        ;
  1498 00:FC91: A5 EC                        LDA     MONTH_CENTURY   ;Get Month and Year variable
  1499 00:FC93: 18                           CLC                     ;Clear Carry for add
  1500 00:FC94: 69 10                        ADC     #$10            ;Add "1" to Month (upper 4 bits)
  1501 00:FC96: 85 EE                        STA     RTC_TEMP        ;Save it to work temp
  1502 00:FC98: 29 F0                        AND     #%11110000      ;Mask off Century (lower 4 bits)
  1503 00:FC9A: C9 D0                        CMP     #$D0            ;Check for "13" (December + 1)
  1504 00:FC9C: B0 06                        BCS     YEAR_ADD        ;If 13 go add to YEAR
  1505 00:FC9E: A5 EE                        LDA     RTC_TEMP        ;Else, Get updated Month and Century
  1506 00:FCA0: 85 EC                        STA     MONTH_CENTURY   ;Save it
  1507 00:FCA2: 80 1D                        BRA     REGEXT00        ;Exit IRQ Handler
  1508                        ;
  1509 00:FCA4: A5 EC        YEAR_ADD        LDA     MONTH_CENTURY   ;Get Month and Century
  1510 00:FCA6: 29 0F                        AND     #%00001111      ;Mask off old month
  1511 00:FCA8: 09 10                        ORA     #%00010000      ;OR in $10 for January
  1512 00:FCAA: 85 EC                        STA     MONTH_CENTURY   ;Save updated Month and existing upper 4 bits 
  1513 00:FCAC: E6 ED                        INC     YEAR            ;Increment Year low byte (0-255)
  1514 00:FCAE: D0 11                        BNE     REGEXT00        ;If no rollver, exit ISR
  1515 00:FCB0: A5 EC                        LDA     MONTH_CENTURY   ;Get Month and Year variable
  1516 00:FCB2: AA                           TAX                     ;Save to X reg
  1517 00:FCB3: 29 F0                        AND     #%11110000      ;Mask off upper 4-bits for year
  1518 00:FCB5: 85 EE                        STA     RTC_TEMP        ;Save it in the temp area
  1519 00:FCB7: 8A                           TXA                     ;Get the Month and Year back
  1520 00:FCB8: 29 0F                        AND     #%00001111      ;Mask off the month
  1521 00:FCBA: 18                           CLC                     ;Clear carry for add
  1522 00:FCBB: 69 01                        ADC     #$01            ;Add 1 to upper 4 bits
  1523 00:FCBD: 05 EE                        ORA     RTC_TEMP        ;OR in the Month
  1524 00:FCBF: 85 EC                        STA     MONTH_CENTURY   ;Update Month and Century variable
  1525 00:FCC1: 6C 0A 03     REGEXT00        JMP     (IRQRTVEC0)     ;If no rollover, then exit IRQ handler (6)
  1526                        ;
  1527 00:FCC4: AD 81 FE     UART_BRK0       LDA     UART_STATUS     ;Get UART Status Register (4)
  1528 00:FCC7: 30 0D                        BMI     BREAKEY         ;If bit 7 set, received Break was detected (2/3)
  1529                        ;
  1530                        ; If a received Break was not the cause, we should reset the UART as the cause
  1531                        ; could have been a receiver error, i.e., parity or framing
  1532                        ;
  1533 00:FCC9: A2 05                        LDX     #UART_RDATAE-UART_RDATA ;Get index count (2)
  1534 00:FCCB: BD DF FE     UART_RST1       LDA     UART_RDATA-1,X  ;Get Reset commands (4)
  1535 00:FCCE: 8D 82 FE                     STA     UART_COMMAND    ;Send to UART CR (3)
  1536 00:FCD1: CA                           DEX                     ;Decrement the command list (2)
  1537 00:FCD2: D0 F7                        BNE     UART_RST1       ;Loop back until all are sent (2/3)
  1538 00:FCD4: 80 EB                        BRA     REGEXT00         ;Exit (3)
  1539                        ;
  1540 00:FCD6: A9 40        BREAKEY         LDA     #%01000000      ;Get Reset Received Break command (2)
  1541 00:FCD8: 8D 82 FE                     STA     UART_COMMAND    ;Send to UART to reset (4)
  1542 00:FCDB: A9 50                        LDA     #%01010000      ;Get Reset Break Interrupt command (2)
  1543 00:FCDD: 8D 82 FE                     STA     UART_COMMAND    ;Send to UART to reset (4)
  1544 00:FCE0: 58                           CLI                     ;Enable IRQ (2)
  1545                        ;
  1546                        ; BRK Vector defaults to here
  1547                        ;
  1548 00:FCE1: 7A           BRKINSTR0       PLY                     ;Restore Y Reg (4)
  1549 00:FCE2: FA                           PLX                     ;Restore X Reg (4)
  1550 00:FCE3: 68                           PLA                     ;Restore A Reg (4)
  1551 00:FCE4: 85 DE                        STA     AREG            ;Save A Reg (3)
  1552 00:FCE6: 86 DD                        STX     XREG            ;Save X Reg (3)
  1553 00:FCE8: 84 DC                        STY     YREG            ;Save Y Reg (3)
  1554 00:FCEA: 68                           PLA                     ;Get Processor Status (4)
  Sun Feb 14 2021 23:49                                                                                                    Page 31


  1555 00:FCEB: 85 DA                        STA     PREG            ;Save in PROCESSOR STATUS preset/result (3)
  1556 00:FCED: BA                           TSX                     ;Xfer STACK pointer to X Reg (2)
  1557 00:FCEE: 86 DB                        STX     SREG            ;Save STACK pointer (3)
  1558                        ;
  1559 00:FCF0: FA                           PLX                     ;Pull Low RETURN address from STACK then save it (4)
  1560 00:FCF1: 86 D8                        STX     PCL             ;Store program counter Low byte (3)
  1561 00:FCF3: 86 B0                        STX     INDEXL          ;Seed Indexl for DIS_LINE (3)
  1562 00:FCF5: 7A                           PLY                     ;Pull High RETURN address from STACK then save it (4)
  1563 00:FCF6: 84 D9                        STY     PCH             ;Store program counter High byte (3)
  1564 00:FCF8: 84 B1                        STY     INDEXH          ;Seed Indexh for DIS_LINE (3)
  1565 00:FCFA: 4F DA 0C                     BBR4    PREG,DO_NULL    ;Check for BRK bit set (5)
  1566                        ;
  1567                        ; The following three subroutines are contained in the base C02 Monitor code. These calls
  1568                        ; do a register display and disassembles the line of code that caused the BRK to occur
  1569                        ;
  1570 00:FCFD: 20 21 E0                     JSR     M_PRSTAT1       ;Display CPU status
  1571 00:FD00: 20 2A E0                     JSR     M_DECINDEX      ;Decrement Index to BRK ID Byte
  1572 00:FD03: 20 2A E0                     JSR     M_DECINDEX      ;Decrement Index to BRK instruction
  1573 00:FD06: 20 24 E0                     JSR     M_DIS_LINE      ;Disassemble BRK instruction
  1574                        ;
  1575 00:FD09: A9 00        DO_NULL         LDA     #$00            ;Clear all Processor Status Register bits (2)
  1576 00:FD0B: 48                           PHA                     ;Push it to Stack (3)
  1577 00:FD0C: 28                           PLP                     ;Pull it to Processor Status (4)
  1578 00:FD0D: 64 E1                        STZ     ITAIL           ;Clear input buffer pointers (3)
  1579 00:FD0F: 64 E0                        STZ     IHEAD           ; (3)
  1580 00:FD11: 64 DF                        STZ     ICNT            ; (3)
  1581 00:FD13: 6C 08 03                     JMP     (BRKRTVEC0)     ;Done BRK service process, re-enter monitor (6)
  1582                        ;
  1583                        ; EPOCH time (Unix) starts on Thursday, 1st January, 1970.
  1584                        ; If no RTC is detected, preload the EPOCH Date as a start.
  1585                        ; Note: No time is preloaded, time is 00:00:00 after a cold start.
  1586                        ;
  1587 00:FD16: C1           EPOCH           .DB     %11000001       ;Day 6 / Date 1
  1588 00:FD17: 17                           .DB     %00010111       ;Month 1  High byte (nibble) of 1970
  1589 00:FD18: B2                           .DB     %10110010       ;Low byte of 1970 ($B2)
  1590                        ;
  1591 00:FD19: 4E 6F 20 4C  NO_LBA          .DB     "No LBA Support"
       00:FD1D: 42 41 20 53 
       00:FD21: 75 70 70 6F 
       00:FD25: 72 74 
  1592 00:FD27: 0D 0A 00                     .DB     $0D,$0A,$00
  1593                        ;
  1594                        ;END OF BIOS CODE for Pages $F8 through $FD
  1595                        ;**************************************************************************************************
  1596                                .ORG    $FE00   ;Reserved for I/O space - do NOT put code here
  1597                        ;There are 5- I/O Selects, each is 32-bytes wide.
  1598                        ; I/O-0 = $FE00-$FE1F  Available on BUS expansion connector
  1599                        ; I/O-1 = $FE20-$FE3F  Available on BUS expansion connector
  1600                        ; I/O-2 = $FE40-$FE5F  Available on BUS expansion connector
  1601                        ; I/O-3 = $FE60-$FE7F  Available on BUS expansion connector - Used for RTC-IDE Adapter!
  1602                        ; I/O-4 = $FE80-$FE9F  SCC2691 UART resides here (only 8 bytes used)
  1603                        ;**************************************************************************************************
  1604                                .ORG    $FEA0   ;Reserved space for Soft Vector and I/O initialization data
  1605                        ;START OF BIOS DEFAULT VECTOR DATA AND HARDWARE CONFIGURATION DATA
  1606                        ;
  1607                        ;There are 96 bytes of ROM space remaining on page $FE from $FEA0 - $FEFF
  1608                        ; 64 bytes of this are copied to page $03 and used for soft vectors/hardware soft configuration.
  1609                        ; 32 bytes are for vectors and 32 bytes are for hardware config. The last 32 bytes are only held
  1610                        ; in ROM and are used for hardware configuration that should not be changed.
  1611                        ;
  1612                        ;The default location for the NMI/BRK/IRQ Vector data is at $0300. They are defined at the top of
  1613                        ; the source file. There are 8 defined vectors and 8 vector inserts, all are free for base config.
  1614                        ;
  Sun Feb 14 2021 23:49                                                                                                    Page 32


  1615                        ;The default location for the hardware configuration data is at $0320. It is a freeform table which
  1616                        ; is copied from ROM to page $03. The allocated size for the hardware config table is 32 bytes.
  1617                        ;
  1618                        VEC_TABLE      ;Vector table data for default ROM handlers
  1619                        ;
  1620 00:FEA0: 6A F9                        .DW     NMI_VECTOR      ;NMI Location in ROM
  1621 00:FEA2: E1 FC                        .DW     BRKINSTR0       ;BRK Location in ROM
  1622 00:FEA4: E8 FB                        .DW     INTERUPT0       ;IRQ Location in ROM
  1623                        ;
  1624 00:FEA6: 03 E0                        .DW     M_WARM_MON      ;NMI return handler in ROM
  1625 00:FEA8: 03 E0                        .DW     M_WARM_MON      ;BRK return handler in ROM
  1626 00:FEAA: 98 FF                        .DW     IRQ_EXIT0       ;IRQ return handler in ROM
  1627                        ;
  1628 00:FEAC: 00 E0                        .DW     M_COLD_MON      ;Monitor Cold start
  1629 00:FEAE: 03 E0                        .DW     M_WARM_MON      ;Monitor Warm start
  1630                        ;
  1631                        ;Vector Inserts (total of 8)
  1632                        ; these can be used as required, all are free for now, as NMI/BRK/IRQ and the Monitor are
  1633                        ; vectored, all can be extended by using these reserved vector locations.
  1634                        ;
  1635 00:FEB0: FF FF                        .DW     $FFFF           ;Insert 0 Location (used if IDE is found)
  1636 00:FEB2: FF FF                        .DW     $FFFF           ;Insert 1 Location
  1637 00:FEB4: FF FF                        .DW     $FFFF           ;Insert 2 Location
  1638 00:FEB6: FF FF                        .DW     $FFFF           ;Insert 3 Location
  1639 00:FEB8: FF FF                        .DW     $FFFF           ;Insert 4 Location
  1640 00:FEBA: FF FF                        .DW     $FFFF           ;Insert 5 Location
  1641 00:FEBC: FF FF                        .DW     $FFFF           ;Insert 6 Location
  1642 00:FEBE: FF FF                        .DW     $FFFF           ;Insert 7 Location
  1643                        ;
  1644                        ;Configuration Data - The following tables contains the default data used for:
  1645                        ; - Reset of the SCC2691 (RESET_2691 routine)
  1646                        ; - Init of the SCC2691 (INIT_2691 routine)
  1647                        ; - Basic details for register definitions are below, consult SCC2691 DataSheet
  1648                        ;   and Application Note AN405 for details and specific operating conditions.
  1649                        ;
  1650                        ;Mode Register 1 definition ($93)
  1651                        ; Bit7          ;RxRTS Control - 1 = Yes
  1652                        ; Bit6          ;RX-Int Select - 0 = RxRDY
  1653                        ; Bit5          ;Error Mode - 0 = Character
  1654                        ; Bit4/3        ;Parity Mode - 10 = No Parity
  1655                        ; Bit2          ;Parity Type - 0 = Even (doesn't matter)
  1656                        ; Bit1/0        ;Bits Per Character - 11 = 8
  1657                        ;
  1658                        ;Mode Register 2 Definition ($17)
  1659                        ; Bit7/6        ;Channel Mode   - 00 = Normal
  1660                        ; Bit5          ;TxRTS Control - 0 = Yes
  1661                        ; Bit4          ;CTS Enable - 1 = Yes
  1662                        ; Bit3-0        ;Stop Bits - 0111 = 1 Stop Bit
  1663                        ;
  1664                        ;Baud Rate Clock Definition ($CC)
  1665                        ; Upper 4 bits = Receive Baud Rate
  1666                        ; Lower 4 bits = Transmit Baud Rate
  1667                        ; for 38.4K setting is %11001100
  1668                        ; Also set ACR Bit7 = 0 for standard rates
  1669                        ;
  1670                        ;Command Register Definition
  1671                        ; Bit7-4        ;Special commands
  1672                        ; Bit3          ;Disable Transmit
  1673                        ; Bit2          ;Enable Transmit
  1674                        ; Bit1          ;Disable Receive
  1675                        ; Bit0          ;Enable Receive
  1676                        ;
  1677                        ;Aux Control Register Definition ($68)
  Sun Feb 14 2021 23:49                                                                                                    Page 33


  1678                        ; Bit7          ;BRG Set Select - 0 = Default
  1679                        ; Bit6-5-4      ;Counter/Timer operating mode 110 = Counter mode from XTAL
  1680                        ; Bit3          ;Power Down mode 1 = Off (normal)
  1681                        ; Bit2-1-0      ;MPO Pin Function 000 = RTSN (active low state)
  1682                        ;
  1683                        ;Interrupt Mask Register Definition ($1D)
  1684                        ; Bit7          ;MPI Pin Change Interrupt 1 = On
  1685                        ; Bit6          ;MPI Level Interrupt 1 = On
  1686                        ; Bit5          ;Not used (shows as active on read)
  1687                        ; Bit4          ;Counter Ready Interrupt 1 = On
  1688                        ; Bit3          ;Delta Break Interrupt 1 = On
  1689                        ; Bit2          ;RxRDY Interrupt 1 = On
  1690                        ; Bit1          ;TxEMT Interrupt 1 = On
  1691                        ; Bit0          ;TxRDY Interrupt 1 = On
  1692                        ;
  1693                        CFG_TABLE       ;Configuration table for hardware devices
  1694                        ;
  1695                        ;Data commands are sent in reverse order from list. This list is the default initialization for
  1696                        ; the UART as configured for use as a Console connected to either ExtraPutty(WIN) or Serial(OSX)
  1697                        ; The data here is copied to page $03 and is used to configure the UART during boot up. The soft
  1698                        ; data can be changed and the core INIT_2691 can be called to reconfigure the UART.
  1699                        ; NOTE: the register offset data is not kept in soft config memory as the initialization
  1700                        ; sequence should not be changed!
  1701                        ;
  1702                        INIT_DATA       ;Start of UART Initialization Data
  1703 00:FEC0: 10                           .DB     %00010000       ;Reset Mode Register pointer
  1704 00:FEC1: A0                           .DB     %10100000       ;Enable RTS (Receiver)
  1705 00:FEC2: 09                           .DB     %00001001       ;Enable Receiver/Disable Transmitter
  1706 00:FEC3: 1D                           .DB     %00011101       ;Interrupt Mask Register setup
  1707 00:FEC4: 68                           .DB     %01101000       ;Aux Register setup for Counter/Timer
  1708 00:FEC5: 48                           .DB     %01001000       ;Counter/Timer Upper Preset
  1709 00:FEC6: 00                           .DB     %00000000       ;Counter/Timer Lower Preset
  1710 00:FEC7: 66                           .DB     %01100110       ;Baud Rate clock for Rcv/Xmt - 115.2K
  1711 00:FEC8: 90                           .DB     %10010000       ;Disable Counter/Timer
  1712 00:FEC9: 0A                           .DB     %00001010       ;Disable Receiver/Transmitter
  1713 00:FECA: B0                           .DB     %10110000       ;Disable RTS (Receiver)
  1714 00:FECB: 00                           .DB     %00000000       ;Interrupt Mask Register setup
  1715 00:FECC: 08                           .DB     %00001000       ;Aux Register setup for Power On
  1716                        INIT_DATAE      ;End of UART Initialization Data
  1717                        ;
  1718                        ;Mode Register Data is defined separately. Using a loop routine to send this data to the
  1719                        ; UART does not work properly. See the description of the problem using Indexed addressing
  1720                        ; to load the UART registers above. This data is also kept in soft config memory in page $03.
  1721                        ;
  1722                        ; NOTE: MR2_DAT Bit 7 is now used to configure Extended Baud rates!
  1723                        ;
  1724 00:FECD: 93           MR1_DAT         .DB     %10010011       ;Mode Register 1 Data
  1725                        ;
  1726                        ; Bit 7 set for extended baud rates - 115.2k
  1727                        ;
  1728 00:FECE: 97           MR2_DAT         .DB     %10010111       ;Mode Register 2 data
  1729                        ;
  1730                        ;Reserved for additional I/O devices (17 bytes free)
  1731                        ;
  1732 00:FECF: FF FF FF FF                  .DB     $FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF,$FF
       00:FED3: FF FF FF FF 
       00:FED7: FF FF FF FF 
       00:FEDB: FF FF FF FF 
       00:FEDF: FF 
  1733                        ;
  1734                        ;Reset UART Data is listed here. The sequence and commands do not require changes for any reason.
  1735                        ; These are maintained in ROM only. A total of 32 bytes are available for hard configuration data.
  1736                        ; These are the register offsets and Reset data for the UART
  Sun Feb 14 2021 23:49                                                                                                    Page 34


  1737                        ;
  1738                        UART_RDATA      ;UART Reset Data for Received Break (ExtraPutty/Serial Break)
  1739 00:FEE0: 01                           .DB     %00000001       ;Enable Receiver
  1740                        ;
  1741                        UART_RDATA1     ;Smaller list for entry level Reset (RESET_2691)
  1742 00:FEE1: 40                           .DB     %01000000       ;Reset All Errors
  1743 00:FEE2: 30                           .DB     %00110000       ;Reset Transmitter
  1744 00:FEE3: 20                           .DB     %00100000       ;Reset Receiver
  1745 00:FEE4: 50                           .DB     %01010000       ;Reset Break Change Interrupt
  1746                        UART_RDATAE     ;End of UART Reset Data
  1747                        ;
  1748                        INIT_OFFSET     ;Start of UART Initialization Register Offsets
  1749 00:FEE5: 02                           .DB     $02             ;Command Register
  1750 00:FEE6: 02                           .DB     $02             ;Command Register
  1751 00:FEE7: 02                           .DB     $02             ;Command Register
  1752 00:FEE8: 05                           .DB     $05             ;Interrupt Mask Register
  1753 00:FEE9: 04                           .DB     $04             ;Aux Command Register
  1754 00:FEEA: 06                           .DB     $06             ;Counter Preset Upper
  1755 00:FEEB: 07                           .DB     $07             ;Counter Preset Lower
  1756 00:FEEC: 01                           .DB     $01             ;Baud Clock Register
  1757 00:FEED: 02                           .DB     $02             ;Command Register
  1758 00:FEEE: 02                           .DB     $02             ;Command Register
  1759 00:FEEF: 02                           .DB     $02             ;Command Register
  1760 00:FEF0: 05                           .DB     $05             ;Interrupt Mask Register
  1761 00:FEF1: 04                           .DB     $04             ;Aux Command Register
  1762                        INIT_OFFSETE    ;End of UART Initialization Register Offsets
  1763                        ;
  1764                        ;Reserved for additional I/O devices (14 bytes)
  1765                        ;
  1766                        ; BIOS 3.00 Data space for software RTC.
  1767                        ;
  1768                        MAX_DATE                                ;Maximum days per Month+1
  1769 00:FEF2: 20 1D 20 1F                  .DB     32,29,32,31,32,31,32,32,31,32,31,32
       00:FEF6: 20 1F 20 20 
       00:FEFA: 1F 20 1F 20 
  1770                        ;
  1771 00:FEFE: FF FF                        .DB     $FF,$FF         ;Spare bytes
  1772                        ;
  1773                        ;END OF BIOS VECTOR DATA AND HARDWARE DEFAULT CONFIGURATION DATA
  1774                        ;**************************************************************************************************
  1775                        ;START OF TOP PAGE - DO NOT MOVE FROM THIS ADDRESS!! JUMP Table starts here.
  1776                        ; - BIOS calls are listed below - total of 32, Reserved calls are for future hardware support
  1777                        ; - "B_" JUMP Tables entries are for BIOS routines, provides isolation between Monitor and BIOS
  1778                        ; - Two new calls used for Benchmark Timer, calls 16/17 starting with CO2BIOS 2.02
  1779                        ; - New calls added for IDE Controller and RTC starting with C02BIOS 3.00
  1780                        ;
  1781                        ; NOTE: All Jump table calls add 3 clock cycles to execution time for each BIOS function.
  1782                        ;
  1783                                .ORG    $FF00   ;BIOS JMP Table, Cold Init and Vector handlers
  1784                        ;
  1785 00:FF00: 4C 10 FB     B_IDE_RESET     JMP     IDE_RES_DIAG    ;Call 00 $FF00
  1786 00:FF03: 4C 19 FB     B_IDE_GET_STAT  JMP     IDE_GET_STATUS  ;Call 01 $FF03
  1787 00:FF06: 4C DA FA     B_IDE_IDENTIFY  JMP     IDE_IDENTIFY    ;Call 02 $FF06
  1788 00:FF09: 4C 6E F8     B_IDE_READ_LBA  JMP     IDE_READ_LBA    ;Call 03 $FF09
  1789 00:FF0C: 4C 93 F8     B_IDE_WRITE_LBA JMP     IDE_WRITE_LBA   ;Call 04 $FF0C
  1790 00:FF0F: 4C D7 F8     B_IDE_VERFY_LBA JMP     IDE_VERIFY_LBA  ;Call 05 $FF0F
  1791 00:FF12: 4C FF F8     B_IDE_SET_LBA   JMP     IDE_SET_LBA     ;Call 06 $FF12
  1792 00:FF15: 4C F8 F8     B_IDE_SET_ADDR  JMP     IDE_SET_ADDRESS ;Call 07 $FF15
  1793                        ;
  1794 00:FF18: 4C 3D F9     B_RTC_NVRD      JMP     RTC_NVRD        ;Call 08 $FF18
  1795 00:FF1B: 4C 4A F9     B_RTC_NVWR      JMP     RTC_NVWR        ;Call 09 $FF1B
  1796 00:FF1E: 4C 19 FA     B_RTC_INIT      JMP     INIT_RTC        ;Call 10 $FF1E
  1797                        ;
  Sun Feb 14 2021 23:49                                                                                                    Page 35


  1798 00:FF21: 4C B3 FF     B_Reserve11     JMP     RESERVE         ;Call 11 $FF21
  1799 00:FF24: 4C B3 FF     B_Reserve12     JMP     RESERVE         ;Call 12 $FF24
  1800 00:FF27: 4C B3 FF     B_Reserve13     JMP     RESERVE         ;Call 13 $FF27
  1801 00:FF2A: 4C B3 FF     B_Reserve14     JMP     RESERVE         ;Call 14 $FF2A
  1802                        ;
  1803 00:FF2D: 4C 60 F8     B_CNT_INIT      JMP     CNT_INIT        ;Call 15 $FF2D
  1804 00:FF30: 4C 68 F8     B_CNT_STRT      JMP     CNT_STRT        ;Call 16 $FF30
  1805 00:FF33: 4C 6B F8     B_CNT_STOP      JMP     CNT_STOP        ;Call 17 $FF33
  1806                        ;
  1807 00:FF36: 4C 00 F8     B_CHRIN_NW      JMP     CHRIN_NW        ;Call 18 $FF36
  1808 00:FF39: 4C 06 F8     B_CHRIN         JMP     CHRIN           ;Call 19 $FF39
  1809 00:FF3C: 4C 19 F8     B_CHROUT        JMP     CHROUT          ;Call 20 $FF3C
  1810                        ;
  1811 00:FF3F: 4C 30 F8     B_SET_DLY       JMP     SET_DLY         ;Call 21 $FF3F
  1812 00:FF42: 4C 37 F8     B_EXE_MSDLY     JMP     EXE_MSDLY       ;Call 22 $FF42
  1813 00:FF45: 4C 43 F8     B_EXE_LGDLY     JMP     EXE_LGDLY       ;Call 23 $FF45
  1814 00:FF48: 4C 58 F8     B_EXE_XLDLY     JMP     EXE_XLDLY       ;Call 24 $FF48
  1815                        ;
  1816 00:FF4B: 4C A3 FF     B_INIT_VEC      JMP     INIT_VEC        ;Call 25 $FF4B
  1817 00:FF4E: 4C 9F FF     B_INIT_CFG      JMP     INIT_CFG        ;Call 26 $FF4E
  1818 00:FF51: 4C A0 F9     B_INIT_2691     JMP     INIT_2691       ;Call 27 $FF51
  1819 00:FF54: 4C DA F9     B_RESET_2691    JMP     RESET_2691      ;Call 28 $FF54
  1820                        ;
  1821 00:FF57: 6C 0E 03     B_WRMMNVEC0     JMP     (WRMMNVEC0)     ;Call 29 $FF57
  1822 00:FF5A: 6C 0C 03     B_CLDMNVEC0     JMP     (CLDMNVEC0)     ;Call 30 $FF5A
  1823                        ;
  1824 00:FF5D: 78           B_COLDSTRT      SEI                     ;Call 31 $FF5D - Disable Interrupts (safety)
  1825 00:FF5E: D8                           CLD                     ;Clear decimal mode (safety)
  1826 00:FF5F: A2 00                        LDX     #$00            ;Index for length of page
  1827 00:FF61: 74 00        PAGE0_LP        STZ     $00,X           ;Clear Page Zero
  1828 00:FF63: CA                           DEX                     ;Decrement index
  1829 00:FF64: D0 FB                        BNE     PAGE0_LP        ;Loop back till done
  1830 00:FF66: CA                           DEX                     ;LDX #$FF ;-)
  1831 00:FF67: 9A                           TXS                     ;Set Stack Pointer
  1832                        ;
  1833 00:FF68: 20 9C FF                     JSR     INIT_PG03       ;Xfer default Vectors/HW Config to $0300
  1834 00:FF6B: 20 99 F9                     JSR     INIT_IO         ;Init I/O - UART (Console/Timer)
  1835                        ;
  1836                        ; Send BIOS init msg to console - note: X Reg is zero on return from INIT_IO
  1837                        ;
  1838 00:FF6E: BD D0 FF     BMSG_LP         LDA     BIOS_MSG,X      ;Get BIOS init msg
  1839 00:FF71: F0 06                        BEQ     CHECK_IO        ;If zero, msg done, Test for extra I/O
  1840 00:FF73: 20 19 F8                     JSR     CHROUT          ;Send to console
  1841 00:FF76: E8                           INX                     ;Increment Index
  1842 00:FF77: 80 F5                        BRA     BMSG_LP         ;Loop back until done
  1843                        CHECK_IO
  1844 00:FF79: 20 EB F9                     JSR     DETECT_RTC      ;Detect and Init RTC
  1845 00:FF7C: 20 91 FA                     JSR     DETECT_IDE      ;Detect and Init IDE
  1846 00:FF7F: 20 B3 FF                     JSR     RESERVE         ;Reserve one more Init routine for future use
  1847 00:FF82: 80 D6                        BRA     B_CLDMNVEC0     ;Branch to Coldstart Monitor
  1848                        ;
  1849                        IRQ_VECTOR                              ;This is the ROM start for the BRK/IRQ handler
  1850 00:FF84: 48                           PHA                     ;Save A Reg (3)
  1851 00:FF85: DA                           PHX                     ;Save X Reg (3)
  1852 00:FF86: 5A                           PHY                     ;Save Y Reg (3)
  1853 00:FF87: BA                           TSX                     ;Get Stack pointer (2)
  1854 00:FF88: BD 04 01                     LDA     $0100+4,X       ;Get Status Register (4)
  1855 00:FF8B: 29 10                        AND     #$10            ;Mask for BRK bit set (2)
  1856 00:FF8D: D0 03                        BNE     DO_BRK          ;If set, handle BRK (2/3)
  1857 00:FF8F: 6C 04 03                     JMP     (IRQVEC0)       ;Jump to Soft vectored IRQ Handler (6)
  1858 00:FF92: 6C 02 03     DO_BRK          JMP     (BRKVEC0)       ;Jump to Soft vectored BRK Handler (6)
  1859 00:FF95: 6C 00 03     NMI_ROM         JMP     (NMIVEC0)       ;Jump to Soft vectored NMI handler (6)
  1860                        ;
  Sun Feb 14 2021 23:49                                                                                                    Page 36


  1861                        ;This is the standard return for the IRQ/BRK handler routines
  1862                        ;
  1863 00:FF98: 7A           IRQ_EXIT0       PLY                     ;Restore Y Reg (4)
  1864 00:FF99: FA                           PLX                     ;Restore X Reg (4)
  1865 00:FF9A: 68                           PLA                     ;Restore A Reg (4)
  1866 00:FF9B: 40                           RTI                     ;Return from IRQ/BRK routine (6)
  1867                        ;
  1868 00:FF9C: 20 A3 FF     INIT_PG03       JSR     INIT_VEC        ;Init the Soft Vectors first
  1869 00:FF9F: A0 40        INIT_CFG        LDY     #$40            ;Get offset to Config data
  1870 00:FFA1: 80 02                        BRA     DATA_XFER       ;Go move the Config data to page $03
  1871 00:FFA3: A0 20        INIT_VEC        LDY     #$20            ;Get offset to Vector data
  1872                        ;
  1873 00:FFA5: 78           DATA_XFER       SEI                     ;Disable Interrupts, can be called via JMP table
  1874 00:FFA6: A2 20                        LDX     #$20            ;Set count for 32 bytes
  1875 00:FFA8: B9 9F FE     DATA_XFLP       LDA     VEC_TABLE-1,Y   ;Get ROM table data
  1876 00:FFAB: 99 FF 02                     STA     SOFTVEC-1,Y     ;Store in Soft table location
  1877 00:FFAE: 88                           DEY                     ;Decrement index
  1878 00:FFAF: CA                           DEX                     ;Decrement count
  1879 00:FFB0: D0 F6                        BNE     DATA_XFLP       ;Loop back till done
  1880 00:FFB2: 58                           CLI                     ;Re-enable interrupts
  1881 00:FFB3: 60           RESERVE         RTS                     ;Return to caller
  1882                        ;
  1883                        RTC_MSG
  1884                        ;
  1885                        ;This is a short BIOS message that is displayed when the DS1511 RTC is found
  1886 00:FFB4: 52 54 43 20                  .DB     "RTC found"
       00:FFB8: 66 6F 75 6E 
       00:FFBC: 64 
  1887 00:FFBD: 0D 0A 00                     .DB     $0D,$0A,$00
  1888                        ;
  1889                        IDE_MSG
  1890                        ;
  1891                        ;This is a short BIOS message that is displayed when the IDE controller is found
  1892 00:FFC0: 49 44 45 20                  .DB     "IDE found"
       00:FFC4: 66 6F 75 6E 
       00:FFC8: 64 
  1893 00:FFC9: 0D 0A 00                     .DB     $0D,$0A,$00
  1894                        ;
  1895                        ;The offset data here is used as an index to the Identity Block of Data from the IDE controller
  1896 00:FFCC: 78 79 7A 7B  LBA_OFFSET      .DB     120,121,122,123 ;Offset Data for LBA Size
  1897                        ;
  1898                        ; This BIOS version does not rely on CPU clock frequency for RTC timing. Timing is based on the
  1899                        ; SCC2691 UART Timer/Counter which has a fixed frequency of 3.6864MHz. Jiffy clock set at 10ms.
  1900                        ; NOTE: The SCC2691 UART can run with a CPU clock frequency up to 6MHz! (datasheet limitation).
  1901                        ; Edit Displayed clock rate at CPU_CLK below as needed if running "other" than 6MHz.
  1902                        ;
  1903                                .ORG    $FFD0   ;Hard coded BIOS message to the top of memory (Monitor uses this)
  1904                        ;BIOS init message - sent before jumping to the monitor coldstart vector.
  1905                        ; CO2BIOS 2.01 provides a longer BIOS message with more detail, fixed length/location!
  1906                        ;
  1907 00:FFD0: 0D 0A        BIOS_MSG        .DB     $0D,$0A         ;CR/LF
  1908 00:FFD2: 43 30 32 42                  .DB     "C02BIOS 3.03"  ;Updated Release Version
       00:FFD6: 49 4F 53 20 
       00:FFDA: 33 2E 30 33 
  1909 00:FFDE: 0D 0A                        .DB     $0D,$0A         ;CR/LF
  1910 00:FFE0: 31 33 2F 30                  .DB     "13/02/2021"    ;DD/MM/YYYY
       00:FFE4: 32 2F 32 30 
       00:FFE8: 32 31 
  1911 00:FFEA: 0D 0A                        .DB     $0D,$0A         ;CR/LF
  1912 00:FFEC: 57 36 35 43                  .DB     "W65C02@"       ;Display CPU type
       00:FFF0: 30 32 40 
  1913 00:FFF3: 36 4D 48 7A  CPU_CLK         .DB     "6MHz"          ;Displayed CPU Clock frequency
  1914 00:FFF7: 0D 0A 00                     .DB     $0D,$0A,$00     ;CR/LF and terminate string
  Sun Feb 14 2021 23:49                                                                                                    Page 37


  1915                        ;
  1916                                .ORG    $FFFA   ;65C02 Vectors:
  1917 00:FFFA: 95 FF                        .DW     NMI_ROM         ;NMI
  1918 00:FFFC: 5D FF                        .DW     B_COLDSTRT      ;RESET
  1919 00:FFFE: 84 FF                        .DW     IRQ_VECTOR      ;IRQ
  1920                                .END


      Lines assembled: 2250
      Errors: 0
