Testing Sext
(bv #x000102030405060708090a0b0c0d0e0f 128)
(bv #x00080009000a000b000c000d000e000f 128)
(bv #x00080009000a000b000c000d000e000f 128)
Testing Sobel x
v1:	(bv #x000102030405060708090a0b0c0d0e0f 128)
1 515 1029 1543 2057 2571 3085 3599 
(bv #x000102030405060708090a0b0c0d0e0f 128)
v2:	(bv #xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f1 128)
-2 -516 -1030 -1544 -2058 -2572 -3086 -3599 
(bv #xfffefdfcfbfaf9f8f7f6f5f4f3f2f1f1 128)
(bv #x00030407080b0c0f10131417181b1c1e 128)
3 1031 2059 3087 4115 5143 6171 7198 
(bv #x00030407080b0c0f10131417181b1c1e 128)
Testing Output
v1:	(bv #x000102030405060708090a0b0c0d0e0f 128)
v2:	(bv #x000102030405060708090a0b0c0d0e0f 128)
output:	(bv #x00020406080a0c0e10121416181a1c1e 128)
===================================
Synthesizing Subexpression #0
#<procedure:invoke_sext>
'(128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x448e3775e89ca58884a36b5821740345 128)))
#t
Unchecked solution:
(_mm_cvtepi16_epi64_dsl (reg 0) 128 128 64 8 0 16)
Test elapsed time: 0 
Synthesis step completed!
Solution
(_mm_cvtepi16_epi64_dsl (reg 0) 128 128 64 8 0 16)
===================================
Synthesizing Subexpression #1
#<procedure:invoke_x_avg>
'(128 128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xd3c6d4fc2cf72d3e1b5176a14cf4e892 128) (bv #x4beb6fbbd1e3bbed6faf17b528d6b6e3 128) (bv #xe08a39bab818d661276cb1d4549f07d4 128)))
#t
Unchecked solution:
(_m_paddw_dsl
 (lit (bv #x003b7e71b6f2bf8cb26c402aca69a749 128))
 (reg 1)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x0012cef7a2621f92198cab1407c01352 128)
	synthesized result produced: (bv #x403b807ba4aa3f8cf26ccc4a68799b49 128)
Concrete counter examples:
(list (vector (bv #xd3c6d4fc2cf72d3e1b5176a14cf4e892 128) (bv #x4beb6fbbd1e3bbed6faf17b528d6b6e3 128) (bv #xe08a39bab818d661276cb1d4549f07d4 128)) (vector (bv #xdbc3ea7c473901fd8ccc86d4cbaa0352 128) (bv #x4000020aedb8800040008c209e10f400 128) (bv #xa44fe0677fb91d950cc00c00fff62800 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xde9de435956f4c806968e03665628bd7 128) (bv #xbdaa570d29d24cae2ffa0f76ecfbaf82 128) (bv #xbf26606dc8f5d986818e8f8b762d88b6 128)))
#t
Unchecked solution:
(lit (bv #x1917f2bcb208bf624aea8eadb5857391 128))
Verification failed ...
	spec produced: (bv #x0c24808e62046f8c60008246620be300 128)
	synthesized result produced: (bv #x1917f2bcb208bf624aea8eadb5857391 128)
Concrete counter examples:
(list (vector (bv #xde9de435956f4c806968e03665628bd7 128) (bv #xbdaa570d29d24cae2ffa0f76ecfbaf82 128) (bv #xbf26606dc8f5d986818e8f8b762d88b6 128)) (vector (bv #x00002000000000000000000000000000 128) (bv #x06002047306731f6200009e330086400 128) (bv #x0024200001360ba020006e8001fb1b00 128)))
#t
Unchecked solution:
(_m_paddw_dsl
 (_m_paddw_dsl (reg 2) (reg 1) 128 128 128 16 0)
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 128
 128
 128
 16
 0)
Test elapsed time: 52 
Synthesis step completed!
Solution
(_m_paddw_dsl
 (_m_paddw_dsl (reg 2) (reg 1) 128 128 128 16 0)
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 128
 128
 128
 16
 0)
===================================
Synthesizing Subexpression #2
#<procedure:invoke_sobel_x>
'(128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x844abda6ecf670dd8cbc8e281363e46e 128) (bv #x7d4010aaefa9838c7309a56a4dae373c 128)))
#t
Unchecked solution:
(lit (bv #x070a530402b312af19b317423a4b52ce 128))
Verification failed ...
	spec produced: (bv #x4fb853043fcc6f5619ad1fc265a57d33 128)
	synthesized result produced: (bv #x070a530402b312af19b317423a4b52ce 128)
Concrete counter examples:
(list (vector (bv #x844abda6ecf670dd8cbc8e281363e46e 128) (bv #x7d4010aaefa9838c7309a56a4dae373c 128)) (vector (bv #x58aece077ffb73a7e6ffec0ee5a5fd33 128) (bv #x08f6210b402f045100ac0bd080008000 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x3bad560256e338c3dd2d6de236f88536 128) (bv #x07609c175c14cdda70acf20f7d331083 128)))
#t
Unchecked solution:
(_mm_maskz_sub_epi16_dsl
 (lit (bv #x344d0000000000000000000000000000 128))
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x0000000000000000000000000000007f 128))
  512
  512
  512
  16
  0
  0)
 (lit (bv #x41b081c182408ae9808183d3863b84b3 128))
 (_mm_maskz_sub_epi16_dsl
  (lit (bv #x3fed3bac5ef720001400080040001000 128))
  (lit (bv #x000000000000000000000000000000a0 128))
  (lit (bv #x80000000fd0f80008000800080008000 128))
  (lit (bv #x80000000800080008000800080008000 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x43be46151b00571315d85f8c55756726 128)
	synthesized result produced: (bv #x344d461505316ae96c817bd3463b74b3 128)
Concrete counter examples:
(list (vector (bv #x3bad560256e338c3dd2d6de236f88536 128) (bv #x07609c175c14cdda70acf20f7d331083 128)) (vector (bv #xfc424617b600c6734acf52740a8b626e 128) (bv #x40000002d1001d8660a7b2006000fb48 128)))
#t
Unchecked solution:
(_mm_maskz_abs_epi16_dsl
 (vector-two-input-swizzle_dsl
  (lit (bv #x344d461505316ae90000000000000000 128))
  (lit (bv #x15d85f8c463b74b30000000000000000 128))
  8
  16
  0
  8
  4
  1
  0)
 (_mm512_maskz_mov_epi64_dsl
  (lit (bv #x000000000000000000000000000000b3 128))
  (reg 1)
  (lit (bv #x0000000000000000000000000000000c 128))
  128
  128
  128
  16
  0)
 (_mm_blend_epi16_dsl
  (lit (bv #xbc420000e5005713937f842daa8b98da 128))
  (lit (bv #xffffffeabff7e67fdfdfdfff0ff96fff 128))
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x17003bea00084000400e7ff00e000fe0 128)
	synthesized result produced: (bv #x43be46151b00571315d85f8c55756726 128)
Concrete counter examples:
(list (vector (bv #x3bad560256e338c3dd2d6de236f88536 128) (bv #x07609c175c14cdda70acf20f7d331083 128)) (vector (bv #xfc424617b600c6734acf52740a8b626e 128) (bv #x40000002d1001d8660a7b2006000fb48 128)) (vector (bv #x9b00041d20080000400e001002000020 128) (bv #xb2004007200040000000800010001000 128)))
#t
Unchecked solution:
(_mm_maskz_abs_epi16_dsl
 (lit (bv #x00000000000000000000000000000000 128))
 (vector-two-input-swizzle_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  (lit (bv #x000000ff000000000000000000000000 128))
  8
  16
  0
  8
  2
  1
  0)
 (_mm_maskz_sub_epi16_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  (lit (bv #x000000000000000000000000000000ff 128))
  (reg 1)
  (reg 0)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Test elapsed time: 1116 
Synthesis step completed!
Solution
(_mm_maskz_abs_epi16_dsl
 (lit (bv #x00000000000000000000000000000000 128))
 (vector-two-input-swizzle_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  (lit (bv #x000000ff000000000000000000000000 128))
  8
  16
  0
  8
  2
  1
  0)
 (_mm_maskz_sub_epi16_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  (lit (bv #x000000000000000000000000000000ff 128))
  (reg 1)
  (reg 0)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
===================================
Synthesizing Subexpression #3
#<procedure:invoke_y_avg>
'(128 128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #x1ea0b94ee4f7bc89c9b30e5ef1ca78d9 128) (bv #xaa6fbea4bace6d2a942dac51e9a0e243 128) (bv #x4bc8a038fb026777c38599ab6fe801b1 128)))
#t
Unchecked solution:
(vector-two-input-swizzle_dsl
 (lit (bv #xbf46d6ce5595fe540000000000000000 128))
 (lit (bv #xb59200ab34f23f100000000000000000 128))
 8
 16
 0
 8
 4
 1
 0)
Verification failed ...
	spec produced: (bv #xbee8b6ca2492f86c1d9200ab8cf016fb 128)
	synthesized result produced: (bv #xbf46d6ce5595fe54b59200ab34f23f10 128)
Concrete counter examples:
(list (vector (bv #x1ea0b94ee4f7bc89c9b30e5ef1ca78d9 128) (bv #xaa6fbea4bace6d2a942dac51e9a0e243 128) (bv #x4bc8a038fb026777c38599ab6fe801b1 128)) (vector (bv #x740100800c80021460b4768001000040 128) (bv #x3b05600050293d6e5430080075e42081 128) (bv #xd4ddf64a77c07b7c147e7a2ba028d5b9 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xc519c967f4e5d1d8f65dc4118a4cf478 128) (bv #x6dd64d37caa0c17dd4b738ad2b095acb 128) (bv #xc5126b10e1a6ac58046aec17e3208fe6 128)))
#t
Unchecked solution:
(lit (bv #x65d7cee56bcb012aa4352182c37e39f4 128))
Verification failed ...
	spec produced: (bv #x64d76ee16bcb0016a435fc82c37e1dec 128)
	synthesized result produced: (bv #x65d7cee56bcb012aa4352182c37e39f4 128)
Concrete counter examples:
(list (vector (bv #xc519c967f4e5d1d8f65dc4118a4cf478 128) (bv #x6dd64d37caa0c17dd4b738ad2b095acb 128) (bv #xc5126b10e1a6ac58046aec17e3208fe6 128)) (vector (bv #x18e0180031e31a0000175082447e0e23 128) (bv #x0d5b1f5010d23000420500001b80260f 128) (bv #x31411841184486162014ac004800c3ab 128)))
#t
Unchecked solution:
(_m_paddw_dsl
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 (_m_paddw_dsl (reg 1) (reg 2) 128 128 128 16 0)
 128
 128
 128
 16
 0)
Test elapsed time: 55 
Synthesis step completed!
Solution
(_m_paddw_dsl
 (_m_paddw_dsl (reg 1) (reg 0) 128 128 128 16 0)
 (_m_paddw_dsl (reg 1) (reg 2) 128 128 128 16 0)
 128
 128
 128
 16
 0)
===================================
Synthesizing Subexpression #4
#<procedure:invoke_add_output>
'(128 128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xcf661551f8788287b9085c6e72b3d790 128) (bv #xfbe8f16cb989c50b3636676295b27dde 128)))
#t
Unchecked solution:
(lit (bv #xcb4e06bdb2014792ef3ec3d00865556e 128))
Verification failed ...
	spec produced: (bv #xcb4e02bd32014791ef3fc3d00865356e 128)
	synthesized result produced: (bv #xcb4e06bdb2014792ef3ec3d00865556e 128)
Concrete counter examples:
(list (vector (bv #xcf661551f8788287b9085c6e72b3d790 128) (bv #xfbe8f16cb989c50b3636676295b27dde 128)) (vector (bv #x47c001f5120100028f3f00000000002e 128) (bv #x838e00c82000478f6000c3d008653540 128)))
#t
Unchecked solution:
(_m_paddw_dsl (reg 0) (reg 1) 128 128 128 16 0)
Test elapsed time: 3 
Synthesis step completed!
Solution
(_m_paddw_dsl (reg 0) (reg 1) 128 128 128 16 0)
===================================
Synthesizing Subexpression #5
#<procedure:invoke_clamp>
'(128)
Synthesizing solution with depth 2 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xc9224d7e47da088f9aa76cc7dd61d54a 128)))
#t
Unchecked solution:
(lit (bv #x000000ff00ff00ff000000ff00000000 128))
Verification failed ...
	spec produced: (bv #x00ff00000000000000ff000000200080 128)
	synthesized result produced: (bv #x000000ff00ff00ff000000ff00000000 128)
Concrete counter examples:
(list (vector (bv #xc9224d7e47da088f9aa76cc7dd61d54a 128)) (vector (bv #x02000000000000001000000000200080 128)))
#f
Synthesizing solution with depth 3 and depth-limit 5 ...
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)))
#t
Unchecked solution:
(_mm512_min_epi8_dsl
 (_mm256_max_epi8_dsl
  (lit (bv #xfffe00ff000080f80000ff46807e8036 128))
  (lit (bv #x00018009000100ff000100ff00ff00ff 128))
  128
  128
  128
  16
  0)
 (lit (bv #x00007f0000007f0000007f007f007f80 128))
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00ff0000000000000000000000000000 128)
	synthesized result produced: (bv #x000000ff000000ff000000ff00ff00ff 128)
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)) (vector (bv #x40000000000000000000000000000000 128)))
#t
Unchecked solution:
(_mm512_min_epi8_dsl
 (_mm256_max_epi8_dsl
  (reg 0)
  (lit (bv #x00009700000080013e81d100fbb7df40 128))
  128
  128
  128
  16
  0)
 (vector-two-input-swizzle_dsl
  (lit (bv #x00ff00ff7ffe00ff0000000000000000 128))
  (lit (bv #x000000ff00ff00ff0000000000000000 128))
  8
  16
  0
  8
  4
  1
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x000000ff00ff00f000ff009400ef007b 128)
	synthesized result produced: (bv #x000000ff6f0000f00000009400ef007b 128)
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)) (vector (bv #x40000000000000000000000000000000 128)) (vector (bv #x000002ff6f0000f040f7009400ef007b 128)))
#t
Unchecked solution:
(_mm512_min_epi8_dsl
 (_mm256_max_epi8_dsl
  (reg 0)
  (lit (bv #x000000000000800c0000000000000000 128))
  128
  128
  128
  16
  0)
 (_mm256_max_epi8_dsl
  (lit (bv #x00ffa07f00ff86ff00ffa9e000ff00ff 128))
  (lit (bv #xe44d00ff00fd00ff804100ff806696a2 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00000000000000000000000000000000 128)
	synthesized result produced: (bv #x000000000000b0020000000000000000 128)
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)) (vector (bv #x40000000000000000000000000000000 128)) (vector (bv #x000002ff6f0000f040f7009400ef007b 128)) (vector (bv #x000000000000b0020000000000000000 128)))
#t
Unchecked solution:
(_mm256_max_epi8_dsl
 (_mm512_min_epi8_dsl
  (reg 0)
  (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff 128))
  128
  128
  128
  16
  0)
 (_mm256_max_epi8_dsl
  (lit (bv #x0000801c0000cffd0000bf6cbffadf35 128))
  (lit (bv #xbfff808094de00000000df6dc012e3b6 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00ff000000ff00ff00ff000000ff00ff 128)
	synthesized result produced: (bv #x00ffba3400ff00ff00ff000000ff00ff 128)
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)) (vector (bv #x40000000000000000000000000000000 128)) (vector (bv #x000002ff6f0000f040f7009400ef007b 128)) (vector (bv #x000000000000b0020000000000000000 128)) (vector (bv #x4001ba34400040004000000000ff7000 128)))
#t
Unchecked solution:
(_mm512_min_epi8_dsl
 (vector-two-input-swizzle_dsl
  (lit (bv #x00ff00ff00ff00ff0000000000000000 128))
  (lit (bv #x00ff00ff00ff00ff0000000000000000 128))
  8
  16
  0
  8
  4
  1
  0)
 (_mm256_max_epi8_dsl
  (lit (bv #x000000000000000000000000eafffa7c 128))
  (reg 0)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00b100e300fd00ff009d002000130000 128)
	synthesized result produced: (bv #x00b100e300fd00ff009d00200013ffff 128)
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)) (vector (bv #x40000000000000000000000000000000 128)) (vector (bv #x000002ff6f0000f040f7009400ef007b 128)) (vector (bv #x000000000000b0020000000000000000 128)) (vector (bv #x4001ba34400040004000000000ff7000 128)) (vector (bv #x00b100e300fd00ff009d00200013ffff 128)))
#t
Unchecked solution:
(_mm256_max_epi8_dsl
 (_mm512_min_epi8_dsl
  (lit (bv #x00007f75000000004000f754fdb50000 128))
  (lit (bv #x7feb0000368c6ffe0000d23cc0547fe7 128))
  128
  128
  128
  16
  0)
 (_mm512_min_epi8_dsl
  (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff 128))
  (reg 0)
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x000300000000000000000000008300ff 128)
	synthesized result produced: (bv #x00030000000000000000ea5d008300ff 128)
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)) (vector (bv #x40000000000000000000000000000000 128)) (vector (bv #x000002ff6f0000f040f7009400ef007b 128)) (vector (bv #x000000000000b0020000000000000000 128)) (vector (bv #x4001ba34400040004000000000ff7000 128)) (vector (bv #x00b100e300fd00ff009d00200013ffff 128)) (vector (bv #x00030000000000000000ea5d008308f8 128)))
#t
Unchecked solution:
(_mm512_min_epi8_dsl
 (_mm256_max_epi8_dsl
  (lit (bv #x000000000000000000000000b0370000 128))
  (reg 0)
  128
  128
  128
  16
  0)
 (_mm256_max_epi8_dsl
  (lit (bv #xc0fc80f9c095c0f8c0f0008280770081 128))
  (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Verification failed ...
	spec produced: (bv #x00ff000000ff00ff0000000000000000 128)
	synthesized result produced: (bv #x00ff000000ff00ff00000000d44b0000 128)
Concrete counter examples:
(list (vector (bv #xc5a710f582614006dbce1ab96b8048c9 128)) (vector (bv #x40000000000000000000000000000000 128)) (vector (bv #x000002ff6f0000f040f7009400ef007b 128)) (vector (bv #x000000000000b0020000000000000000 128)) (vector (bv #x4001ba34400040004000000000ff7000 128)) (vector (bv #x00b100e300fd00ff009d00200013ffff 128)) (vector (bv #x00030000000000000000ea5d008308f8 128)) (vector (bv #x6000f9003800600000008800d44b0000 128)))
#t
Unchecked solution:
(_mm256_max_epi8_dsl
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0
  0)
 (_mm512_min_epi8_dsl
  (reg 0)
  (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
Test elapsed time: 2039 
Synthesis step completed!
Solution
(_mm256_max_epi8_dsl
 (_mm256_broadcastq_epi64_dsl
  (lit (bv #x00000000000000000000000000000000 128))
  128
  128
  128
  16
  0
  0)
 (_mm512_min_epi8_dsl
  (reg 0)
  (lit (bv #x00ff00ff00ff00ff00ff00ff00ff00ff 128))
  128
  128
  128
  16
  0)
 128
 128
 128
 16
 0)
'(#<void> #<void> #<void> #<void> #<void> #<void>)
Total Synthesis took 3265 seconds ...
