{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603795936820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603795936830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 27 11:52:16 2020 " "Processing started: Tue Oct 27 11:52:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603795936830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795936830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795936830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603795937484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603795937484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLINK-dfl " "Found design unit 1: BLINK-dfl" {  } { { "blink.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/blink.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948618 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLINK " "Found entity 1: BLINK" {  } { { "blink.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/blink.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_dem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_dem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_dem-bhv " "Found design unit 1: reset_dem-bhv" {  } { { "reset_dem.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/reset_dem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948639 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_dem " "Found entity 1: reset_dem" {  } { { "reset_dem.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/reset_dem.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FREQ_DIV-dfl " "Found design unit 1: FREQ_DIV-dfl" {  } { { "FREQ_DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948660 ""} { "Info" "ISGN_ENTITY_NAME" "1 FREQ_DIV " "Found entity 1: FREQ_DIV" {  } { { "FREQ_DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file msc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MSC-dfl " "Found design unit 1: MSC-dfl" {  } { { "MSC.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/MSC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948669 ""} { "Info" "ISGN_ENTITY_NAME" "1 MSC " "Found entity 1: MSC" {  } { { "MSC.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/MSC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIV-dfl " "Found design unit 1: DIV-dfl" {  } { { "DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948696 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIV " "Found entity 1: DIV" {  } { { "DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPT-dfl " "Found design unit 1: CPT-dfl" {  } { { "CPT.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948719 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPT " "Found entity 1: CPT" {  } { { "CPT.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-bhv " "Found design unit 1: ROM-bhv" {  } { { "ROM.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948742 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S-dfl " "Found design unit 1: I2S-dfl" {  } { { "I2S.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948748 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "I2S.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-dfl " "Found design unit 1: I2C-dfl" {  } { { "I2C.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948770 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603795948791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795948791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603795948919 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst10 " "Block or symbol \"GND\" of instance \"inst10\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 848 712 744 880 "inst10" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1603795948924 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst12 " "Block or symbol \"GND\" of instance \"inst12\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 896 712 744 928 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1603795948924 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst13 " "Block or symbol \"GND\" of instance \"inst13\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 944 712 744 976 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1603795948924 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst16 " "Block or symbol \"GND\" of instance \"inst16\" overlaps another block or symbol" {  } { { "main.bdf" "" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 992 712 744 1024 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1603795948924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:inst20 " "Elaborating entity \"I2C\" for hierarchy \"I2C:inst20\"" {  } { { "main.bdf" "inst20" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 136 1240 1424 280 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795948962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DIV FREQ_DIV:inst24 " "Elaborating entity \"FREQ_DIV\" for hierarchy \"FREQ_DIV:inst24\"" {  } { { "main.bdf" "inst24" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { -16 1048 1192 64 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp FREQ_DIV.vhd(35) " "VHDL Process Statement warning at FREQ_DIV.vhd(35): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FREQ_DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603795949012 "|main|FREQ_DIV:inst24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_dem reset_dem:inst30 " "Elaborating entity \"reset_dem\" for hierarchy \"reset_dem:inst30\"" {  } { { "main.bdf" "inst30" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 152 168 368 232 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSC MSC:inst21 " "Elaborating entity \"MSC\" for hierarchy \"MSC:inst21\"" {  } { { "main.bdf" "inst21" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 184 648 896 328 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:inst22 " "Elaborating entity \"I2S\" for hierarchy \"I2S:inst22\"" {  } { { "main.bdf" "inst22" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 432 1336 1544 576 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FREQ_DIV FREQ_DIV:inst26 " "Elaborating entity \"FREQ_DIV\" for hierarchy \"FREQ_DIV:inst26\"" {  } { { "main.bdf" "inst26" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 344 1152 1296 424 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp FREQ_DIV.vhd(35) " "VHDL Process Statement warning at FREQ_DIV.vhd(35): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FREQ_DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/FREQ_DIV.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603795949040 "|main|FREQ_DIV:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst " "Elaborating entity \"ROM\" for hierarchy \"ROM:inst\"" {  } { { "main.bdf" "inst" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 496 544 864 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV DIV:inst23 " "Elaborating entity \"DIV\" for hierarchy \"DIV:inst23\"" {  } { { "main.bdf" "inst23" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 656 1096 1272 768 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949067 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA DIV.vhd(24) " "VHDL Process Statement warning at DIV.vhd(24): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603795949070 "|main|DIV:inst23"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp DIV.vhd(38) " "VHDL Process Statement warning at DIV.vhd(38): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603795949070 "|main|DIV:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPT CPT:inst3 " "Elaborating entity \"CPT\" for hierarchy \"CPT:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 664 640 864 776 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_I CPT.vhd(22) " "VHDL Process Statement warning at CPT.vhd(22): signal \"DATA_I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPT.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603795949091 "|main|CPT:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA_I CPT.vhd(23) " "VHDL Process Statement warning at CPT.vhd(23): signal \"DATA_I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPT.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603795949092 "|main|CPT:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLINK BLINK:inst27 " "Elaborating entity \"BLINK\" for hierarchy \"BLINK:inst27\"" {  } { { "main.bdf" "inst27" { Schematic "Z:/DOC_INSA_2020/cm_elec/PRJ/main.bdf" { { 280 456 584 360 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795949099 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "So blink.vhd(32) " "VHDL Process Statement warning at blink.vhd(32): signal \"So\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "blink.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/blink.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603795949101 "|main|BLINK:inst27"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1603795950484 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1603795950484 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPT:inst3\|Cpts\[9\] CPT:inst3\|Cpts\[9\]~_emulated CPT:inst3\|Cpts\[9\]~1 " "Register \"CPT:inst3\|Cpts\[9\]\" is converted into an equivalent circuit using register \"CPT:inst3\|Cpts\[9\]~_emulated\" and latch \"CPT:inst3\|Cpts\[9\]~1\"" {  } { { "CPT.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603795950484 "|main|CPT:inst3|Cpts[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPT:inst3\|Cpts\[8\] CPT:inst3\|Cpts\[8\]~_emulated CPT:inst3\|Cpts\[8\]~5 " "Register \"CPT:inst3\|Cpts\[8\]\" is converted into an equivalent circuit using register \"CPT:inst3\|Cpts\[8\]~_emulated\" and latch \"CPT:inst3\|Cpts\[8\]~5\"" {  } { { "CPT.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/CPT.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1603795950484 "|main|CPT:inst3|Cpts[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1603795950484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603795950981 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C:inst20\|S~en High " "Register I2C:inst20\|S~en will power up to High" {  } { { "I2C.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd" 10 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2S:inst22\|Cpte\[4\] High " "Register I2S:inst22\|Cpte\[4\] will power up to High" {  } { { "I2S.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2S:inst22\|Cpte\[3\] High " "Register I2S:inst22\|Cpte\[3\] will power up to High" {  } { { "I2S.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2S:inst22\|Cpte\[2\] High " "Register I2S:inst22\|Cpte\[2\] will power up to High" {  } { { "I2S.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2S:inst22\|Cpte\[1\] High " "Register I2S:inst22\|Cpte\[1\] will power up to High" {  } { { "I2S.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2S:inst22\|Cpte\[0\] High " "Register I2S:inst22\|Cpte\[0\] will power up to High" {  } { { "I2S.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2S.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C:inst20\|Cpte\[1\] High " "Register I2C:inst20\|Cpte\[1\] will power up to High" {  } { { "I2C.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C:inst20\|Cpte\[2\] High " "Register I2C:inst20\|Cpte\[2\] will power up to High" {  } { { "I2C.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C:inst20\|Cpte\[0\] High " "Register I2C:inst20\|Cpte\[0\] will power up to High" {  } { { "I2C.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/I2C.vhd" 30 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DIV:inst23\|D\[8\] High " "Register DIV:inst23\|D\[8\] will power up to High" {  } { { "DIV.vhd" "" { Text "Z:/DOC_INSA_2020/cm_elec/PRJ/DIV.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1603795951142 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1603795951142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603795956558 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603795956985 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603795956985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "543 " "Implemented 543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603795957255 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603795957255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "532 " "Implemented 532 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603795957255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603795957255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603795957351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 27 11:52:37 2020 " "Processing ended: Tue Oct 27 11:52:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603795957351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603795957351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603795957351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603795957351 ""}
