// Seed: 3434515366
module module_0 (
    output supply0 id_0,
    output wor id_1
);
  assign id_1 = ~^id_3;
  wire id_4, id_5;
  wire id_6;
  wire id_7, id_8;
  wire id_9;
  id_10(
      .id_0(id_1), .id_1(id_6), .id_2(1), .id_3((id_1))
  );
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output uwire id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    input tri1 id_8,
    output tri id_9,
    input supply0 id_10
);
  wire id_12, id_13;
  assign id_3 = 1;
  integer id_14;
  module_0 modCall_1 (
      id_3,
      id_4
  );
endmodule
