// Seed: 351236560
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    input wire id_3
);
  assign id_0 = -1;
  wire id_5;
  module_2 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    output uwire id_0,
    input  wand  _id_1,
    input  wand  id_2,
    output wand  id_3,
    input  wire  id_4,
    output tri   id_5,
    input  uwire id_6
);
  wire id_8;
  wire [1 'b0 : id_1] id_9;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_5,
      id_2
  );
endmodule
module module_2 ();
  tri0 id_1 = 1;
  logic [7:0] id_2 = id_2[-1 : ""];
  tri0 id_3 = -1 < id_1;
endmodule
