# Vishesh Mongia Personal Statement 

## Introduction
In this project I focussed on debugging our RISC-V CPU as well as creating testbenches to troubleshoot and visualise our outputs on the Vbuddy. My tasks led me to have an overarching understanding of this architecture and how we interact with a model of a cpu using c++ testbenches along with verilator. 

## Single Cycle Processor

orrectly between each other. This was later corrected in the 
Pipelined Section

- [Debug 0]() - 


### Miscellaneous Contributions

## Pipelining
