{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541682931319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541682931325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 08 08:15:31 2018 " "Processing started: Thu Nov 08 08:15:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541682931325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682931325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682931325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541682931763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541682931763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_65.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_65.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_65 " "Found entity 1: mux_4_65" {  } { { "mux_4_65.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_4_65.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.v 1 1 " "Found 1 design units, including 1 entities, in source file register1.v" { { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/register1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebufferdecoder32.v 1 1 " "Found 1 design units, including 1 entities, in source file tristatebufferdecoder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 triStateBufferDecoder32 " "Found entity 1: triStateBufferDecoder32" {  } { { "triStateBufferDecoder32.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/triStateBufferDecoder32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflowcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file overflowcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 overflowCalc " "Found entity 1: overflowCalc" {  } { { "overflowCalc.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/overflowCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 twosComplement " "Found entity 1: twosComplement" {  } { { "twosComplement.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/twosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tristate_buffer.v(9) " "Verilog HDL warning at tristate_buffer.v(9): extended using \"x\" or \"z\"" {  } { { "tristate_buffer.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/tristate_buffer.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/tristate_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "remainderreg.v 1 1 " "Found 1 design units, including 1 entities, in source file remainderreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 remainderReg " "Found entity 1: remainderReg" {  } { { "remainderReg.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/remainderReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file regfile_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "productreg.v 1 1 " "Found 1 design units, including 1 entities, in source file productreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 productReg " "Found entity 1: productReg" {  } { { "productReg.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/productReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "of_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file of_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 of_calc " "Found entity 1: of_calc" {  } { { "of_calc.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/of_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notequal.v 1 1 " "Found 1 design units, including 1 entities, in source file notequal.v" { { "Info" "ISGN_ENTITY_NAME" "1 notEqual " "Found entity 1: notEqual" {  } { { "notEqual.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/notEqual.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tb " "Found entity 1: mux_tb" {  } { { "mux_tb.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_33.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_33.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_33 " "Found entity 1: mux_4_33" {  } { { "mux_4_33.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_4_33.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "andTest andtest mult.v(49) " "Verilog HDL Declaration information at mult.v(49): object \"andTest\" differs only in case from object \"andtest\" in the same scope" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mult.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file lessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 LessThan " "Found entity 1: LessThan" {  } { { "LessThan.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/LessThan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp.v 1 1 " "Found 1 design units, including 1 entities, in source file gp.v" { { "Info" "ISGN_ENTITY_NAME" "1 gp " "Found entity 1: gp" {  } { { "gp.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/gp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file div_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_calc " "Found entity 1: div_calc" {  } { { "div_calc.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a div.v(7) " "Verilog HDL Declaration information at div.v(7): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "div.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "notA nota boothLogic.v(13) " "Verilog HDL Declaration information at boothLogic.v(13): object \"notA\" differs only in case from object \"nota\" in the same scope" {  } { { "boothLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/boothLogic.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file boothlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothLogic " "Found entity 1: boothLogic" {  } { { "boothLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/boothLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseor.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseor.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwiseOR " "Found entity 1: bitwiseOR" {  } { { "bitwiseOR.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwiseOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwisenot.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwisenot.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwiseNOT " "Found entity 1: bitwiseNOT" {  } { { "bitwiseNOT.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwiseNOT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwiseand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwiseand.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwiseAND " "Found entity 1: bitwiseAND" {  } { { "bitwiseAND.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwiseAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitwise1inand.v 1 1 " "Found 1 design units, including 1 entities, in source file bitwise1inand.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitwise1inAND " "Found entity 1: bitwise1inAND" {  } { { "bitwise1inAND.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bitwise1inAND.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file bit8_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8_SRA " "Found entity 1: bit8_SRA" {  } { { "bit8_SRA.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit8_SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_sll.v 1 1 " "Found 1 design units, including 1 entities, in source file bit8_sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit8_SLL " "Found entity 1: bit8_SLL" {  } { { "bit8_SLL.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit8_SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file bit4_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit4_SRA " "Found entity 1: bit4_SRA" {  } { { "bit4_SRA.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit4_SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit4_sll.v 1 1 " "Found 1 design units, including 1 entities, in source file bit4_sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit4_SLL " "Found entity 1: bit4_SLL" {  } { { "bit4_SLL.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit4_SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit2_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file bit2_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit2_SRA " "Found entity 1: bit2_SRA" {  } { { "bit2_SRA.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit2_SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit2_sll.v 1 1 " "Found 1 design units, including 1 entities, in source file bit2_sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit2_SLL " "Found entity 1: bit2_SLL" {  } { { "bit2_SLL.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit2_SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit1_sra65.v 1 1 " "Found 1 design units, including 1 entities, in source file bit1_sra65.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1_SRA65 " "Found entity 1: bit1_SRA65" {  } { { "bit1_SRA65.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SRA65.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit1_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file bit1_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1_SRA " "Found entity 1: bit1_SRA" {  } { { "bit1_SRA.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit1_sll64.v 1 1 " "Found 1 design units, including 1 entities, in source file bit1_sll64.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1_SLL64 " "Found entity 1: bit1_SLL64" {  } { { "bit1_SLL64.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SLL64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit1_sll.v 1 1 " "Found 1 design units, including 1 entities, in source file bit1_sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit1_SLL " "Found entity 1: bit1_SLL" {  } { { "bit1_SLL.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit1_SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16_sra.v 1 1 " "Found 1 design units, including 1 entities, in source file bit16_sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit16_SRA " "Found entity 1: bit16_SRA" {  } { { "bit16_SRA.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit16_SRA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16_sll.v 1 1 " "Found 1 design units, including 1 entities, in source file bit16_sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit16_SLL " "Found entity 1: bit16_SLL" {  } { { "bit16_SLL.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bit16_SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel " "Found entity 1: barrel" {  } { { "barrel.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bitAnd bitand alu.v(10) " "Verilog HDL Declaration information at alu.v(10): object \"bitAnd\" differs only in case from object \"bitand\" in the same scope" {  } { { "alu.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bitOr bitor alu.v(10) " "Verilog HDL Declaration information at alu.v(10): object \"bitOr\" differs only in case from object \"bitor\" in the same scope" {  } { { "alu.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_32 " "Found entity 1: decoder_32" {  } { { "decoder_32.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/decoder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe_ref.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_32bit " "Found entity 1: CLA_32bit" {  } { { "CLA_32bit.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/CLA_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_8bit " "Found entity 1: CLA_8bit" {  } { { "CLA_8bit.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/CLA_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "adder_1bit.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/adder_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "skeleton.v(89) " "Verilog HDL Module Instantiation warning at skeleton.v(89): ignored dangling comma in List of Port Connections" {  } { { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nextPC NextPC processor.v(113) " "Verilog HDL Declaration information at processor.v(113): object \"nextPC\" differs only in case from object \"NextPC\" in the same scope" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RDREG rdReg processor.v(114) " "Verilog HDL Declaration information at processor.v(114): object \"RDREG\" differs only in case from object \"rdReg\" in the same scope" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/PC_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file fd_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD_latch " "Found entity 1: FD_latch" {  } { { "FD_latch.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/FD_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dx_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file dx_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DX_latch " "Found entity 1: DX_latch" {  } { { "DX_latch.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/DX_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_splitter " "Found entity 1: instruction_splitter" {  } { { "instruction_splitter.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/instruction_splitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xm_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file xm_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 XM_latch " "Found entity 1: XM_latch" {  } { { "XM_latch.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/XM_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mw_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file mw_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MW_latch " "Found entity 1: MW_latch" {  } { { "MW_latch.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/MW_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nextPC NextPC testPC.v(5) " "Verilog HDL Declaration information at testPC.v(5): object \"nextPC\" differs only in case from object \"NextPC\" in the same scope" {  } { { "testPC.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/testPC.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpc.v 1 1 " "Found 1 design units, including 1 entities, in source file testpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 testPC " "Found entity 1: testPC" {  } { { "testPC.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/testPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hBm2 hbm2 bypassLogic.v(11) " "Verilog HDL Declaration information at bypassLogic.v(11): object \"hBm2\" differs only in case from object \"hbm2\" in the same scope" {  } { { "bypassLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bypassLogic.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUinA aluinA bypassLogic.v(6) " "Verilog HDL Declaration information at bypassLogic.v(6): object \"ALUinA\" differs only in case from object \"aluinA\" in the same scope" {  } { { "bypassLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bypassLogic.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUinB aluinB bypassLogic.v(6) " "Verilog HDL Declaration information at bypassLogic.v(6): object \"ALUinB\" differs only in case from object \"aluinB\" in the same scope" {  } { { "bypassLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bypassLogic.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "andc1 andC1 bypassLogic.v(44) " "Verilog HDL Declaration information at bypassLogic.v(44): object \"andc1\" differs only in case from object \"andC1\" in the same scope" {  } { { "bypassLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bypassLogic.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "andc2 andC2 bypassLogic.v(45) " "Verilog HDL Declaration information at bypassLogic.v(45): object \"andc2\" differs only in case from object \"andC2\" in the same scope" {  } { { "bypassLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bypassLogic.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypasslogic.v 1 1 " "Found 1 design units, including 1 entities, in source file bypasslogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypassLogic " "Found entity 1: bypassLogic" {  } { { "bypassLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/bypassLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stall Stall hazardLogic.v(9) " "Verilog HDL Declaration information at hazardLogic.v(9): object \"stall\" differs only in case from object \"Stall\" in the same scope" {  } { { "hazardLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/hazardLogic.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file hazardlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardLogic " "Found entity 1: hazardLogic" {  } { { "hazardLogic.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/hazardLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcalc.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcalc.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchCalc " "Found entity 1: branchCalc" {  } { { "branchCalc.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/branchCalc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tflipflop " "Found entity 1: Tflipflop" {  } { { "Tflipflop.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/Tflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541682940279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif_outputs/inst.mif " "Parameter \"init_file\" = \"./mif_outputs/inst.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940339 ""}  } { { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541682940339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7b1 " "Found entity 1: altsyncram_c7b1" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7b1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated " "Elaborating entity \"altsyncram_c7b1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541682940537 ""}  } { { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541682940537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jf1 " "Found entity 1: altsyncram_0jf1" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541682940584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682940584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0jf1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated " "Elaborating entity \"altsyncram_0jf1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_32 regfile:my_regfile\|decoder_32:dcode " "Elaborating entity \"decoder_32\" for hierarchy \"regfile:my_regfile\|decoder_32:dcode\"" {  } { { "regfile.v" "dcode" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/regfile.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:my_regfile\|register:loop1\[0\].regi " "Elaborating entity \"register\" for hierarchy \"regfile:my_regfile\|register:loop1\[0\].regi\"" {  } { { "regfile.v" "loop1\[0\].regi" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/regfile.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref regfile:my_regfile\|register:loop1\[0\].regi\|dffe_ref:loop1\[0\].f " "Elaborating entity \"dffe_ref\" for hierarchy \"regfile:my_regfile\|register:loop1\[0\].regi\|dffe_ref:loop1\[0\].f\"" {  } { { "register.v" "loop1\[0\].f" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triStateBufferDecoder32 regfile:my_regfile\|triStateBufferDecoder32:tri_RegA " "Elaborating entity \"triStateBufferDecoder32\" for hierarchy \"regfile:my_regfile\|triStateBufferDecoder32:tri_RegA\"" {  } { { "regfile.v" "tri_RegA" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate_buffer regfile:my_regfile\|triStateBufferDecoder32:tri_RegA\|tristate_buffer:tb0 " "Elaborating entity \"tristate_buffer\" for hierarchy \"regfile:my_regfile\|triStateBufferDecoder32:tri_RegA\|tristate_buffer:tb0\"" {  } { { "triStateBufferDecoder32.v" "tb0" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/triStateBufferDecoder32.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register processor:my_processor\|PC_register:pc " "Elaborating entity \"PC_register\" for hierarchy \"processor:my_processor\|PC_register:pc\"" {  } { { "processor.v" "pc" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_32bit processor:my_processor\|CLA_32bit:addPC " "Elaborating entity \"CLA_32bit\" for hierarchy \"processor:my_processor\|CLA_32bit:addPC\"" {  } { { "processor.v" "addPC" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_8bit processor:my_processor\|CLA_32bit:addPC\|CLA_8bit:adder1 " "Elaborating entity \"CLA_8bit\" for hierarchy \"processor:my_processor\|CLA_32bit:addPC\|CLA_8bit:adder1\"" {  } { { "CLA_32bit.v" "adder1" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/CLA_32bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit processor:my_processor\|CLA_32bit:addPC\|CLA_8bit:adder1\|adder_1bit:a0 " "Elaborating entity \"adder_1bit\" for hierarchy \"processor:my_processor\|CLA_32bit:addPC\|CLA_8bit:adder1\|adder_1bit:a0\"" {  } { { "CLA_8bit.v" "a0" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/CLA_8bit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp processor:my_processor\|CLA_32bit:addPC\|CLA_8bit:adder1\|gp:gp1 " "Elaborating entity \"gp\" for hierarchy \"processor:my_processor\|CLA_32bit:addPC\|CLA_8bit:adder1\|gp:gp1\"" {  } { { "CLA_8bit.v" "gp1" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/CLA_8bit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD_latch processor:my_processor\|FD_latch:fd " "Elaborating entity \"FD_latch\" for hierarchy \"processor:my_processor\|FD_latch:fd\"" {  } { { "processor.v" "fd" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682940974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_splitter processor:my_processor\|instruction_splitter:split " "Elaborating entity \"instruction_splitter\" for hierarchy \"processor:my_processor\|instruction_splitter:split\"" {  } { { "processor.v" "split" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend processor:my_processor\|sign_extend:sx " "Elaborating entity \"sign_extend\" for hierarchy \"processor:my_processor\|sign_extend:sx\"" {  } { { "processor.v" "sx" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder processor:my_processor\|instruction_decoder:IR " "Elaborating entity \"instruction_decoder\" for hierarchy \"processor:my_processor\|instruction_decoder:IR\"" {  } { { "processor.v" "IR" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardLogic processor:my_processor\|hazardLogic:hl " "Elaborating entity \"hazardLogic\" for hierarchy \"processor:my_processor\|hazardLogic:hl\"" {  } { { "processor.v" "hl" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor:my_processor\|controller:C " "Elaborating entity \"controller\" for hierarchy \"processor:my_processor\|controller:C\"" {  } { { "processor.v" "C" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchCalc processor:my_processor\|branchCalc:bcalc " "Elaborating entity \"branchCalc\" for hierarchy \"processor:my_processor\|branchCalc:bcalc\"" {  } { { "processor.v" "bcalc" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notEqual processor:my_processor\|branchCalc:bcalc\|notEqual:ne " "Elaborating entity \"notEqual\" for hierarchy \"processor:my_processor\|branchCalc:bcalc\|notEqual:ne\"" {  } { { "branchCalc.v" "ne" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/branchCalc.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LessThan processor:my_processor\|branchCalc:bcalc\|LessThan:LT " "Elaborating entity \"LessThan\" for hierarchy \"processor:my_processor\|branchCalc:bcalc\|LessThan:LT\"" {  } { { "branchCalc.v" "LT" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/branchCalc.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DX_latch processor:my_processor\|DX_latch:DX " "Elaborating entity \"DX_latch\" for hierarchy \"processor:my_processor\|DX_latch:DX\"" {  } { { "processor.v" "DX" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:ALU\"" {  } { { "processor.v" "ALU" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseNOT processor:my_processor\|alu:ALU\|bitwiseNOT:bNot " "Elaborating entity \"bitwiseNOT\" for hierarchy \"processor:my_processor\|alu:ALU\|bitwiseNOT:bNot\"" {  } { { "alu.v" "bNot" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel processor:my_processor\|alu:ALU\|barrel:b_SRA " "Elaborating entity \"barrel\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\"" {  } { { "alu.v" "b_SRA" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16_SLL processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit16_SLL:x1 " "Elaborating entity \"bit16_SLL\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit16_SLL:x1\"" {  } { { "barrel.v" "x1" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16_SRA processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit16_SRA:y1 " "Elaborating entity \"bit16_SRA\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit16_SRA:y1\"" {  } { { "barrel.v" "y1" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_SLL processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit8_SLL:x2 " "Elaborating entity \"bit8_SLL\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit8_SLL:x2\"" {  } { { "barrel.v" "x2" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_SRA processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit8_SRA:y2 " "Elaborating entity \"bit8_SRA\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit8_SRA:y2\"" {  } { { "barrel.v" "y2" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4_SLL processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit4_SLL:x3 " "Elaborating entity \"bit4_SLL\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit4_SLL:x3\"" {  } { { "barrel.v" "x3" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit4_SRA processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit4_SRA:y3 " "Elaborating entity \"bit4_SRA\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit4_SRA:y3\"" {  } { { "barrel.v" "y3" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit2_SLL processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit2_SLL:x4 " "Elaborating entity \"bit2_SLL\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit2_SLL:x4\"" {  } { { "barrel.v" "x4" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit2_SRA processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit2_SRA:y4 " "Elaborating entity \"bit2_SRA\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit2_SRA:y4\"" {  } { { "barrel.v" "y4" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1_SLL processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit1_SLL:x5 " "Elaborating entity \"bit1_SLL\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit1_SLL:x5\"" {  } { { "barrel.v" "x5" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1_SRA processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit1_SRA:y5 " "Elaborating entity \"bit1_SRA\" for hierarchy \"processor:my_processor\|alu:ALU\|barrel:b_SRA\|bit1_SRA:y5\"" {  } { { "barrel.v" "y5" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/barrel.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseAND processor:my_processor\|alu:ALU\|bitwiseAND:bitand " "Elaborating entity \"bitwiseAND\" for hierarchy \"processor:my_processor\|alu:ALU\|bitwiseAND:bitand\"" {  } { { "alu.v" "bitand" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseOR processor:my_processor\|alu:ALU\|bitwiseOR:bitor " "Elaborating entity \"bitwiseOR\" for hierarchy \"processor:my_processor\|alu:ALU\|bitwiseOR:bitor\"" {  } { { "alu.v" "bitor" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|alu:ALU\|multdiv:md " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\"" {  } { { "alu.v" "md" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable multdiv.v(8) " "Verilog HDL or VHDL warning at multdiv.v(8): object \"enable\" assigned a value but never read" {  } { { "multdiv.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/multdiv.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541682941315 "|skeleton|processor:my_processor|alu:ALU|multdiv:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier " "Elaborating entity \"mult\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\"" {  } { { "multdiv.v" "multiplier" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/multdiv.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|counter:c " "Elaborating entity \"counter\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|counter:c\"" {  } { { "mult.v" "c" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mult.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "productReg processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|productReg:partialP " "Elaborating entity \"productReg\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|productReg:partialP\"" {  } { { "mult.v" "partialP" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mult.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|productReg:partialP\|dflipflop:loop1\[0\].f " "Elaborating entity \"dflipflop\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|productReg:partialP\|dflipflop:loop1\[0\].f\"" {  } { { "productReg.v" "loop1\[0\].f" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/productReg.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boothLogic processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|boothLogic:booths " "Elaborating entity \"boothLogic\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|boothLogic:booths\"" {  } { { "mult.v" "booths" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mult.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_65 processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|boothLogic:booths\|mux_4_65:mux1 " "Elaborating entity \"mux_4_65\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|boothLogic:booths\|mux_4_65:mux1\"" {  } { { "boothLogic.v" "mux1" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/boothLogic.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1_SRA65 processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|boothLogic:booths\|bit1_SRA65:shift " "Elaborating entity \"bit1_SRA65\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|boothLogic:booths\|bit1_SRA65:shift\"" {  } { { "boothLogic.v" "shift" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/boothLogic.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise1inAND processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|bitwise1inAND:aw " "Elaborating entity \"bitwise1inAND\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|mult:multiplier\|bitwise1inAND:aw\"" {  } { { "mult.v" "aw" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/mult.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:my_processor\|alu:ALU\|multdiv:md\|div:divider " "Elaborating entity \"div\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\"" {  } { { "multdiv.v" "divider" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/multdiv.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twosComplement processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|twosComplement:c1 " "Elaborating entity \"twosComplement\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|twosComplement:c1\"" {  } { { "div.v" "c1" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|register1:quotient " "Elaborating entity \"register1\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|register1:quotient\"" {  } { { "div.v" "quotient" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit1_SLL64 processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|bit1_SLL64:left " "Elaborating entity \"bit1_SLL64\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|bit1_SLL64:left\"" {  } { { "div.v" "left" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "remainderReg processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|remainderReg:rem " "Elaborating entity \"remainderReg\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|remainderReg:rem\"" {  } { { "div.v" "rem" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_calc processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|div_calc:division " "Elaborating entity \"div_calc\" for hierarchy \"processor:my_processor\|alu:ALU\|multdiv:md\|div:divider\|div_calc:division\"" {  } { { "div.v" "division" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/div.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflowCalc processor:my_processor\|alu:ALU\|overflowCalc:oCalc " "Elaborating entity \"overflowCalc\" for hierarchy \"processor:my_processor\|alu:ALU\|overflowCalc:oCalc\"" {  } { { "alu.v" "oCalc" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 processor:my_processor\|alu:ALU\|mux_4:upper " "Elaborating entity \"mux_4\" for hierarchy \"processor:my_processor\|alu:ALU\|mux_4:upper\"" {  } { { "alu.v" "upper" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/alu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XM_latch processor:my_processor\|XM_latch:XM " "Elaborating entity \"XM_latch\" for hierarchy \"processor:my_processor\|XM_latch:XM\"" {  } { { "processor.v" "XM" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MW_latch processor:my_processor\|MW_latch:MW " "Elaborating entity \"MW_latch\" for hierarchy \"processor:my_processor\|MW_latch:MW\"" {  } { { "processor.v" "MW" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypassLogic processor:my_processor\|bypassLogic:bpl " "Elaborating entity \"bypassLogic\" for hierarchy \"processor:my_processor\|bypassLogic:bpl\"" {  } { { "processor.v" "bpl" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/processor.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682941780 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 428 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 635 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 658 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\] " "Synthesized away node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_0jf1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/dmem.v" 86 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 42 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[0\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[1\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[2\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[3\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[4\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[5\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[6\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[7\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[8\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[9\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[10\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[11\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[12\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[13\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[14\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[15\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[16\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[17\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[18\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[19\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[20\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[21\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[22\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[23\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[24\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[25\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[26\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[27\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[28\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[29\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[30\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[31\] " "Synthesized away node \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_c7b1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/db/altsyncram_c7b1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/imem.v" 82 0 0 } } { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682942794 "|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_c7b1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1541682942794 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1541682942794 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541682943247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1611 " "1611 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541682943298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/output_files/processor.map.smsg " "Generated suppressed messages file C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682943434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541682943762 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541682943762 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682943825 "|skeleton|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "skeleton.v" "" { Text "C:/altera_lite/16.0/ECE350/ece552/ECE552Project/processor/skeleton.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541682943825 "|skeleton|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541682943825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541682943825 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541682943825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541682943825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541682943887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 08 08:15:43 2018 " "Processing ended: Thu Nov 08 08:15:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541682943887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541682943887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541682943887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541682943887 ""}
