Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
New Project Cancelled.
Opening project file E:/GROUP 16/RISC_1/ipcore_dir/coregen.cgp.
Customize and Generate
INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'mem_data'...
Applying external generics to 'mem_data'...
Delivering associated files for 'mem_data'...
Delivering EJava files for 'mem_data'...
Generating implementation netlist for 'mem_data'...
INFO:sim - Pre-processing HDL files for 'mem_data'...
Running synthesis for 'mem_data'
Running ngcbuild...
Writing VEO instantiation template for 'mem_data'...
Writing Verilog behavioral simulation model for 'mem_data'...
WARNING:sim - Overwriting existing file E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data/doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'mem_data'...
Generating ISE project...
XCO file found: mem_data.xco
XMDF file found: mem_data_xmdf.tcl
Adding E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data.asy -view all -origin_type imported
Adding E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data.ngc -view all -origin_type created
Checking file "E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data.ngc" for project
device match ...
File "E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data.ngc" device information
matches project device.
Adding E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "E:/GROUP
   16/RISC_1/ipcore_dir/tmp/_cg/mem_data.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/GROUP 16/RISC_1/ipcore_dir/tmp/_cg/mem_data.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mem_data"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.