Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c92b04704dd347b39f2e29e48dd8bec9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot deneme1_behav xil_defaultlib.deneme1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/BELGELER/PROJERLER/VVADO/VERLOG/clk_divider_odev2/clk_divider_odev2.srcs/sources_1/new/divider_yapisi.v" Line 1. Module dff doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.deneme1
Compiling module xil_defaultlib.glbl
Built simulation snapshot deneme1_behav
