INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_image_inverter_BLIp.cpp
   Compiling image_inverter_BLIp.cpp_pre.cpp.tb.cpp
   Compiling tb_image_inverter_BLIp.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
value  is 250
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_image_inverter_BLIp_top glbl -prj image_inverter_BLIp.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s image_inverter_BLIp 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/image_inverter_BLIp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_inverter_BLIp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/AESL_axi_s_inStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/image_inverter_BLIp.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_image_inverter_BLIp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/AESL_axi_s_outStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ibuf(W=9)
Compiling module xil_defaultlib.obuf(W=9)
Compiling module xil_defaultlib.regslice_both(DataWidth=8)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.image_inverter_BLIp
Compiling module xil_defaultlib.fifo(DEPTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_inStream
Compiling module xil_defaultlib.AESL_axi_s_outStream
Compiling module xil_defaultlib.apatb_image_inverter_BLIp_top
Compiling module work.glbl
Built simulation snapshot image_inverter_BLIp

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/xsim.dir/image_inverter_BLIp/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/xsim.dir/image_inverter_BLIp/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Mar  9 17:57:04 2021. For additional details about this file, please refer to the WebTalk help file at /home/jaswanth/toolsEDA/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  9 17:57:04 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/image_inverter_BLIp/xsim_script.tcl
# xsim {image_inverter_BLIp} -autoloadwcfg -tclbatch {image_inverter_BLIp.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source image_inverter_BLIp.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 205 ns : File "/home/jaswanth/WORK/DAC_SDC/image_inverter_block_level_interface/image_inverter_BLIp/solution1/sim/verilog/image_inverter_BLIp.autotb.v" Line 303
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar  9 17:57:16 2021...
value  is 250
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
