\t (00:00:04) allegro 16.3 p006 (v16-3-85F) i86
\t (00:00:04) 

\t (00:00:06) Opening existing drawing...
\d (00:00:07) Database opened: C:/Cadence/Projects/Test Fixture_PSpiceFiles/board/test_fixture_3.brd
\i (00:00:07) trapsize 1541
\i (00:00:07) trapsize 1491
\i (00:00:07) trapsize 1470
\i (00:00:07) trapsize 1470
\i (00:00:08) generaledit 
\i (00:00:11) zoom in 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 411.68 2120.55
\i (00:00:11) trapsize 735
\i (00:00:12) zoom out 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 761.61 2185.25
\i (00:00:13) trapsize 1470
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out 1111.55 2185.26
\i (00:00:14) trapsize 2941
\i (00:00:15) zoom in 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom in 529.31 2870.03
\i (00:00:15) trapsize 1470
\i (00:00:15) zoom in 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom in 476.38 2867.09
\i (00:00:15) trapsize 735
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out 476.38 2867.09
\i (00:00:16) trapsize 1470
\i (00:00:17) zoom out 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom out 476.38 2867.10
\i (00:00:17) trapsize 2941
\i (00:00:34) zoom in 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom in 2270.16 2790.65
\i (00:00:34) trapsize 1470
\i (00:00:43) zoom out 1 
\i (00:00:43) setwindow pcb
\i (00:00:43) zoom out 1737.91 2652.45
\i (00:00:43) trapsize 2941
\i (00:00:46) zoom fit 
\i (00:00:46) trapsize 2792
\i (00:00:52) zoom in 1 
\i (00:00:52) setwindow pcb
\i (00:00:52) zoom in 753.73 2612.93
\i (00:00:52) trapsize 1396
\i (00:01:20) status 
\i (00:01:20) generaledit 
\i (00:01:22) setwindow form.status
\i (00:01:22) FORM status drc_update  
\t (00:01:22) Performing DRC...
\t (00:01:22) Multithreaded DRC update (2 threads).
\t (00:01:22) No DRC errors detected.
\i (00:01:26) FORM status done  
\i (00:01:27) setwindow pcb
\i (00:01:27) zoom fit 
\i (00:01:27) trapsize 2792
\i (00:01:28) setwindow form.mini
\i (00:01:28) FORM mini subcolor 0 
\i (00:01:31) FORM mini subclass MIDDLE 
\i (00:01:32) FORM mini subcolor 0 
\i (00:01:34) FORM mini subclass POWER 
\i (00:01:34) FORM mini subcolor 0 
\i (00:01:42) FORM mini subclass BOTTOM 
\i (00:01:42) FORM mini subcolor 0 
\i (00:02:55) FORM mini subclass GROUND 
\i (00:02:56) FORM mini subcolor 0 
\i (00:03:01) FORM mini subcolor 1 
\i (00:15:09) FORM mini class MANUFACTURING 
\i (00:15:21) FORM mini subclass AUTOSILK_TOP 
\i (00:15:24) FORM mini class ETCH 
\i (22:56:00) setwindow pcb
\i (22:56:00) exit 
\f (22:56:01) Do you want to save the changes you made to test_fixture_3.brd?
\i (22:56:04) fillin no 
