# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ip/adder/ip/adder/sim/adder.v" \

sv xil_defaultlib  \
"../../../../../hdl/transformation.sv" \
"../../../../../sim/transformation_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
