*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Aug-07 14:14:56 (2021-Aug-07 13:14:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: CONTROLLER_5V_64_16_8
*
*	Liberty Libraries used: 
*	        default_emulate_view: /usr/local/cadence/kits/tsmc/180n_FORTE/PDK_v02_1.6b_2021/tsmc_libraries/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018bcdgp2a_110a/tcb018bcdgp2atc.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:          5 
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ../reports/CONTROLLER_5V_64_16_8/CONTROLLER_5V_64_16_8_innovus_power.rep
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.66549621 	   31.4078%
Total Switching Power:       1.45337568 	   68.5914%
Total Leakage Power:         0.00001594 	    0.0008%
Total Power:                 2.11888782 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3459      0.1264    3.99e-06      0.4724       22.29 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.3196       1.327   1.195e-05       1.647       77.71 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.6655       1.453   1.594e-05       2.119         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                         5     0.6655       1.453   1.594e-05       2.119         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:      controller1_DVLP_reg (LHQD4):          0.07708 
*                Highest Leakage Power:                     g1129 (INVD16):        4.157e-07 
*          Total Cap:      4.46697e-11 F
*          Total instances in design:   112
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

