#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Jul 16 09:41:56 2024
# Process ID: 7712
# Log file: D:/Vedant_42209/ALU4/planAhead_run_1/planAhead.log
# Journal file: D:/Vedant_42209/ALU4/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -3273 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Vedant_42209/ALU4/pa.fromNetlist.tcl
# create_project -name ALU4 -dir "D:/Vedant_42209/ALU4/planAhead_run_1" -part xc3s250epq208-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Vedant_42209/ALU4/ALU4.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Vedant_42209/ALU4} }
# set_property target_constrs_file "ALU4.ucf" [current_fileset -constrset]
Adding file 'D:/Vedant_42209/ALU4/ALU4.ucf' to fileset 'constrs_1'
# add_files [list {ALU4.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s250epq208-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ALU4.ngc ...
WARNING:NetListWriters:298 - No output is written to ALU4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ALU4.edif ...
ngc2edif: Total memory usage is 4313244 kilobytes

Parsing EDIF File [./planAhead_run_1/ALU4.data/cache/ALU4_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/ALU4.data/cache/ALU4_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/pq208/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s250e/pq208/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/Vedant_42209/ALU4/ALU4.ucf]
Finished Parsing UCF File [D:/Vedant_42209/ALU4/ALU4.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3bb92695
link_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 527.090 ; gain = 116.387
set_property package_pin "" [get_ports [list  {A[3]}]]
startgroup
set_property package_pin P200 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin P203 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin P206 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin P205 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin P196 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin P199 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin P197 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin P202 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin P189 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin P193 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin P192 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin P164 [get_ports {Y[3]}]
endgroup
startgroup
set_property package_pin P163 [get_ports {Y[2]}]
endgroup
startgroup
set_property package_pin P167 [get_ports {Y[1]}]
endgroup
startgroup
set_property package_pin P165 [get_ports {Y[0]}]
endgroup
startgroup
set_property package_pin P161 [get_ports CB]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See D:/Vedant_42209/ALU4\planAhead_pid7712.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jul 16 09:45:19 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
