<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="demo_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) " />
            <top_module name="cv32e40x_pkg" />
            <top_module name="glbl" />
            <top_module name="vproc_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="803.000 ns"></ZoomStartTime>
      <ZoomEndTime time="1,938.001 ns"></ZoomEndTime>
      <Cursor1Time time="1,055.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="238"></NameColumnWidth>
      <ValueColumnWidth column_width="221"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="51" />
   <wave_markers>
      <marker label="" time="1075000" />
      <marker label="" time="1095400" />
      <marker label="" time="1415000" />
      <marker label="" time="1555000" />
      <marker label="" time="1055000" />
   </wave_markers>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /rst">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="divider362" type="divider">
      <obj_property name="label">u_core (cv32e440x)</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#0000FF</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group353">
      <obj_property name="label">if_stage_i</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/xif_offloading_id_i">
         <obj_property name="ElementShortName">xif_offloading_id_i</obj_property>
         <obj_property name="ObjectShortName">xif_offloading_id_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/xif_id">
         <obj_property name="ElementShortName">xif_id[3:0]</obj_property>
         <obj_property name="ObjectShortName">xif_id[3:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/if_ready">
         <obj_property name="ElementShortName">if_ready</obj_property>
         <obj_property name="ObjectShortName">if_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instr_compressed">
         <obj_property name="ElementShortName">instr_compressed</obj_property>
         <obj_property name="ObjectShortName">instr_compressed</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instr_decompressed">
         <obj_property name="ElementShortName">instr_decompressed</obj_property>
         <obj_property name="ObjectShortName">instr_decompressed</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instr_decompressed.bus_resp">
            <obj_property name="ElementShortName">.bus_resp</obj_property>
            <obj_property name="ObjectShortName">.bus_resp</obj_property>
            <obj_property name="CustomSignalColor">#800080</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
            <obj_property name="isExpanded"></obj_property>
            <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instr_decompressed.bus_resp.rdata">
               <obj_property name="ElementShortName">.rdata[31:0]</obj_property>
               <obj_property name="ObjectShortName">.rdata[31:0]</obj_property>
               <obj_property name="CustomSignalColor">#800080</obj_property>
               <obj_property name="UseCustomSignalColor">true</obj_property>
            </wvobject>
            <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instr_decompressed.bus_resp.err">
               <obj_property name="ElementShortName">.err</obj_property>
               <obj_property name="ObjectShortName">.err</obj_property>
            </wvobject>
         </wvobject>
         <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instr_decompressed.mpu_status">
            <obj_property name="ElementShortName">.mpu_status[1:0]</obj_property>
            <obj_property name="ObjectShortName">.mpu_status[1:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/decoder_i/illegal_insn_o">
         <obj_property name="ElementShortName">illegal_insn_o</obj_property>
         <obj_property name="ObjectShortName">illegal_insn_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/illegal_c_insn">
         <obj_property name="ElementShortName">illegal_c_insn</obj_property>
         <obj_property name="ObjectShortName">illegal_c_insn</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instruction_obi_i/resp_valid_o">
         <obj_property name="ElementShortName">resp_valid_o</obj_property>
         <obj_property name="ObjectShortName">resp_valid_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instruction_obi_i/resp_o">
         <obj_property name="ElementShortName">resp_o</obj_property>
         <obj_property name="ObjectShortName">resp_o</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instruction_obi_i/resp_o.rdata">
            <obj_property name="ElementShortName">.rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">.rdata[31:0]</obj_property>
            <obj_property name="CustomSignalColor">#800080</obj_property>
            <obj_property name="UseCustomSignalColor">true</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/if_stage_i/instruction_obi_i/resp_o.err">
            <obj_property name="ElementShortName">.err</obj_property>
            <obj_property name="ObjectShortName">.err</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group364">
      <obj_property name="label">id_stage_i</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/instr">
         <obj_property name="ElementShortName">instr[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr[31:0]</obj_property>
         <obj_property name="CustomSignalColor">#800080</obj_property>
         <obj_property name="UseCustomSignalColor">true</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/illegal_insn">
         <obj_property name="ElementShortName">illegal_insn</obj_property>
         <obj_property name="ObjectShortName">illegal_insn</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/instr_valid">
         <obj_property name="ElementShortName">instr_valid</obj_property>
         <obj_property name="ObjectShortName">instr_valid</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group1271">
         <obj_property name="label">xif_signals</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_en">
            <obj_property name="ElementShortName">xif_en</obj_property>
            <obj_property name="ObjectShortName">xif_en</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_waiting">
            <obj_property name="ElementShortName">xif_waiting</obj_property>
            <obj_property name="ObjectShortName">xif_waiting</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_insn_accept">
            <obj_property name="ElementShortName">xif_insn_accept</obj_property>
            <obj_property name="ObjectShortName">xif_insn_accept</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_insn_reject">
            <obj_property name="ElementShortName">xif_insn_reject</obj_property>
            <obj_property name="ObjectShortName">xif_insn_reject</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_we">
            <obj_property name="ElementShortName">xif_we</obj_property>
            <obj_property name="ObjectShortName">xif_we</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_exception">
            <obj_property name="ElementShortName">xif_exception</obj_property>
            <obj_property name="ObjectShortName">xif_exception</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_dualwrite">
            <obj_property name="ElementShortName">xif_dualwrite</obj_property>
            <obj_property name="ObjectShortName">xif_dualwrite</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/xif_loadstore">
            <obj_property name="ElementShortName">xif_loadstore</obj_property>
            <obj_property name="ObjectShortName">xif_loadstore</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/\x_ext.xif_accepted_q ">
            <obj_property name="ElementShortName">\x_ext.xif_accepted_q </obj_property>
            <obj_property name="ObjectShortName">\x_ext.xif_accepted_q </obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/\x_ext.xif_rejected_q ">
            <obj_property name="ElementShortName">\x_ext.xif_rejected_q </obj_property>
            <obj_property name="ObjectShortName">\x_ext.xif_rejected_q </obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/operand_b">
         <obj_property name="ElementShortName">operand_b[31:0]</obj_property>
         <obj_property name="ObjectShortName">operand_b[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/operand_a">
         <obj_property name="ElementShortName">operand_a[31:0]</obj_property>
         <obj_property name="ObjectShortName">operand_a[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/operand_c">
         <obj_property name="ElementShortName">operand_c[31:0]</obj_property>
         <obj_property name="ObjectShortName">operand_c[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/imm_a">
         <obj_property name="ElementShortName">imm_a[31:0]</obj_property>
         <obj_property name="ObjectShortName">imm_a[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/imm_b">
         <obj_property name="ElementShortName">imm_b[31:0]</obj_property>
         <obj_property name="ObjectShortName">imm_b[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/c_instr">
         <obj_property name="ElementShortName">c_instr[15:0]</obj_property>
         <obj_property name="ObjectShortName">c_instr[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/decoder_i/if_id_pipe_i">
         <obj_property name="ElementShortName">if_id_pipe_i</obj_property>
         <obj_property name="ObjectShortName">if_id_pipe_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/id_ex_pipe_o">
         <obj_property name="ElementShortName">id_ex_pipe_o</obj_property>
         <obj_property name="ObjectShortName">id_ex_pipe_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/rf_rdata_i">
         <obj_property name="ElementShortName">rf_rdata_i[0:1][31:0]</obj_property>
         <obj_property name="ObjectShortName">rf_rdata_i[0:1][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/rf_wdata_wb_i">
         <obj_property name="ElementShortName">rf_wdata_wb_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">rf_wdata_wb_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/id_stage_i/multi_cycle_id_stall">
         <obj_property name="ElementShortName">multi_cycle_id_stall</obj_property>
         <obj_property name="ObjectShortName">multi_cycle_id_stall</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group1343">
      <obj_property name="label">ex_stage_i</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/id_ex_pipe_i">
         <obj_property name="ElementShortName">id_ex_pipe_i</obj_property>
         <obj_property name="ObjectShortName">id_ex_pipe_i</obj_property>
      </wvobject>
      <wvobject type="group" fp_name="group1344">
         <obj_property name="label">xif_signals</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/xif_ready">
            <obj_property name="ElementShortName">xif_ready</obj_property>
            <obj_property name="ObjectShortName">xif_ready</obj_property>
         </wvobject>
         <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/xif_valid">
            <obj_property name="ElementShortName">xif_valid</obj_property>
            <obj_property name="ObjectShortName">xif_valid</obj_property>
         </wvobject>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/csr_rdata_i">
         <obj_property name="ElementShortName">csr_rdata_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">csr_rdata_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/csr_illegal_i">
         <obj_property name="ElementShortName">csr_illegal_i</obj_property>
         <obj_property name="ObjectShortName">csr_illegal_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/csr_mnxti_read_i">
         <obj_property name="ElementShortName">csr_mnxti_read_i</obj_property>
         <obj_property name="ObjectShortName">csr_mnxti_read_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/ex_wb_pipe_o">
         <obj_property name="ElementShortName">ex_wb_pipe_o</obj_property>
         <obj_property name="ObjectShortName">ex_wb_pipe_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/ctrl_fsm_i">
         <obj_property name="ElementShortName">ctrl_fsm_i</obj_property>
         <obj_property name="ObjectShortName">ctrl_fsm_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/rf_wdata_o">
         <obj_property name="ElementShortName">rf_wdata_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">rf_wdata_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/branch_decision_o">
         <obj_property name="ElementShortName">branch_decision_o</obj_property>
         <obj_property name="ObjectShortName">branch_decision_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/branch_target_o">
         <obj_property name="ElementShortName">branch_target_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">branch_target_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/xif_csr_error_o">
         <obj_property name="ElementShortName">xif_csr_error_o</obj_property>
         <obj_property name="ObjectShortName">xif_csr_error_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_valid_i">
         <obj_property name="ElementShortName">lsu_valid_i</obj_property>
         <obj_property name="ObjectShortName">lsu_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_first_op_i">
         <obj_property name="ElementShortName">lsu_first_op_i</obj_property>
         <obj_property name="ObjectShortName">lsu_first_op_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_ready_o">
         <obj_property name="ElementShortName">lsu_ready_o</obj_property>
         <obj_property name="ObjectShortName">lsu_ready_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_valid_o">
         <obj_property name="ElementShortName">lsu_valid_o</obj_property>
         <obj_property name="ObjectShortName">lsu_valid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_ready_i">
         <obj_property name="ElementShortName">lsu_ready_i</obj_property>
         <obj_property name="ObjectShortName">lsu_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_split_i">
         <obj_property name="ElementShortName">lsu_split_i</obj_property>
         <obj_property name="ObjectShortName">lsu_split_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_last_op_i">
         <obj_property name="ElementShortName">lsu_last_op_i</obj_property>
         <obj_property name="ObjectShortName">lsu_last_op_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/ex_ready_o">
         <obj_property name="ElementShortName">ex_ready_o</obj_property>
         <obj_property name="ObjectShortName">ex_ready_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/ex_valid_o">
         <obj_property name="ElementShortName">ex_valid_o</obj_property>
         <obj_property name="ObjectShortName">ex_valid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/wb_ready_i">
         <obj_property name="ElementShortName">wb_ready_i</obj_property>
         <obj_property name="ObjectShortName">wb_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/last_op_o">
         <obj_property name="ElementShortName">last_op_o</obj_property>
         <obj_property name="ObjectShortName">last_op_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/first_op_o">
         <obj_property name="ElementShortName">first_op_o</obj_property>
         <obj_property name="ObjectShortName">first_op_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/instr_valid">
         <obj_property name="ElementShortName">instr_valid</obj_property>
         <obj_property name="ObjectShortName">instr_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/alu_ready">
         <obj_property name="ElementShortName">alu_ready</obj_property>
         <obj_property name="ObjectShortName">alu_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/alu_valid">
         <obj_property name="ElementShortName">alu_valid</obj_property>
         <obj_property name="ObjectShortName">alu_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/csr_ready">
         <obj_property name="ElementShortName">csr_ready</obj_property>
         <obj_property name="ObjectShortName">csr_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/csr_valid">
         <obj_property name="ElementShortName">csr_valid</obj_property>
         <obj_property name="ObjectShortName">csr_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/sys_ready">
         <obj_property name="ElementShortName">sys_ready</obj_property>
         <obj_property name="ObjectShortName">sys_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/sys_valid">
         <obj_property name="ElementShortName">sys_valid</obj_property>
         <obj_property name="ObjectShortName">sys_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/mul_ready">
         <obj_property name="ElementShortName">mul_ready</obj_property>
         <obj_property name="ObjectShortName">mul_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/mul_valid">
         <obj_property name="ElementShortName">mul_valid</obj_property>
         <obj_property name="ObjectShortName">mul_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_ready">
         <obj_property name="ElementShortName">div_ready</obj_property>
         <obj_property name="ObjectShortName">div_ready</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_valid">
         <obj_property name="ElementShortName">div_valid</obj_property>
         <obj_property name="ObjectShortName">div_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/alu_result">
         <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/alu_cmp_result">
         <obj_property name="ElementShortName">alu_cmp_result</obj_property>
         <obj_property name="ObjectShortName">alu_cmp_result</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/mul_result">
         <obj_property name="ElementShortName">mul_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">mul_result[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_result">
         <obj_property name="ElementShortName">div_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">div_result[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/mul_en_gated">
         <obj_property name="ElementShortName">mul_en_gated</obj_property>
         <obj_property name="ObjectShortName">mul_en_gated</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_en_gated">
         <obj_property name="ElementShortName">div_en_gated</obj_property>
         <obj_property name="ObjectShortName">div_en_gated</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/lsu_en_gated">
         <obj_property name="ElementShortName">lsu_en_gated</obj_property>
         <obj_property name="ObjectShortName">lsu_en_gated</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_en">
         <obj_property name="ElementShortName">div_en</obj_property>
         <obj_property name="ObjectShortName">div_en</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_clz_en">
         <obj_property name="ElementShortName">div_clz_en</obj_property>
         <obj_property name="ObjectShortName">div_clz_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_clz_data_rev">
         <obj_property name="ElementShortName">div_clz_data_rev[31:0]</obj_property>
         <obj_property name="ObjectShortName">div_clz_data_rev[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_clz_result">
         <obj_property name="ElementShortName">div_clz_result[5:0]</obj_property>
         <obj_property name="ObjectShortName">div_clz_result[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_shift_en">
         <obj_property name="ElementShortName">div_shift_en</obj_property>
         <obj_property name="ObjectShortName">div_shift_en</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_shift_amt">
         <obj_property name="ElementShortName">div_shift_amt[5:0]</obj_property>
         <obj_property name="ObjectShortName">div_shift_amt[5:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/div_op_b_shifted">
         <obj_property name="ElementShortName">div_op_b_shifted[31:0]</obj_property>
         <obj_property name="ObjectShortName">div_op_b_shifted[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/previous_exception">
         <obj_property name="ElementShortName">previous_exception</obj_property>
         <obj_property name="ObjectShortName">previous_exception</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/ex_stage_i/csr_is_illegal">
         <obj_property name="ElementShortName">csr_is_illegal</obj_property>
         <obj_property name="ObjectShortName">csr_is_illegal</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group443">
      <obj_property name="label">lsu_i</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/ctrl_fsm_i">
         <obj_property name="ElementShortName">ctrl_fsm_i</obj_property>
         <obj_property name="ObjectShortName">ctrl_fsm_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/id_ex_pipe_i">
         <obj_property name="ElementShortName">id_ex_pipe_i</obj_property>
         <obj_property name="ObjectShortName">id_ex_pipe_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/busy_o">
         <obj_property name="ElementShortName">busy_o</obj_property>
         <obj_property name="ObjectShortName">busy_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/interruptible_o">
         <obj_property name="ElementShortName">interruptible_o</obj_property>
         <obj_property name="ObjectShortName">interruptible_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_split_0_o">
         <obj_property name="ElementShortName">lsu_split_0_o</obj_property>
         <obj_property name="ObjectShortName">lsu_split_0_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_first_op_0_o">
         <obj_property name="ElementShortName">lsu_first_op_0_o</obj_property>
         <obj_property name="ObjectShortName">lsu_first_op_0_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_last_op_0_o">
         <obj_property name="ElementShortName">lsu_last_op_0_o</obj_property>
         <obj_property name="ObjectShortName">lsu_last_op_0_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_err_1_o">
         <obj_property name="ElementShortName">lsu_err_1_o[1:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_err_1_o[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_rdata_1_o">
         <obj_property name="ElementShortName">lsu_rdata_1_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_rdata_1_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_mpu_status_1_o">
         <obj_property name="ElementShortName">lsu_mpu_status_1_o[1:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_mpu_status_1_o[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/valid_0_i">
         <obj_property name="ElementShortName">valid_0_i</obj_property>
         <obj_property name="ObjectShortName">valid_0_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/ready_0_o">
         <obj_property name="ElementShortName">ready_0_o</obj_property>
         <obj_property name="ObjectShortName">ready_0_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/valid_0_o">
         <obj_property name="ElementShortName">valid_0_o</obj_property>
         <obj_property name="ObjectShortName">valid_0_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/ready_0_i">
         <obj_property name="ElementShortName">ready_0_i</obj_property>
         <obj_property name="ObjectShortName">ready_0_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/valid_1_i">
         <obj_property name="ElementShortName">valid_1_i</obj_property>
         <obj_property name="ObjectShortName">valid_1_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/ready_1_o">
         <obj_property name="ElementShortName">ready_1_o</obj_property>
         <obj_property name="ObjectShortName">ready_1_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/valid_1_o">
         <obj_property name="ElementShortName">valid_1_o</obj_property>
         <obj_property name="ObjectShortName">valid_1_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/ready_1_i">
         <obj_property name="ElementShortName">ready_1_i</obj_property>
         <obj_property name="ObjectShortName">ready_1_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/trans">
         <obj_property name="ElementShortName">trans</obj_property>
         <obj_property name="ObjectShortName">trans</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/trans_valid">
         <obj_property name="ElementShortName">trans_valid</obj_property>
         <obj_property name="ObjectShortName">trans_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/trans_ready">
         <obj_property name="ElementShortName">trans_ready</obj_property>
         <obj_property name="ObjectShortName">trans_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/align_trans">
         <obj_property name="ElementShortName">align_trans</obj_property>
         <obj_property name="ObjectShortName">align_trans</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/resp_valid">
         <obj_property name="ElementShortName">resp_valid</obj_property>
         <obj_property name="ObjectShortName">resp_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/resp_rdata">
         <obj_property name="ElementShortName">resp_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">resp_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/resp">
         <obj_property name="ElementShortName">resp</obj_property>
         <obj_property name="ObjectShortName">resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/buffer_trans_valid">
         <obj_property name="ElementShortName">buffer_trans_valid</obj_property>
         <obj_property name="ObjectShortName">buffer_trans_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/buffer_trans_ready">
         <obj_property name="ElementShortName">buffer_trans_ready</obj_property>
         <obj_property name="ObjectShortName">buffer_trans_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/buffer_trans">
         <obj_property name="ElementShortName">buffer_trans</obj_property>
         <obj_property name="ObjectShortName">buffer_trans</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/filter_trans_valid">
         <obj_property name="ElementShortName">filter_trans_valid</obj_property>
         <obj_property name="ObjectShortName">filter_trans_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/filter_trans_ready">
         <obj_property name="ElementShortName">filter_trans_ready</obj_property>
         <obj_property name="ObjectShortName">filter_trans_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/filter_trans">
         <obj_property name="ElementShortName">filter_trans</obj_property>
         <obj_property name="ObjectShortName">filter_trans</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/filter_resp_valid">
         <obj_property name="ElementShortName">filter_resp_valid</obj_property>
         <obj_property name="ObjectShortName">filter_resp_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/filter_resp">
         <obj_property name="ElementShortName">filter_resp</obj_property>
         <obj_property name="ObjectShortName">filter_resp</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/filter_err">
         <obj_property name="ElementShortName">filter_err[1:0]</obj_property>
         <obj_property name="ObjectShortName">filter_err[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/bus_trans_valid">
         <obj_property name="ElementShortName">bus_trans_valid</obj_property>
         <obj_property name="ObjectShortName">bus_trans_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/bus_trans_ready">
         <obj_property name="ElementShortName">bus_trans_ready</obj_property>
         <obj_property name="ObjectShortName">bus_trans_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/bus_trans">
         <obj_property name="ElementShortName">bus_trans</obj_property>
         <obj_property name="ObjectShortName">bus_trans</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/bus_resp_valid">
         <obj_property name="ElementShortName">bus_resp_valid</obj_property>
         <obj_property name="ObjectShortName">bus_resp_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/bus_resp">
         <obj_property name="ElementShortName">bus_resp</obj_property>
         <obj_property name="ObjectShortName">bus_resp</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/cnt_q">
         <obj_property name="ElementShortName">cnt_q[1:0]</obj_property>
         <obj_property name="ObjectShortName">cnt_q[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/next_cnt">
         <obj_property name="ElementShortName">next_cnt[1:0]</obj_property>
         <obj_property name="ObjectShortName">next_cnt[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/count_up">
         <obj_property name="ElementShortName">count_up</obj_property>
         <obj_property name="ObjectShortName">count_up</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/count_down">
         <obj_property name="ElementShortName">count_down</obj_property>
         <obj_property name="ObjectShortName">count_down</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/cnt_is_one_next">
         <obj_property name="ElementShortName">cnt_is_one_next</obj_property>
         <obj_property name="ObjectShortName">cnt_is_one_next</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/ctrl_update">
         <obj_property name="ElementShortName">ctrl_update</obj_property>
         <obj_property name="ObjectShortName">ctrl_update</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_size_q">
         <obj_property name="ElementShortName">lsu_size_q[1:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_size_q[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_sext_q">
         <obj_property name="ElementShortName">lsu_sext_q</obj_property>
         <obj_property name="ObjectShortName">lsu_sext_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/lsu_we_q">
         <obj_property name="ElementShortName">lsu_we_q</obj_property>
         <obj_property name="ObjectShortName">lsu_we_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/rdata_offset_q">
         <obj_property name="ElementShortName">rdata_offset_q[1:0]</obj_property>
         <obj_property name="ObjectShortName">rdata_offset_q[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/last_q">
         <obj_property name="ElementShortName">last_q</obj_property>
         <obj_property name="ObjectShortName">last_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/be">
         <obj_property name="ElementShortName">be[3:0]</obj_property>
         <obj_property name="ObjectShortName">be[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/wdata">
         <obj_property name="ElementShortName">wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/split_q">
         <obj_property name="ElementShortName">split_q</obj_property>
         <obj_property name="ObjectShortName">split_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/misaligned_halfword">
         <obj_property name="ElementShortName">misaligned_halfword</obj_property>
         <obj_property name="ObjectShortName">misaligned_halfword</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/misaligned_access">
         <obj_property name="ElementShortName">misaligned_access</obj_property>
         <obj_property name="ObjectShortName">misaligned_access</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/filter_resp_busy">
         <obj_property name="ElementShortName">filter_resp_busy</obj_property>
         <obj_property name="ObjectShortName">filter_resp_busy</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/rdata_q">
         <obj_property name="ElementShortName">rdata_q[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdata_q[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/done_0">
         <obj_property name="ElementShortName">done_0</obj_property>
         <obj_property name="ObjectShortName">done_0</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/trans_valid_q">
         <obj_property name="ElementShortName">trans_valid_q</obj_property>
         <obj_property name="ObjectShortName">trans_valid_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/xif_req">
         <obj_property name="ElementShortName">xif_req</obj_property>
         <obj_property name="ObjectShortName">xif_req</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/xif_mpu_err">
         <obj_property name="ElementShortName">xif_mpu_err</obj_property>
         <obj_property name="ObjectShortName">xif_mpu_err</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/xif_ready_1">
         <obj_property name="ElementShortName">xif_ready_1</obj_property>
         <obj_property name="ObjectShortName">xif_ready_1</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/xif_res_q">
         <obj_property name="ElementShortName">xif_res_q</obj_property>
         <obj_property name="ObjectShortName">xif_res_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/xif_id_q">
         <obj_property name="ElementShortName">xif_id_q[3:0]</obj_property>
         <obj_property name="ObjectShortName">xif_id_q[3:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/rdata_ext">
         <obj_property name="ElementShortName">rdata_ext[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdata_ext[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/rdata_full">
         <obj_property name="ElementShortName">rdata_full[63:0]</obj_property>
         <obj_property name="ObjectShortName">rdata_full[63:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/rdata_aligned">
         <obj_property name="ElementShortName">rdata_aligned[63:0]</obj_property>
         <obj_property name="ObjectShortName">rdata_aligned[63:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/load_store_unit_i/rdata_is_split">
         <obj_property name="ElementShortName">rdata_is_split</obj_property>
         <obj_property name="ObjectShortName">rdata_is_split</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group497">
      <obj_property name="label">wb_stage_i</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/ex_wb_pipe_i">
         <obj_property name="ElementShortName">ex_wb_pipe_i</obj_property>
         <obj_property name="ObjectShortName">ex_wb_pipe_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/ctrl_fsm_i">
         <obj_property name="ElementShortName">ctrl_fsm_i</obj_property>
         <obj_property name="ObjectShortName">ctrl_fsm_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/lsu_rdata_i">
         <obj_property name="ElementShortName">lsu_rdata_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_rdata_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/lsu_mpu_status_i">
         <obj_property name="ElementShortName">lsu_mpu_status_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_mpu_status_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/rf_we_wb_o">
         <obj_property name="ElementShortName">rf_we_wb_o</obj_property>
         <obj_property name="ObjectShortName">rf_we_wb_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/rf_waddr_wb_o">
         <obj_property name="ElementShortName">rf_waddr_wb_o[4:0]</obj_property>
         <obj_property name="ObjectShortName">rf_waddr_wb_o[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/rf_wdata_wb_o">
         <obj_property name="ElementShortName">rf_wdata_wb_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">rf_wdata_wb_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/lsu_valid_i">
         <obj_property name="ElementShortName">lsu_valid_i</obj_property>
         <obj_property name="ObjectShortName">lsu_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/lsu_ready_o">
         <obj_property name="ElementShortName">lsu_ready_o</obj_property>
         <obj_property name="ObjectShortName">lsu_ready_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/lsu_valid_o">
         <obj_property name="ElementShortName">lsu_valid_o</obj_property>
         <obj_property name="ObjectShortName">lsu_valid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/lsu_ready_i">
         <obj_property name="ElementShortName">lsu_ready_i</obj_property>
         <obj_property name="ObjectShortName">lsu_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/data_stall_o">
         <obj_property name="ElementShortName">data_stall_o</obj_property>
         <obj_property name="ObjectShortName">data_stall_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/wb_ready_o">
         <obj_property name="ElementShortName">wb_ready_o</obj_property>
         <obj_property name="ObjectShortName">wb_ready_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/wb_valid_o">
         <obj_property name="ElementShortName">wb_valid_o</obj_property>
         <obj_property name="ObjectShortName">wb_valid_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/clic_pa_i">
         <obj_property name="ElementShortName">clic_pa_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">clic_pa_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/clic_pa_valid_i">
         <obj_property name="ElementShortName">clic_pa_valid_i</obj_property>
         <obj_property name="ObjectShortName">clic_pa_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/last_op_o">
         <obj_property name="ElementShortName">last_op_o</obj_property>
         <obj_property name="ObjectShortName">last_op_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/instr_valid">
         <obj_property name="ElementShortName">instr_valid</obj_property>
         <obj_property name="ObjectShortName">instr_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/wb_valid">
         <obj_property name="ElementShortName">wb_valid</obj_property>
         <obj_property name="ObjectShortName">wb_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/lsu_exception">
         <obj_property name="ElementShortName">lsu_exception</obj_property>
         <obj_property name="ObjectShortName">lsu_exception</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/xif_waiting">
         <obj_property name="ElementShortName">xif_waiting</obj_property>
         <obj_property name="ObjectShortName">xif_waiting</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/wb_stage_i/xif_exception">
         <obj_property name="ElementShortName">xif_exception</obj_property>
         <obj_property name="ObjectShortName">xif_exception</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group664">
      <obj_property name="label">controller_i</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/fetch_enable_i">
         <obj_property name="ElementShortName">fetch_enable_i</obj_property>
         <obj_property name="ObjectShortName">fetch_enable_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/if_valid_i">
         <obj_property name="ElementShortName">if_valid_i</obj_property>
         <obj_property name="ObjectShortName">if_valid_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/pc_if_i">
         <obj_property name="ElementShortName">pc_if_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc_if_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/first_op_if_i">
         <obj_property name="ElementShortName">first_op_if_i</obj_property>
         <obj_property name="ObjectShortName">first_op_if_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/last_op_if_i">
         <obj_property name="ElementShortName">last_op_if_i</obj_property>
         <obj_property name="ObjectShortName">last_op_if_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/if_id_pipe_i">
         <obj_property name="ElementShortName">if_id_pipe_i</obj_property>
         <obj_property name="ObjectShortName">if_id_pipe_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/alu_jmp_id_i">
         <obj_property name="ElementShortName">alu_jmp_id_i</obj_property>
         <obj_property name="ObjectShortName">alu_jmp_id_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/alu_jmpr_id_i">
         <obj_property name="ElementShortName">alu_jmpr_id_i</obj_property>
         <obj_property name="ObjectShortName">alu_jmpr_id_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/alu_en_id_i">
         <obj_property name="ElementShortName">alu_en_id_i</obj_property>
         <obj_property name="ObjectShortName">alu_en_id_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/sys_en_id_i">
         <obj_property name="ElementShortName">sys_en_id_i</obj_property>
         <obj_property name="ObjectShortName">sys_en_id_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/sys_mret_id_i">
         <obj_property name="ElementShortName">sys_mret_id_i</obj_property>
         <obj_property name="ObjectShortName">sys_mret_id_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/csr_en_raw_id_i">
         <obj_property name="ElementShortName">csr_en_raw_id_i</obj_property>
         <obj_property name="ObjectShortName">csr_en_raw_id_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/csr_op_id_i">
         <obj_property name="ElementShortName">csr_op_id_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">csr_op_id_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/first_op_id_i">
         <obj_property name="ElementShortName">first_op_id_i</obj_property>
         <obj_property name="ObjectShortName">first_op_id_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/id_ex_pipe_i">
         <obj_property name="ElementShortName">id_ex_pipe_i</obj_property>
         <obj_property name="ObjectShortName">id_ex_pipe_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/first_op_ex_i">
         <obj_property name="ElementShortName">first_op_ex_i</obj_property>
         <obj_property name="ObjectShortName">first_op_ex_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/ex_wb_pipe_i">
         <obj_property name="ElementShortName">ex_wb_pipe_i</obj_property>
         <obj_property name="ObjectShortName">ex_wb_pipe_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/last_op_ex_i">
         <obj_property name="ElementShortName">last_op_ex_i</obj_property>
         <obj_property name="ObjectShortName">last_op_ex_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/last_op_wb_i">
         <obj_property name="ElementShortName">last_op_wb_i</obj_property>
         <obj_property name="ObjectShortName">last_op_wb_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/lsu_mpu_status_wb_i">
         <obj_property name="ElementShortName">lsu_mpu_status_wb_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_mpu_status_wb_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/data_stall_wb_i">
         <obj_property name="ElementShortName">data_stall_wb_i</obj_property>
         <obj_property name="ObjectShortName">data_stall_wb_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/lsu_err_wb_i">
         <obj_property name="ElementShortName">lsu_err_wb_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">lsu_err_wb_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/lsu_busy_i">
         <obj_property name="ElementShortName">lsu_busy_i</obj_property>
         <obj_property name="ObjectShortName">lsu_busy_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/lsu_interruptible_i">
         <obj_property name="ElementShortName">lsu_interruptible_i</obj_property>
         <obj_property name="ObjectShortName">lsu_interruptible_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/branch_decision_ex_i">
         <obj_property name="ElementShortName">branch_decision_ex_i</obj_property>
         <obj_property name="ObjectShortName">branch_decision_ex_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/irq_req_ctrl_i">
         <obj_property name="ElementShortName">irq_req_ctrl_i</obj_property>
         <obj_property name="ObjectShortName">irq_req_ctrl_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/irq_id_ctrl_i">
         <obj_property name="ElementShortName">irq_id_ctrl_i[9:0]</obj_property>
         <obj_property name="ObjectShortName">irq_id_ctrl_i[9:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/irq_wu_ctrl_i">
         <obj_property name="ElementShortName">irq_wu_ctrl_i</obj_property>
         <obj_property name="ObjectShortName">irq_wu_ctrl_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/irq_clic_shv_i">
         <obj_property name="ElementShortName">irq_clic_shv_i</obj_property>
         <obj_property name="ObjectShortName">irq_clic_shv_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/irq_clic_level_i">
         <obj_property name="ElementShortName">irq_clic_level_i[7:0]</obj_property>
         <obj_property name="ObjectShortName">irq_clic_level_i[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/irq_clic_priv_i">
         <obj_property name="ElementShortName">irq_clic_priv_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">irq_clic_priv_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/mtvec_mode_i">
         <obj_property name="ElementShortName">mtvec_mode_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">mtvec_mode_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/csr_wr_in_wb_flush_i">
         <obj_property name="ElementShortName">csr_wr_in_wb_flush_i</obj_property>
         <obj_property name="ObjectShortName">csr_wr_in_wb_flush_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/debug_req_i">
         <obj_property name="ElementShortName">debug_req_i</obj_property>
         <obj_property name="ObjectShortName">debug_req_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/dcsr_i">
         <obj_property name="ElementShortName">dcsr_i</obj_property>
         <obj_property name="ObjectShortName">dcsr_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/csr_counter_read_i">
         <obj_property name="ElementShortName">csr_counter_read_i</obj_property>
         <obj_property name="ObjectShortName">csr_counter_read_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/csr_mnxti_read_i">
         <obj_property name="ElementShortName">csr_mnxti_read_i</obj_property>
         <obj_property name="ObjectShortName">csr_mnxti_read_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/rf_re_id_i">
         <obj_property name="ElementShortName">rf_re_id_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">rf_re_id_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/rf_raddr_id_i">
         <obj_property name="ElementShortName">rf_raddr_id_i[0:1][4:0]</obj_property>
         <obj_property name="ObjectShortName">rf_raddr_id_i[0:1][4:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/id_ready_i">
         <obj_property name="ElementShortName">id_ready_i</obj_property>
         <obj_property name="ObjectShortName">id_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/id_valid_i">
         <obj_property name="ElementShortName">id_valid_i</obj_property>
         <obj_property name="ObjectShortName">id_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/ex_ready_i">
         <obj_property name="ElementShortName">ex_ready_i</obj_property>
         <obj_property name="ObjectShortName">ex_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/ex_valid_i">
         <obj_property name="ElementShortName">ex_valid_i</obj_property>
         <obj_property name="ObjectShortName">ex_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/wb_ready_i">
         <obj_property name="ElementShortName">wb_ready_i</obj_property>
         <obj_property name="ObjectShortName">wb_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/wb_valid_i">
         <obj_property name="ElementShortName">wb_valid_i</obj_property>
         <obj_property name="ObjectShortName">wb_valid_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/ctrl_byp_o">
         <obj_property name="ElementShortName">ctrl_byp_o</obj_property>
         <obj_property name="ObjectShortName">ctrl_byp_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/ctrl_fsm_o">
         <obj_property name="ElementShortName">ctrl_fsm_o</obj_property>
         <obj_property name="ObjectShortName">ctrl_fsm_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/fencei_flush_req_o">
         <obj_property name="ElementShortName">fencei_flush_req_o</obj_property>
         <obj_property name="ObjectShortName">fencei_flush_req_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/fencei_flush_ack_i">
         <obj_property name="ElementShortName">fencei_flush_ack_i</obj_property>
         <obj_property name="ObjectShortName">fencei_flush_ack_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/xif_csr_error_i">
         <obj_property name="ElementShortName">xif_csr_error_i</obj_property>
         <obj_property name="ObjectShortName">xif_csr_error_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/X_EXT">
         <obj_property name="ElementShortName">X_EXT</obj_property>
         <obj_property name="ObjectShortName">X_EXT</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/REGFILE_NUM_READ_PORTS">
         <obj_property name="ElementShortName">REGFILE_NUM_READ_PORTS[31:0]</obj_property>
         <obj_property name="ObjectShortName">REGFILE_NUM_READ_PORTS[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/SMCLIC">
         <obj_property name="ElementShortName">SMCLIC</obj_property>
         <obj_property name="ObjectShortName">SMCLIC</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/controller_i/SMCLIC_ID_WIDTH">
         <obj_property name="ElementShortName">SMCLIC_ID_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">SMCLIC_ID_WIDTH[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group673">
      <obj_property name="label">regfile</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/register_file_wrapper_i/raddr_i">
         <obj_property name="ElementShortName">raddr_i[0:1][4:0]</obj_property>
         <obj_property name="ObjectShortName">raddr_i[0:1][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/register_file_wrapper_i/rdata_o">
         <obj_property name="ElementShortName">rdata_o[0:1][31:0]</obj_property>
         <obj_property name="ObjectShortName">rdata_o[0:1][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/register_file_wrapper_i/waddr_i">
         <obj_property name="ElementShortName">waddr_i[0:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">waddr_i[0:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/register_file_wrapper_i/wdata_i">
         <obj_property name="ElementShortName">wdata_i[0:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">wdata_i[0:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/core/register_file_wrapper_i/we_i">
         <obj_property name="ElementShortName">we_i[0:0]</obj_property>
         <obj_property name="ObjectShortName">we_i[0:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="divider361" type="divider">
      <obj_property name="label">cv-xif</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#FFA500</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group360">
      <obj_property name="label">host_xif</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/compressed_valid">
         <obj_property name="ElementShortName">compressed_valid</obj_property>
         <obj_property name="ObjectShortName">compressed_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/compressed_ready">
         <obj_property name="ElementShortName">compressed_ready</obj_property>
         <obj_property name="ObjectShortName">compressed_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/compressed_req">
         <obj_property name="ElementShortName">compressed_req</obj_property>
         <obj_property name="ObjectShortName">compressed_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/compressed_resp">
         <obj_property name="ElementShortName">compressed_resp</obj_property>
         <obj_property name="ObjectShortName">compressed_resp</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/issue_valid">
         <obj_property name="ElementShortName">issue_valid</obj_property>
         <obj_property name="ObjectShortName">issue_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/issue_ready">
         <obj_property name="ElementShortName">issue_ready</obj_property>
         <obj_property name="ObjectShortName">issue_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/issue_req">
         <obj_property name="ElementShortName">issue_req</obj_property>
         <obj_property name="ObjectShortName">issue_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/issue_resp">
         <obj_property name="ElementShortName">issue_resp</obj_property>
         <obj_property name="ObjectShortName">issue_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/commit_valid">
         <obj_property name="ElementShortName">commit_valid</obj_property>
         <obj_property name="ObjectShortName">commit_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/commit">
         <obj_property name="ElementShortName">commit</obj_property>
         <obj_property name="ObjectShortName">commit</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/mem_valid">
         <obj_property name="ElementShortName">mem_valid</obj_property>
         <obj_property name="ObjectShortName">mem_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/mem_ready">
         <obj_property name="ElementShortName">mem_ready</obj_property>
         <obj_property name="ObjectShortName">mem_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/mem_req">
         <obj_property name="ElementShortName">mem_req</obj_property>
         <obj_property name="ObjectShortName">mem_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/mem_resp">
         <obj_property name="ElementShortName">mem_resp</obj_property>
         <obj_property name="ObjectShortName">mem_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/mem_result_valid">
         <obj_property name="ElementShortName">mem_result_valid</obj_property>
         <obj_property name="ObjectShortName">mem_result_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/mem_result">
         <obj_property name="ElementShortName">mem_result</obj_property>
         <obj_property name="ObjectShortName">mem_result</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/result_valid">
         <obj_property name="ElementShortName">result_valid</obj_property>
         <obj_property name="ObjectShortName">result_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/result_ready">
         <obj_property name="ElementShortName">result_ready</obj_property>
         <obj_property name="ObjectShortName">result_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/host_xif/result">
         <obj_property name="ElementShortName">result</obj_property>
         <obj_property name="ObjectShortName">result</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group331">
      <obj_property name="label">vcore_xif</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/issue_valid">
         <obj_property name="ElementShortName">issue_valid</obj_property>
         <obj_property name="ObjectShortName">issue_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/issue_ready">
         <obj_property name="ElementShortName">issue_ready</obj_property>
         <obj_property name="ObjectShortName">issue_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/issue_req">
         <obj_property name="ElementShortName">issue_req</obj_property>
         <obj_property name="ObjectShortName">issue_req</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/issue_resp">
         <obj_property name="ElementShortName">issue_resp</obj_property>
         <obj_property name="ObjectShortName">issue_resp</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/commit_valid">
         <obj_property name="ElementShortName">commit_valid</obj_property>
         <obj_property name="ObjectShortName">commit_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/commit">
         <obj_property name="ElementShortName">commit</obj_property>
         <obj_property name="ObjectShortName">commit</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/mem_valid">
         <obj_property name="ElementShortName">mem_valid</obj_property>
         <obj_property name="ObjectShortName">mem_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/mem_ready">
         <obj_property name="ElementShortName">mem_ready</obj_property>
         <obj_property name="ObjectShortName">mem_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/mem_req">
         <obj_property name="ElementShortName">mem_req</obj_property>
         <obj_property name="ObjectShortName">mem_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/mem_resp">
         <obj_property name="ElementShortName">mem_resp</obj_property>
         <obj_property name="ObjectShortName">mem_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/mem_result_valid">
         <obj_property name="ElementShortName">mem_result_valid</obj_property>
         <obj_property name="ObjectShortName">mem_result_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/mem_result">
         <obj_property name="ElementShortName">mem_result</obj_property>
         <obj_property name="ObjectShortName">mem_result</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/result_valid">
         <obj_property name="ElementShortName">result_valid</obj_property>
         <obj_property name="ObjectShortName">result_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/result_ready">
         <obj_property name="ElementShortName">result_ready</obj_property>
         <obj_property name="ObjectShortName">result_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/result">
         <obj_property name="ElementShortName">result</obj_property>
         <obj_property name="ObjectShortName">result</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/X_NUM_RS">
         <obj_property name="ElementShortName">X_NUM_RS[31:0]</obj_property>
         <obj_property name="ObjectShortName">X_NUM_RS[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/X_ID_WIDTH">
         <obj_property name="ElementShortName">X_ID_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">X_ID_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/X_MEM_WIDTH">
         <obj_property name="ElementShortName">X_MEM_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">X_MEM_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/X_RFR_WIDTH">
         <obj_property name="ElementShortName">X_RFR_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">X_RFR_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/X_RFW_WIDTH">
         <obj_property name="ElementShortName">X_RFW_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">X_RFW_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/vcore_xif/X_MISA">
         <obj_property name="ElementShortName">X_MISA[31:0]</obj_property>
         <obj_property name="ObjectShortName">X_MISA[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="divider13" type="divider">
      <obj_property name="label">v_core (vicuna)</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/cfg_valid">
      <obj_property name="ElementShortName">cfg_valid</obj_property>
      <obj_property name="ObjectShortName">cfg_valid</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group36">
      <obj_property name="label">*_q</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vsew_q">
         <obj_property name="ElementShortName">vsew_q[1:0]</obj_property>
         <obj_property name="ObjectShortName">vsew_q[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/lmul_q">
         <obj_property name="ElementShortName">lmul_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">lmul_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vl_q">
         <obj_property name="ElementShortName">vl_q[6:0]</obj_property>
         <obj_property name="ObjectShortName">vl_q[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vl_csr_q">
         <obj_property name="ElementShortName">vl_csr_q[7:0]</obj_property>
         <obj_property name="ObjectShortName">vl_csr_q[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vstart_q">
         <obj_property name="ElementShortName">vstart_q[6:0]</obj_property>
         <obj_property name="ObjectShortName">vstart_q[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vxrm_q">
         <obj_property name="ElementShortName">vxrm_q[1:0]</obj_property>
         <obj_property name="ObjectShortName">vxrm_q[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vxsat_q">
         <obj_property name="ElementShortName">vxsat_q</obj_property>
         <obj_property name="ObjectShortName">vxsat_q</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec_data_q">
         <obj_property name="ElementShortName">dec_data_q</obj_property>
         <obj_property name="ObjectShortName">dec_data_q</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group46">
      <obj_property name="label">*_d</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vsew_d">
         <obj_property name="ElementShortName">vsew_d[1:0]</obj_property>
         <obj_property name="ObjectShortName">vsew_d[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/lmul_d">
         <obj_property name="ElementShortName">lmul_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">lmul_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vl_d">
         <obj_property name="ElementShortName">vl_d[6:0]</obj_property>
         <obj_property name="ObjectShortName">vl_d[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vl_csr_d">
         <obj_property name="ElementShortName">vl_csr_d[7:0]</obj_property>
         <obj_property name="ObjectShortName">vl_csr_d[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vstart_d">
         <obj_property name="ElementShortName">vstart_d[6:0]</obj_property>
         <obj_property name="ObjectShortName">vstart_d[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vxrm_d">
         <obj_property name="ElementShortName">vxrm_d[1:0]</obj_property>
         <obj_property name="ObjectShortName">vxrm_d[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vl_d">
         <obj_property name="ElementShortName">vl_d[6:0]</obj_property>
         <obj_property name="ObjectShortName">vl_d[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec_data_d">
         <obj_property name="ElementShortName">dec_data_d</obj_property>
         <obj_property name="ObjectShortName">dec_data_d</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vxsat_d">
         <obj_property name="ElementShortName">vxsat_d</obj_property>
         <obj_property name="ObjectShortName">vxsat_d</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group35">
      <obj_property name="label">csr_*_o</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/csr_vtype_o">
         <obj_property name="ElementShortName">csr_vtype_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">csr_vtype_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/csr_vl_o">
         <obj_property name="ElementShortName">csr_vl_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">csr_vl_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/csr_vlenb_o">
         <obj_property name="ElementShortName">csr_vlenb_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">csr_vlenb_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/csr_vstart_o">
         <obj_property name="ElementShortName">csr_vstart_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">csr_vstart_o[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_valid">
      <obj_property name="ElementShortName">instr_valid</obj_property>
      <obj_property name="ObjectShortName">instr_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_offload">
      <obj_property name="ElementShortName">instr_offload</obj_property>
      <obj_property name="ObjectShortName">instr_offload</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_mode">
      <obj_property name="ElementShortName">instr_mode</obj_property>
      <obj_property name="ObjectShortName">instr_mode</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_unit">
      <obj_property name="ElementShortName">instr_unit[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_unit[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_valid">
      <obj_property name="ElementShortName">instr_valid</obj_property>
      <obj_property name="ObjectShortName">instr_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/issue_id_used">
      <obj_property name="ElementShortName">issue_id_used</obj_property>
      <obj_property name="ObjectShortName">issue_id_used</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_complete_valid">
      <obj_property name="ElementShortName">instr_complete_valid[2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_complete_valid[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_complete_id">
      <obj_property name="ElementShortName">instr_complete_id[2:0][2:0]</obj_property>
      <obj_property name="ObjectShortName">instr_complete_id[2:0][2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_state_d">
      <obj_property name="ElementShortName">instr_state_d[7:0][1:0]</obj_property>
      <obj_property name="ObjectShortName">instr_state_d[7:0][1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/instr_state_q">
      <obj_property name="ElementShortName">instr_state_q[7:0][1:0]</obj_property>
      <obj_property name="ObjectShortName">instr_state_q[7:0][1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/pending_load_o">
      <obj_property name="ElementShortName">pending_load_o</obj_property>
      <obj_property name="ObjectShortName">pending_load_o</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/pending_store_o">
      <obj_property name="ElementShortName">pending_store_o</obj_property>
      <obj_property name="ObjectShortName">pending_store_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/pipe_instr_valid">
      <obj_property name="ElementShortName">pipe_instr_valid[2:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_instr_valid[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/pipe_instr_ready">
      <obj_property name="ElementShortName">pipe_instr_ready[2:0]</obj_property>
      <obj_property name="ObjectShortName">pipe_instr_ready[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/pipe_instr_data">
      <obj_property name="ElementShortName">pipe_instr_data</obj_property>
      <obj_property name="ObjectShortName">pipe_instr_data</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group76">
      <obj_property name="label">pipe_xif_0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /issue_valid">
         <obj_property name="ElementShortName">issue_valid</obj_property>
         <obj_property name="ObjectShortName">issue_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /issue_ready">
         <obj_property name="ElementShortName">issue_ready</obj_property>
         <obj_property name="ObjectShortName">issue_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /issue_req">
         <obj_property name="ElementShortName">issue_req</obj_property>
         <obj_property name="ObjectShortName">issue_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /issue_resp">
         <obj_property name="ElementShortName">issue_resp</obj_property>
         <obj_property name="ObjectShortName">issue_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /commit_valid">
         <obj_property name="ElementShortName">commit_valid</obj_property>
         <obj_property name="ObjectShortName">commit_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /commit">
         <obj_property name="ElementShortName">commit</obj_property>
         <obj_property name="ObjectShortName">commit</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /mem_valid">
         <obj_property name="ElementShortName">mem_valid</obj_property>
         <obj_property name="ObjectShortName">mem_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /mem_ready">
         <obj_property name="ElementShortName">mem_ready</obj_property>
         <obj_property name="ObjectShortName">mem_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /mem_req">
         <obj_property name="ElementShortName">mem_req</obj_property>
         <obj_property name="ObjectShortName">mem_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /mem_resp">
         <obj_property name="ElementShortName">mem_resp</obj_property>
         <obj_property name="ObjectShortName">mem_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /mem_result_valid">
         <obj_property name="ElementShortName">mem_result_valid</obj_property>
         <obj_property name="ObjectShortName">mem_result_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /mem_result">
         <obj_property name="ElementShortName">mem_result</obj_property>
         <obj_property name="ObjectShortName">mem_result</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /result_valid">
         <obj_property name="ElementShortName">result_valid</obj_property>
         <obj_property name="ObjectShortName">result_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /result_ready">
         <obj_property name="ElementShortName">result_ready</obj_property>
         <obj_property name="ObjectShortName">result_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe_xif /result">
         <obj_property name="ElementShortName">result</obj_property>
         <obj_property name="ObjectShortName">result</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group98">
      <obj_property name="label">pipe_xif_1</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /issue_valid">
         <obj_property name="ElementShortName">issue_valid</obj_property>
         <obj_property name="ObjectShortName">issue_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /issue_ready">
         <obj_property name="ElementShortName">issue_ready</obj_property>
         <obj_property name="ObjectShortName">issue_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /issue_req">
         <obj_property name="ElementShortName">issue_req</obj_property>
         <obj_property name="ObjectShortName">issue_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /issue_resp">
         <obj_property name="ElementShortName">issue_resp</obj_property>
         <obj_property name="ObjectShortName">issue_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /commit_valid">
         <obj_property name="ElementShortName">commit_valid</obj_property>
         <obj_property name="ObjectShortName">commit_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /commit">
         <obj_property name="ElementShortName">commit</obj_property>
         <obj_property name="ObjectShortName">commit</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /mem_valid">
         <obj_property name="ElementShortName">mem_valid</obj_property>
         <obj_property name="ObjectShortName">mem_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /mem_ready">
         <obj_property name="ElementShortName">mem_ready</obj_property>
         <obj_property name="ObjectShortName">mem_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /mem_req">
         <obj_property name="ElementShortName">mem_req</obj_property>
         <obj_property name="ObjectShortName">mem_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /mem_resp">
         <obj_property name="ElementShortName">mem_resp</obj_property>
         <obj_property name="ObjectShortName">mem_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /mem_result_valid">
         <obj_property name="ElementShortName">mem_result_valid</obj_property>
         <obj_property name="ObjectShortName">mem_result_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /mem_result">
         <obj_property name="ElementShortName">mem_result</obj_property>
         <obj_property name="ObjectShortName">mem_result</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /result_valid">
         <obj_property name="ElementShortName">result_valid</obj_property>
         <obj_property name="ObjectShortName">result_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /result_ready">
         <obj_property name="ElementShortName">result_ready</obj_property>
         <obj_property name="ObjectShortName">result_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[1].pipe_xif /result">
         <obj_property name="ElementShortName">result</obj_property>
         <obj_property name="ObjectShortName">result</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group120">
      <obj_property name="label">pipe_xif_2</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /issue_valid">
         <obj_property name="ElementShortName">issue_valid</obj_property>
         <obj_property name="ObjectShortName">issue_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /issue_ready">
         <obj_property name="ElementShortName">issue_ready</obj_property>
         <obj_property name="ObjectShortName">issue_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /issue_req">
         <obj_property name="ElementShortName">issue_req</obj_property>
         <obj_property name="ObjectShortName">issue_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /issue_resp">
         <obj_property name="ElementShortName">issue_resp</obj_property>
         <obj_property name="ObjectShortName">issue_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /commit_valid">
         <obj_property name="ElementShortName">commit_valid</obj_property>
         <obj_property name="ObjectShortName">commit_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /commit">
         <obj_property name="ElementShortName">commit</obj_property>
         <obj_property name="ObjectShortName">commit</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /mem_valid">
         <obj_property name="ElementShortName">mem_valid</obj_property>
         <obj_property name="ObjectShortName">mem_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /mem_ready">
         <obj_property name="ElementShortName">mem_ready</obj_property>
         <obj_property name="ObjectShortName">mem_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /mem_req">
         <obj_property name="ElementShortName">mem_req</obj_property>
         <obj_property name="ObjectShortName">mem_req</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /mem_resp">
         <obj_property name="ElementShortName">mem_resp</obj_property>
         <obj_property name="ObjectShortName">mem_resp</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /mem_result_valid">
         <obj_property name="ElementShortName">mem_result_valid</obj_property>
         <obj_property name="ObjectShortName">mem_result_valid</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /mem_result">
         <obj_property name="ElementShortName">mem_result</obj_property>
         <obj_property name="ObjectShortName">mem_result</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /result_valid">
         <obj_property name="ElementShortName">result_valid</obj_property>
         <obj_property name="ObjectShortName">result_valid</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /result_ready">
         <obj_property name="ElementShortName">result_ready</obj_property>
         <obj_property name="ObjectShortName">result_ready</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[2].pipe_xif /result">
         <obj_property name="ElementShortName">result</obj_property>
         <obj_property name="ObjectShortName">result</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group664">
      <obj_property name="label">pipe0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /pipe_in_valid_i">
         <obj_property name="ElementShortName">pipe_in_valid_i</obj_property>
         <obj_property name="ObjectShortName">pipe_in_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /pipe_in_ready_o">
         <obj_property name="ElementShortName">pipe_in_ready_o</obj_property>
         <obj_property name="ObjectShortName">pipe_in_ready_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /pipe_in_data_i">
         <obj_property name="ElementShortName">pipe_in_data_i</obj_property>
         <obj_property name="ObjectShortName">pipe_in_data_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_pend_wr_i">
         <obj_property name="ElementShortName">vreg_pend_wr_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_pend_wr_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_pend_rd_o">
         <obj_property name="ElementShortName">vreg_pend_rd_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_pend_rd_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_pend_rd_i">
         <obj_property name="ElementShortName">vreg_pend_rd_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_pend_rd_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /instr_state_i">
         <obj_property name="ElementShortName">instr_state_i[7:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">instr_state_i[7:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /instr_done_valid_o">
         <obj_property name="ElementShortName">instr_done_valid_o</obj_property>
         <obj_property name="ObjectShortName">instr_done_valid_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /instr_done_id_o">
         <obj_property name="ElementShortName">instr_done_id_o[2:0]</obj_property>
         <obj_property name="ObjectShortName">instr_done_id_o[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_rd_addr_o">
         <obj_property name="ElementShortName">vreg_rd_addr_o[0:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_rd_addr_o[0:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_rd_data_i">
         <obj_property name="ElementShortName">vreg_rd_data_i[0:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_rd_data_i[0:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_rd_v0_i">
         <obj_property name="ElementShortName">vreg_rd_v0_i[127:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_rd_v0_i[127:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_wr_valid_o">
         <obj_property name="ElementShortName">vreg_wr_valid_o</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_valid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_wr_ready_i">
         <obj_property name="ElementShortName">vreg_wr_ready_i</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_ready_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_wr_addr_o">
         <obj_property name="ElementShortName">vreg_wr_addr_o[4:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_addr_o[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_wr_be_o">
         <obj_property name="ElementShortName">vreg_wr_be_o[15:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_be_o[15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_wr_data_o">
         <obj_property name="ElementShortName">vreg_wr_data_o[127:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_data_o[127:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_wr_clr_o">
         <obj_property name="ElementShortName">vreg_wr_clr_o</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_clr_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /vreg_wr_clr_cnt_o">
         <obj_property name="ElementShortName">vreg_wr_clr_cnt_o[1:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_clr_cnt_o[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /pending_load_o">
         <obj_property name="ElementShortName">pending_load_o</obj_property>
         <obj_property name="ObjectShortName">pending_load_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /pending_store_o">
         <obj_property name="ElementShortName">pending_store_o</obj_property>
         <obj_property name="ObjectShortName">pending_store_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /trans_complete_valid_o">
         <obj_property name="ElementShortName">trans_complete_valid_o</obj_property>
         <obj_property name="ObjectShortName">trans_complete_valid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /trans_complete_ready_i">
         <obj_property name="ElementShortName">trans_complete_ready_i</obj_property>
         <obj_property name="ObjectShortName">trans_complete_ready_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /trans_complete_id_o">
         <obj_property name="ElementShortName">trans_complete_id_o[2:0]</obj_property>
         <obj_property name="ObjectShortName">trans_complete_id_o[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /trans_complete_exc_o">
         <obj_property name="ElementShortName">trans_complete_exc_o</obj_property>
         <obj_property name="ObjectShortName">trans_complete_exc_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /trans_complete_exccode_o">
         <obj_property name="ElementShortName">trans_complete_exccode_o[5:0]</obj_property>
         <obj_property name="ObjectShortName">trans_complete_exccode_o[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /xreg_valid_o">
         <obj_property name="ElementShortName">xreg_valid_o</obj_property>
         <obj_property name="ObjectShortName">xreg_valid_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /xreg_ready_i">
         <obj_property name="ElementShortName">xreg_ready_i</obj_property>
         <obj_property name="ObjectShortName">xreg_ready_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /xreg_id_o">
         <obj_property name="ElementShortName">xreg_id_o[2:0]</obj_property>
         <obj_property name="ObjectShortName">xreg_id_o[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /xreg_addr_o">
         <obj_property name="ElementShortName">xreg_addr_o[4:0]</obj_property>
         <obj_property name="ObjectShortName">xreg_addr_o[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /xreg_data_o">
         <obj_property name="ElementShortName">xreg_data_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">xreg_data_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /unit_lsu">
         <obj_property name="ElementShortName">unit_lsu</obj_property>
         <obj_property name="ObjectShortName">unit_lsu</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /unit_alu">
         <obj_property name="ElementShortName">unit_alu</obj_property>
         <obj_property name="ObjectShortName">unit_alu</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /unit_mul">
         <obj_property name="ElementShortName">unit_mul</obj_property>
         <obj_property name="ObjectShortName">unit_mul</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /unit_sld">
         <obj_property name="ElementShortName">unit_sld</obj_property>
         <obj_property name="ObjectShortName">unit_sld</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /unit_elem">
         <obj_property name="ElementShortName">unit_elem</obj_property>
         <obj_property name="ObjectShortName">unit_elem</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /elem_flush">
         <obj_property name="ElementShortName">elem_flush</obj_property>
         <obj_property name="ObjectShortName">elem_flush</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /elem_vs2_data">
         <obj_property name="ElementShortName">elem_vs2_data</obj_property>
         <obj_property name="ObjectShortName">elem_vs2_data</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /elem_vs2_mask">
         <obj_property name="ElementShortName">elem_vs2_mask</obj_property>
         <obj_property name="ObjectShortName">elem_vs2_mask</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /elem_vs2_dyn_addr">
         <obj_property name="ElementShortName">elem_vs2_dyn_addr</obj_property>
         <obj_property name="ObjectShortName">elem_vs2_dyn_addr</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk9[0].pipe /state_init">
         <obj_property name="ElementShortName">state_init</obj_property>
         <obj_property name="ObjectShortName">state_init</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group133">
      <obj_property name="label">dec</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/instr_valid_i">
         <obj_property name="ElementShortName">instr_valid_i</obj_property>
         <obj_property name="ObjectShortName">instr_valid_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/instr_i">
         <obj_property name="ElementShortName">instr_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/x_rs1_i">
         <obj_property name="ElementShortName">x_rs1_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">x_rs1_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/x_rs2_i">
         <obj_property name="ElementShortName">x_rs2_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">x_rs2_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/vsew_i">
         <obj_property name="ElementShortName">vsew_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">vsew_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/lmul_i">
         <obj_property name="ElementShortName">lmul_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">lmul_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/vxrm_i">
         <obj_property name="ElementShortName">vxrm_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">vxrm_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/vl_i">
         <obj_property name="ElementShortName">vl_i[6:0]</obj_property>
         <obj_property name="ObjectShortName">vl_i[6:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/instr_vs1">
         <obj_property name="ElementShortName">instr_vs1[4:0]</obj_property>
         <obj_property name="ObjectShortName">instr_vs1[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/instr_vs2">
         <obj_property name="ElementShortName">instr_vs2[4:0]</obj_property>
         <obj_property name="ObjectShortName">instr_vs2[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/instr_vd">
         <obj_property name="ElementShortName">instr_vd[4:0]</obj_property>
         <obj_property name="ObjectShortName">instr_vd[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/emul">
         <obj_property name="ElementShortName">emul[1:0]</obj_property>
         <obj_property name="ObjectShortName">emul[1:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/instr_masked">
         <obj_property name="ElementShortName">instr_masked</obj_property>
         <obj_property name="ObjectShortName">instr_masked</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dec/instr_illegal">
         <obj_property name="ElementShortName">instr_illegal</obj_property>
         <obj_property name="ObjectShortName">instr_illegal</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group166">
      <obj_property name="label">instr_queue</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk6.instr_queue /enq_ready_o">
         <obj_property name="ElementShortName">enq_ready_o</obj_property>
         <obj_property name="ObjectShortName">enq_ready_o</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk6.instr_queue /enq_valid_i">
         <obj_property name="ElementShortName">enq_valid_i</obj_property>
         <obj_property name="ObjectShortName">enq_valid_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk6.instr_queue /enq_data_i">
         <obj_property name="ElementShortName">enq_data_i[120:0]</obj_property>
         <obj_property name="ObjectShortName">enq_data_i[120:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk6.instr_queue /deq_ready_i">
         <obj_property name="ElementShortName">deq_ready_i</obj_property>
         <obj_property name="ObjectShortName">deq_ready_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk6.instr_queue /deq_valid_o">
         <obj_property name="ElementShortName">deq_valid_o</obj_property>
         <obj_property name="ObjectShortName">deq_valid_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk6.instr_queue /deq_data_o">
         <obj_property name="ElementShortName">deq_data_o[120:0]</obj_property>
         <obj_property name="ObjectShortName">deq_data_o[120:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/\genblk6.instr_queue /data">
         <obj_property name="ElementShortName">data[0:1][120:0]</obj_property>
         <obj_property name="ObjectShortName">data[0:1][120:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group158">
      <obj_property name="label">dispatcher</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dispatcher/instr_valid_i">
         <obj_property name="ElementShortName">instr_valid_i</obj_property>
         <obj_property name="ObjectShortName">instr_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dispatcher/instr_ready_o">
         <obj_property name="ElementShortName">instr_ready_o</obj_property>
         <obj_property name="ObjectShortName">instr_ready_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dispatcher/instr_data_i">
         <obj_property name="ElementShortName">instr_data_i</obj_property>
         <obj_property name="ObjectShortName">instr_data_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dispatcher/instr_vreg_wr_i">
         <obj_property name="ElementShortName">instr_vreg_wr_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">instr_vreg_wr_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dispatcher/dispatch_valid_o">
         <obj_property name="ElementShortName">dispatch_valid_o[2:0]</obj_property>
         <obj_property name="ObjectShortName">dispatch_valid_o[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dispatcher/dispatch_ready_i">
         <obj_property name="ElementShortName">dispatch_ready_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">dispatch_ready_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/dispatcher/dispatch_data_o">
         <obj_property name="ElementShortName">dispatch_data_o</obj_property>
         <obj_property name="ObjectShortName">dispatch_data_o</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group138">
      <obj_property name="label">vregfile</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/rd_data">
         <obj_property name="ElementShortName">rd_data[5:0][1:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">rd_data[5:0][1:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/\genblk1[0].wr_data ">
         <obj_property name="ElementShortName">\genblk1[0].wr_data [127:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].wr_data [127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/wr_addr_i">
         <obj_property name="ElementShortName">wr_addr_i[1:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">wr_addr_i[1:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/wr_be_i">
         <obj_property name="ElementShortName">wr_be_i[1:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">wr_be_i[1:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/wr_we_i">
         <obj_property name="ElementShortName">wr_we_i[1:0]</obj_property>
         <obj_property name="ObjectShortName">wr_we_i[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/wr_data_i">
         <obj_property name="ElementShortName">wr_data_i[1:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">wr_data_i[1:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/rd_addr_i">
         <obj_property name="ElementShortName">rd_addr_i[4:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">rd_addr_i[4:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/ram_asic">
         <obj_property name="ElementShortName">ram_asic[31:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">ram_asic[31:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/rd_addr">
         <obj_property name="ElementShortName">rd_addr[5:0][1:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">rd_addr[5:0][1:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vregfile/rd_data">
         <obj_property name="ElementShortName">rd_data[5:0][1:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">rd_data[5:0][1:0][127:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group496">
      <obj_property name="label">vreg_wr_mux</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_valid_i">
         <obj_property name="ElementShortName">vreg_wr_valid_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_valid_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_ready_o">
         <obj_property name="ElementShortName">vreg_wr_ready_o[2:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_ready_o[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_addr_i">
         <obj_property name="ElementShortName">vreg_wr_addr_i[2:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_addr_i[2:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_be_i">
         <obj_property name="ElementShortName">vreg_wr_be_i[2:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_be_i[2:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_data_i">
         <obj_property name="ElementShortName">vreg_wr_data_i[2:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_data_i[2:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_clr_i">
         <obj_property name="ElementShortName">vreg_wr_clr_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_clr_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_clr_cnt_i">
         <obj_property name="ElementShortName">vreg_wr_clr_cnt_i[2:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_clr_cnt_i[2:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/pend_vreg_wr_clr_o">
         <obj_property name="ElementShortName">pend_vreg_wr_clr_o[31:0]</obj_property>
         <obj_property name="ObjectShortName">pend_vreg_wr_clr_o[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vregfile_wr_en_o">
         <obj_property name="ElementShortName">vregfile_wr_en_o[1:0]</obj_property>
         <obj_property name="ObjectShortName">vregfile_wr_en_o[1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vregfile_wr_addr_o">
         <obj_property name="ElementShortName">vregfile_wr_addr_o[1:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">vregfile_wr_addr_o[1:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vregfile_wr_be_o">
         <obj_property name="ElementShortName">vregfile_wr_be_o[1:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">vregfile_wr_be_o[1:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vregfile_wr_data_o">
         <obj_property name="ElementShortName">vregfile_wr_data_o[1:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">vregfile_wr_data_o[1:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_valid">
         <obj_property name="ElementShortName">vreg_wr_valid[2:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_valid[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_addr">
         <obj_property name="ElementShortName">vreg_wr_addr[2:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_addr[2:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_be">
         <obj_property name="ElementShortName">vreg_wr_be[2:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_be[2:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_data">
         <obj_property name="ElementShortName">vreg_wr_data[2:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_data[2:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_clr">
         <obj_property name="ElementShortName">vreg_wr_clr[2:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_clr[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/vreg_wr_clr_cnt">
         <obj_property name="ElementShortName">vreg_wr_clr_cnt[2:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">vreg_wr_clr_cnt[2:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_valid_q ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_valid_q [0:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_valid_q [0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_valid_d ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_valid_d </obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_valid_d </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_addr_q ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_addr_q [0:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_addr_q [0:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_addr_d ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_addr_d [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_addr_d [4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_be_q ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_be_q [0:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_be_q [0:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_be_d ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_be_d [15:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_be_d [15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_data_q ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_data_q [0:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_data_q [0:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_data_d ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_data_d [127:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_data_d [127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_clr_q ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_clr_q [0:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_clr_q [0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_clr_d ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_clr_d </obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_clr_d </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_clr_cnt_q ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_clr_cnt_q [0:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_clr_cnt_q [0:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[0].vreg_wr_clr_cnt_d ">
         <obj_property name="ElementShortName">\genblk1[0].vreg_wr_clr_cnt_d [1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[0].vreg_wr_clr_cnt_d [1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_valid_q ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_valid_q [0:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_valid_q [0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_valid_d ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_valid_d </obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_valid_d </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_addr_q ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_addr_q [0:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_addr_q [0:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_addr_d ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_addr_d [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_addr_d [4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_be_q ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_be_q [0:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_be_q [0:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_be_d ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_be_d [15:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_be_d [15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_data_q ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_data_q [0:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_data_q [0:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_data_d ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_data_d [127:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_data_d [127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_clr_q ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_clr_q [0:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_clr_q [0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_clr_d ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_clr_d </obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_clr_d </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_clr_cnt_q ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_clr_cnt_q [0:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_clr_cnt_q [0:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[1].vreg_wr_clr_cnt_d ">
         <obj_property name="ElementShortName">\genblk1[1].vreg_wr_clr_cnt_d [1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[1].vreg_wr_clr_cnt_d [1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_valid_q ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_valid_q [0:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_valid_q [0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_valid_d ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_valid_d </obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_valid_d </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_addr_q ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_addr_q [0:0][4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_addr_q [0:0][4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_addr_d ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_addr_d [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_addr_d [4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_be_q ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_be_q [0:0][15:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_be_q [0:0][15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_be_d ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_be_d [15:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_be_d [15:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_data_q ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_data_q [0:0][127:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_data_q [0:0][127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_data_d ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_data_d [127:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_data_d [127:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_clr_q ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_clr_q [0:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_clr_q [0:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_clr_d ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_clr_d </obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_clr_d </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_clr_cnt_q ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_clr_cnt_q [0:0][1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_clr_cnt_q [0:0][1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk1[2].vreg_wr_clr_cnt_d ">
         <obj_property name="ElementShortName">\genblk1[2].vreg_wr_clr_cnt_d [1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk1[2].vreg_wr_clr_cnt_d [1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/pipe_pend_vreg_wr_clr">
         <obj_property name="ElementShortName">pipe_pend_vreg_wr_clr[2:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">pipe_pend_vreg_wr_clr[2:0][31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[0].pend_clr ">
         <obj_property name="ElementShortName">\genblk2[0].pend_clr </obj_property>
         <obj_property name="ObjectShortName">\genblk2[0].pend_clr </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[0].pend_clr_cnt ">
         <obj_property name="ElementShortName">\genblk2[0].pend_clr_cnt [1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[0].pend_clr_cnt [1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[0].pend_clr_addr ">
         <obj_property name="ElementShortName">\genblk2[0].pend_clr_addr [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[0].pend_clr_addr [4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[0].pend_clr_addr_mask ">
         <obj_property name="ElementShortName">\genblk2[0].pend_clr_addr_mask [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[0].pend_clr_addr_mask [4:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[1].pend_clr ">
         <obj_property name="ElementShortName">\genblk2[1].pend_clr </obj_property>
         <obj_property name="ObjectShortName">\genblk2[1].pend_clr </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[1].pend_clr_cnt ">
         <obj_property name="ElementShortName">\genblk2[1].pend_clr_cnt [1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[1].pend_clr_cnt [1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[1].pend_clr_addr ">
         <obj_property name="ElementShortName">\genblk2[1].pend_clr_addr [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[1].pend_clr_addr [4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[1].pend_clr_addr_mask ">
         <obj_property name="ElementShortName">\genblk2[1].pend_clr_addr_mask [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[1].pend_clr_addr_mask [4:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[2].pend_clr ">
         <obj_property name="ElementShortName">\genblk2[2].pend_clr </obj_property>
         <obj_property name="ObjectShortName">\genblk2[2].pend_clr </obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[2].pend_clr_cnt ">
         <obj_property name="ElementShortName">\genblk2[2].pend_clr_cnt [1:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[2].pend_clr_cnt [1:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[2].pend_clr_addr ">
         <obj_property name="ElementShortName">\genblk2[2].pend_clr_addr [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[2].pend_clr_addr [4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[2].pend_clr_addr_mask ">
         <obj_property name="ElementShortName">\genblk2[2].pend_clr_addr_mask [4:0]</obj_property>
         <obj_property name="ObjectShortName">\genblk2[2].pend_clr_addr_mask [4:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[0].VPORT_PEND_CLR_BULK ">
         <obj_property name="ElementShortName">\genblk2[0].VPORT_PEND_CLR_BULK </obj_property>
         <obj_property name="ObjectShortName">\genblk2[0].VPORT_PEND_CLR_BULK </obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[1].VPORT_PEND_CLR_BULK ">
         <obj_property name="ElementShortName">\genblk2[1].VPORT_PEND_CLR_BULK </obj_property>
         <obj_property name="ObjectShortName">\genblk2[1].VPORT_PEND_CLR_BULK </obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/vreg_wr_mux/\genblk2[2].VPORT_PEND_CLR_BULK ">
         <obj_property name="ElementShortName">\genblk2[2].VPORT_PEND_CLR_BULK </obj_property>
         <obj_property name="ObjectShortName">\genblk2[2].VPORT_PEND_CLR_BULK </obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="group" fp_name="group206">
      <obj_property name="label">result_if</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_empty_valid_i">
         <obj_property name="ElementShortName">result_empty_valid_i</obj_property>
         <obj_property name="ObjectShortName">result_empty_valid_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_empty_id_i">
         <obj_property name="ElementShortName">result_empty_id_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_empty_id_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_lsu_valid_i">
         <obj_property name="ElementShortName">result_lsu_valid_i</obj_property>
         <obj_property name="ObjectShortName">result_lsu_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_lsu_ready_o">
         <obj_property name="ElementShortName">result_lsu_ready_o</obj_property>
         <obj_property name="ObjectShortName">result_lsu_ready_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_lsu_id_i">
         <obj_property name="ElementShortName">result_lsu_id_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_lsu_id_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_lsu_exc_i">
         <obj_property name="ElementShortName">result_lsu_exc_i</obj_property>
         <obj_property name="ObjectShortName">result_lsu_exc_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_lsu_exccode_i">
         <obj_property name="ElementShortName">result_lsu_exccode_i[5:0]</obj_property>
         <obj_property name="ObjectShortName">result_lsu_exccode_i[5:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_xreg_valid_i">
         <obj_property name="ElementShortName">result_xreg_valid_i</obj_property>
         <obj_property name="ObjectShortName">result_xreg_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_xreg_ready_o">
         <obj_property name="ElementShortName">result_xreg_ready_o</obj_property>
         <obj_property name="ObjectShortName">result_xreg_ready_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_xreg_id_i">
         <obj_property name="ElementShortName">result_xreg_id_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_xreg_id_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_xreg_addr_i">
         <obj_property name="ElementShortName">result_xreg_addr_i[4:0]</obj_property>
         <obj_property name="ObjectShortName">result_xreg_addr_i[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_xreg_data_i">
         <obj_property name="ElementShortName">result_xreg_data_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">result_xreg_data_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_valid_i">
         <obj_property name="ElementShortName">result_csr_valid_i</obj_property>
         <obj_property name="ObjectShortName">result_csr_valid_i</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_ready_o">
         <obj_property name="ElementShortName">result_csr_ready_o</obj_property>
         <obj_property name="ObjectShortName">result_csr_ready_o</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_id_i">
         <obj_property name="ElementShortName">result_csr_id_i[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_id_i[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_addr_i">
         <obj_property name="ElementShortName">result_csr_addr_i[4:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_addr_i[4:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_delayed_i">
         <obj_property name="ElementShortName">result_csr_delayed_i</obj_property>
         <obj_property name="ObjectShortName">result_csr_delayed_i</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_data_i">
         <obj_property name="ElementShortName">result_csr_data_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_data_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_data_delayed_i">
         <obj_property name="ElementShortName">result_csr_data_delayed_i[31:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_data_delayed_i[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/instr_result_empty_q">
         <obj_property name="ElementShortName">instr_result_empty_q[7:0]</obj_property>
         <obj_property name="ObjectShortName">instr_result_empty_q[7:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/instr_result_empty_d">
         <obj_property name="ElementShortName">instr_result_empty_d[7:0]</obj_property>
         <obj_property name="ObjectShortName">instr_result_empty_d[7:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_valid_q">
         <obj_property name="ElementShortName">result_csr_valid_q</obj_property>
         <obj_property name="ObjectShortName">result_csr_valid_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_valid_d">
         <obj_property name="ElementShortName">result_csr_valid_d</obj_property>
         <obj_property name="ObjectShortName">result_csr_valid_d</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_id_q">
         <obj_property name="ElementShortName">result_csr_id_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_id_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_id_d">
         <obj_property name="ElementShortName">result_csr_id_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_id_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_addr_q">
         <obj_property name="ElementShortName">result_csr_addr_q[4:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_addr_q[4:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_addr_d">
         <obj_property name="ElementShortName">result_csr_addr_d[4:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_addr_d[4:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_delayed_q">
         <obj_property name="ElementShortName">result_csr_delayed_q</obj_property>
         <obj_property name="ObjectShortName">result_csr_delayed_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_delayed_d">
         <obj_property name="ElementShortName">result_csr_delayed_d</obj_property>
         <obj_property name="ObjectShortName">result_csr_delayed_d</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_data_q">
         <obj_property name="ElementShortName">result_csr_data_q[31:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_data_q[31:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_csr_data_d">
         <obj_property name="ElementShortName">result_csr_data_d[31:0]</obj_property>
         <obj_property name="ObjectShortName">result_csr_data_d[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_source_hold_q">
         <obj_property name="ElementShortName">result_source_hold_q</obj_property>
         <obj_property name="ObjectShortName">result_source_hold_q</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_source_hold_d">
         <obj_property name="ElementShortName">result_source_hold_d</obj_property>
         <obj_property name="ObjectShortName">result_source_hold_d</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_source_q">
         <obj_property name="ElementShortName">result_source_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_source_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_source_d">
         <obj_property name="ElementShortName">result_source_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_source_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_empty_id_q">
         <obj_property name="ElementShortName">result_empty_id_q[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_empty_id_q[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_empty_id_d">
         <obj_property name="ElementShortName">result_empty_id_d[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_empty_id_d[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_source">
         <obj_property name="ElementShortName">result_source[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_source[2:0]</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/vproc/v_core/result_if/result_empty_id">
         <obj_property name="ElementShortName">result_empty_id[2:0]</obj_property>
         <obj_property name="ObjectShortName">result_empty_id[2:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="divider150" type="divider">
      <obj_property name="label">uram_signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="BkColor">#800080</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/u_ram/req_i">
      <obj_property name="ElementShortName">req_i</obj_property>
      <obj_property name="ObjectShortName">req_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/u_ram/we_i">
      <obj_property name="ElementShortName">we_i</obj_property>
      <obj_property name="ObjectShortName">we_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/u_ram/be_i">
      <obj_property name="ElementShortName">be_i[3:0]</obj_property>
      <obj_property name="ObjectShortName">be_i[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/u_ram/addr_i">
      <obj_property name="ElementShortName">addr_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/u_ram/wdata_i">
      <obj_property name="ElementShortName">wdata_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">wdata_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/u_ram/rvalid_o">
      <obj_property name="ElementShortName">rvalid_o</obj_property>
      <obj_property name="ObjectShortName">rvalid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/replace/me/with/vmem/path&quot;,SYSCLK_PER=10.0) /soc/u_ram/rdata_o">
      <obj_property name="ElementShortName">rdata_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">rdata_o[31:0]</obj_property>
   </wvobject>





</wave_config>
