verilog xil_defaultlib --include "../../../../pl_rest.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pl_rest.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../pl_rest.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/0795/hdl/myAXI_Slave_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/0795/hdl/myAXI_Slave_v1_0.v" \
"../../../bd/design_1/ip/design_1_myAXI_Slave_0_0/sim/design_1_myAXI_Slave_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
