#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Jan 04 00:35:46 2017
# Process ID: 2936
# Current directory: G:/Development/FPGA/SyzygyB100/src/SyzygyB100.runs/synth_1
# Command line: vivado.exe -log InstructionRegControl.vds -mode batch -messageDb vivado.pb -notrace -source InstructionRegControl.tcl
# Log file: G:/Development/FPGA/SyzygyB100/src/SyzygyB100.runs/synth_1/InstructionRegControl.vds
# Journal file: G:/Development/FPGA/SyzygyB100/src/SyzygyB100.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source InstructionRegControl.tcl -notrace
Command: synth_design -top InstructionRegControl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 273.953 ; gain = 67.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'InstructionRegControl' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/InstructionRegControl.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionReg' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/InstructionReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionReg' (1#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/InstructionReg.v:23]
INFO: [Synth 8-638] synthesizing module 'SevSeg' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/SevenSeg.v:23]
INFO: [Synth 8-256] done synthesizing module 'SevSeg' (2#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/SevenSeg.v:23]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Debouncer.v:23]
	Parameter LIMIT bound to: 3000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (3#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/new/Debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'InstructionRegControl' (4#1) [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/InstructionRegControl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 311.367 ; gain = 104.563
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 311.367 ; gain = 104.563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Development/FPGA/SyzygyB100/src/constr/Basys3_Master.xdc]
wrong # args: should be "set varName ?newValue?"
Finished Parsing XDC File [G:/Development/FPGA/SyzygyB100/src/constr/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Development/FPGA/SyzygyB100/src/constr/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/InstructionRegControl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/InstructionRegControl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 598.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.281 ; gain = 391.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.281 ; gain = 391.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.281 ; gain = 391.477
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [G:/Development/FPGA/SyzygyB100/src/SyzygyB100.srcs/sources_1/imports/Administrator/InstructionRegControl.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 598.281 ; gain = 391.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module InstructionRegControl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SevSeg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 598.281 ; gain = 391.477
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "dbL/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbC/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dbR/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design InstructionRegControl has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 598.281 ; gain = 391.477
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 598.281 ; gain = 391.477

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------------+-----------+----------------------+------------------+
|Module Name           | RTL Object       | Inference | Size (Depth x Width) | Primitives       | 
+----------------------+------------------+-----------+----------------------+------------------+
|InstructionRegControl | instrReg/mem_reg | Implied   | 256 x 16             | RAM256X1S x 16   | 
+----------------------+------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 598.281 ; gain = 391.477
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 598.281 ; gain = 391.477

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
