library verilog;
use verilog.vl_types.all;
entity STEP_V21_Test is
    port(
        clk_in          : in     vl_logic;
        rst_n_in        : in     vl_logic;
        clk_out         : out    vl_logic;
        clk_1Hz         : out    vl_logic;
        Water_led       : out    vl_logic_vector(7 downto 0);
        Color_led_1     : out    vl_logic_vector(2 downto 0);
        Color_led_2     : out    vl_logic_vector(2 downto 0);
        Segment_led_1   : out    vl_logic_vector(8 downto 0);
        Segment_led_2   : out    vl_logic_vector(8 downto 0)
    );
end STEP_V21_Test;
