Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: micro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "micro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "micro"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : micro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "RF.v" in library work
Compiling verilog file "ipcore_dir/Imem.v" in library work
Module <RF> compiled
Compiling verilog file "data_mem.v" in library work
Module <Imem> compiled
Compiling verilog file "ALU.v" in library work
Compiling verilog include file "defines.v"
Module <RAM> compiled
Compiling verilog file "stage3.v" in library work
Compiling verilog include file "defines.v"
Module <ALU> compiled
Compiling verilog file "stage2.v" in library work
Compiling verilog include file "defines.v"
Module <stage3> compiled
Compiling verilog file "stage1.v" in library work
Compiling verilog include file "defines.v"
Module <stage2> compiled
Compiling verilog file "hazard_unit.v" in library work
Compiling verilog include file "defines.v"
Module <stage1> compiled
Compiling verilog file "buffer.v" in library work
Module <hazard_unit> compiled
Compiling verilog file "micro.v" in library work
Compiling verilog include file "defines.v"
Module <buffer> compiled
Module <micro> compiled
No errors in compilation
Analysis of file <"micro.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <micro> in library <work>.

Analyzing hierarchy for module <stage1> in library <work>.

Analyzing hierarchy for module <buffer> in library <work> with parameters.
	WIDTH = "00000000000000000000000000011010"

Analyzing hierarchy for module <stage2> in library <work>.

Analyzing hierarchy for module <stage3> in library <work>.

Analyzing hierarchy for module <buffer> in library <work> with parameters.
	WIDTH = "00000000000000000000000000001100"

Analyzing hierarchy for module <hazard_unit> in library <work>.

Analyzing hierarchy for module <RF> in library <work>.

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <RAM> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <micro>.
Module <micro> is correct for synthesis.
 
Analyzing module <stage1> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/Imem.v" line 67: Instantiating black box module <Imem>.
Module <stage1> is correct for synthesis.
 
Analyzing module <RF> in library <work>.
Module <RF> is correct for synthesis.
 
Analyzing module <buffer.1> in library <work>.
	WIDTH = 32'sb00000000000000000000000000011010
Module <buffer.1> is correct for synthesis.
 
Analyzing module <stage2> in library <work>.
Module <stage2> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <stage3> in library <work>.
Module <stage3> is correct for synthesis.
 
Analyzing module <RAM> in library <work>.
Module <RAM> is correct for synthesis.
 
Analyzing module <buffer.2> in library <work>.
	WIDTH = 32'sb00000000000000000000000000001100
Module <buffer.2> is correct for synthesis.
 
Analyzing module <hazard_unit> in library <work>.
Module <hazard_unit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <buffer_1>.
    Related source file is "buffer.v".
    Found 26-bit register for signal <Out>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <buffer_1> synthesized.


Synthesizing Unit <buffer_2>.
    Related source file is "buffer.v".
    Found 12-bit register for signal <Out>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <buffer_2> synthesized.


Synthesizing Unit <hazard_unit>.
    Related source file is "hazard_unit.v".
WARNING:Xst:647 - Input <Stage1<11:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stage1<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stage2<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stage2<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stage3<9:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Stage4<9:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit comparator equal for signal <Ra_eq_Rd_exec$cmp_eq0000> created at line 53.
    Found 3-bit comparator equal for signal <Ra_eq_Rd_mem_acc$cmp_eq0000> created at line 56.
    Found 3-bit comparator equal for signal <Ra_eq_Rd_wb$cmp_eq0000> created at line 59.
    Found 3-bit comparator equal for signal <Rb_eq_Rd_exec$cmp_eq0000> created at line 54.
    Found 3-bit comparator equal for signal <Rb_eq_Rd_mem_acc$cmp_eq0000> created at line 57.
    Found 3-bit comparator equal for signal <Rb_eq_Rd_wb$cmp_eq0000> created at line 60.
    Summary:
	inferred   6 Comparator(s).
Unit <hazard_unit> synthesized.


Synthesizing Unit <RF>.
    Related source file is "RF.v".
    Found 8-bit 8-to-1 multiplexer for signal <Out_a>.
    Found 8-bit 8-to-1 multiplexer for signal <Out_b>.
    Found 64-bit register for signal <registers>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <RF> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
    Found 8-bit addsub for signal <Out$addsub0000>.
    Found 8-bit xor2 for signal <Out$xor0000> created at line 38.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU> synthesized.


Synthesizing Unit <RAM>.
    Related source file is "data_mem.v".
    Found 256x8-bit single-port RAM <Mram_mem> for signal <mem>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM> synthesized.


Synthesizing Unit <stage1>.
    Related source file is "stage1.v".
    Found 1-bit register for signal <bubble>.
    Found 8-bit up counter for signal <PC>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <stage1> synthesized.


Synthesizing Unit <stage2>.
    Related source file is "stage2.v".
Unit <stage2> synthesized.


Synthesizing Unit <stage3>.
    Related source file is "stage3.v".
    Found 8-bit register for signal <Output_pins>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <stage3> synthesized.


Synthesizing Unit <micro>.
    Related source file is "micro.v".
Unit <micro> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port RAM                             : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 1
 12-bit register                                       : 1
 26-bit register                                       : 2
 8-bit register                                        : 9
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 2
 8-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Imem.ngc>.
Loading core <Imem> for timing and area information for instance <inst_mem>.

Synthesizing (advanced) Unit <micro>.
INFO:Xst:3225 - The RAM <stage3/data_mem/Mram_mem> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <buf2>          |          |
    |     diA            | connected to signal <stage3/data_mem/tmp> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <Clk>           | rise     |
    |     addrB          | connected to signal <out_stage2>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <micro> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit dual-port block RAM                         : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 137
 Flip-Flops                                            : 137
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 16
 1-bit 8-to-1 multiplexer                              : 16
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <micro> ...

Optimizing unit <buffer_2> ...

Optimizing unit <hazard_unit> ...

Optimizing unit <RF> ...

Optimizing unit <ALU> ...

Optimizing unit <stage1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block micro, actual ratio is 21.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 145
 Flip-Flops                                            : 145

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : micro.ngr
Top Level Output File Name         : micro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 555
#      GND                         : 2
#      INV                         : 1
#      LUT1                        : 6
#      LUT2                        : 86
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 109
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 168
#      LUT4_D                      : 41
#      LUT4_L                      : 33
#      MUXCY                       : 14
#      MUXF5                       : 53
#      MUXF6                       : 16
#      VCC                         : 2
#      XORCY                       : 16
# FlipFlops/Latches                : 145
#      FD                          : 1
#      FDE                         : 64
#      FDR                         : 64
#      FDRE                        : 16
# RAMS                             : 2
#      RAMB16_S36_S36              : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      239  out of    960    24%  
 Number of Slice Flip Flops:            145  out of   1920     7%  
 Number of 4 input LUTs:                452  out of   1920    23%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of     83    21%  
 Number of BRAMs:                         2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 147   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 13.019ns (Maximum Frequency: 76.809MHz)
   Minimum input arrival time before clock: 8.842ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 13.019ns (frequency: 76.809MHz)
  Total number of paths / destination ports: 80966 / 267
-------------------------------------------------------------------------
Delay:               13.019ns (Levels of Logic = 11)
  Source:            stage1/inst_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (RAM)
  Destination:       stage1/PC_7 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: stage1/inst_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram to stage1/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36_S36:CLKA->DOA17    8   2.436   0.673  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram (douta<5>)
     end scope: 'stage1/inst_mem'
     LUT4_L:I2->LO         1   0.612   0.103  hazard_unit/Forw_b_ctrl_and000040 (hazard_unit/Forw_b_ctrl_and000040)
     LUT4:I3->O            9   0.612   0.700  hazard_unit/Forw_b_ctrl_and000055_SW0 (N48)
     LUT4_D:I3->O         11   0.612   0.796  hazard_unit/Forw_b_ctrl_and000055 (hazard_unit/Forw_b_ctrl_and0000)
     LUT4:I3->O           16   0.612   0.909  stage1/Instruction<3>1_1 (stage1/Instruction<3>1)
     LUT3:I2->O            1   0.612   0.000  stage1/Register_File/mux9_6 (stage1/Register_File/mux9_6)
     MUXF5:I0->O           1   0.278   0.000  stage1/Register_File/mux9_4_f5 (stage1/Register_File/mux9_4_f5)
     MUXF6:I0->O           1   0.451   0.360  stage1/Register_File/mux9_2_f6 (stage1/RF_out_b<1>)
     LUT4:I3->O            2   0.612   0.449  stage1/Op_b<1>48 (Op_b<1>)
     LUT4:I1->O            9   0.612   0.700  stage1/eq_to_zero_or00004 (stage1/eq_to_zero_or00004)
     LUT4:I3->O            1   0.612   0.000  stage1/PC_and00002 (stage1/PC_and0000)
     FD:D                      0.268          stage1/bubble
    ----------------------------------------
    Total                     13.019ns (8.329ns logic, 4.690ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 410 / 187
-------------------------------------------------------------------------
Offset:              8.842ns (Levels of Logic = 8)
  Source:            Input_pins<4> (PAD)
  Destination:       stage1/PC_7 (FF)
  Destination Clock: Clk rising

  Data Path: Input_pins<4> to stage1/PC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.426  Input_pins_4_IBUF (Input_pins_4_IBUF)
     LUT4:I1->O            1   0.612   0.360  stage3/out<4>_SW0 (N14)
     LUT4:I3->O            3   0.612   0.603  stage3/out<4> (out_stage3<8>)
     LUT3:I0->O            1   0.612   0.509  stage1/Op_b<4>17 (stage1/Op_b<4>17)
     LUT4_D:I0->LO         1   0.612   0.252  stage1/Op_b<4>35 (N343)
     LUT4:I0->O            1   0.612   0.360  stage1/eq_to_zero_or00009_SW0 (N52)
     LUT4_D:I3->O          8   0.612   0.673  stage1/eq_to_zero_or00009 (stage1/eq_to_zero_or00009)
     LUT4:I2->O            1   0.612   0.000  stage1/Mcount_PC_eqn_71 (stage1/Mcount_PC_eqn_7)
     FDRE:D                    0.268          stage1/PC_7
    ----------------------------------------
    Total                      8.842ns (5.658ns logic, 3.184ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            stage3/Output_pins_7 (FF)
  Destination:       Output_pins<7> (PAD)
  Source Clock:      Clk rising

  Data Path: stage3/Output_pins_7 to Output_pins<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.514   0.357  stage3/Output_pins_7 (stage3/Output_pins_7)
     OBUF:I->O                 3.169          Output_pins_7_OBUF (Output_pins<7>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.57 secs
 
--> 

Total memory usage is 265520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    2 (   0 filtered)

