

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Wed Nov 16 11:43:29 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        KentStian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   40|   40|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%input_r_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %input_r"   --->   Operation 24 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 25 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32 %shift_reg_0" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 26 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln20 = call void @fir_Pipeline_VITIS_LOOP_18_1, i32 %shift_reg_0_load, i32 %acc_loc, i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 27 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln20 = call void @fir_Pipeline_VITIS_LOOP_18_1, i32 %shift_reg_0_load, i32 %acc_loc, i32 %shift_reg_1" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:20]   --->   Operation 28 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %input_r_read" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [6/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 30 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i8 %input_r_read" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 31 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [6/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 32 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 33 [5/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 33 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 34 [5/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 34 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 35 [4/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 35 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 36 [4/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 36 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 37 [3/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 37 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 38 [3/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 38 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 39 [2/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 39 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 40 [2/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 40 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 41 [1/6] (6.41ns)   --->   "%conv7 = sitofp i32 %zext_ln23" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 41 'sitofp' 'conv7' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 42 [1/6] (6.41ns)   --->   "%conv = uitofp i32 %zext_ln24" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 42 'uitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 %conv, i32 %shift_reg_0" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:24]   --->   Operation 43 'store' 'store_ln24' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 44 [4/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 44 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 45 [3/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 45 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 46 [2/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 46 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 47 [1/4] (5.70ns)   --->   "%mul8 = fmul i32 %conv7, i32 0.333333" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 47 'fmul' 'mul8' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 48 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [5/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 49 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 50 [4/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 50 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 51 [3/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 51 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 52 [2/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 52 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 53 [1/5] (7.25ns)   --->   "%acc = fadd i32 %acc_loc_load, i32 %mul8" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23]   --->   Operation 53 'fadd' 'acc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 54 [5/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 54 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 55 [4/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 55 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 56 [3/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 56 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 57 [2/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 57 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 58 [1/5] (7.25ns)   --->   "%dc = fadd i32 %acc, i32 0.5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 58 'fadd' 'dc' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 59 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 59 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 60 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 60 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i32 %data_V"   --->   Operation 61 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.88>
ST_22 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 62 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 63 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 63 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 64 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 65 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 66 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 67 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.42>
ST_23 : Operation 68 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:8]   --->   Operation 68 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_r"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 76 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_s, i1 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68]   --->   Operation 76 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68]   --->   Operation 77 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 78 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 79 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln68, i55 %zext_ln1488"   --->   Operation 80 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i55 %zext_ln68, i55 %zext_ln1488"   --->   Operation 81 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 82 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_23 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 83 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_1, i32 24, i32 31"   --->   Operation 84 'partselect' 'tmp_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_23 : Operation 85 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_1"   --->   Operation 85 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 86 [1/1] (1.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.s_axilite.i8P0A, i8 %output_r, i8 %val" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25]   --->   Operation 86 'write' 'write_ln25' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:26]   --->   Operation 87 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('input') on port 'input_r' [5]  (1 ns)

 <State 2>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [19]  (6.41 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [19]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [19]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [19]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [19]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv7', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [19]  (6.41 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [20]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [20]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [20]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul8', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [20]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'load' operation ('acc_loc_load') on local variable 'acc_loc' [17]  (0 ns)
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [21]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [21]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [21]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [21]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23) [21]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25) [25]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25) [25]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25) [25]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25) [25]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25) [25]  (7.26 ns)

 <State 22>: 2.88ns
The critical path consists of the following:
	'add' operation ('sh', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346) [32]  (1.92 ns)
	'select' operation ('ush') [36]  (0.968 ns)

 <State 23>: 5.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [39]  (0 ns)
	'select' operation ('val') [44]  (4.42 ns)
	s_axi write operation ('write_ln25', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25) on port 'output_r' (CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25) [45]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
