------------------------------------------------------------------------------------
---- Company: 
---- Engineer: 
---- 
---- Create Date: 05/16/2018 06:02:06 PM
---- Design Name: 
---- Module Name: Control_tb - Behavioral
---- Project Name: 
---- Target Devices: 
---- Tool Versions: 
---- Description: 
---- 
---- Dependencies: 
---- 
---- Revision:
---- Revision 0.01 - File Created
---- Additional Comments:
---- 
------------------------------------------------------------------------------------


--library IEEE;
--	use IEEE.STD_LOGIC_1164.ALL;

--library xil_defaultlib;
--    use xil_defaultlib.TDC_pkg.all;

---- Uncomment the following library declaration if using
---- arithmetic functions with Signed or Unsigned values
----use IEEE.NUMERIC_STD.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx leaf cells in this code.
----library UNISIM;
----use UNISIM.VComponents.all;

--entity Control_tb is
--end Control_tb;

--architecture Behavioral of Control_tb is

--	signal iVDL 		: std_logic_vector(VDL_DATA-1 downto 0):="00000";
--  	signal iTDL 		: std_logic_vector(TDL_DATA-1 downto 0):="00000";
--    signal clk_in1_p 	: std_logic;
--    signal clk_in1_n 	: std_logic;
--    signal iReset		: std_logic;
--  	signal oTx  		: std_logic;



--begin

--	SIM: process
--	begin

--	end process SIM;


--	I_DUT: entity xil_defaultlib.UartModule
--		port map(
--			iVDL		=> iVDL,
--			iTDL		=> iTDL,
--			clk_in1_p	=> clk_in1_p,
--			clk_in1_n	=> clk_in1_n,
--			iReset		=> iReset,
--			oTx 		=> oTx
--		);

--end Behavioral;
