INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sources_1/new/twoBitAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-311] analyzing module twoBitAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sim_1/new/testBenchAdd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
