
*** Running vivado
    with args -log Decoder_4x16.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Decoder_4x16.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Decoder_4x16.tcl -notrace
Command: synth_design -top Decoder_4x16 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16284 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 820.395 ; gain = 178.016
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decoder_4x16' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:45]
INFO: [Synth 8-6157] synthesizing module 'Decoder_2x4' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_2x4' (1#1) [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:22]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_4x16' (2#1) [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 883.836 ; gain = 241.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 883.836 ; gain = 241.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 883.836 ; gain = 241.457
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Asif/VivadoProjects/Lab6_Task3/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Asif/VivadoProjects/Lab6_Task3/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Asif/VivadoProjects/Lab6_Task3/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Decoder_4x16_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Decoder_4x16_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 960.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 960.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 960.695 ; gain = 318.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 960.695 ; gain = 318.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 960.695 ; gain = 318.316
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 960.695 ; gain = 318.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder_2x4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Decoder_4x16 has port output_lines[15] driven by constant 0
WARNING: [Synth 8-3917] design Decoder_4x16 has port output_lines[14] driven by constant 0
WARNING: [Synth 8-3917] design Decoder_4x16 has port output_lines[13] driven by constant 0
WARNING: [Synth 8-3917] design Decoder_4x16 has port output_lines[12] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 960.695 ; gain = 318.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 972.742 ; gain = 330.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 972.742 ; gain = 330.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 982.430 ; gain = 340.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[3] with 1st driver pin 'L2D4/data_out_reg[3]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[3] with 2nd driver pin 'L2D3/data_out_reg[3]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[3] with 3rd driver pin 'L2D2/data_out_reg[3]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[3] with 4th driver pin 'L2D1/data_out_reg[3]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[2] with 1st driver pin 'L2D4/data_out_reg[2]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[2] with 2nd driver pin 'L2D3/data_out_reg[2]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[2] with 3rd driver pin 'L2D2/data_out_reg[2]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[2] with 4th driver pin 'L2D1/data_out_reg[2]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[1] with 1st driver pin 'L2D4/data_out_reg[1]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[1] with 2nd driver pin 'L2D3/data_out_reg[1]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[1] with 3rd driver pin 'L2D2/data_out_reg[1]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[1] with 4th driver pin 'L2D1/data_out_reg[1]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[0] with 1st driver pin 'L2D4/data_out_reg[0]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[0] with 2nd driver pin 'L2D3/data_out_reg[0]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[0] with 3rd driver pin 'L2D2/data_out_reg[0]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin final_out[0] with 4th driver pin 'L2D1/data_out_reg[0]/Q' [C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.srcs/sources_1/new/Decoder_4x16.v:33]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    12|
|3     |LUT3 |     4|
|4     |LUT5 |     4|
|5     |LD   |    20|
|6     |IBUF |     5|
|7     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    62|
|2     |  L1D1   |Decoder_2x4   |    20|
|3     |  L2D1   |Decoder_2x4_0 |     6|
|4     |  L2D2   |Decoder_2x4_1 |     4|
|5     |  L2D3   |Decoder_2x4_2 |     4|
|6     |  L2D4   |Decoder_2x4_3 |     6|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 998.266 ; gain = 279.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 998.266 ; gain = 355.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 5 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 1018.066 ; gain = 636.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1018.066 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Asif/VivadoProjects/Lab6_Task3/Lab6_Task3.runs/synth_1/Decoder_4x16.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Decoder_4x16_utilization_synth.rpt -pb Decoder_4x16_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 01:22:29 2023...
