
m
Command: %s
53*	vivadotcl2E
1synth_design -top Projeto1 -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
†
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
›
%s*synth2‹
wStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 234.223 ; gain = 99.348
2default:default
¿
synthesizing module '%s'638*oasys2
Projeto12default:default2R
<T:/Rodrigo/Projeto1/Projeto1.srcs/sources_1/new/Projeto1.vhd2default:default2
502default:default8@Z8-638
R
%s*synth2C
/	Parameter fclk bound to: 100 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter f7s bound to: 100 - type: integer 
2default:default
ç
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
pos2default:default2R
<T:/Rodrigo/Projeto1/Projeto1.srcs/sources_1/new/Projeto1.vhd2default:default2
822default:default8@Z8-614
ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dp2default:default2
Projeto12default:default2R
<T:/Rodrigo/Projeto1/Projeto1.srcs/sources_1/new/Projeto1.vhd2default:default2
462default:default8@Z8-3848
ú
%done synthesizing module '%s' (%s#%s)256*oasys2
Projeto12default:default2
12default:default2
12default:default2R
<T:/Rodrigo/Projeto1/Projeto1.srcs/sources_1/new/Projeto1.vhd2default:default2
502default:default8@Z8-256
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[15]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[14]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[13]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[12]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[11]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[10]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[9]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[8]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[7]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[6]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[5]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[4]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[3]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[2]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[1]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[0]2default:default2
02default:defaultZ8-3917
p
!design %s has unconnected port %s3331*oasys2
Projeto12default:default2
dp2default:defaultZ8-3331
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 267.113 ; gain = 132.238
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
™
Parsing XDC File [%s]
179*designutils2c
OT:/Rodrigo/Projeto1/Projeto1.srcs/constrs_1/imports/Projetos/SevenSegmentos.xdc2default:defaultZ20-179
¢
Finished Parsing XDC File [%s]
178*designutils2c
OT:/Rodrigo/Projeto1/Projeto1.srcs/constrs_1/imports/Projetos/SevenSegmentos.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 472.266 ; gain = 337.391
2default:default
µ
%s*synth2¥
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 472.266 ; gain = 337.391
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 472.266 ; gain = 337.391
2default:default

%s*synth2p
\ROM "RAM" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
2default:default
ñ
0Net %s in module/entity %s does not have driver.3422*oasys2
dp2default:default2
Projeto12default:default2R
<T:/Rodrigo/Projeto1/Projeto1.srcs/sources_1/new/Projeto1.vhd2default:default2
462default:default8@Z8-3848
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
4
%s*synth2%
Module Projeto1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               27 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     27 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[15]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[14]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[13]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[12]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[11]2default:default2
02default:defaultZ8-3917
–
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[10]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[9]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[8]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[7]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[6]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[5]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[4]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[3]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[2]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[1]2default:default2
02default:defaultZ8-3917
•
+design %s has port %s driven by constant %s3447*oasys2
Projeto12default:default2
led[0]2default:default2
02default:defaultZ8-3917
p
!design %s has unconnected port %s3331*oasys2
Projeto12default:default2
dp2default:defaultZ8-3331
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 553.098 ; gain = 418.223
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
­
%s*synth2
ˆFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
§
%s*synth2—
‚Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|      |Cell   |Count |
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
;
%s*synth2,
|1     |BUFG   |     1|
2default:default
;
%s*synth2,
|2     |CARRY4 |     7|
2default:default
;
%s*synth2,
|3     |LUT1   |    27|
2default:default
;
%s*synth2,
|4     |LUT2   |    28|
2default:default
;
%s*synth2,
|5     |LUT3   |    16|
2default:default
;
%s*synth2,
|6     |LUT4   |     1|
2default:default
;
%s*synth2,
|7     |LUT5   |     1|
2default:default
;
%s*synth2,
|8     |LUT6   |     6|
2default:default
;
%s*synth2,
|9     |FDCE   |    35|
2default:default
;
%s*synth2,
|10    |FDRE   |    25|
2default:default
;
%s*synth2,
|11    |IBUF   |     2|
2default:default
;
%s*synth2,
|12    |OBUF   |    31|
2default:default
;
%s*synth2,
|13    |OBUFT  |     1|
2default:default
;
%s*synth2,
+------+-------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|      |Instance |Module |Cells |
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
E
%s*synth26
"|1     |top      |       |   181|
2default:default
E
%s*synth26
"+------+---------+-------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 18 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 573.051 ; gain = 438.176
2default:default
\
-Analyzing %s Unisim elements for replacement
17*netlist2
22default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¾
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
112default:default2
372default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:212default:default2
00:00:222default:default2
573.0512default:default2
392.7422default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 573.051 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Nov 16 22:15:51 20152default:defaultZ17-206