
****** PlanAhead v14.5
  **** Build 247527 by xbuild on Mon Mar 25 17:15:20 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/LAB_A4/RAM_160_163/pa.fromNetlist.tcl
# create_project -name RAM_160_163 -dir "D:/LAB_A4/RAM_160_163/planAhead_run_1" -part xc7a100tcsg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/LAB_A4/RAM_160_163/ram_160_163.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/LAB_A4/RAM_160_163} }
# set_property target_constrs_file "ram_160_163.ucf" [current_fileset -constrset]
Adding file 'D:/LAB_A4/RAM_160_163/ram_160_163.ucf' to fileset 'constrs_1'
# add_files [list {ram_160_163.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7a100tcsg324-3
Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ram_160_163.ngc ...
WARNING:NetListWriters:298 - No output is written to ram_160_163.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ram_160_163.edif ...
ngc2edif: Total memory usage is 61712 kilobytes

Parsing EDIF File [./planAhead_run_1/RAM_160_163.data/cache/ram_160_163_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/RAM_160_163.data/cache/ram_160_163_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [D:/LAB_A4/RAM_160_163/ram_160_163.ucf]
Finished Parsing UCF File [D:/LAB_A4/RAM_160_163/ram_160_163.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDE => FDCE: 12 instances

Phase 0 | Netlist Checksum: 7402a96c
link_design: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 660.324 ; gain = 260.199
set_property iostandard LVCMOS33 [get_ports [list {addr[2]} {addr[1]} {addr[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {data_in_160_163[2]} {data_in_160_163[1]} {data_in_160_163[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {dataout_160_163[2]} {dataout_160_163[1]} {dataout_160_163[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list rd]]
set_property iostandard LVCMOS33 [get_ports [list wr]]
startgroup
set_property package_pin P4 [get_ports clk]
endgroup
startgroup
set_property package_pin P3 [get_ports rd]
endgroup
startgroup
set_property package_pin R3 [get_ports wr]
endgroup
startgroup
set_property package_pin T3 [get_ports {addr[2]}]
endgroup
startgroup
set_property package_pin U2 [get_ports {addr[1]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {addr[0]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {data_in_160_163[2]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {data_in_160_163[1]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {data_in_160_163[0]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {dataout_160_163[2]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {dataout_160_163[1]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {dataout_160_163[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 03 10:38:21 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
