{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423974082635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423974082635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 14 20:21:22 2015 " "Processing started: Sat Feb 14 20:21:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423974082635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423974082635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fixedpointexpo -c hwexpo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fixedpointexpo -c hwexpo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423974082635 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1423974082947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwexpo.v 2 2 " "Found 2 design units, including 2 entities, in source file hwexpo.v" { { "Info" "ISGN_ENTITY_NAME" "1 hwexpo " "Found entity 1: hwexpo" {  } { { "hwexpo.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/hwexpo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423974082979 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Found entity 2: testbench" {  } { { "hwexpo.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/hwexpo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423974082979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423974082979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fixed_exp.v 1 1 " "Found 1 design units, including 1 entities, in source file fixed_exp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fixed_exp " "Found entity 1: fixed_exp" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423974082979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423974082979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hwexpo " "Elaborating entity \"hwexpo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423974083010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fixed_exp fixed_exp:EXP " "Elaborating entity \"fixed_exp\" for hierarchy \"fixed_exp:EXP\"" {  } { { "hwexpo.v" "EXP" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/hwexpo.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423974083010 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1423974083525 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1423974083525 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-22\] fixed_exp:EXP\|rem\[-22\]~_emulated fixed_exp:EXP\|rem\[-22\]~14 " "Register \"fixed_exp:EXP\|rem\[-22\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-22\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-22\]~14\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-23\] fixed_exp:EXP\|rem\[-23\]~_emulated fixed_exp:EXP\|rem\[-23\]~18 " "Register \"fixed_exp:EXP\|rem\[-23\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-23\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-23\]~18\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-24\] fixed_exp:EXP\|rem\[-24\]~_emulated fixed_exp:EXP\|rem\[-24\]~22 " "Register \"fixed_exp:EXP\|rem\[-24\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-24\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-24\]~22\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-25\] fixed_exp:EXP\|rem\[-25\]~_emulated fixed_exp:EXP\|rem\[-25\]~26 " "Register \"fixed_exp:EXP\|rem\[-25\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-25\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-25\]~26\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-26\] fixed_exp:EXP\|rem\[-26\]~_emulated fixed_exp:EXP\|rem\[-26\]~30 " "Register \"fixed_exp:EXP\|rem\[-26\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-26\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-26\]~30\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-27\] fixed_exp:EXP\|rem\[-27\]~_emulated fixed_exp:EXP\|rem\[-27\]~34 " "Register \"fixed_exp:EXP\|rem\[-27\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-27\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-27\]~34\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-28\] fixed_exp:EXP\|rem\[-28\]~_emulated fixed_exp:EXP\|rem\[-28\]~38 " "Register \"fixed_exp:EXP\|rem\[-28\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-28\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-28\]~38\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-29\] fixed_exp:EXP\|rem\[-29\]~_emulated fixed_exp:EXP\|rem\[-29\]~42 " "Register \"fixed_exp:EXP\|rem\[-29\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-29\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-29\]~42\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-30\] fixed_exp:EXP\|rem\[-30\]~_emulated fixed_exp:EXP\|rem\[-30\]~46 " "Register \"fixed_exp:EXP\|rem\[-30\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-30\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-30\]~46\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "fixed_exp:EXP\|rem\[-31\] fixed_exp:EXP\|rem\[-31\]~_emulated fixed_exp:EXP\|rem\[-31\]~50 " "Register \"fixed_exp:EXP\|rem\[-31\]\" is converted into an equivalent circuit using register \"fixed_exp:EXP\|rem\[-31\]~_emulated\" and latch \"fixed_exp:EXP\|rem\[-31\]~50\"" {  } { { "fixed_exp.v" "" { Text "C:/Users/jimi/Documents/GitHub/verilog/fixedpointexpo/fixed_exp.v" 54 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423974083525 "|hwexpo|fixed_exp:EXP|rem[-31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1423974083525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423974084415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423974084415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "652 " "Implemented 652 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423974084446 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423974084446 ""} { "Info" "ICUT_CUT_TM_LCELLS" "630 " "Implemented 630 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423974084446 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423974084446 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423974084462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 14 20:21:24 2015 " "Processing ended: Sat Feb 14 20:21:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423974084462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423974084462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423974084462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423974084462 ""}
