IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.00        Core1: 38.40        
Core2: 35.21        Core3: 17.77        
Core4: 15.32        Core5: 22.63        
Core6: 31.25        Core7: 16.57        
Core8: 24.54        Core9: 25.34        
Core10: 34.47        Core11: 36.47        
Core12: 37.30        Core13: 12.03        
Core14: 29.73        Core15: 21.08        
Core16: 36.59        Core17: 17.62        
Core18: 12.60        Core19: 20.92        
Core20: 12.81        Core21: 23.24        
Core22: 37.62        Core23: 15.75        
Core24: 35.18        Core25: 14.18        
Core26: 29.39        Core27: 36.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.09
Socket1: 19.03
DDR read Latency(ns)
Socket0: 749.45
Socket1: 793.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.63        Core1: 40.46        
Core2: 35.08        Core3: 19.00        
Core4: 15.48        Core5: 24.18        
Core6: 30.88        Core7: 16.88        
Core8: 24.82        Core9: 26.87        
Core10: 34.36        Core11: 37.00        
Core12: 37.83        Core13: 15.28        
Core14: 28.49        Core15: 21.94        
Core16: 36.42        Core17: 17.41        
Core18: 12.63        Core19: 19.72        
Core20: 12.99        Core21: 24.57        
Core22: 37.82        Core23: 15.93        
Core24: 35.03        Core25: 15.08        
Core26: 29.97        Core27: 38.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.35
Socket1: 20.47
DDR read Latency(ns)
Socket0: 746.46
Socket1: 740.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.47        Core1: 36.98        
Core2: 35.49        Core3: 17.75        
Core4: 15.45        Core5: 24.34        
Core6: 29.18        Core7: 15.07        
Core8: 24.29        Core9: 25.11        
Core10: 28.33        Core11: 34.23        
Core12: 36.98        Core13: 9.94        
Core14: 22.57        Core15: 21.91        
Core16: 44.88        Core17: 16.91        
Core18: 12.51        Core19: 18.86        
Core20: 12.82        Core21: 21.30        
Core22: 37.18        Core23: 15.17        
Core24: 37.17        Core25: 14.28        
Core26: 32.26        Core27: 35.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.20
Socket1: 17.84
DDR read Latency(ns)
Socket0: 706.96
Socket1: 908.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.43        Core1: 33.85        
Core2: 36.60        Core3: 17.67        
Core4: 15.51        Core5: 21.91        
Core6: 30.49        Core7: 14.29        
Core8: 24.94        Core9: 24.85        
Core10: 29.73        Core11: 33.89        
Core12: 36.41        Core13: 12.23        
Core14: 23.11        Core15: 20.33        
Core16: 44.73        Core17: 16.94        
Core18: 12.42        Core19: 18.78        
Core20: 12.76        Core21: 15.78        
Core22: 38.46        Core23: 15.46        
Core24: 37.34        Core25: 13.93        
Core26: 33.18        Core27: 35.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.51
Socket1: 16.82
DDR read Latency(ns)
Socket0: 717.22
Socket1: 1005.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.75        Core1: 39.90        
Core2: 32.44        Core3: 16.58        
Core4: 15.72        Core5: 23.56        
Core6: 26.02        Core7: 14.09        
Core8: 23.01        Core9: 24.39        
Core10: 28.73        Core11: 33.08        
Core12: 28.85        Core13: 9.97        
Core14: 22.74        Core15: 21.84        
Core16: 44.13        Core17: 16.59        
Core18: 12.22        Core19: 19.38        
Core20: 12.86        Core21: 16.52        
Core22: 35.25        Core23: 15.41        
Core24: 35.88        Core25: 14.08        
Core26: 31.36        Core27: 35.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 16.43
DDR read Latency(ns)
Socket0: 694.05
Socket1: 1041.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.13        Core1: 35.67        
Core2: 45.79        Core3: 17.26        
Core4: 15.57        Core5: 23.01        
Core6: 27.03        Core7: 13.91        
Core8: 23.56        Core9: 21.61        
Core10: 29.72        Core11: 33.32        
Core12: 36.02        Core13: 9.88        
Core14: 23.48        Core15: 21.78        
Core16: 44.20        Core17: 16.57        
Core18: 12.30        Core19: 19.22        
Core20: 12.86        Core21: 16.36        
Core22: 35.45        Core23: 15.41        
Core24: 37.46        Core25: 14.06        
Core26: 32.87        Core27: 34.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 16.31
DDR read Latency(ns)
Socket0: 720.16
Socket1: 1028.17
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.43        Core1: 40.46        
Core2: 33.86        Core3: 17.07        
Core4: 14.53        Core5: 18.18        
Core6: 20.07        Core7: 15.38        
Core8: 41.42        Core9: 15.85        
Core10: 31.77        Core11: 24.44        
Core12: 34.71        Core13: 11.69        
Core14: 26.00        Core15: 31.50        
Core16: 37.15        Core17: 17.18        
Core18: 13.25        Core19: 31.90        
Core20: 12.28        Core21: 28.62        
Core22: 34.57        Core23: 12.33        
Core24: 27.26        Core25: 14.11        
Core26: 30.82        Core27: 15.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.05
Socket1: 16.93
DDR read Latency(ns)
Socket0: 687.27
Socket1: 1311.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.26        Core1: 25.82        
Core2: 40.48        Core3: 17.30        
Core4: 14.29        Core5: 18.30        
Core6: 24.99        Core7: 15.65        
Core8: 41.48        Core9: 34.95        
Core10: 31.65        Core11: 25.32        
Core12: 34.65        Core13: 15.34        
Core14: 25.89        Core15: 35.17        
Core16: 37.25        Core17: 17.42        
Core18: 13.10        Core19: 33.47        
Core20: 12.30        Core21: 28.58        
Core22: 34.43        Core23: 12.87        
Core24: 30.12        Core25: 14.16        
Core26: 30.59        Core27: 14.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.93
Socket1: 17.90
DDR read Latency(ns)
Socket0: 682.59
Socket1: 1227.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.36        Core1: 33.29        
Core2: 35.43        Core3: 17.15        
Core4: 14.22        Core5: 18.28        
Core6: 24.72        Core7: 15.43        
Core8: 39.18        Core9: 35.57        
Core10: 31.73        Core11: 24.29        
Core12: 27.93        Core13: 16.89        
Core14: 26.03        Core15: 34.19        
Core16: 37.20        Core17: 17.31        
Core18: 13.28        Core19: 28.77        
Core20: 12.08        Core21: 23.20        
Core22: 35.13        Core23: 13.74        
Core24: 27.44        Core25: 14.41        
Core26: 30.18        Core27: 18.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.02
Socket1: 17.80
DDR read Latency(ns)
Socket0: 694.13
Socket1: 1197.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.70        Core1: 32.59        
Core2: 16.56        Core3: 16.60        
Core4: 14.38        Core5: 17.43        
Core6: 25.05        Core7: 14.99        
Core8: 38.56        Core9: 32.49        
Core10: 31.68        Core11: 26.01        
Core12: 30.29        Core13: 11.54        
Core14: 26.16        Core15: 33.81        
Core16: 37.13        Core17: 17.06        
Core18: 13.59        Core19: 34.13        
Core20: 12.08        Core21: 18.30        
Core22: 36.06        Core23: 13.37        
Core24: 29.71        Core25: 14.19        
Core26: 28.81        Core27: 18.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.28
Socket1: 15.53
DDR read Latency(ns)
Socket0: 730.22
Socket1: 1380.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.83        Core1: 39.97        
Core2: 15.86        Core3: 16.80        
Core4: 14.38        Core5: 18.18        
Core6: 19.20        Core7: 15.37        
Core8: 41.08        Core9: 33.49        
Core10: 31.87        Core11: 25.89        
Core12: 31.22        Core13: 15.75        
Core14: 26.12        Core15: 33.04        
Core16: 37.34        Core17: 17.89        
Core18: 13.50        Core19: 33.72        
Core20: 12.22        Core21: 27.74        
Core22: 34.89        Core23: 12.99        
Core24: 30.54        Core25: 14.28        
Core26: 29.33        Core27: 16.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.26
Socket1: 18.02
DDR read Latency(ns)
Socket0: 685.24
Socket1: 1205.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.64        Core1: 36.14        
Core2: 28.35        Core3: 17.77        
Core4: 14.54        Core5: 18.38        
Core6: 24.66        Core7: 15.46        
Core8: 41.58        Core9: 34.78        
Core10: 31.82        Core11: 26.11        
Core12: 18.14        Core13: 17.05        
Core14: 26.18        Core15: 34.86        
Core16: 37.51        Core17: 16.96        
Core18: 13.51        Core19: 32.83        
Core20: 12.23        Core21: 28.83        
Core22: 35.07        Core23: 13.40        
Core24: 30.84        Core25: 14.51        
Core26: 31.83        Core27: 19.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.34
Socket1: 18.97
DDR read Latency(ns)
Socket0: 671.38
Socket1: 1169.79
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.49        Core1: 25.54        
Core2: 36.86        Core3: 19.79        
Core4: 18.85        Core5: 26.96        
Core6: 26.98        Core7: 18.29        
Core8: 30.88        Core9: 33.26        
Core10: 41.77        Core11: 26.82        
Core12: 38.03        Core13: 52.06        
Core14: 46.61        Core15: 37.00        
Core16: 43.84        Core17: 19.65        
Core18: 14.90        Core19: 30.80        
Core20: 13.57        Core21: 37.34        
Core22: 41.13        Core23: 18.04        
Core24: 35.19        Core25: 15.80        
Core26: 28.30        Core27: 25.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.56
Socket1: 29.83
DDR read Latency(ns)
Socket0: 504.37
Socket1: 988.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.96        Core1: 25.95        
Core2: 36.01        Core3: 19.99        
Core4: 19.20        Core5: 25.98        
Core6: 26.32        Core7: 18.71        
Core8: 29.77        Core9: 38.98        
Core10: 42.13        Core11: 23.85        
Core12: 35.95        Core13: 52.93        
Core14: 46.84        Core15: 36.92        
Core16: 44.08        Core17: 20.16        
Core18: 15.26        Core19: 20.61        
Core20: 13.73        Core21: 37.62        
Core22: 39.91        Core23: 26.17        
Core24: 36.80        Core25: 15.92        
Core26: 28.56        Core27: 25.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.75
Socket1: 30.87
DDR read Latency(ns)
Socket0: 500.02
Socket1: 939.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.67        Core1: 26.06        
Core2: 35.04        Core3: 20.47        
Core4: 18.97        Core5: 25.42        
Core6: 26.13        Core7: 18.87        
Core8: 34.15        Core9: 19.09        
Core10: 42.18        Core11: 24.18        
Core12: 43.60        Core13: 53.05        
Core14: 46.52        Core15: 35.23        
Core16: 44.33        Core17: 19.96        
Core18: 15.11        Core19: 30.08        
Core20: 14.08        Core21: 37.44        
Core22: 42.60        Core23: 25.81        
Core24: 34.70        Core25: 16.05        
Core26: 26.37        Core27: 25.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.19
Socket1: 30.97
DDR read Latency(ns)
Socket0: 502.53
Socket1: 927.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.79        Core1: 22.51        
Core2: 36.61        Core3: 20.42        
Core4: 19.13        Core5: 26.07        
Core6: 25.91        Core7: 18.86        
Core8: 34.85        Core9: 34.89        
Core10: 42.39        Core11: 27.39        
Core12: 36.49        Core13: 53.39        
Core14: 47.51        Core15: 37.13        
Core16: 44.46        Core17: 19.85        
Core18: 15.21        Core19: 30.36        
Core20: 13.86        Core21: 37.50        
Core22: 42.82        Core23: 26.32        
Core24: 35.83        Core25: 16.00        
Core26: 26.97        Core27: 25.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.27
Socket1: 31.09
DDR read Latency(ns)
Socket0: 502.14
Socket1: 955.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.83        Core1: 25.80        
Core2: 35.44        Core3: 19.81        
Core4: 18.64        Core5: 22.69        
Core6: 27.44        Core7: 18.87        
Core8: 35.50        Core9: 37.91        
Core10: 41.62        Core11: 27.96        
Core12: 38.03        Core13: 52.61        
Core14: 46.45        Core15: 36.75        
Core16: 43.66        Core17: 20.06        
Core18: 14.97        Core19: 28.35        
Core20: 13.59        Core21: 36.84        
Core22: 43.04        Core23: 21.19        
Core24: 36.93        Core25: 15.78        
Core26: 27.74        Core27: 25.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.80
Socket1: 30.22
DDR read Latency(ns)
Socket0: 506.85
Socket1: 972.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.70        Core1: 25.01        
Core2: 35.45        Core3: 19.24        
Core4: 18.50        Core5: 23.09        
Core6: 26.91        Core7: 17.97        
Core8: 33.23        Core9: 38.82        
Core10: 41.34        Core11: 27.87        
Core12: 43.59        Core13: 50.72        
Core14: 45.54        Core15: 35.78        
Core16: 43.40        Core17: 19.30        
Core18: 14.62        Core19: 29.49        
Core20: 13.23        Core21: 28.63        
Core22: 42.02        Core23: 22.26        
Core24: 35.86        Core25: 15.29        
Core26: 27.87        Core27: 24.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.26
Socket1: 27.83
DDR read Latency(ns)
Socket0: 524.72
Socket1: 1017.00
