// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_pp0_stage0 = 7'd32;
parameter    ap_ST_fsm_state20 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_rows_V_read;
input  [15:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond389_i_reg_3162;
reg   [0:0] exitcond389_i_reg_3162_pp0_iter2_reg;
reg   [0:0] or_cond_i427_i_reg_3194;
reg   [0:0] icmp_reg_3041;
reg   [0:0] tmp_25_reg_3036;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter13;
reg   [0:0] or_cond_i_reg_3184;
reg   [0:0] or_cond_i_reg_3184_pp0_iter12_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [16:0] t_V_5_reg_613;
reg   [7:0] reg_624;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
reg    ap_predicate_op215_read_state9;
reg    ap_predicate_op216_read_state9;
reg    ap_predicate_op223_read_state9;
reg    ap_predicate_op224_read_state9;
reg    ap_predicate_op231_read_state9;
reg    ap_predicate_op232_read_state9;
reg    ap_block_state9_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state12_pp0_stage0_iter6;
wire    ap_block_state13_pp0_stage0_iter7;
wire    ap_block_state14_pp0_stage0_iter8;
wire    ap_block_state15_pp0_stage0_iter9;
wire    ap_block_state16_pp0_stage0_iter10;
wire    ap_block_state17_pp0_stage0_iter11;
wire    ap_block_state18_pp0_stage0_iter12;
reg    ap_block_state19_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] reg_624_pp0_iter4_reg;
reg   [7:0] reg_631;
reg   [7:0] reg_631_pp0_iter4_reg;
reg   [7:0] reg_638;
reg   [7:0] reg_638_pp0_iter4_reg;
wire   [16:0] p_src_cols_V_read_cas_fu_645_p1;
reg   [16:0] p_src_cols_V_read_cas_reg_2735;
wire   [16:0] p_src_rows_V_read_cas_fu_649_p1;
reg   [16:0] p_src_rows_V_read_cas_reg_2742;
wire   [1:0] tmp_18_fu_653_p2;
wire    ap_CS_fsm_state2;
wire   [16:0] tmp_20_fu_665_p2;
reg   [16:0] tmp_20_reg_2994;
wire   [0:0] tmp_19_fu_659_p2;
wire   [16:0] tmp_21_fu_670_p2;
reg   [16:0] tmp_21_reg_2999;
wire   [1:0] tmp_fu_681_p2;
reg   [1:0] tmp_reg_3004;
wire   [1:0] tmp_22_fu_698_p2;
reg   [1:0] tmp_22_reg_3011;
wire  signed [18:0] tmp_361_2_cast_cast_s_fu_721_p1;
reg  signed [18:0] tmp_361_2_cast_cast_s_reg_3018;
wire   [1:0] tmp_23_fu_725_p2;
reg   [1:0] tmp_23_reg_3023;
wire   [16:0] i_V_fu_736_p2;
reg   [16:0] i_V_reg_3031;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_25_fu_742_p2;
wire   [0:0] exitcond390_i_fu_731_p2;
wire   [0:0] icmp_fu_757_p2;
wire   [0:0] tmp_26_fu_763_p2;
reg   [0:0] tmp_26_reg_3046;
wire   [0:0] tmp_409_0_1_fu_769_p2;
reg   [0:0] tmp_409_0_1_reg_3050;
wire   [0:0] tmp_27_fu_775_p2;
reg   [0:0] tmp_27_reg_3054;
wire   [16:0] tmp_28_fu_780_p2;
reg   [16:0] tmp_28_reg_3067;
wire   [16:0] p_p2_i_i_fu_800_p3;
reg   [16:0] p_p2_i_i_reg_3074;
wire   [1:0] tmp_45_fu_808_p1;
reg   [1:0] tmp_45_reg_3079;
wire   [16:0] p_assign_6_0_1_fu_812_p2;
reg   [16:0] p_assign_6_0_1_reg_3085;
wire   [16:0] p_p2_i_i_0_1_fu_832_p3;
reg   [16:0] p_p2_i_i_0_1_reg_3092;
wire   [1:0] tmp_57_fu_840_p1;
reg   [1:0] tmp_57_reg_3097;
wire   [16:0] p_assign_6_0_2_fu_844_p2;
reg   [16:0] p_assign_6_0_2_reg_3103;
wire   [16:0] p_p2_i_i_0_2_fu_864_p3;
reg   [16:0] p_p2_i_i_0_2_reg_3110;
wire   [1:0] tmp_75_fu_872_p1;
reg   [1:0] tmp_75_reg_3115;
wire   [1:0] tmp_35_fu_971_p3;
reg   [1:0] tmp_35_reg_3121;
wire    ap_CS_fsm_state4;
wire   [1:0] tmp_46_fu_993_p3;
reg   [1:0] tmp_46_reg_3126;
wire   [1:0] tmp_55_fu_1015_p3;
reg   [1:0] tmp_55_reg_3131;
wire   [0:0] tmp_365_0_0_not_fu_1023_p2;
reg   [0:0] tmp_365_0_0_not_reg_3136;
wire    ap_CS_fsm_state5;
wire   [1:0] row_assign_8_0_0_t_fu_1028_p2;
reg   [1:0] row_assign_8_0_0_t_reg_3141;
wire   [1:0] row_assign_8_0_1_t_fu_1032_p2;
reg   [1:0] row_assign_8_0_1_t_reg_3148;
wire   [1:0] row_assign_8_0_2_t_fu_1036_p2;
reg   [1:0] row_assign_8_0_2_t_reg_3155;
wire   [0:0] exitcond389_i_fu_1040_p2;
wire    ap_CS_fsm_pp0_stage0;
reg   [0:0] exitcond389_i_reg_3162_pp0_iter1_reg;
reg   [0:0] exitcond389_i_reg_3162_pp0_iter3_reg;
reg   [0:0] exitcond389_i_reg_3162_pp0_iter4_reg;
reg   [0:0] exitcond389_i_reg_3162_pp0_iter5_reg;
reg   [0:0] exitcond389_i_reg_3162_pp0_iter6_reg;
wire   [16:0] j_V_fu_1045_p2;
reg    ap_enable_reg_pp0_iter0;
wire  signed [16:0] ImagLoc_x_fu_1067_p2;
reg  signed [16:0] ImagLoc_x_reg_3171;
reg  signed [16:0] ImagLoc_x_reg_3171_pp0_iter1_reg;
wire  signed [16:0] p_p2_i429_i_fu_1087_p3;
reg  signed [16:0] p_p2_i429_i_reg_3178;
reg  signed [16:0] p_p2_i429_i_reg_3178_pp0_iter1_reg;
wire   [0:0] or_cond_i_fu_1095_p2;
reg   [0:0] or_cond_i_reg_3184_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter2_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter3_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter4_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter5_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter6_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter7_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter8_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter9_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter10_reg;
reg   [0:0] or_cond_i_reg_3184_pp0_iter11_reg;
wire   [0:0] tmp_34_fu_1100_p2;
reg   [0:0] tmp_34_reg_3188;
wire   [0:0] or_cond_i427_i_fu_1120_p2;
reg   [0:0] or_cond_i427_i_reg_3194_pp0_iter3_reg;
reg   [0:0] or_cond_i427_i_reg_3194_pp0_iter4_reg;
wire  signed [18:0] x_fu_1145_p3;
reg  signed [18:0] x_reg_3198;
wire   [1:0] tmp_89_fu_1153_p1;
reg   [1:0] tmp_89_reg_3203;
wire   [0:0] brmerge_fu_1157_p2;
reg   [0:0] brmerge_reg_3208;
reg   [0:0] brmerge_reg_3208_pp0_iter3_reg;
reg   [9:0] k_buf_0_val_3_addr_reg_3221;
wire   [1:0] col_assign_1_0_t_fu_1177_p2;
reg   [1:0] col_assign_1_0_t_reg_3227;
reg   [9:0] k_buf_0_val_4_addr_reg_3240;
reg   [9:0] k_buf_0_val_4_addr_reg_3240_pp0_iter4_reg;
reg   [9:0] k_buf_0_val_5_addr_reg_3246;
reg   [9:0] k_buf_0_val_5_addr_reg_3246_pp0_iter4_reg;
reg   [9:0] k_buf_1_val_3_addr_reg_3252;
reg   [9:0] k_buf_1_val_4_addr_reg_3258;
reg   [9:0] k_buf_1_val_4_addr_reg_3258_pp0_iter4_reg;
reg   [9:0] k_buf_1_val_5_addr_reg_3264;
reg   [9:0] k_buf_1_val_5_addr_reg_3264_pp0_iter4_reg;
reg   [9:0] k_buf_2_val_3_addr_reg_3270;
reg   [9:0] k_buf_2_val_4_addr_reg_3276;
reg   [9:0] k_buf_2_val_4_addr_reg_3276_pp0_iter4_reg;
reg   [9:0] k_buf_2_val_5_addr_reg_3282;
reg   [9:0] k_buf_2_val_5_addr_reg_3282_pp0_iter4_reg;
wire   [7:0] k_buf_0_val_3_q0;
reg   [7:0] k_buf_0_val_3_load_reg_3288;
reg    ap_enable_reg_pp0_iter4;
wire   [7:0] col_buf_0_val_0_0_fu_1219_p3;
reg   [7:0] col_buf_0_val_0_0_reg_3293;
wire   [7:0] k_buf_0_val_4_q0;
reg   [7:0] k_buf_0_val_4_load_reg_3301;
wire   [7:0] col_buf_0_val_1_0_fu_1237_p3;
reg   [7:0] col_buf_0_val_1_0_reg_3306;
wire   [7:0] col_buf_0_val_2_0_fu_1255_p3;
reg   [7:0] col_buf_0_val_2_0_reg_3314;
wire   [7:0] k_buf_1_val_3_q0;
reg   [7:0] k_buf_1_val_3_load_reg_3322;
wire   [7:0] col_buf_1_val_0_0_fu_1330_p3;
reg   [7:0] col_buf_1_val_0_0_reg_3327;
wire   [7:0] k_buf_1_val_4_q0;
reg   [7:0] k_buf_1_val_4_load_reg_3335;
wire   [7:0] col_buf_1_val_1_0_fu_1348_p3;
reg   [7:0] col_buf_1_val_1_0_reg_3340;
wire   [7:0] col_buf_1_val_2_0_fu_1366_p3;
reg   [7:0] col_buf_1_val_2_0_reg_3348;
wire   [7:0] k_buf_2_val_3_q0;
reg   [7:0] k_buf_2_val_3_load_reg_3356;
wire   [7:0] col_buf_2_val_0_0_fu_1432_p3;
reg   [7:0] col_buf_2_val_0_0_reg_3361;
wire   [7:0] k_buf_2_val_4_q0;
reg   [7:0] k_buf_2_val_4_load_reg_3369;
wire   [7:0] col_buf_2_val_1_0_fu_1450_p3;
reg   [7:0] col_buf_2_val_1_0_reg_3374;
wire   [7:0] col_buf_2_val_2_0_fu_1468_p3;
reg   [7:0] col_buf_2_val_2_0_reg_3382;
wire   [7:0] src_kernel_win_0_va_6_fu_1513_p3;
reg   [7:0] src_kernel_win_0_va_6_reg_3390;
reg   [7:0] src_kernel_win_0_va_6_reg_3390_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_6_reg_3390_pp0_iter7_reg;
wire   [7:0] src_kernel_win_0_va_7_fu_1527_p3;
reg   [7:0] src_kernel_win_0_va_7_reg_3396;
reg   [7:0] src_kernel_win_0_va_7_reg_3396_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg;
wire   [7:0] src_kernel_win_0_va_8_fu_1541_p3;
reg   [7:0] src_kernel_win_0_va_8_reg_3402;
reg   [7:0] src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg;
wire   [7:0] src_kernel_win_1_va_6_fu_1562_p3;
reg   [7:0] src_kernel_win_1_va_6_reg_3413;
reg   [7:0] src_kernel_win_1_va_6_reg_3413_pp0_iter6_reg;
reg   [7:0] src_kernel_win_1_va_6_reg_3413_pp0_iter7_reg;
wire   [7:0] src_kernel_win_1_va_7_fu_1576_p3;
reg   [7:0] src_kernel_win_1_va_7_reg_3419;
reg   [7:0] src_kernel_win_1_va_7_reg_3419_pp0_iter6_reg;
reg   [7:0] src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg;
wire   [7:0] src_kernel_win_1_va_8_fu_1590_p3;
reg   [7:0] src_kernel_win_1_va_8_reg_3425;
reg   [7:0] src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg;
wire   [7:0] src_kernel_win_2_va_9_fu_1611_p3;
reg   [7:0] src_kernel_win_2_va_9_reg_3436;
reg   [7:0] src_kernel_win_2_va_9_reg_3436_pp0_iter6_reg;
reg   [7:0] src_kernel_win_2_va_9_reg_3436_pp0_iter7_reg;
wire   [7:0] src_kernel_win_2_va_10_fu_1625_p3;
reg   [7:0] src_kernel_win_2_va_10_reg_3442;
reg   [7:0] src_kernel_win_2_va_10_reg_3442_pp0_iter6_reg;
reg   [7:0] src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg;
wire   [7:0] src_kernel_win_2_va_11_fu_1639_p3;
reg   [7:0] src_kernel_win_2_va_11_reg_3448;
reg   [7:0] src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_16_reg_3459;
reg   [7:0] src_kernel_win_0_va_16_reg_3459_pp0_iter6_reg;
reg   [7:0] src_kernel_win_1_va_16_reg_3464;
reg   [7:0] src_kernel_win_1_va_16_reg_3464_pp0_iter6_reg;
reg   [7:0] src_kernel_win_2_va_7_reg_3469;
reg   [7:0] src_kernel_win_2_va_7_reg_3469_pp0_iter6_reg;
reg   [7:0] src_kernel_win_0_va_9_reg_3474;
reg   [7:0] src_kernel_win_0_va_9_reg_3474_pp0_iter7_reg;
reg   [7:0] src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg;
reg   [7:0] src_kernel_win_1_va_9_reg_3485;
reg   [7:0] src_kernel_win_1_va_9_reg_3485_pp0_iter7_reg;
reg   [7:0] src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg;
reg   [7:0] src_kernel_win_2_va_12_reg_3496;
reg   [7:0] src_kernel_win_2_va_12_reg_3496_pp0_iter7_reg;
reg   [7:0] src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg;
reg   [7:0] src_kernel_win_0_va_12_reg_3507;
reg   [7:0] src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg;
reg   [7:0] src_kernel_win_0_va_13_reg_3513;
wire   [20:0] grp_fu_2630_p2;
reg   [20:0] r_V_7_0_1_1_reg_3519;
reg   [7:0] src_kernel_win_1_va_12_reg_3524;
reg   [7:0] src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg;
reg   [7:0] src_kernel_win_1_va_13_reg_3530;
wire   [20:0] grp_fu_2636_p2;
reg   [20:0] r_V_7_1_1_1_reg_3536;
reg   [7:0] src_kernel_win_2_va_15_reg_3541;
reg   [7:0] src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg;
reg   [7:0] src_kernel_win_2_va_16_reg_3547;
wire   [20:0] grp_fu_2642_p2;
reg   [20:0] r_V_7_2_1_1_reg_3553;
wire   [19:0] r_V_7_0_0_1_fu_1860_p2;
reg   [19:0] r_V_7_0_0_1_reg_3558;
wire   [19:0] r_V_7_0_1_2_fu_1888_p2;
reg   [19:0] r_V_7_0_1_2_reg_3563;
wire   [20:0] grp_fu_2648_p3;
reg   [20:0] tmp41_reg_3568;
reg    ap_enable_reg_pp0_iter8;
wire   [19:0] r_V_7_1_0_1_fu_1919_p2;
reg   [19:0] r_V_7_1_0_1_reg_3578;
wire   [19:0] r_V_7_1_1_2_fu_1947_p2;
reg   [19:0] r_V_7_1_1_2_reg_3583;
wire   [20:0] grp_fu_2655_p3;
reg   [20:0] tmp61_reg_3588;
wire   [19:0] r_V_7_2_0_1_fu_1978_p2;
reg   [19:0] r_V_7_2_0_1_reg_3598;
wire   [19:0] r_V_7_2_1_2_fu_2006_p2;
reg   [19:0] r_V_7_2_1_2_reg_3603;
wire   [20:0] grp_fu_2662_p3;
reg   [20:0] tmp66_reg_3608;
wire   [24:0] grp_fu_2669_p4;
reg   [24:0] p_Val2_89_0_0_2_reg_3618;
reg    ap_enable_reg_pp0_iter9;
wire   [19:0] r_V_7_0_1_fu_2044_p2;
reg   [19:0] r_V_7_0_1_reg_3623;
wire   [24:0] tmp42_fu_2060_p2;
reg   [24:0] tmp42_reg_3628;
wire   [19:0] r_V_7_0_2_1_fu_2088_p2;
reg   [19:0] r_V_7_0_2_1_reg_3633;
wire   [24:0] grp_fu_2679_p4;
reg   [24:0] p_Val2_89_1_0_2_reg_3638;
wire   [19:0] r_V_7_1_1_fu_2123_p2;
reg   [19:0] r_V_7_1_1_reg_3643;
wire   [24:0] tmp60_fu_2139_p2;
reg   [24:0] tmp60_reg_3648;
wire   [19:0] r_V_7_1_2_1_fu_2167_p2;
reg   [19:0] r_V_7_1_2_1_reg_3653;
wire   [24:0] grp_fu_2689_p4;
reg   [24:0] p_Val2_89_2_0_2_reg_3658;
wire   [19:0] r_V_7_2_1_fu_2202_p2;
reg   [19:0] r_V_7_2_1_reg_3663;
wire   [24:0] tmp65_fu_2218_p2;
reg   [24:0] tmp65_reg_3668;
wire   [19:0] r_V_7_2_2_1_fu_2246_p2;
reg   [19:0] r_V_7_2_2_1_reg_3673;
wire   [25:0] p_Val2_89_0_2_fu_2271_p2;
reg   [25:0] p_Val2_89_0_2_reg_3678;
wire   [24:0] grp_fu_2699_p3;
reg   [24:0] tmp43_reg_3683;
reg    ap_enable_reg_pp0_iter10;
wire   [25:0] p_Val2_89_1_2_fu_2303_p2;
reg   [25:0] p_Val2_89_1_2_reg_3688;
wire   [24:0] grp_fu_2707_p3;
reg   [24:0] tmp62_reg_3693;
wire   [25:0] p_Val2_89_2_2_fu_2335_p2;
reg   [25:0] p_Val2_89_2_2_reg_3698;
wire   [24:0] grp_fu_2715_p3;
reg   [24:0] tmp67_reg_3703;
wire   [26:0] p_Val2_15_fu_2354_p2;
reg   [26:0] p_Val2_15_reg_3708;
reg   [7:0] p_Val2_16_reg_3713;
reg   [0:0] tmp_92_reg_3718;
wire   [0:0] Range1_all_zeros_fu_2388_p2;
reg   [0:0] Range1_all_zeros_reg_3723;
wire   [26:0] p_Val2_s_fu_2400_p2;
reg   [26:0] p_Val2_s_reg_3728;
reg   [7:0] p_Val2_19_reg_3733;
reg   [0:0] tmp_98_reg_3738;
wire   [0:0] Range1_all_zeros_2_fu_2434_p2;
reg   [0:0] Range1_all_zeros_2_reg_3743;
wire   [26:0] p_Val2_22_fu_2446_p2;
reg   [26:0] p_Val2_22_reg_3748;
reg   [7:0] p_Val2_23_reg_3753;
reg   [0:0] tmp_104_reg_3758;
wire   [0:0] Range1_all_zeros_3_fu_2480_p2;
reg   [0:0] Range1_all_zeros_3_reg_3763;
wire   [7:0] p_Val2_26_fu_2526_p3;
reg   [7:0] p_Val2_26_reg_3768;
wire   [7:0] p_Val2_27_fu_2574_p3;
reg   [7:0] p_Val2_27_reg_3773;
wire   [7:0] p_Val2_28_fu_2622_p3;
reg   [7:0] p_Val2_28_reg_3778;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter5;
reg    ap_condition_pp0_exit_iter4_state10;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
wire   [9:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [9:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [9:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [9:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [9:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [9:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [9:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [9:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_s_reg_591;
reg   [16:0] t_V_reg_602;
wire    ap_CS_fsm_state20;
wire   [63:0] tmp_50_fu_1164_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_252;
reg   [7:0] src_kernel_win_0_va_1_fu_256;
reg   [7:0] src_kernel_win_0_va_2_fu_260;
reg   [7:0] src_kernel_win_0_va_3_fu_264;
reg   [7:0] src_kernel_win_0_va_4_fu_268;
reg   [7:0] src_kernel_win_0_va_5_fu_272;
reg   [7:0] src_kernel_win_1_va_fu_276;
reg   [7:0] src_kernel_win_1_va_1_fu_280;
reg   [7:0] src_kernel_win_1_va_2_fu_284;
reg   [7:0] src_kernel_win_1_va_3_fu_288;
reg   [7:0] src_kernel_win_1_va_4_fu_292;
reg   [7:0] src_kernel_win_1_va_5_fu_296;
reg   [7:0] src_kernel_win_2_va_fu_300;
reg   [7:0] src_kernel_win_2_va_1_fu_304;
reg   [7:0] src_kernel_win_2_va_2_fu_308;
reg   [7:0] src_kernel_win_2_va_3_fu_312;
reg   [7:0] src_kernel_win_2_va_4_fu_316;
reg   [7:0] src_kernel_win_2_va_5_fu_320;
reg   [7:0] right_border_buf_0_s_fu_324;
reg   [7:0] right_border_buf_0_1_fu_328;
reg   [7:0] right_border_buf_2_s_fu_332;
reg   [7:0] right_border_buf_0_2_fu_336;
reg   [7:0] right_border_buf_0_3_fu_340;
reg   [7:0] right_border_buf_2_1_fu_344;
reg   [7:0] right_border_buf_0_4_fu_348;
reg   [7:0] right_border_buf_0_5_fu_352;
reg   [7:0] right_border_buf_2_2_fu_356;
reg   [7:0] right_border_buf_1_s_fu_360;
reg   [7:0] right_border_buf_1_1_fu_364;
reg   [7:0] right_border_buf_2_3_fu_368;
reg   [7:0] right_border_buf_1_2_fu_372;
reg   [7:0] right_border_buf_1_3_fu_376;
reg   [7:0] right_border_buf_2_4_fu_380;
reg   [7:0] right_border_buf_1_4_fu_384;
reg   [7:0] right_border_buf_1_5_fu_388;
reg   [7:0] right_border_buf_2_5_fu_392;
wire   [1:0] tmp_37_fu_675_p1;
wire   [0:0] tmp_40_fu_687_p1;
wire   [1:0] tmp_447_0_cast_cast_fu_690_p3;
wire   [16:0] tmp_360_2_fu_704_p3;
wire   [17:0] tmp_360_2_cast_cast_fu_711_p1;
wire   [17:0] tmp_361_2_fu_715_p2;
wire   [1:0] tmp_38_fu_678_p1;
wire   [15:0] tmp_42_fu_747_p4;
wire   [0:0] tmp_44_fu_786_p3;
wire   [16:0] p_assign_7_fu_794_p2;
wire   [0:0] tmp_49_fu_818_p3;
wire   [16:0] p_assign_7_0_1_fu_826_p2;
wire   [0:0] tmp_67_fu_850_p3;
wire   [16:0] p_assign_7_0_2_fu_858_p2;
wire   [0:0] tmp_43_fu_876_p3;
wire   [0:0] tmp_29_fu_889_p2;
wire   [0:0] rev_fu_883_p2;
wire   [0:0] tmp_48_fu_903_p3;
wire   [0:0] tmp_435_0_1_fu_916_p2;
wire   [0:0] rev1_fu_910_p2;
wire   [0:0] tmp_62_fu_930_p3;
wire   [0:0] tmp_435_0_2_fu_943_p2;
wire   [0:0] rev2_fu_937_p2;
wire   [0:0] tmp_31_fu_899_p2;
wire   [1:0] tmp_32_fu_957_p2;
wire   [0:0] or_cond_i_i_fu_893_p2;
wire   [1:0] tmp_83_fu_968_p1;
wire   [1:0] tmp_33_fu_961_p3;
wire   [0:0] tmp_445_0_1_fu_926_p2;
wire   [1:0] tmp_39_fu_979_p2;
wire   [0:0] or_cond_i_i_0_1_fu_920_p2;
wire   [1:0] tmp_84_fu_990_p1;
wire   [1:0] tmp_41_fu_983_p3;
wire   [0:0] tmp_445_0_2_fu_953_p2;
wire   [1:0] tmp_47_fu_1001_p2;
wire   [0:0] or_cond_i_i_0_2_fu_947_p2;
wire   [1:0] tmp_85_fu_1012_p1;
wire   [1:0] tmp_54_fu_1005_p3;
wire   [15:0] tmp_86_fu_1051_p4;
wire   [0:0] tmp_88_fu_1073_p3;
wire   [16:0] p_assign_1_fu_1081_p2;
wire   [0:0] icmp1_fu_1061_p2;
wire   [0:0] tmp_87_fu_1107_p3;
wire   [0:0] rev3_fu_1114_p2;
wire  signed [18:0] p_p2_i429_i_cast_cast_fu_1125_p1;
wire   [0:0] tmp_36_fu_1128_p2;
wire   [18:0] p_assign_2_fu_1132_p2;
wire  signed [18:0] ImagLoc_x_cast68_cas_fu_1104_p1;
wire   [18:0] p_p2_i429_i_p_assign_2_fu_1137_p3;
wire  signed [31:0] x_cast_fu_1161_p1;
wire   [7:0] tmp_51_fu_1208_p5;
wire   [7:0] tmp_52_fu_1226_p5;
wire   [7:0] tmp_53_fu_1244_p5;
wire   [7:0] tmp_61_fu_1319_p5;
wire   [7:0] tmp_63_fu_1337_p5;
wire   [7:0] tmp_64_fu_1355_p5;
wire   [7:0] tmp_70_fu_1421_p5;
wire   [7:0] tmp_71_fu_1439_p5;
wire   [7:0] tmp_72_fu_1457_p5;
wire   [7:0] tmp_56_fu_1505_p5;
wire   [7:0] tmp_58_fu_1519_p5;
wire   [7:0] tmp_59_fu_1533_p5;
wire   [7:0] tmp_65_fu_1554_p5;
wire   [7:0] tmp_66_fu_1568_p5;
wire   [7:0] tmp_68_fu_1582_p5;
wire   [7:0] tmp_73_fu_1603_p5;
wire   [7:0] tmp_74_fu_1617_p5;
wire   [7:0] tmp_76_fu_1631_p5;
wire   [18:0] p_shl1_fu_1838_p3;
wire   [9:0] p_shl2_fu_1849_p3;
wire   [19:0] p_shl1_cast_fu_1845_p1;
wire   [19:0] p_shl2_cast_fu_1856_p1;
wire   [18:0] p_shl5_fu_1866_p3;
wire   [9:0] p_shl6_fu_1877_p3;
wire   [19:0] p_shl5_cast_fu_1873_p1;
wire   [19:0] p_shl6_cast_fu_1884_p1;
wire   [18:0] p_shl8_fu_1897_p3;
wire   [9:0] p_shl9_fu_1908_p3;
wire   [19:0] p_shl8_cast_fu_1904_p1;
wire   [19:0] p_shl9_cast_fu_1915_p1;
wire   [18:0] p_shl12_fu_1925_p3;
wire   [9:0] p_shl13_fu_1936_p3;
wire   [19:0] p_shl12_cast_fu_1932_p1;
wire   [19:0] p_shl13_cast_fu_1943_p1;
wire   [18:0] p_shl16_fu_1956_p3;
wire   [9:0] p_shl17_fu_1967_p3;
wire   [19:0] p_shl16_cast_fu_1963_p1;
wire   [19:0] p_shl17_cast_fu_1974_p1;
wire   [18:0] p_shl20_fu_1984_p3;
wire   [9:0] p_shl21_fu_1995_p3;
wire   [19:0] p_shl20_cast_fu_1991_p1;
wire   [19:0] p_shl21_cast_fu_2002_p1;
wire  signed [23:0] r_V_7_0_0_1_cast_fu_2015_p1;
wire   [18:0] p_shl3_fu_2022_p3;
wire   [9:0] p_shl4_fu_2033_p3;
wire   [19:0] p_shl3_cast_fu_2029_p1;
wire   [19:0] p_shl4_cast_fu_2040_p1;
wire  signed [23:0] r_V_7_0_1_2_cast_fu_2050_p1;
wire   [24:0] tmp56_cast_fu_2057_p1;
wire   [24:0] tmp_453_0_1_2_cast_c_fu_2053_p1;
wire   [18:0] p_shl_fu_2066_p3;
wire   [9:0] p_shl7_fu_2077_p3;
wire   [19:0] p_shl_cast_fu_2073_p1;
wire   [19:0] p_shl7_cast_fu_2084_p1;
wire  signed [23:0] r_V_7_1_0_1_cast_fu_2094_p1;
wire   [18:0] p_shl10_fu_2101_p3;
wire   [9:0] p_shl11_fu_2112_p3;
wire   [19:0] p_shl10_cast_fu_2108_p1;
wire   [19:0] p_shl11_cast_fu_2119_p1;
wire  signed [23:0] r_V_7_1_1_2_cast_fu_2129_p1;
wire   [24:0] tmp61_cast_fu_2136_p1;
wire   [24:0] tmp_453_1_1_2_cast_c_fu_2132_p1;
wire   [18:0] p_shl14_fu_2145_p3;
wire   [9:0] p_shl15_fu_2156_p3;
wire   [19:0] p_shl14_cast_fu_2152_p1;
wire   [19:0] p_shl15_cast_fu_2163_p1;
wire  signed [23:0] r_V_7_2_0_1_cast_fu_2173_p1;
wire   [18:0] p_shl18_fu_2180_p3;
wire   [9:0] p_shl19_fu_2191_p3;
wire   [19:0] p_shl18_cast_fu_2187_p1;
wire   [19:0] p_shl19_cast_fu_2198_p1;
wire  signed [23:0] r_V_7_2_1_2_cast_fu_2208_p1;
wire   [24:0] tmp66_cast_fu_2215_p1;
wire   [24:0] tmp_453_2_1_2_cast_c_fu_2211_p1;
wire   [18:0] p_shl22_fu_2224_p3;
wire   [9:0] p_shl23_fu_2235_p3;
wire   [19:0] p_shl22_cast_fu_2231_p1;
wire   [19:0] p_shl23_cast_fu_2242_p1;
wire  signed [23:0] r_V_7_0_1_cast_fu_2255_p1;
wire   [25:0] p_Val2_89_0_0_2_ca_fu_2252_p1;
wire   [25:0] tmp_453_0_1_cast_fu_2258_p1;
wire   [25:0] tmp55_cast_fu_2268_p1;
wire   [25:0] tmp40_fu_2262_p2;
wire  signed [23:0] r_V_7_0_2_1_cast_fu_2277_p1;
wire  signed [23:0] r_V_7_1_1_cast_fu_2287_p1;
wire   [25:0] p_Val2_89_1_0_2_ca_fu_2284_p1;
wire   [25:0] tmp_453_1_1_cast_fu_2290_p1;
wire   [25:0] tmp60_cast_fu_2300_p1;
wire   [25:0] tmp59_fu_2294_p2;
wire  signed [23:0] r_V_7_1_2_1_cast_fu_2309_p1;
wire  signed [23:0] r_V_7_2_1_cast_fu_2319_p1;
wire   [25:0] p_Val2_89_2_0_2_ca_fu_2316_p1;
wire   [25:0] tmp_453_2_1_cast_fu_2322_p1;
wire   [25:0] tmp65_cast_fu_2332_p1;
wire   [25:0] tmp64_fu_2326_p2;
wire  signed [23:0] r_V_7_2_2_1_cast_fu_2341_p1;
wire   [26:0] tmp57_cast_fu_2351_p1;
wire   [26:0] p_Val2_89_0_2_cast_fu_2348_p1;
wire   [4:0] tmp_60_fu_2378_p4;
wire   [26:0] tmp62_cast_fu_2397_p1;
wire   [26:0] p_Val2_89_1_2_cast_fu_2394_p1;
wire   [4:0] tmp_69_fu_2424_p4;
wire   [26:0] tmp67_cast_fu_2443_p1;
wire   [26:0] p_Val2_89_2_2_cast_fu_2440_p1;
wire   [4:0] tmp_77_fu_2470_p4;
wire   [7:0] tmp_7_i_i_fu_2486_p1;
wire   [7:0] p_Val2_17_fu_2496_p2;
wire   [0:0] tmp_93_fu_2489_p3;
wire   [0:0] tmp_94_fu_2501_p3;
wire   [0:0] not_Result_7_i_i_fu_2509_p2;
wire   [0:0] carry_i_fu_2515_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2521_p2;
wire   [7:0] tmp_7_i_i1_fu_2534_p1;
wire   [7:0] p_Val2_20_fu_2544_p2;
wire   [0:0] tmp_99_fu_2537_p3;
wire   [0:0] tmp_100_fu_2549_p3;
wire   [0:0] not_Result_7_i_i_1_fu_2557_p2;
wire   [0:0] carry_i1_fu_2563_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_2569_p2;
wire   [7:0] tmp_7_i_i2_fu_2582_p1;
wire   [7:0] p_Val2_24_fu_2592_p2;
wire   [0:0] tmp_105_fu_2585_p3;
wire   [0:0] tmp_106_fu_2597_p3;
wire   [0:0] not_Result_7_i_i_2_fu_2605_p2;
wire   [0:0] carry_i2_fu_2611_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_2617_p2;
wire   [7:0] grp_fu_2630_p0;
wire   [13:0] grp_fu_2630_p1;
wire   [7:0] grp_fu_2636_p0;
wire   [13:0] grp_fu_2636_p1;
wire   [7:0] grp_fu_2642_p0;
wire   [13:0] grp_fu_2642_p1;
wire   [7:0] grp_fu_2648_p0;
wire   [10:0] grp_fu_2648_p1;
wire   [7:0] grp_fu_2655_p0;
wire   [10:0] grp_fu_2655_p1;
wire   [7:0] grp_fu_2662_p0;
wire   [10:0] grp_fu_2662_p1;
wire   [7:0] grp_fu_2669_p0;
wire   [7:0] grp_fu_2669_p1;
wire   [10:0] grp_fu_2669_p2;
wire   [23:0] grp_fu_2669_p3;
wire   [7:0] grp_fu_2679_p0;
wire   [7:0] grp_fu_2679_p1;
wire   [10:0] grp_fu_2679_p2;
wire   [23:0] grp_fu_2679_p3;
wire   [7:0] grp_fu_2689_p0;
wire   [7:0] grp_fu_2689_p1;
wire   [10:0] grp_fu_2689_p2;
wire   [23:0] grp_fu_2689_p3;
wire   [7:0] grp_fu_2699_p0;
wire   [10:0] grp_fu_2699_p1;
wire   [23:0] grp_fu_2699_p2;
wire   [7:0] grp_fu_2707_p0;
wire   [10:0] grp_fu_2707_p1;
wire   [23:0] grp_fu_2707_p2;
wire   [7:0] grp_fu_2715_p0;
wire   [10:0] grp_fu_2715_p1;
wire   [23:0] grp_fu_2715_p2;
reg    grp_fu_2630_ce;
reg    grp_fu_2636_ce;
reg    grp_fu_2642_ce;
reg    grp_fu_2648_ce;
reg    grp_fu_2655_ce;
reg    grp_fu_2662_ce;
reg    grp_fu_2669_ce;
reg    grp_fu_2679_ce;
reg    grp_fu_2689_ce;
reg    grp_fu_2699_ce;
reg    grp_fu_2707_ce;
reg    grp_fu_2715_ce;
reg   [6:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [20:0] grp_fu_2630_p00;
wire   [20:0] grp_fu_2636_p00;
wire   [20:0] grp_fu_2642_p00;
wire   [18:0] grp_fu_2648_p00;
wire   [18:0] grp_fu_2655_p00;
wire   [18:0] grp_fu_2662_p00;
wire   [8:0] grp_fu_2669_p00;
wire   [8:0] grp_fu_2669_p10;
wire   [24:0] grp_fu_2669_p30;
wire   [8:0] grp_fu_2679_p00;
wire   [8:0] grp_fu_2679_p10;
wire   [24:0] grp_fu_2679_p30;
wire   [8:0] grp_fu_2689_p00;
wire   [8:0] grp_fu_2689_p10;
wire   [24:0] grp_fu_2689_p30;
wire   [18:0] grp_fu_2699_p00;
wire   [24:0] grp_fu_2699_p20;
wire   [18:0] grp_fu_2707_p00;
wire   [24:0] grp_fu_2707_p20;
wire   [18:0] grp_fu_2715_p00;
wire   [24:0] grp_fu_2715_p20;
reg    ap_condition_2257;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
end

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_3221),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(reg_624)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_3240_pp0_iter4_reg),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_3246_pp0_iter4_reg),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_addr_reg_3252),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(reg_631)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_1_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_4_address0),
    .ce0(k_buf_1_val_4_ce0),
    .q0(k_buf_1_val_4_q0),
    .address1(k_buf_1_val_4_addr_reg_3258_pp0_iter4_reg),
    .ce1(k_buf_1_val_4_ce1),
    .we1(k_buf_1_val_4_we1),
    .d1(k_buf_1_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_addr_reg_3264_pp0_iter4_reg),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(k_buf_1_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_addr_reg_3270),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(reg_638)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_2_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_4_address0),
    .ce0(k_buf_2_val_4_ce0),
    .q0(k_buf_2_val_4_q0),
    .address1(k_buf_2_val_4_addr_reg_3276_pp0_iter4_reg),
    .ce1(k_buf_2_val_4_ce1),
    .we1(k_buf_2_val_4_we1),
    .d1(k_buf_2_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_addr_reg_3282_pp0_iter4_reg),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(k_buf_2_val_5_d1)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U49(
    .din0(right_border_buf_0_s_fu_324),
    .din1(right_border_buf_0_1_fu_328),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_51_fu_1208_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U50(
    .din0(right_border_buf_0_2_fu_336),
    .din1(right_border_buf_0_3_fu_340),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_52_fu_1226_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U51(
    .din0(right_border_buf_0_4_fu_348),
    .din1(right_border_buf_0_5_fu_352),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_53_fu_1244_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U52(
    .din0(right_border_buf_1_s_fu_360),
    .din1(right_border_buf_1_1_fu_364),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_61_fu_1319_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U53(
    .din0(right_border_buf_1_2_fu_372),
    .din1(right_border_buf_1_3_fu_376),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_63_fu_1337_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U54(
    .din0(right_border_buf_1_4_fu_384),
    .din1(right_border_buf_1_5_fu_388),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_64_fu_1355_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U55(
    .din0(right_border_buf_2_5_fu_392),
    .din1(right_border_buf_2_4_fu_380),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_70_fu_1421_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U56(
    .din0(right_border_buf_2_3_fu_368),
    .din1(right_border_buf_2_2_fu_356),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_71_fu_1439_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U57(
    .din0(right_border_buf_2_1_fu_344),
    .din1(right_border_buf_2_s_fu_332),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3227),
    .dout(tmp_72_fu_1457_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U58(
    .din0(col_buf_0_val_0_0_reg_3293),
    .din1(col_buf_0_val_1_0_reg_3306),
    .din2(col_buf_0_val_2_0_reg_3314),
    .din3(row_assign_8_0_0_t_reg_3141),
    .dout(tmp_56_fu_1505_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U59(
    .din0(col_buf_0_val_0_0_reg_3293),
    .din1(col_buf_0_val_1_0_reg_3306),
    .din2(col_buf_0_val_2_0_reg_3314),
    .din3(row_assign_8_0_1_t_reg_3148),
    .dout(tmp_58_fu_1519_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U60(
    .din0(col_buf_0_val_0_0_reg_3293),
    .din1(col_buf_0_val_1_0_reg_3306),
    .din2(col_buf_0_val_2_0_reg_3314),
    .din3(row_assign_8_0_2_t_reg_3155),
    .dout(tmp_59_fu_1533_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U61(
    .din0(col_buf_1_val_0_0_reg_3327),
    .din1(col_buf_1_val_1_0_reg_3340),
    .din2(col_buf_1_val_2_0_reg_3348),
    .din3(row_assign_8_0_0_t_reg_3141),
    .dout(tmp_65_fu_1554_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U62(
    .din0(col_buf_1_val_0_0_reg_3327),
    .din1(col_buf_1_val_1_0_reg_3340),
    .din2(col_buf_1_val_2_0_reg_3348),
    .din3(row_assign_8_0_1_t_reg_3148),
    .dout(tmp_66_fu_1568_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U63(
    .din0(col_buf_1_val_0_0_reg_3327),
    .din1(col_buf_1_val_1_0_reg_3340),
    .din2(col_buf_1_val_2_0_reg_3348),
    .din3(row_assign_8_0_2_t_reg_3155),
    .dout(tmp_68_fu_1582_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U64(
    .din0(col_buf_2_val_0_0_reg_3361),
    .din1(col_buf_2_val_1_0_reg_3374),
    .din2(col_buf_2_val_2_0_reg_3382),
    .din3(row_assign_8_0_0_t_reg_3141),
    .dout(tmp_73_fu_1603_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U65(
    .din0(col_buf_2_val_0_0_reg_3361),
    .din1(col_buf_2_val_1_0_reg_3374),
    .din2(col_buf_2_val_2_0_reg_3382),
    .din3(row_assign_8_0_1_t_reg_3148),
    .dout(tmp_74_fu_1617_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U66(
    .din0(col_buf_2_val_0_0_reg_3361),
    .din1(col_buf_2_val_1_0_reg_3374),
    .din2(col_buf_2_val_2_0_reg_3382),
    .din3(row_assign_8_0_2_t_reg_3155),
    .dout(tmp_76_fu_1631_p5)
);

threshold2_mul_mulbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
threshold2_mul_mulbW_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2630_p0),
    .din1(grp_fu_2630_p1),
    .ce(grp_fu_2630_ce),
    .dout(grp_fu_2630_p2)
);

threshold2_mul_mulbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
threshold2_mul_mulbW_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2636_p0),
    .din1(grp_fu_2636_p1),
    .ce(grp_fu_2636_ce),
    .dout(grp_fu_2636_p2)
);

threshold2_mul_mulbW #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
threshold2_mul_mulbW_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2642_p0),
    .din1(grp_fu_2642_p1),
    .ce(grp_fu_2642_ce),
    .dout(grp_fu_2642_p2)
);

threshold2_mac_mumb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
threshold2_mac_mumb6_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2648_p0),
    .din1(grp_fu_2648_p1),
    .din2(r_V_7_0_1_1_reg_3519),
    .ce(grp_fu_2648_ce),
    .dout(grp_fu_2648_p3)
);

threshold2_mac_mumb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
threshold2_mac_mumb6_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2655_p0),
    .din1(grp_fu_2655_p1),
    .din2(r_V_7_1_1_1_reg_3536),
    .ce(grp_fu_2655_ce),
    .dout(grp_fu_2655_p3)
);

threshold2_mac_mumb6 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
threshold2_mac_mumb6_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2662_p0),
    .din1(grp_fu_2662_p1),
    .din2(r_V_7_2_1_1_reg_3553),
    .ce(grp_fu_2662_ce),
    .dout(grp_fu_2662_p3)
);

threshold2_ama_adncg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_ama_adncg_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2669_p0),
    .din1(grp_fu_2669_p1),
    .din2(grp_fu_2669_p2),
    .din3(grp_fu_2669_p3),
    .ce(grp_fu_2669_ce),
    .dout(grp_fu_2669_p4)
);

threshold2_ama_adncg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_ama_adncg_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2679_p0),
    .din1(grp_fu_2679_p1),
    .din2(grp_fu_2679_p2),
    .din3(grp_fu_2679_p3),
    .ce(grp_fu_2679_ce),
    .dout(grp_fu_2679_p4)
);

threshold2_ama_adncg #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_ama_adncg_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2689_p0),
    .din1(grp_fu_2689_p1),
    .din2(grp_fu_2689_p2),
    .din3(grp_fu_2689_p3),
    .ce(grp_fu_2689_ce),
    .dout(grp_fu_2689_p4)
);

threshold2_mac_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_mac_muocq_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2699_p0),
    .din1(grp_fu_2699_p1),
    .din2(grp_fu_2699_p2),
    .ce(grp_fu_2699_ce),
    .dout(grp_fu_2699_p3)
);

threshold2_mac_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_mac_muocq_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2707_p0),
    .din1(grp_fu_2707_p1),
    .din2(grp_fu_2707_p2),
    .ce(grp_fu_2707_ce),
    .dout(grp_fu_2707_p3)
);

threshold2_mac_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_mac_muocq_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2715_p0),
    .din1(grp_fu_2715_p1),
    .din2(grp_fu_2715_p2),
    .ce(grp_fu_2715_ce),
    .dout(grp_fu_2715_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond389_i_fu_1040_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter4_state10)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_fu_1040_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        t_V_5_reg_613 <= j_V_fu_1045_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        t_V_5_reg_613 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        t_V_reg_602 <= i_V_reg_3031;
    end else if (((tmp_19_fu_659_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_602 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_s_reg_591 <= 2'd0;
    end else if (((tmp_19_fu_659_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_s_reg_591 <= tmp_18_fu_653_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_fu_1040_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ImagLoc_x_reg_3171 <= ImagLoc_x_fu_1067_p2;
        or_cond_i_reg_3184 <= or_cond_i_fu_1095_p2;
        p_p2_i429_i_reg_3178 <= p_p2_i429_i_fu_1087_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ImagLoc_x_reg_3171_pp0_iter1_reg <= ImagLoc_x_reg_3171;
        exitcond389_i_reg_3162 <= exitcond389_i_fu_1040_p2;
        exitcond389_i_reg_3162_pp0_iter1_reg <= exitcond389_i_reg_3162;
        or_cond_i_reg_3184_pp0_iter1_reg <= or_cond_i_reg_3184;
        p_p2_i429_i_reg_3178_pp0_iter1_reg <= p_p2_i429_i_reg_3178;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Range1_all_zeros_2_reg_3743 <= Range1_all_zeros_2_fu_2434_p2;
        Range1_all_zeros_3_reg_3763 <= Range1_all_zeros_3_fu_2480_p2;
        Range1_all_zeros_reg_3723 <= Range1_all_zeros_fu_2388_p2;
        p_Val2_15_reg_3708 <= p_Val2_15_fu_2354_p2;
        p_Val2_16_reg_3713 <= {{p_Val2_15_fu_2354_p2[21:14]}};
        p_Val2_19_reg_3733 <= {{p_Val2_s_fu_2400_p2[21:14]}};
        p_Val2_22_reg_3748 <= p_Val2_22_fu_2446_p2;
        p_Val2_23_reg_3753 <= {{p_Val2_22_fu_2446_p2[21:14]}};
        p_Val2_s_reg_3728 <= p_Val2_s_fu_2400_p2;
        tmp_104_reg_3758 <= p_Val2_22_fu_2446_p2[32'd13];
        tmp_92_reg_3718 <= p_Val2_15_fu_2354_p2[32'd13];
        tmp_98_reg_3738 <= p_Val2_s_fu_2400_p2[32'd13];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        brmerge_reg_3208 <= brmerge_fu_1157_p2;
        or_cond_i427_i_reg_3194 <= or_cond_i427_i_fu_1120_p2;
        tmp_89_reg_3203 <= tmp_89_fu_1153_p1;
        x_reg_3198 <= x_fu_1145_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_reg_3208_pp0_iter3_reg <= brmerge_reg_3208;
        exitcond389_i_reg_3162_pp0_iter2_reg <= exitcond389_i_reg_3162_pp0_iter1_reg;
        exitcond389_i_reg_3162_pp0_iter3_reg <= exitcond389_i_reg_3162_pp0_iter2_reg;
        exitcond389_i_reg_3162_pp0_iter4_reg <= exitcond389_i_reg_3162_pp0_iter3_reg;
        exitcond389_i_reg_3162_pp0_iter5_reg <= exitcond389_i_reg_3162_pp0_iter4_reg;
        exitcond389_i_reg_3162_pp0_iter6_reg <= exitcond389_i_reg_3162_pp0_iter5_reg;
        k_buf_0_val_4_addr_reg_3240_pp0_iter4_reg <= k_buf_0_val_4_addr_reg_3240;
        k_buf_0_val_5_addr_reg_3246_pp0_iter4_reg <= k_buf_0_val_5_addr_reg_3246;
        k_buf_1_val_4_addr_reg_3258_pp0_iter4_reg <= k_buf_1_val_4_addr_reg_3258;
        k_buf_1_val_5_addr_reg_3264_pp0_iter4_reg <= k_buf_1_val_5_addr_reg_3264;
        k_buf_2_val_4_addr_reg_3276_pp0_iter4_reg <= k_buf_2_val_4_addr_reg_3276;
        k_buf_2_val_5_addr_reg_3282_pp0_iter4_reg <= k_buf_2_val_5_addr_reg_3282;
        or_cond_i427_i_reg_3194_pp0_iter3_reg <= or_cond_i427_i_reg_3194;
        or_cond_i427_i_reg_3194_pp0_iter4_reg <= or_cond_i427_i_reg_3194_pp0_iter3_reg;
        or_cond_i_reg_3184_pp0_iter10_reg <= or_cond_i_reg_3184_pp0_iter9_reg;
        or_cond_i_reg_3184_pp0_iter11_reg <= or_cond_i_reg_3184_pp0_iter10_reg;
        or_cond_i_reg_3184_pp0_iter12_reg <= or_cond_i_reg_3184_pp0_iter11_reg;
        or_cond_i_reg_3184_pp0_iter2_reg <= or_cond_i_reg_3184_pp0_iter1_reg;
        or_cond_i_reg_3184_pp0_iter3_reg <= or_cond_i_reg_3184_pp0_iter2_reg;
        or_cond_i_reg_3184_pp0_iter4_reg <= or_cond_i_reg_3184_pp0_iter3_reg;
        or_cond_i_reg_3184_pp0_iter5_reg <= or_cond_i_reg_3184_pp0_iter4_reg;
        or_cond_i_reg_3184_pp0_iter6_reg <= or_cond_i_reg_3184_pp0_iter5_reg;
        or_cond_i_reg_3184_pp0_iter7_reg <= or_cond_i_reg_3184_pp0_iter6_reg;
        or_cond_i_reg_3184_pp0_iter8_reg <= or_cond_i_reg_3184_pp0_iter7_reg;
        or_cond_i_reg_3184_pp0_iter9_reg <= or_cond_i_reg_3184_pp0_iter8_reg;
        reg_624_pp0_iter4_reg <= reg_624;
        reg_631_pp0_iter4_reg <= reg_631;
        reg_638_pp0_iter4_reg <= reg_638;
        src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg <= src_kernel_win_0_va_12_reg_3507;
        src_kernel_win_0_va_16_reg_3459_pp0_iter6_reg <= src_kernel_win_0_va_16_reg_3459;
        src_kernel_win_0_va_6_reg_3390 <= src_kernel_win_0_va_6_fu_1513_p3;
        src_kernel_win_0_va_6_reg_3390_pp0_iter6_reg <= src_kernel_win_0_va_6_reg_3390;
        src_kernel_win_0_va_6_reg_3390_pp0_iter7_reg <= src_kernel_win_0_va_6_reg_3390_pp0_iter6_reg;
        src_kernel_win_0_va_7_reg_3396 <= src_kernel_win_0_va_7_fu_1527_p3;
        src_kernel_win_0_va_7_reg_3396_pp0_iter6_reg <= src_kernel_win_0_va_7_reg_3396;
        src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg <= src_kernel_win_0_va_7_reg_3396_pp0_iter6_reg;
        src_kernel_win_0_va_8_reg_3402 <= src_kernel_win_0_va_8_fu_1541_p3;
        src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg <= src_kernel_win_0_va_8_reg_3402;
        src_kernel_win_0_va_9_reg_3474_pp0_iter7_reg <= src_kernel_win_0_va_9_reg_3474;
        src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg <= src_kernel_win_0_va_9_reg_3474_pp0_iter7_reg;
        src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg <= src_kernel_win_1_va_12_reg_3524;
        src_kernel_win_1_va_16_reg_3464_pp0_iter6_reg <= src_kernel_win_1_va_16_reg_3464;
        src_kernel_win_1_va_6_reg_3413 <= src_kernel_win_1_va_6_fu_1562_p3;
        src_kernel_win_1_va_6_reg_3413_pp0_iter6_reg <= src_kernel_win_1_va_6_reg_3413;
        src_kernel_win_1_va_6_reg_3413_pp0_iter7_reg <= src_kernel_win_1_va_6_reg_3413_pp0_iter6_reg;
        src_kernel_win_1_va_7_reg_3419 <= src_kernel_win_1_va_7_fu_1576_p3;
        src_kernel_win_1_va_7_reg_3419_pp0_iter6_reg <= src_kernel_win_1_va_7_reg_3419;
        src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg <= src_kernel_win_1_va_7_reg_3419_pp0_iter6_reg;
        src_kernel_win_1_va_8_reg_3425 <= src_kernel_win_1_va_8_fu_1590_p3;
        src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg <= src_kernel_win_1_va_8_reg_3425;
        src_kernel_win_1_va_9_reg_3485_pp0_iter7_reg <= src_kernel_win_1_va_9_reg_3485;
        src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg <= src_kernel_win_1_va_9_reg_3485_pp0_iter7_reg;
        src_kernel_win_2_va_10_reg_3442 <= src_kernel_win_2_va_10_fu_1625_p3;
        src_kernel_win_2_va_10_reg_3442_pp0_iter6_reg <= src_kernel_win_2_va_10_reg_3442;
        src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg <= src_kernel_win_2_va_10_reg_3442_pp0_iter6_reg;
        src_kernel_win_2_va_11_reg_3448 <= src_kernel_win_2_va_11_fu_1639_p3;
        src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg <= src_kernel_win_2_va_11_reg_3448;
        src_kernel_win_2_va_12_reg_3496_pp0_iter7_reg <= src_kernel_win_2_va_12_reg_3496;
        src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg <= src_kernel_win_2_va_12_reg_3496_pp0_iter7_reg;
        src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg <= src_kernel_win_2_va_15_reg_3541;
        src_kernel_win_2_va_7_reg_3469_pp0_iter6_reg <= src_kernel_win_2_va_7_reg_3469;
        src_kernel_win_2_va_9_reg_3436 <= src_kernel_win_2_va_9_fu_1611_p3;
        src_kernel_win_2_va_9_reg_3436_pp0_iter6_reg <= src_kernel_win_2_va_9_reg_3436;
        src_kernel_win_2_va_9_reg_3436_pp0_iter7_reg <= src_kernel_win_2_va_9_reg_3436_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_assign_1_0_t_reg_3227 <= col_assign_1_0_t_fu_1177_p2;
        k_buf_0_val_3_addr_reg_3221 <= tmp_50_fu_1164_p1;
        k_buf_0_val_4_addr_reg_3240 <= tmp_50_fu_1164_p1;
        k_buf_0_val_5_addr_reg_3246 <= tmp_50_fu_1164_p1;
        k_buf_1_val_3_addr_reg_3252 <= tmp_50_fu_1164_p1;
        k_buf_1_val_4_addr_reg_3258 <= tmp_50_fu_1164_p1;
        k_buf_1_val_5_addr_reg_3264 <= tmp_50_fu_1164_p1;
        k_buf_2_val_3_addr_reg_3270 <= tmp_50_fu_1164_p1;
        k_buf_2_val_4_addr_reg_3276 <= tmp_50_fu_1164_p1;
        k_buf_2_val_5_addr_reg_3282 <= tmp_50_fu_1164_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_buf_0_val_0_0_reg_3293 <= col_buf_0_val_0_0_fu_1219_p3;
        col_buf_0_val_1_0_reg_3306 <= col_buf_0_val_1_0_fu_1237_p3;
        col_buf_0_val_2_0_reg_3314 <= col_buf_0_val_2_0_fu_1255_p3;
        col_buf_1_val_0_0_reg_3327 <= col_buf_1_val_0_0_fu_1330_p3;
        col_buf_1_val_1_0_reg_3340 <= col_buf_1_val_1_0_fu_1348_p3;
        col_buf_1_val_2_0_reg_3348 <= col_buf_1_val_2_0_fu_1366_p3;
        col_buf_2_val_0_0_reg_3361 <= col_buf_2_val_0_0_fu_1432_p3;
        col_buf_2_val_1_0_reg_3374 <= col_buf_2_val_1_0_fu_1450_p3;
        col_buf_2_val_2_0_reg_3382 <= col_buf_2_val_2_0_fu_1468_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_3031 <= i_V_fu_736_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond390_i_fu_731_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_reg_3041 <= icmp_fu_757_p2;
        p_assign_6_0_1_reg_3085 <= p_assign_6_0_1_fu_812_p2;
        p_assign_6_0_2_reg_3103 <= p_assign_6_0_2_fu_844_p2;
        p_p2_i_i_0_1_reg_3092 <= p_p2_i_i_0_1_fu_832_p3;
        p_p2_i_i_0_2_reg_3110 <= p_p2_i_i_0_2_fu_864_p3;
        p_p2_i_i_reg_3074 <= p_p2_i_i_fu_800_p3;
        tmp_25_reg_3036 <= tmp_25_fu_742_p2;
        tmp_26_reg_3046 <= tmp_26_fu_763_p2;
        tmp_27_reg_3054 <= tmp_27_fu_775_p2;
        tmp_28_reg_3067 <= tmp_28_fu_780_p2;
        tmp_409_0_1_reg_3050 <= tmp_409_0_1_fu_769_p2;
        tmp_45_reg_3079 <= tmp_45_fu_808_p1;
        tmp_57_reg_3097 <= tmp_57_fu_840_p1;
        tmp_75_reg_3115 <= tmp_75_fu_872_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_load_reg_3288 <= k_buf_0_val_3_q0;
        k_buf_0_val_4_load_reg_3301 <= k_buf_0_val_4_q0;
        k_buf_1_val_3_load_reg_3322 <= k_buf_1_val_3_q0;
        k_buf_1_val_4_load_reg_3335 <= k_buf_1_val_4_q0;
        k_buf_2_val_3_load_reg_3356 <= k_buf_2_val_3_q0;
        k_buf_2_val_4_load_reg_3369 <= k_buf_2_val_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_26_reg_3768 <= p_Val2_26_fu_2526_p3;
        p_Val2_27_reg_3773 <= p_Val2_27_fu_2574_p3;
        p_Val2_28_reg_3778 <= p_Val2_28_fu_2622_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_89_0_0_2_reg_3618 <= grp_fu_2669_p4;
        p_Val2_89_1_0_2_reg_3638 <= grp_fu_2679_p4;
        p_Val2_89_2_0_2_reg_3658 <= grp_fu_2689_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter9_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_89_0_2_reg_3678 <= p_Val2_89_0_2_fu_2271_p2;
        p_Val2_89_1_2_reg_3688 <= p_Val2_89_1_2_fu_2303_p2;
        p_Val2_89_2_2_reg_3698 <= p_Val2_89_2_2_fu_2335_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_src_cols_V_read_cas_reg_2735[15 : 0] <= p_src_cols_V_read_cas_fu_645_p1[15 : 0];
        p_src_rows_V_read_cas_reg_2742[15 : 0] <= p_src_rows_V_read_cas_fu_649_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_7_0_0_1_reg_3558[19 : 2] <= r_V_7_0_0_1_fu_1860_p2[19 : 2];
        r_V_7_0_1_2_reg_3563[19 : 2] <= r_V_7_0_1_2_fu_1888_p2[19 : 2];
        r_V_7_1_0_1_reg_3578[19 : 2] <= r_V_7_1_0_1_fu_1919_p2[19 : 2];
        r_V_7_1_1_2_reg_3583[19 : 2] <= r_V_7_1_1_2_fu_1947_p2[19 : 2];
        r_V_7_2_0_1_reg_3598[19 : 2] <= r_V_7_2_0_1_fu_1978_p2[19 : 2];
        r_V_7_2_1_2_reg_3603[19 : 2] <= r_V_7_2_1_2_fu_2006_p2[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter6_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_7_0_1_1_reg_3519 <= grp_fu_2630_p2;
        r_V_7_1_1_1_reg_3536 <= grp_fu_2636_p2;
        r_V_7_2_1_1_reg_3553 <= grp_fu_2642_p2;
        src_kernel_win_0_va_12_reg_3507 <= src_kernel_win_0_va_3_fu_264;
        src_kernel_win_0_va_13_reg_3513 <= src_kernel_win_0_va_4_fu_268;
        src_kernel_win_1_va_12_reg_3524 <= src_kernel_win_1_va_3_fu_288;
        src_kernel_win_1_va_13_reg_3530 <= src_kernel_win_1_va_4_fu_292;
        src_kernel_win_2_va_15_reg_3541 <= src_kernel_win_2_va_3_fu_312;
        src_kernel_win_2_va_16_reg_3547 <= src_kernel_win_2_va_4_fu_316;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_7_0_1_reg_3623[19 : 2] <= r_V_7_0_1_fu_2044_p2[19 : 2];
        r_V_7_0_2_1_reg_3633[19 : 2] <= r_V_7_0_2_1_fu_2088_p2[19 : 2];
        r_V_7_1_1_reg_3643[19 : 2] <= r_V_7_1_1_fu_2123_p2[19 : 2];
        r_V_7_1_2_1_reg_3653[19 : 2] <= r_V_7_1_2_1_fu_2167_p2[19 : 2];
        r_V_7_2_1_reg_3663[19 : 2] <= r_V_7_2_1_fu_2202_p2[19 : 2];
        r_V_7_2_2_1_reg_3673[19 : 2] <= r_V_7_2_2_1_fu_2246_p2[19 : 2];
        tmp42_reg_3628 <= tmp42_fu_2060_p2;
        tmp60_reg_3648 <= tmp60_fu_2139_p2;
        tmp65_reg_3668 <= tmp65_fu_2218_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op216_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op215_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_624 <= p_src_data_stream_0_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op224_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op223_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_631 <= p_src_data_stream_1_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op232_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op231_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_638 <= p_src_data_stream_2_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        right_border_buf_0_1_fu_328 <= right_border_buf_0_s_fu_324;
        right_border_buf_0_2_fu_336 <= col_buf_0_val_1_0_fu_1237_p3;
        right_border_buf_0_3_fu_340 <= right_border_buf_0_2_fu_336;
        right_border_buf_0_4_fu_348 <= col_buf_0_val_2_0_fu_1255_p3;
        right_border_buf_0_5_fu_352 <= right_border_buf_0_4_fu_348;
        right_border_buf_0_s_fu_324 <= col_buf_0_val_0_0_fu_1219_p3;
        right_border_buf_1_1_fu_364 <= right_border_buf_1_s_fu_360;
        right_border_buf_1_2_fu_372 <= col_buf_1_val_1_0_fu_1348_p3;
        right_border_buf_1_3_fu_376 <= right_border_buf_1_2_fu_372;
        right_border_buf_1_4_fu_384 <= col_buf_1_val_2_0_fu_1366_p3;
        right_border_buf_1_5_fu_388 <= right_border_buf_1_4_fu_384;
        right_border_buf_1_s_fu_360 <= col_buf_1_val_0_0_fu_1330_p3;
        right_border_buf_2_1_fu_344 <= col_buf_2_val_2_0_fu_1468_p3;
        right_border_buf_2_2_fu_356 <= right_border_buf_2_3_fu_368;
        right_border_buf_2_3_fu_368 <= col_buf_2_val_1_0_fu_1450_p3;
        right_border_buf_2_4_fu_380 <= right_border_buf_2_5_fu_392;
        right_border_buf_2_5_fu_392 <= col_buf_2_val_0_0_fu_1432_p3;
        right_border_buf_2_s_fu_332 <= right_border_buf_2_1_fu_344;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        row_assign_8_0_0_t_reg_3141 <= row_assign_8_0_0_t_fu_1028_p2;
        row_assign_8_0_1_t_reg_3148 <= row_assign_8_0_1_t_fu_1032_p2;
        row_assign_8_0_2_t_reg_3155 <= row_assign_8_0_2_t_fu_1036_p2;
        tmp_365_0_0_not_reg_3136 <= tmp_365_0_0_not_fu_1023_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_16_reg_3459 <= src_kernel_win_0_va_2_fu_260;
        src_kernel_win_1_va_16_reg_3464 <= src_kernel_win_1_va_2_fu_284;
        src_kernel_win_2_va_7_reg_3469 <= src_kernel_win_2_va_2_fu_308;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_1_fu_256 <= src_kernel_win_0_va_fu_252;
        src_kernel_win_0_va_fu_252 <= src_kernel_win_0_va_6_reg_3390;
        src_kernel_win_1_va_1_fu_280 <= src_kernel_win_1_va_fu_276;
        src_kernel_win_1_va_fu_276 <= src_kernel_win_1_va_6_reg_3413;
        src_kernel_win_2_va_1_fu_304 <= src_kernel_win_2_va_fu_300;
        src_kernel_win_2_va_fu_300 <= src_kernel_win_2_va_9_reg_3436;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_2_fu_260 <= src_kernel_win_0_va_7_fu_1527_p3;
        src_kernel_win_1_va_2_fu_284 <= src_kernel_win_1_va_7_fu_1576_p3;
        src_kernel_win_2_va_2_fu_308 <= src_kernel_win_2_va_10_fu_1625_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_3_fu_264 <= src_kernel_win_0_va_16_reg_3459_pp0_iter6_reg;
        src_kernel_win_0_va_4_fu_268 <= src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg;
        src_kernel_win_0_va_5_fu_272 <= src_kernel_win_0_va_4_fu_268;
        src_kernel_win_1_va_3_fu_288 <= src_kernel_win_1_va_16_reg_3464_pp0_iter6_reg;
        src_kernel_win_1_va_4_fu_292 <= src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg;
        src_kernel_win_1_va_5_fu_296 <= src_kernel_win_1_va_4_fu_292;
        src_kernel_win_2_va_3_fu_312 <= src_kernel_win_2_va_7_reg_3469_pp0_iter6_reg;
        src_kernel_win_2_va_4_fu_316 <= src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg;
        src_kernel_win_2_va_5_fu_320 <= src_kernel_win_2_va_4_fu_316;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_9_reg_3474 <= src_kernel_win_0_va_fu_252;
        src_kernel_win_1_va_9_reg_3485 <= src_kernel_win_1_va_fu_276;
        src_kernel_win_2_va_12_reg_3496 <= src_kernel_win_2_va_fu_300;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter7_reg == 1'd1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp41_reg_3568 <= grp_fu_2648_p3;
        tmp61_reg_3588 <= grp_fu_2655_p3;
        tmp66_reg_3608 <= grp_fu_2662_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3184_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp43_reg_3683 <= grp_fu_2699_p3;
        tmp62_reg_3693 <= grp_fu_2707_p3;
        tmp67_reg_3703 <= grp_fu_2715_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_fu_659_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_20_reg_2994 <= tmp_20_fu_665_p2;
        tmp_21_reg_2999 <= tmp_21_fu_670_p2;
        tmp_22_reg_3011 <= tmp_22_fu_698_p2;
        tmp_23_reg_3023 <= tmp_23_fu_725_p2;
        tmp_361_2_cast_cast_s_reg_3018[18 : 1] <= tmp_361_2_cast_cast_s_fu_721_p1[18 : 1];
        tmp_reg_3004 <= tmp_fu_681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3162 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_34_reg_3188 <= tmp_34_fu_1100_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_35_reg_3121 <= tmp_35_fu_971_p3;
        tmp_46_reg_3126 <= tmp_46_fu_993_p3;
        tmp_55_reg_3131 <= tmp_55_fu_1015_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_condition_pp0_exit_iter4_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter4_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond390_i_fu_731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond390_i_fu_731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2630_ce = 1'b1;
    end else begin
        grp_fu_2630_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2636_ce = 1'b1;
    end else begin
        grp_fu_2636_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2642_ce = 1'b1;
    end else begin
        grp_fu_2642_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2648_ce = 1'b1;
    end else begin
        grp_fu_2648_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2655_ce = 1'b1;
    end else begin
        grp_fu_2655_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2662_ce = 1'b1;
    end else begin
        grp_fu_2662_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2669_ce = 1'b1;
    end else begin
        grp_fu_2669_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2679_ce = 1'b1;
    end else begin
        grp_fu_2679_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2689_ce = 1'b1;
    end else begin
        grp_fu_2689_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2699_ce = 1'b1;
    end else begin
        grp_fu_2699_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2707_ce = 1'b1;
    end else begin
        grp_fu_2707_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_2715_ce = 1'b1;
    end else begin
        grp_fu_2715_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if (((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1))) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_load_reg_3288;
        end else if (((tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0))) begin
            k_buf_0_val_4_d1 = reg_624_pp0_iter4_reg;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if (((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1))) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_load_reg_3301;
        end else if (((tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0))) begin
            k_buf_0_val_5_d1 = reg_624_pp0_iter4_reg;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_4_ce0 = 1'b1;
    end else begin
        k_buf_1_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_4_ce1 = 1'b1;
    end else begin
        k_buf_1_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if (((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1))) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_load_reg_3322;
        end else if (((tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0))) begin
            k_buf_1_val_4_d1 = reg_631_pp0_iter4_reg;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_4_we1 = 1'b1;
    end else begin
        k_buf_1_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if (((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1))) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_load_reg_3335;
        end else if (((tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0))) begin
            k_buf_1_val_5_d1 = reg_631_pp0_iter4_reg;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter3_reg == 1'd1) & (exitcond389_i_reg_3162_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_4_ce0 = 1'b1;
    end else begin
        k_buf_2_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_4_ce1 = 1'b1;
    end else begin
        k_buf_2_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if (((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1))) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_load_reg_3356;
        end else if (((tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0))) begin
            k_buf_2_val_4_d1 = reg_638_pp0_iter4_reg;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_409_0_1_reg_3050 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_4_we1 = 1'b1;
    end else begin
        k_buf_2_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2257)) begin
        if (((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1))) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_load_reg_3369;
        end else if (((tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0))) begin
            k_buf_2_val_5_d1 = reg_638_pp0_iter4_reg;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (tmp_26_reg_3046 == 1'd1) & (icmp_reg_3041 == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194 == 1'd1) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op216_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op215_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194 == 1'd1) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op224_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op223_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194 == 1'd1) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op232_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_predicate_op231_read_state9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_19_fu_659_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond390_i_fu_731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) & ~((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter12 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter13 == 1'b1)) | ((ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast68_cas_fu_1104_p1 = ImagLoc_x_reg_3171_pp0_iter1_reg;

assign ImagLoc_x_fu_1067_p2 = ($signed(17'd131071) + $signed(t_V_5_reg_613));

assign Range1_all_zeros_2_fu_2434_p2 = ((tmp_69_fu_2424_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_2480_p2 = ((tmp_77_fu_2470_p4 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2388_p2 = ((tmp_60_fu_2378_p4 == 5'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter13 == 1'b1) & (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op216_read_state9 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op215_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op232_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op231_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op224_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op223_read_state9 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter13 == 1'b1) & (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op216_read_state9 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op215_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op232_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op231_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op224_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op223_read_state9 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter13 == 1'b1) & (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op216_read_state9 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op215_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op232_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op231_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op224_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op223_read_state9 == 1'b1)))));
end

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter13 = (((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3184_pp0_iter12_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter3 = (((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op216_read_state9 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op215_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op232_read_state9 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op231_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op224_read_state9 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op223_read_state9 == 1'b1)));
end

always @ (*) begin
    ap_condition_2257 = ((or_cond_i427_i_reg_3194_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op215_read_state9 = ((or_cond_i427_i_reg_3194 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op216_read_state9 = ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194 == 1'd1) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op223_read_state9 = ((or_cond_i427_i_reg_3194 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op224_read_state9 = ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194 == 1'd1) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op231_read_state9 = ((or_cond_i427_i_reg_3194 == 1'd1) & (icmp_reg_3041 == 1'd0) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op232_read_state9 = ((tmp_25_reg_3036 == 1'd1) & (icmp_reg_3041 == 1'd1) & (or_cond_i427_i_reg_3194 == 1'd1) & (exitcond389_i_reg_3162_pp0_iter2_reg == 1'd0));
end

assign brmerge_fu_1157_p2 = (tmp_365_0_0_not_reg_3136 | tmp_34_reg_3188);

assign brmerge_i_i_not_i_i1_fu_2569_p2 = (carry_i1_fu_2563_p2 & Range1_all_zeros_2_reg_3743);

assign brmerge_i_i_not_i_i2_fu_2617_p2 = (carry_i2_fu_2611_p2 & Range1_all_zeros_3_reg_3763);

assign brmerge_i_i_not_i_i_fu_2521_p2 = (carry_i_fu_2515_p2 & Range1_all_zeros_reg_3723);

assign carry_i1_fu_2563_p2 = (tmp_100_fu_2549_p3 | not_Result_7_i_i_1_fu_2557_p2);

assign carry_i2_fu_2611_p2 = (tmp_106_fu_2597_p3 | not_Result_7_i_i_2_fu_2605_p2);

assign carry_i_fu_2515_p2 = (tmp_94_fu_2501_p3 | not_Result_7_i_i_fu_2509_p2);

assign col_assign_1_0_t_fu_1177_p2 = (tmp_23_reg_3023 - tmp_89_reg_3203);

assign col_buf_0_val_0_0_fu_1219_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_51_fu_1208_p5);

assign col_buf_0_val_1_0_fu_1237_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_52_fu_1226_p5);

assign col_buf_0_val_2_0_fu_1255_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_53_fu_1244_p5);

assign col_buf_1_val_0_0_fu_1330_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_61_fu_1319_p5);

assign col_buf_1_val_1_0_fu_1348_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_63_fu_1337_p5);

assign col_buf_1_val_2_0_fu_1366_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_64_fu_1355_p5);

assign col_buf_2_val_0_0_fu_1432_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_70_fu_1421_p5);

assign col_buf_2_val_1_0_fu_1450_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_71_fu_1439_p5);

assign col_buf_2_val_2_0_fu_1468_p3 = ((brmerge_reg_3208_pp0_iter3_reg[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_72_fu_1457_p5);

assign exitcond389_i_fu_1040_p2 = ((t_V_5_reg_613 == tmp_20_reg_2994) ? 1'b1 : 1'b0);

assign exitcond390_i_fu_731_p2 = ((t_V_reg_602 == tmp_21_reg_2999) ? 1'b1 : 1'b0);

assign grp_fu_2630_p0 = grp_fu_2630_p00;

assign grp_fu_2630_p00 = src_kernel_win_0_va_2_fu_260;

assign grp_fu_2630_p1 = 21'd4465;

assign grp_fu_2636_p0 = grp_fu_2636_p00;

assign grp_fu_2636_p00 = src_kernel_win_1_va_2_fu_284;

assign grp_fu_2636_p1 = 21'd4465;

assign grp_fu_2642_p0 = grp_fu_2642_p00;

assign grp_fu_2642_p00 = src_kernel_win_2_va_2_fu_308;

assign grp_fu_2642_p1 = 21'd4465;

assign grp_fu_2648_p0 = grp_fu_2648_p00;

assign grp_fu_2648_p00 = src_kernel_win_0_va_1_fu_256;

assign grp_fu_2648_p1 = 19'd936;

assign grp_fu_2655_p0 = grp_fu_2655_p00;

assign grp_fu_2655_p00 = src_kernel_win_1_va_1_fu_280;

assign grp_fu_2655_p1 = 19'd936;

assign grp_fu_2662_p0 = grp_fu_2662_p00;

assign grp_fu_2662_p00 = src_kernel_win_2_va_1_fu_304;

assign grp_fu_2662_p1 = 19'd936;

assign grp_fu_2669_p0 = grp_fu_2669_p00;

assign grp_fu_2669_p00 = src_kernel_win_0_va_5_fu_272;

assign grp_fu_2669_p1 = grp_fu_2669_p10;

assign grp_fu_2669_p10 = src_kernel_win_0_va_8_reg_3402_pp0_iter6_reg;

assign grp_fu_2669_p2 = 19'd936;

assign grp_fu_2669_p3 = grp_fu_2669_p30;

assign grp_fu_2669_p30 = $unsigned(r_V_7_0_0_1_cast_fu_2015_p1);

assign grp_fu_2679_p0 = grp_fu_2679_p00;

assign grp_fu_2679_p00 = src_kernel_win_1_va_5_fu_296;

assign grp_fu_2679_p1 = grp_fu_2679_p10;

assign grp_fu_2679_p10 = src_kernel_win_1_va_8_reg_3425_pp0_iter6_reg;

assign grp_fu_2679_p2 = 19'd936;

assign grp_fu_2679_p3 = grp_fu_2679_p30;

assign grp_fu_2679_p30 = $unsigned(r_V_7_1_0_1_cast_fu_2094_p1);

assign grp_fu_2689_p0 = grp_fu_2689_p00;

assign grp_fu_2689_p00 = src_kernel_win_2_va_5_fu_320;

assign grp_fu_2689_p1 = grp_fu_2689_p10;

assign grp_fu_2689_p10 = src_kernel_win_2_va_11_reg_3448_pp0_iter6_reg;

assign grp_fu_2689_p2 = 19'd936;

assign grp_fu_2689_p3 = grp_fu_2689_p30;

assign grp_fu_2689_p30 = $unsigned(r_V_7_2_0_1_cast_fu_2173_p1);

assign grp_fu_2699_p0 = grp_fu_2699_p00;

assign grp_fu_2699_p00 = src_kernel_win_0_va_6_reg_3390_pp0_iter7_reg;

assign grp_fu_2699_p1 = 19'd936;

assign grp_fu_2699_p2 = grp_fu_2699_p20;

assign grp_fu_2699_p20 = $unsigned(r_V_7_0_2_1_cast_fu_2277_p1);

assign grp_fu_2707_p0 = grp_fu_2707_p00;

assign grp_fu_2707_p00 = src_kernel_win_1_va_6_reg_3413_pp0_iter7_reg;

assign grp_fu_2707_p1 = 19'd936;

assign grp_fu_2707_p2 = grp_fu_2707_p20;

assign grp_fu_2707_p20 = $unsigned(r_V_7_1_2_1_cast_fu_2309_p1);

assign grp_fu_2715_p0 = grp_fu_2715_p00;

assign grp_fu_2715_p00 = src_kernel_win_2_va_9_reg_3436_pp0_iter7_reg;

assign grp_fu_2715_p1 = 19'd936;

assign grp_fu_2715_p2 = grp_fu_2715_p20;

assign grp_fu_2715_p20 = $unsigned(r_V_7_2_2_1_cast_fu_2341_p1);

assign i_V_fu_736_p2 = (t_V_reg_602 + 17'd1);

assign icmp1_fu_1061_p2 = ((tmp_86_fu_1051_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_fu_757_p2 = ((tmp_42_fu_747_p4 != 16'd0) ? 1'b1 : 1'b0);

assign j_V_fu_1045_p2 = (t_V_5_reg_613 + 17'd1);

assign k_buf_0_val_3_address0 = tmp_50_fu_1164_p1;

assign k_buf_0_val_4_address0 = tmp_50_fu_1164_p1;

assign k_buf_0_val_5_address0 = tmp_50_fu_1164_p1;

assign k_buf_1_val_3_address0 = tmp_50_fu_1164_p1;

assign k_buf_1_val_4_address0 = tmp_50_fu_1164_p1;

assign k_buf_1_val_5_address0 = tmp_50_fu_1164_p1;

assign k_buf_2_val_3_address0 = tmp_50_fu_1164_p1;

assign k_buf_2_val_4_address0 = tmp_50_fu_1164_p1;

assign k_buf_2_val_5_address0 = tmp_50_fu_1164_p1;

assign not_Result_7_i_i_1_fu_2557_p2 = (tmp_99_fu_2537_p3 ^ 1'd1);

assign not_Result_7_i_i_2_fu_2605_p2 = (tmp_105_fu_2585_p3 ^ 1'd1);

assign not_Result_7_i_i_fu_2509_p2 = (tmp_93_fu_2489_p3 ^ 1'd1);

assign or_cond_i427_i_fu_1120_p2 = (tmp_34_reg_3188 & rev3_fu_1114_p2);

assign or_cond_i_fu_1095_p2 = (icmp_reg_3041 & icmp1_fu_1061_p2);

assign or_cond_i_i_0_1_fu_920_p2 = (tmp_435_0_1_fu_916_p2 & rev1_fu_910_p2);

assign or_cond_i_i_0_2_fu_947_p2 = (tmp_435_0_2_fu_943_p2 & rev2_fu_937_p2);

assign or_cond_i_i_fu_893_p2 = (tmp_29_fu_889_p2 & rev_fu_883_p2);

assign p_Val2_15_fu_2354_p2 = (tmp57_cast_fu_2351_p1 + p_Val2_89_0_2_cast_fu_2348_p1);

assign p_Val2_17_fu_2496_p2 = (p_Val2_16_reg_3713 + tmp_7_i_i_fu_2486_p1);

assign p_Val2_20_fu_2544_p2 = (p_Val2_19_reg_3733 + tmp_7_i_i1_fu_2534_p1);

assign p_Val2_22_fu_2446_p2 = (tmp67_cast_fu_2443_p1 + p_Val2_89_2_2_cast_fu_2440_p1);

assign p_Val2_24_fu_2592_p2 = (p_Val2_23_reg_3753 + tmp_7_i_i2_fu_2582_p1);

assign p_Val2_26_fu_2526_p3 = ((brmerge_i_i_not_i_i_fu_2521_p2[0:0] === 1'b1) ? p_Val2_17_fu_2496_p2 : 8'd255);

assign p_Val2_27_fu_2574_p3 = ((brmerge_i_i_not_i_i1_fu_2569_p2[0:0] === 1'b1) ? p_Val2_20_fu_2544_p2 : 8'd255);

assign p_Val2_28_fu_2622_p3 = ((brmerge_i_i_not_i_i2_fu_2617_p2[0:0] === 1'b1) ? p_Val2_24_fu_2592_p2 : 8'd255);

assign p_Val2_89_0_0_2_ca_fu_2252_p1 = p_Val2_89_0_0_2_reg_3618;

assign p_Val2_89_0_2_cast_fu_2348_p1 = p_Val2_89_0_2_reg_3678;

assign p_Val2_89_0_2_fu_2271_p2 = (tmp55_cast_fu_2268_p1 + tmp40_fu_2262_p2);

assign p_Val2_89_1_0_2_ca_fu_2284_p1 = p_Val2_89_1_0_2_reg_3638;

assign p_Val2_89_1_2_cast_fu_2394_p1 = p_Val2_89_1_2_reg_3688;

assign p_Val2_89_1_2_fu_2303_p2 = (tmp60_cast_fu_2300_p1 + tmp59_fu_2294_p2);

assign p_Val2_89_2_0_2_ca_fu_2316_p1 = p_Val2_89_2_0_2_reg_3658;

assign p_Val2_89_2_2_cast_fu_2440_p1 = p_Val2_89_2_2_reg_3698;

assign p_Val2_89_2_2_fu_2335_p2 = (tmp65_cast_fu_2332_p1 + tmp64_fu_2326_p2);

assign p_Val2_s_fu_2400_p2 = (tmp62_cast_fu_2397_p1 + p_Val2_89_1_2_cast_fu_2394_p1);

assign p_assign_1_fu_1081_p2 = (17'd1 - t_V_5_reg_613);

assign p_assign_2_fu_1132_p2 = ($signed(tmp_361_2_cast_cast_s_reg_3018) - $signed(p_p2_i429_i_cast_cast_fu_1125_p1));

assign p_assign_6_0_1_fu_812_p2 = ($signed(17'd131070) + $signed(t_V_reg_602));

assign p_assign_6_0_2_fu_844_p2 = ($signed(17'd131069) + $signed(t_V_reg_602));

assign p_assign_7_0_1_fu_826_p2 = (17'd2 - t_V_reg_602);

assign p_assign_7_0_2_fu_858_p2 = (17'd3 - t_V_reg_602);

assign p_assign_7_fu_794_p2 = (17'd1 - t_V_reg_602);

assign p_dst_data_stream_0_V_din = p_Val2_26_reg_3768;

assign p_dst_data_stream_1_V_din = p_Val2_27_reg_3773;

assign p_dst_data_stream_2_V_din = p_Val2_28_reg_3778;

assign p_p2_i429_i_cast_cast_fu_1125_p1 = p_p2_i429_i_reg_3178_pp0_iter1_reg;

assign p_p2_i429_i_fu_1087_p3 = ((tmp_88_fu_1073_p3[0:0] === 1'b1) ? p_assign_1_fu_1081_p2 : ImagLoc_x_fu_1067_p2);

assign p_p2_i429_i_p_assign_2_fu_1137_p3 = ((tmp_36_fu_1128_p2[0:0] === 1'b1) ? p_p2_i429_i_cast_cast_fu_1125_p1 : p_assign_2_fu_1132_p2);

assign p_p2_i_i_0_1_fu_832_p3 = ((tmp_49_fu_818_p3[0:0] === 1'b1) ? p_assign_7_0_1_fu_826_p2 : p_assign_6_0_1_fu_812_p2);

assign p_p2_i_i_0_2_fu_864_p3 = ((tmp_67_fu_850_p3[0:0] === 1'b1) ? p_assign_7_0_2_fu_858_p2 : p_assign_6_0_2_fu_844_p2);

assign p_p2_i_i_fu_800_p3 = ((tmp_44_fu_786_p3[0:0] === 1'b1) ? p_assign_7_fu_794_p2 : tmp_28_fu_780_p2);

assign p_shl10_cast_fu_2108_p1 = p_shl10_fu_2101_p3;

assign p_shl10_fu_2101_p3 = {{src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg}, {11'd0}};

assign p_shl11_cast_fu_2119_p1 = p_shl11_fu_2112_p3;

assign p_shl11_fu_2112_p3 = {{src_kernel_win_1_va_12_reg_3524_pp0_iter8_reg}, {2'd0}};

assign p_shl12_cast_fu_1932_p1 = p_shl12_fu_1925_p3;

assign p_shl12_fu_1925_p3 = {{src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg}, {11'd0}};

assign p_shl13_cast_fu_1943_p1 = p_shl13_fu_1936_p3;

assign p_shl13_fu_1936_p3 = {{src_kernel_win_1_va_7_reg_3419_pp0_iter7_reg}, {2'd0}};

assign p_shl14_cast_fu_2152_p1 = p_shl14_fu_2145_p3;

assign p_shl14_fu_2145_p3 = {{src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg}, {11'd0}};

assign p_shl15_cast_fu_2163_p1 = p_shl15_fu_2156_p3;

assign p_shl15_fu_2156_p3 = {{src_kernel_win_1_va_9_reg_3485_pp0_iter8_reg}, {2'd0}};

assign p_shl16_cast_fu_1963_p1 = p_shl16_fu_1956_p3;

assign p_shl16_fu_1956_p3 = {{src_kernel_win_2_va_16_reg_3547}, {11'd0}};

assign p_shl17_cast_fu_1974_p1 = p_shl17_fu_1967_p3;

assign p_shl17_fu_1967_p3 = {{src_kernel_win_2_va_16_reg_3547}, {2'd0}};

assign p_shl18_cast_fu_2187_p1 = p_shl18_fu_2180_p3;

assign p_shl18_fu_2180_p3 = {{src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg}, {11'd0}};

assign p_shl19_cast_fu_2198_p1 = p_shl19_fu_2191_p3;

assign p_shl19_fu_2191_p3 = {{src_kernel_win_2_va_15_reg_3541_pp0_iter8_reg}, {2'd0}};

assign p_shl1_cast_fu_1845_p1 = p_shl1_fu_1838_p3;

assign p_shl1_fu_1838_p3 = {{src_kernel_win_0_va_13_reg_3513}, {11'd0}};

assign p_shl20_cast_fu_1991_p1 = p_shl20_fu_1984_p3;

assign p_shl20_fu_1984_p3 = {{src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg}, {11'd0}};

assign p_shl21_cast_fu_2002_p1 = p_shl21_fu_1995_p3;

assign p_shl21_fu_1995_p3 = {{src_kernel_win_2_va_10_reg_3442_pp0_iter7_reg}, {2'd0}};

assign p_shl22_cast_fu_2231_p1 = p_shl22_fu_2224_p3;

assign p_shl22_fu_2224_p3 = {{src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg}, {11'd0}};

assign p_shl23_cast_fu_2242_p1 = p_shl23_fu_2235_p3;

assign p_shl23_fu_2235_p3 = {{src_kernel_win_2_va_12_reg_3496_pp0_iter8_reg}, {2'd0}};

assign p_shl2_cast_fu_1856_p1 = p_shl2_fu_1849_p3;

assign p_shl2_fu_1849_p3 = {{src_kernel_win_0_va_13_reg_3513}, {2'd0}};

assign p_shl3_cast_fu_2029_p1 = p_shl3_fu_2022_p3;

assign p_shl3_fu_2022_p3 = {{src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg}, {11'd0}};

assign p_shl4_cast_fu_2040_p1 = p_shl4_fu_2033_p3;

assign p_shl4_fu_2033_p3 = {{src_kernel_win_0_va_12_reg_3507_pp0_iter8_reg}, {2'd0}};

assign p_shl5_cast_fu_1873_p1 = p_shl5_fu_1866_p3;

assign p_shl5_fu_1866_p3 = {{src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg}, {11'd0}};

assign p_shl6_cast_fu_1884_p1 = p_shl6_fu_1877_p3;

assign p_shl6_fu_1877_p3 = {{src_kernel_win_0_va_7_reg_3396_pp0_iter7_reg}, {2'd0}};

assign p_shl7_cast_fu_2084_p1 = p_shl7_fu_2077_p3;

assign p_shl7_fu_2077_p3 = {{src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg}, {2'd0}};

assign p_shl8_cast_fu_1904_p1 = p_shl8_fu_1897_p3;

assign p_shl8_fu_1897_p3 = {{src_kernel_win_1_va_13_reg_3530}, {11'd0}};

assign p_shl9_cast_fu_1915_p1 = p_shl9_fu_1908_p3;

assign p_shl9_fu_1908_p3 = {{src_kernel_win_1_va_13_reg_3530}, {2'd0}};

assign p_shl_cast_fu_2073_p1 = p_shl_fu_2066_p3;

assign p_shl_fu_2066_p3 = {{src_kernel_win_0_va_9_reg_3474_pp0_iter8_reg}, {11'd0}};

assign p_src_cols_V_read_cas_fu_645_p1 = p_src_cols_V_read;

assign p_src_rows_V_read_cas_fu_649_p1 = p_src_rows_V_read;

assign r_V_7_0_0_1_cast_fu_2015_p1 = $signed(r_V_7_0_0_1_reg_3558);

assign r_V_7_0_0_1_fu_1860_p2 = (p_shl1_cast_fu_1845_p1 - p_shl2_cast_fu_1856_p1);

assign r_V_7_0_1_2_cast_fu_2050_p1 = $signed(r_V_7_0_1_2_reg_3563);

assign r_V_7_0_1_2_fu_1888_p2 = (p_shl5_cast_fu_1873_p1 - p_shl6_cast_fu_1884_p1);

assign r_V_7_0_1_cast_fu_2255_p1 = $signed(r_V_7_0_1_reg_3623);

assign r_V_7_0_1_fu_2044_p2 = (p_shl3_cast_fu_2029_p1 - p_shl4_cast_fu_2040_p1);

assign r_V_7_0_2_1_cast_fu_2277_p1 = $signed(r_V_7_0_2_1_reg_3633);

assign r_V_7_0_2_1_fu_2088_p2 = (p_shl_cast_fu_2073_p1 - p_shl7_cast_fu_2084_p1);

assign r_V_7_1_0_1_cast_fu_2094_p1 = $signed(r_V_7_1_0_1_reg_3578);

assign r_V_7_1_0_1_fu_1919_p2 = (p_shl8_cast_fu_1904_p1 - p_shl9_cast_fu_1915_p1);

assign r_V_7_1_1_2_cast_fu_2129_p1 = $signed(r_V_7_1_1_2_reg_3583);

assign r_V_7_1_1_2_fu_1947_p2 = (p_shl12_cast_fu_1932_p1 - p_shl13_cast_fu_1943_p1);

assign r_V_7_1_1_cast_fu_2287_p1 = $signed(r_V_7_1_1_reg_3643);

assign r_V_7_1_1_fu_2123_p2 = (p_shl10_cast_fu_2108_p1 - p_shl11_cast_fu_2119_p1);

assign r_V_7_1_2_1_cast_fu_2309_p1 = $signed(r_V_7_1_2_1_reg_3653);

assign r_V_7_1_2_1_fu_2167_p2 = (p_shl14_cast_fu_2152_p1 - p_shl15_cast_fu_2163_p1);

assign r_V_7_2_0_1_cast_fu_2173_p1 = $signed(r_V_7_2_0_1_reg_3598);

assign r_V_7_2_0_1_fu_1978_p2 = (p_shl16_cast_fu_1963_p1 - p_shl17_cast_fu_1974_p1);

assign r_V_7_2_1_2_cast_fu_2208_p1 = $signed(r_V_7_2_1_2_reg_3603);

assign r_V_7_2_1_2_fu_2006_p2 = (p_shl20_cast_fu_1991_p1 - p_shl21_cast_fu_2002_p1);

assign r_V_7_2_1_cast_fu_2319_p1 = $signed(r_V_7_2_1_reg_3663);

assign r_V_7_2_1_fu_2202_p2 = (p_shl18_cast_fu_2187_p1 - p_shl19_cast_fu_2198_p1);

assign r_V_7_2_2_1_cast_fu_2341_p1 = $signed(r_V_7_2_2_1_reg_3673);

assign r_V_7_2_2_1_fu_2246_p2 = (p_shl22_cast_fu_2231_p1 - p_shl23_cast_fu_2242_p1);

assign rev1_fu_910_p2 = (tmp_48_fu_903_p3 ^ 1'd1);

assign rev2_fu_937_p2 = (tmp_62_fu_930_p3 ^ 1'd1);

assign rev3_fu_1114_p2 = (tmp_87_fu_1107_p3 ^ 1'd1);

assign rev_fu_883_p2 = (tmp_43_fu_876_p3 ^ 1'd1);

assign row_assign_8_0_0_t_fu_1028_p2 = (tmp_reg_3004 - tmp_35_reg_3121);

assign row_assign_8_0_1_t_fu_1032_p2 = (tmp_reg_3004 - tmp_46_reg_3126);

assign row_assign_8_0_2_t_fu_1036_p2 = (tmp_reg_3004 - tmp_55_reg_3131);

assign src_kernel_win_0_va_6_fu_1513_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_56_fu_1505_p5 : col_buf_0_val_0_0_reg_3293);

assign src_kernel_win_0_va_7_fu_1527_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_58_fu_1519_p5 : col_buf_0_val_1_0_reg_3306);

assign src_kernel_win_0_va_8_fu_1541_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_59_fu_1533_p5 : col_buf_0_val_2_0_reg_3314);

assign src_kernel_win_1_va_6_fu_1562_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_65_fu_1554_p5 : col_buf_1_val_0_0_reg_3327);

assign src_kernel_win_1_va_7_fu_1576_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_66_fu_1568_p5 : col_buf_1_val_1_0_reg_3340);

assign src_kernel_win_1_va_8_fu_1590_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_68_fu_1582_p5 : col_buf_1_val_2_0_reg_3348);

assign src_kernel_win_2_va_10_fu_1625_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_74_fu_1617_p5 : col_buf_2_val_1_0_reg_3374);

assign src_kernel_win_2_va_11_fu_1639_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_76_fu_1631_p5 : col_buf_2_val_2_0_reg_3382);

assign src_kernel_win_2_va_9_fu_1611_p3 = ((tmp_27_reg_3054[0:0] === 1'b1) ? tmp_73_fu_1603_p5 : col_buf_2_val_0_0_reg_3361);

assign tmp40_fu_2262_p2 = (p_Val2_89_0_0_2_ca_fu_2252_p1 + tmp_453_0_1_cast_fu_2258_p1);

assign tmp42_fu_2060_p2 = (tmp56_cast_fu_2057_p1 + tmp_453_0_1_2_cast_c_fu_2053_p1);

assign tmp55_cast_fu_2268_p1 = tmp42_reg_3628;

assign tmp56_cast_fu_2057_p1 = tmp41_reg_3568;

assign tmp57_cast_fu_2351_p1 = tmp43_reg_3683;

assign tmp59_fu_2294_p2 = (p_Val2_89_1_0_2_ca_fu_2284_p1 + tmp_453_1_1_cast_fu_2290_p1);

assign tmp60_cast_fu_2300_p1 = tmp60_reg_3648;

assign tmp60_fu_2139_p2 = (tmp61_cast_fu_2136_p1 + tmp_453_1_1_2_cast_c_fu_2132_p1);

assign tmp61_cast_fu_2136_p1 = tmp61_reg_3588;

assign tmp62_cast_fu_2397_p1 = tmp62_reg_3693;

assign tmp64_fu_2326_p2 = (p_Val2_89_2_0_2_ca_fu_2316_p1 + tmp_453_2_1_cast_fu_2322_p1);

assign tmp65_cast_fu_2332_p1 = tmp65_reg_3668;

assign tmp65_fu_2218_p2 = (tmp66_cast_fu_2215_p1 + tmp_453_2_1_2_cast_c_fu_2211_p1);

assign tmp66_cast_fu_2215_p1 = tmp66_reg_3608;

assign tmp67_cast_fu_2443_p1 = tmp67_reg_3703;

assign tmp_100_fu_2549_p3 = p_Val2_20_fu_2544_p2[32'd7];

assign tmp_105_fu_2585_p3 = p_Val2_22_reg_3748[32'd21];

assign tmp_106_fu_2597_p3 = p_Val2_24_fu_2592_p2[32'd7];

assign tmp_18_fu_653_p2 = (tmp_s_reg_591 + 2'd1);

assign tmp_19_fu_659_p2 = ((tmp_s_reg_591 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_20_fu_665_p2 = (17'd2 + p_src_cols_V_read_cas_reg_2735);

assign tmp_21_fu_670_p2 = (17'd2 + p_src_rows_V_read_cas_reg_2742);

assign tmp_22_fu_698_p2 = (tmp_447_0_cast_cast_fu_690_p3 ^ 2'd2);

assign tmp_23_fu_725_p2 = ($signed(2'd3) + $signed(tmp_38_fu_678_p1));

assign tmp_25_fu_742_p2 = ((t_V_reg_602 < p_src_rows_V_read_cas_reg_2742) ? 1'b1 : 1'b0);

assign tmp_26_fu_763_p2 = ((t_V_reg_602 == 17'd1) ? 1'b1 : 1'b0);

assign tmp_27_fu_775_p2 = ((t_V_reg_602 > p_src_rows_V_read_cas_reg_2742) ? 1'b1 : 1'b0);

assign tmp_28_fu_780_p2 = ($signed(17'd131071) + $signed(t_V_reg_602));

assign tmp_29_fu_889_p2 = (($signed(tmp_28_reg_3067) < $signed(p_src_rows_V_read_cas_reg_2742)) ? 1'b1 : 1'b0);

assign tmp_31_fu_899_p2 = (($signed(p_p2_i_i_reg_3074) < $signed(p_src_rows_V_read_cas_reg_2742)) ? 1'b1 : 1'b0);

assign tmp_32_fu_957_p2 = (tmp_22_reg_3011 - tmp_45_reg_3079);

assign tmp_33_fu_961_p3 = ((tmp_31_fu_899_p2[0:0] === 1'b1) ? tmp_45_reg_3079 : tmp_32_fu_957_p2);

assign tmp_34_fu_1100_p2 = (($signed(ImagLoc_x_reg_3171) < $signed(p_src_cols_V_read_cas_reg_2735)) ? 1'b1 : 1'b0);

assign tmp_35_fu_971_p3 = ((or_cond_i_i_fu_893_p2[0:0] === 1'b1) ? tmp_83_fu_968_p1 : tmp_33_fu_961_p3);

assign tmp_360_2_cast_cast_fu_711_p1 = tmp_360_2_fu_704_p3;

assign tmp_360_2_fu_704_p3 = {{p_src_cols_V_read}, {1'd0}};

assign tmp_361_2_cast_cast_s_fu_721_p1 = $signed(tmp_361_2_fu_715_p2);

assign tmp_361_2_fu_715_p2 = ($signed(18'd262142) + $signed(tmp_360_2_cast_cast_fu_711_p1));

assign tmp_365_0_0_not_fu_1023_p2 = (tmp_25_reg_3036 ^ 1'd1);

assign tmp_36_fu_1128_p2 = (($signed(p_p2_i429_i_reg_3178_pp0_iter1_reg) < $signed(p_src_cols_V_read_cas_reg_2735)) ? 1'b1 : 1'b0);

assign tmp_37_fu_675_p1 = p_src_rows_V_read[1:0];

assign tmp_38_fu_678_p1 = p_src_cols_V_read[1:0];

assign tmp_39_fu_979_p2 = (tmp_22_reg_3011 - tmp_57_reg_3097);

assign tmp_409_0_1_fu_769_p2 = ((t_V_reg_602 == 17'd0) ? 1'b1 : 1'b0);

assign tmp_40_fu_687_p1 = p_src_rows_V_read[0:0];

assign tmp_41_fu_983_p3 = ((tmp_445_0_1_fu_926_p2[0:0] === 1'b1) ? tmp_57_reg_3097 : tmp_39_fu_979_p2);

assign tmp_42_fu_747_p4 = {{t_V_reg_602[16:1]}};

assign tmp_435_0_1_fu_916_p2 = (($signed(p_assign_6_0_1_reg_3085) < $signed(p_src_rows_V_read_cas_reg_2742)) ? 1'b1 : 1'b0);

assign tmp_435_0_2_fu_943_p2 = (($signed(p_assign_6_0_2_reg_3103) < $signed(p_src_rows_V_read_cas_reg_2742)) ? 1'b1 : 1'b0);

assign tmp_43_fu_876_p3 = tmp_28_reg_3067[32'd16];

assign tmp_445_0_1_fu_926_p2 = (($signed(p_p2_i_i_0_1_reg_3092) < $signed(p_src_rows_V_read_cas_reg_2742)) ? 1'b1 : 1'b0);

assign tmp_445_0_2_fu_953_p2 = (($signed(p_p2_i_i_0_2_reg_3110) < $signed(p_src_rows_V_read_cas_reg_2742)) ? 1'b1 : 1'b0);

assign tmp_447_0_cast_cast_fu_690_p3 = {{tmp_40_fu_687_p1}, {1'd0}};

assign tmp_44_fu_786_p3 = tmp_28_fu_780_p2[32'd16];

assign tmp_453_0_1_2_cast_c_fu_2053_p1 = $unsigned(r_V_7_0_1_2_cast_fu_2050_p1);

assign tmp_453_0_1_cast_fu_2258_p1 = $unsigned(r_V_7_0_1_cast_fu_2255_p1);

assign tmp_453_1_1_2_cast_c_fu_2132_p1 = $unsigned(r_V_7_1_1_2_cast_fu_2129_p1);

assign tmp_453_1_1_cast_fu_2290_p1 = $unsigned(r_V_7_1_1_cast_fu_2287_p1);

assign tmp_453_2_1_2_cast_c_fu_2211_p1 = $unsigned(r_V_7_2_1_2_cast_fu_2208_p1);

assign tmp_453_2_1_cast_fu_2322_p1 = $unsigned(r_V_7_2_1_cast_fu_2319_p1);

assign tmp_45_fu_808_p1 = p_p2_i_i_fu_800_p3[1:0];

assign tmp_46_fu_993_p3 = ((or_cond_i_i_0_1_fu_920_p2[0:0] === 1'b1) ? tmp_84_fu_990_p1 : tmp_41_fu_983_p3);

assign tmp_47_fu_1001_p2 = (tmp_22_reg_3011 - tmp_75_reg_3115);

assign tmp_48_fu_903_p3 = p_assign_6_0_1_reg_3085[32'd16];

assign tmp_49_fu_818_p3 = p_assign_6_0_1_fu_812_p2[32'd16];

assign tmp_50_fu_1164_p1 = $unsigned(x_cast_fu_1161_p1);

assign tmp_54_fu_1005_p3 = ((tmp_445_0_2_fu_953_p2[0:0] === 1'b1) ? tmp_75_reg_3115 : tmp_47_fu_1001_p2);

assign tmp_55_fu_1015_p3 = ((or_cond_i_i_0_2_fu_947_p2[0:0] === 1'b1) ? tmp_85_fu_1012_p1 : tmp_54_fu_1005_p3);

assign tmp_57_fu_840_p1 = p_p2_i_i_0_1_fu_832_p3[1:0];

assign tmp_60_fu_2378_p4 = {{p_Val2_15_fu_2354_p2[26:22]}};

assign tmp_62_fu_930_p3 = p_assign_6_0_2_reg_3103[32'd16];

assign tmp_67_fu_850_p3 = p_assign_6_0_2_fu_844_p2[32'd16];

assign tmp_69_fu_2424_p4 = {{p_Val2_s_fu_2400_p2[26:22]}};

assign tmp_75_fu_872_p1 = p_p2_i_i_0_2_fu_864_p3[1:0];

assign tmp_77_fu_2470_p4 = {{p_Val2_22_fu_2446_p2[26:22]}};

assign tmp_7_i_i1_fu_2534_p1 = tmp_98_reg_3738;

assign tmp_7_i_i2_fu_2582_p1 = tmp_104_reg_3758;

assign tmp_7_i_i_fu_2486_p1 = tmp_92_reg_3718;

assign tmp_83_fu_968_p1 = tmp_28_reg_3067[1:0];

assign tmp_84_fu_990_p1 = p_assign_6_0_1_reg_3085[1:0];

assign tmp_85_fu_1012_p1 = p_assign_6_0_2_reg_3103[1:0];

assign tmp_86_fu_1051_p4 = {{t_V_5_reg_613[16:1]}};

assign tmp_87_fu_1107_p3 = ImagLoc_x_reg_3171_pp0_iter1_reg[32'd16];

assign tmp_88_fu_1073_p3 = ImagLoc_x_fu_1067_p2[32'd16];

assign tmp_89_fu_1153_p1 = x_fu_1145_p3[1:0];

assign tmp_93_fu_2489_p3 = p_Val2_15_reg_3708[32'd21];

assign tmp_94_fu_2501_p3 = p_Val2_17_fu_2496_p2[32'd7];

assign tmp_99_fu_2537_p3 = p_Val2_s_reg_3728[32'd21];

assign tmp_fu_681_p2 = ($signed(2'd3) + $signed(tmp_37_fu_675_p1));

assign x_cast_fu_1161_p1 = x_reg_3198;

assign x_fu_1145_p3 = ((or_cond_i427_i_fu_1120_p2[0:0] === 1'b1) ? ImagLoc_x_cast68_cas_fu_1104_p1 : p_p2_i429_i_p_assign_2_fu_1137_p3);

always @ (posedge ap_clk) begin
    p_src_cols_V_read_cas_reg_2735[16] <= 1'b0;
    p_src_rows_V_read_cas_reg_2742[16] <= 1'b0;
    tmp_361_2_cast_cast_s_reg_3018[0] <= 1'b0;
    r_V_7_0_0_1_reg_3558[1:0] <= 2'b00;
    r_V_7_0_1_2_reg_3563[1:0] <= 2'b00;
    r_V_7_1_0_1_reg_3578[1:0] <= 2'b00;
    r_V_7_1_1_2_reg_3583[1:0] <= 2'b00;
    r_V_7_2_0_1_reg_3598[1:0] <= 2'b00;
    r_V_7_2_1_2_reg_3603[1:0] <= 2'b00;
    r_V_7_0_1_reg_3623[1:0] <= 2'b00;
    r_V_7_0_2_1_reg_3633[1:0] <= 2'b00;
    r_V_7_1_1_reg_3643[1:0] <= 2'b00;
    r_V_7_1_2_1_reg_3653[1:0] <= 2'b00;
    r_V_7_2_1_reg_3663[1:0] <= 2'b00;
    r_V_7_2_2_1_reg_3673[1:0] <= 2'b00;
end

endmodule //Filter2D
