;redcode
;assert 1
	SPL 0, <-2
	CMP -299, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN 0, 0
	SUB #7, 0
	SUB <0, 0
	MOV -1, <-20
	SPL 0, 3
	ADD #270, <1
	JMP -4, @-20
	SUB <0, 0
	SUB <0, 0
	SUB <0, 0
	SUB -2, -3
	SUB 0, 30
	DJN 0, 9
	SUB 0, 3
	DJN 0, 9
	DJN 0, 9
	DJN 0, 9
	SUB 0, 30
	ADD #270, <1
	SUB 0, 30
	DJN 0, 9
	SUB @121, 106
	SPL 0, 3
	SLT -67, 10
	DJN 0, 0
	SUB 12, @10
	SUB 12, @10
	SLT -67, 10
	DJN -1, @-20
	SUB #72, @200
	SLT 50, 12
	SUB #7, 901
	SUB #7, 901
	SPL 0, <-2
	SUB @124, 106
	CMP @221, 106
	CMP -299, <-120
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	SPL 0, <-2
	CMP -299, <-120
	SPL 0, <-2
	ADD #299, <1
	SPL 0, <-2
	CMP -299, <-120
	CMP -299, <-120
	SUB #7, 0
