

================================================================
== Vivado HLS Report for 'dispatch'
================================================================
* Date:           Tue Nov 13 22:52:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        memcachedPipeline_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     3.452|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      56|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      90|
|Register         |        -|      -|     144|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     144|     146|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_196_i_fu_161_p2               |     +    |      0|  0|  15|           1|           8|
    |ap_block_state2_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |memRdCmd_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |memRdCmd_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |memRdCmd_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |tmp_195_i_fu_142_p2               |   icmp   |      0|  0|  13|          13|          13|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |tmp_count_V_fu_167_p3             |  select  |      0|  0|   8|           1|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  56|          23|          36|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_iter1_fsm         |  15|          3|    2|          6|
    |ap_NS_iter2_fsm         |  15|          3|    2|          6|
    |ap_done                 |   9|          2|    1|          2|
    |demux2getPath_V_blk_n   |   9|          2|    1|          2|
    |disp2rec_V_V_blk_n      |   9|          2|    1|          2|
    |memRdCmd_V_1_data_out   |   9|          2|   40|         80|
    |memRdCmd_V_1_state      |  15|          3|    2|          6|
    |memRdCmd_V_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  90|         19|   50|        106|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_iter0_fsm                |   1|   0|    1|          0|
    |ap_CS_iter1_fsm                |   2|   0|    2|          0|
    |ap_CS_iter2_fsm                |   2|   0|    2|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |getCtrlWord_address_s_reg_186  |  32|   0|   32|          0|
    |memRdCmd_V_1_payload_A         |  40|   0|   40|          0|
    |memRdCmd_V_1_payload_B         |  40|   0|   40|          0|
    |memRdCmd_V_1_sel_rd            |   1|   0|    1|          0|
    |memRdCmd_V_1_sel_wr            |   1|   0|    1|          0|
    |memRdCmd_V_1_state             |   2|   0|    2|          0|
    |tmp_195_i_reg_196              |   1|   0|    1|          0|
    |tmp_V_reg_201                  |  12|   0|   12|          0|
    |tmp_reg_182                    |   1|   0|    1|          0|
    |tmp_reg_182_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp_s_reg_191                  |   7|   0|    7|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 144|   0|  144|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     dispatch    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     dispatch    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     dispatch    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     dispatch    | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |     dispatch    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     dispatch    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     dispatch    | return value |
|demux2getPath_V_dout     |  in |   45|   ap_fifo  | demux2getPath_V |    pointer   |
|demux2getPath_V_empty_n  |  in |    1|   ap_fifo  | demux2getPath_V |    pointer   |
|demux2getPath_V_read     | out |    1|   ap_fifo  | demux2getPath_V |    pointer   |
|disp2rec_V_V_din         | out |   12|   ap_fifo  |   disp2rec_V_V  |    pointer   |
|disp2rec_V_V_full_n      |  in |    1|   ap_fifo  |   disp2rec_V_V  |    pointer   |
|disp2rec_V_V_write       | out |    1|   ap_fifo  |   disp2rec_V_V  |    pointer   |
|memRdCmd_V_TREADY        |  in |    1|    axis    |    memRdCmd_V   |    pointer   |
|memRdCmd_V_TDATA         | out |   40|    axis    |    memRdCmd_V   |    pointer   |
|memRdCmd_V_TVALID        | out |    1|    axis    |    memRdCmd_V   |    pointer   |
+-------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i45P(i45* @demux2getPath_V, i32 1)"   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge2.i, label %dispatch.exit" [sources/valueStore/valueStore.cpp:468]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.39ns)   --->   "%tmp4 = call i45 @_ssdm_op_Read.ap_fifo.volatile.i45P(i45* @demux2getPath_V)"   --->   Operation 6 'read' 'tmp4' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%getCtrlWord_address_s = trunc i45 %tmp4 to i32" [sources/valueStore/../globals.h:143->sources/valueStore/valueStore.cpp:470]   --->   Operation 7 'trunc' 'getCtrlWord_address_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_length_V_load_ne = call i13 @_ssdm_op_PartSelect.i13.i45.i32.i32(i45 %tmp4, i32 32, i32 44)" [sources/valueStore/../globals.h:143->sources/valueStore/valueStore.cpp:470]   --->   Operation 8 'partselect' 'tmp_length_V_load_ne' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i45.i32.i32(i45 %tmp4, i32 38, i32 44)" [sources/valueStore/valueStore.cpp:471]   --->   Operation 9 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%op2_assign = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %tmp_s, i6 0)" [sources/valueStore/valueStore.cpp:472]   --->   Operation 10 'bitconcatenate' 'op2_assign' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.06ns)   --->   "%tmp_195_i = icmp ugt i13 %tmp_length_V_load_ne, %op2_assign" [sources/valueStore/valueStore.cpp:472]   --->   Operation 11 'icmp' 'tmp_195_i' <Predicate = (tmp)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_V = call i12 @_ssdm_op_PartSelect.i12.i45.i32.i32(i45 %tmp4, i32 32, i32 43)" [sources/valueStore/valueStore.cpp:476]   --->   Operation 12 'partselect' 'tmp_V' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_192_i = zext i7 %tmp_s to i8" [sources/valueStore/valueStore.cpp:471]   --->   Operation 13 'zext' 'tmp_192_i' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.27ns)   --->   "%tmp_196_i = add i8 1, %tmp_192_i" [sources/valueStore/valueStore.cpp:473]   --->   Operation 14 'add' 'tmp_196_i' <Predicate = (tmp & tmp_195_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.37ns)   --->   "%tmp_count_V = select i1 %tmp_195_i, i8 %tmp_196_i, i8 %tmp_192_i" [sources/valueStore/valueStore.cpp:472]   --->   Operation 15 'select' 'tmp_count_V' <Predicate = (tmp)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i40 @_ssdm_op_BitConcatenate.i40.i8.i32(i8 %tmp_count_V, i32 %getCtrlWord_address_s)" [sources/valueStore/valueStore.cpp:475]   --->   Operation 16 'bitconcatenate' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memRdCmd_V, i40 %tmp_1)" [sources/valueStore/valueStore.cpp:475]   --->   Operation 17 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 18 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i12P(i12* @disp2rec_V_V, i12 %tmp_V)" [sources/valueStore/valueStore.cpp:476]   --->   Operation 18 'write' <Predicate = (tmp)> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 16> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i45* @demux2getPath_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1182, i32 0, i32 0, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184, [1 x i8]* @p_str1185, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1186, [1 x i8]* @p_str1187)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* @disp2rec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1161, i32 0, i32 0, [1 x i8]* @p_str1162, [1 x i8]* @p_str1163, [1 x i8]* @p_str1164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1165, [1 x i8]* @p_str1166)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40* %memRdCmd_V, [5 x i8]* @p_str324, i32 1, i32 1, [5 x i8]* @p_str425, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122, [1 x i8]* @p_str122, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str122) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [sources/valueStore/valueStore.cpp:463]   --->   Operation 22 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i40P(i40* %memRdCmd_V, i40 %tmp_1)" [sources/valueStore/valueStore.cpp:475]   --->   Operation 23 'write' <Predicate = (tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br label %dispatch.exit" [sources/valueStore/valueStore.cpp:477]   --->   Operation 24 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ memRdCmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ demux2getPath_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ disp2rec_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                   (nbreadreq     ) [ 0111]
StgValue_5            (br            ) [ 0000]
tmp4                  (read          ) [ 0000]
getCtrlWord_address_s (trunc         ) [ 0110]
tmp_length_V_load_ne  (partselect    ) [ 0000]
tmp_s                 (partselect    ) [ 0110]
op2_assign            (bitconcatenate) [ 0000]
tmp_195_i             (icmp          ) [ 0110]
tmp_V                 (partselect    ) [ 0110]
tmp_192_i             (zext          ) [ 0000]
tmp_196_i             (add           ) [ 0000]
tmp_count_V           (select        ) [ 0000]
tmp_1                 (bitconcatenate) [ 0101]
StgValue_18           (write         ) [ 0000]
StgValue_19           (specinterface ) [ 0000]
StgValue_20           (specinterface ) [ 0000]
StgValue_21           (specinterface ) [ 0000]
StgValue_22           (specpipeline  ) [ 0000]
StgValue_23           (write         ) [ 0000]
StgValue_24           (br            ) [ 0000]
StgValue_25           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="memRdCmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memRdCmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="demux2getPath_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demux2getPath_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="disp2rec_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="disp2rec_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i45P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i45P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i40P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1182"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1183"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1184"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1185"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1186"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1187"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1161"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1162"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1163"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1164"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1165"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1166"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str425"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="45" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="45" slack="0"/>
<pin id="92" dir="0" index="1" bw="45" slack="0"/>
<pin id="93" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="40" slack="0"/>
<pin id="99" dir="0" index="2" bw="40" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="StgValue_18_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="12" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="getCtrlWord_address_s_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="45" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="getCtrlWord_address_s/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_length_V_load_ne_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="45" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_length_V_load_ne/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="7" slack="0"/>
<pin id="126" dir="0" index="1" bw="45" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="op2_assign_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="op2_assign/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_195_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_195_i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="0"/>
<pin id="150" dir="0" index="1" bw="45" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="0" index="3" bw="7" slack="0"/>
<pin id="153" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_192_i_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_192_i/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_196_i_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="7" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_196_i/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_count_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_count_V/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="40" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="186" class="1005" name="getCtrlWord_address_s_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="getCtrlWord_address_s "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_s_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="1"/>
<pin id="193" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_195_i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_195_i "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_V_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="1"/>
<pin id="203" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_1_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="40" slack="1"/>
<pin id="208" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="90" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="90" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="90" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="124" pin="4"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="114" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="134" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="90" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="158" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="96" pin=2"/></net>

<net id="185"><net_src comp="82" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="110" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="194"><net_src comp="124" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="199"><net_src comp="142" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="204"><net_src comp="148" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="209"><net_src comp="174" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="96" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: memRdCmd_V | {3 }
	Port: demux2getPath_V | {}
	Port: disp2rec_V_V | {2 }
 - Input state : 
	Port: dispatch : memRdCmd_V | {}
	Port: dispatch : demux2getPath_V | {1 }
	Port: dispatch : disp2rec_V_V | {}
  - Chain level:
	State 1
		op2_assign : 1
		tmp_195_i : 2
	State 2
		tmp_196_i : 1
		tmp_count_V : 2
		tmp_1 : 3
		StgValue_17 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |       tmp_196_i_fu_161       |    0    |    15   |
|----------|------------------------------|---------|---------|
|   icmp   |       tmp_195_i_fu_142       |    0    |    13   |
|----------|------------------------------|---------|---------|
|  select  |      tmp_count_V_fu_167      |    0    |    8    |
|----------|------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_82     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   read   |        tmp4_read_fu_90       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |        grp_write_fu_96       |    0    |    0    |
|          |   StgValue_18_write_fu_103   |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  | getCtrlWord_address_s_fu_110 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |  tmp_length_V_load_ne_fu_114 |    0    |    0    |
|partselect|         tmp_s_fu_124         |    0    |    0    |
|          |         tmp_V_fu_148         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       op2_assign_fu_134      |    0    |    0    |
|          |         tmp_1_fu_174         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       tmp_192_i_fu_158       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    36   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|getCtrlWord_address_s_reg_186|   32   |
|      tmp_195_i_reg_196      |    1   |
|        tmp_1_reg_206        |   40   |
|        tmp_V_reg_201        |   12   |
|         tmp_reg_182         |    1   |
|        tmp_s_reg_191        |    7   |
+-----------------------------+--------+
|            Total            |   93   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_96 |  p2  |   2  |  40  |   80   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   80   ||   0.85  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   93   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   93   |   45   |
+-----------+--------+--------+--------+
