
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-urand-1557.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000004 cycles: 3729981 heartbeat IPC: 2.68098 cumulative IPC: 2.68098 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 7459845 heartbeat IPC: 2.68106 cumulative IPC: 2.68102 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 11189447 heartbeat IPC: 2.68125 cumulative IPC: 2.6811 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 14919125 heartbeat IPC: 2.6812 cumulative IPC: 2.68112 (Simulation time: 0 hr 2 min 36 sec) 

Warmup complete CPU 0 instructions: 40000004 cycles: 14919125 (Simulation time: 0 hr 2 min 36 sec) 

Heartbeat CPU 0 instructions: 50000004 cycles: 363911198 heartbeat IPC: 0.0286539 cumulative IPC: 0.0286539 (Simulation time: 0 hr 19 min 19 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 717631466 heartbeat IPC: 0.0282709 cumulative IPC: 0.0284611 (Simulation time: 0 hr 36 min 11 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 1067581981 heartbeat IPC: 0.0285755 cumulative IPC: 0.0284992 (Simulation time: 0 hr 52 min 55 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 1416400568 heartbeat IPC: 0.0286682 cumulative IPC: 0.0285412 (Simulation time: 1 hr 9 min 35 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 1771656986 heartbeat IPC: 0.0281487 cumulative IPC: 0.0284618 (Simulation time: 1 hr 26 min 37 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 2122186507 heartbeat IPC: 0.0285283 cumulative IPC: 0.0284729 (Simulation time: 1 hr 43 min 25 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 2468777073 heartbeat IPC: 0.0288525 cumulative IPC: 0.0285265 (Simulation time: 2 hr 0 min 1 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 2820011906 heartbeat IPC: 0.028471 cumulative IPC: 0.0285196 (Simulation time: 2 hr 16 min 48 sec) 
Heartbeat CPU 0 instructions: 130000004 cycles: 3169335203 heartbeat IPC: 0.0286268 cumulative IPC: 0.0285314 (Simulation time: 2 hr 33 min 33 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 3516307566 heartbeat IPC: 0.0288207 cumulative IPC: 0.0285601 (Simulation time: 2 hr 50 min 9 sec) 
Finished CPU 0 instructions: 100000004 cycles: 3501388443 cumulative IPC: 0.0285601 (Simulation time: 2 hr 50 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0285601 instructions: 100000004 cycles: 3501388443
cpu0_DTLB TOTAL     ACCESS:   37080599  HIT:   19523669  MISS:   17556930
cpu0_DTLB LOAD      ACCESS:   36026002  HIT:   18619199  MISS:   17406803
cpu0_DTLB RFO       ACCESS:    1054597  HIT:     904470  MISS:     150127
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.057 cycles
cpu0_DTLB MSHR FULL EVENTS: 2052 MSHR MERGE EVENTS: 58002
cpu0_ITLB TOTAL     ACCESS:    5890105  HIT:    5890105  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5890105  HIT:    5890105  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   17556930  HIT:     442142  MISS:   17114788
cpu0_STLB LOAD      ACCESS:   17406803  HIT:     292895  MISS:   17113908
cpu0_STLB RFO       ACCESS:     150127  HIT:     149247  MISS:        880
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.23435 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52562967  HIT:   34032045  MISS:   18530922
cpu0_L1D LOAD      ACCESS:   34368594  HIT:   15890026  MISS:   18478568
cpu0_L1D RFO       ACCESS:    1079767  HIT:    1045921  MISS:      33846
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   17114606  HIT:   17096098  MISS:      18508
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194.795 cycles
cpu0_L1D MSHR FULL EVENTS: 3588 MSHR MERGE EVENTS: 352297
cpu0_L2C TOTAL     ACCESS:   18598583  HIT:     114784  MISS:   18483799
cpu0_L2C LOAD      ACCESS:   18478568  HIT:      30174  MISS:   18448394
cpu0_L2C RFO       ACCESS:      33846  HIT:         49  MISS:      33797
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      67661  HIT:      67661  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      18508  HIT:      16900  MISS:       1608
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185.263 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   36967606  HIT:      64784  MISS:   18419015
LLC LOAD      ACCESS:   18448394  HIT:      63404  MISS:   18384990
LLC RFO       ACCESS:      33797  HIT:        124  MISS:      33673
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:   18483807  HIT:          0  MISS:   18483807
LLC TRANSLATION ACCESS:       1608  HIT:       1256  MISS:        352
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 165.841 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        443  ROW_BUFFER_MISS:   18418536
 DBUS AVG_CONGESTED_CYCLE:     3.5236
 WQ ROW_BUFFER_HIT:      28274  ROW_BUFFER_MISS:      39213  FULL:          0

Summary: DRAM events
Added_to_RQ : 18418979
Added_to_WQ : 67533
Merged_WQ_READ : 36
 DBUS congested total cycle: 5000977
 DBUS delay total cycle: 164823463865

CPU 0 Branch Prediction Accuracy: 94.1179% MPKI: 10.8103 Average ROB Occupancy at Mispredict: 348.856
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.8103
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

