

================================================================
== Vitis HLS Report for 'runOutputL1toL2'
================================================================
* Date:           Thu Jan 27 10:53:50 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.534 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_LOOP_L2_W  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%param_read = read i1120 @_ssdm_op_Read.ap_fifo.i1120P, i1120 %param"   --->   Operation 11 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.45ns)   --->   "%ko_1_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 12 'read' 'ko_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 13 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 14 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%ro_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %ro"   --->   Operation 15 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%co_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %co"   --->   Operation 16 'read' 'co_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (1.45ns)   --->   "%so_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375]   --->   Operation 17 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 18 'partselect' 'param_TILESIZE_H_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 19 'partselect' 'param_TILESIZE_W_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln220_1 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 21 'partselect' 'trunc_ln220_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln375)   --->   "%or_ln375_1 = or i32 %co_read, i32 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 22 'or' 'or_ln375_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln375)   --->   "%or_ln375 = or i32 %or_ln375_1, i32 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 23 'or' 'or_ln375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln375 = icmp_eq  i32 %or_ln375, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 24 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 25 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 26 'partselect' 'trunc_ln100_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 27 'partselect' 'trunc_ln100_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 28 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 29 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 30 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.53>
ST_2 : Operation 31 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 31 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 32 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 33 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 34 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 34 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 35 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 36 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul3_i_i_i = mul i11 %trunc_ln100_2, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 44 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul5_i_i_i = mul i11 %trunc_ln100_1, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 45 'mul' 'mul5_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul11_i_i_i = mul i11 %ko_1_read, i11 %trunc_ln220_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 46 'mul' 'mul11_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%cast = zext i32 %param_TILESIZE_H_i_i"   --->   Operation 47 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %param_TILESIZE_W_i_i"   --->   Operation 48 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 49 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.60ns)   --->   "%br_ln103 = br void %bb31.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 50 'br' 'br_ln103' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln103_2, void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln103_1, void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 52 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln105, void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 53 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.06ns)   --->   "%icmp_ln103 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 55 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.14ns)   --->   "%add_ln103_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 56 'add' 'add_ln103_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %._crit_edge.loopexit.i.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 57 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln105 = icmp_eq  i32 %wi, i32 %param_TILESIZE_W_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 58 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.22ns)   --->   "%select_ln103 = select i1 %icmp_ln105, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 59 'select' 'select_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.88ns)   --->   "%add_ln103_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 60 'add' 'add_ln103_3' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.22ns)   --->   "%select_ln103_1 = select i1 %icmp_ln105, i32 %add_ln103_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 61 'select' 'select_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i32 %select_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 62 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 63 [3/3] (0.99ns) (grouped into DSP with root node add8_i_i_i)   --->   "%mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 63 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i32 %select_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 64 'trunc' 'trunc_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.73ns)   --->   "%add_ln103 = add i11 %mul3_i_i_i, i11 %trunc_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'add' 'add_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.69ns) (grouped into DSP with root node add15_i_i_i)   --->   "%add_ln103_1 = add i11 %add_ln103, i11 %mul11_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 66 'add' 'add_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [3/3] (0.99ns) (grouped into DSP with root node add15_i_i_i)   --->   "%mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'mul' 'mul_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'trunc' 'empty' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %select_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'trunc' 'empty_69' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.73ns)   --->   "%tmp2 = add i11 %mul5_i_i_i, i11 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'add' 'tmp2' <Predicate = (!icmp_ln103)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln375, void %bb21.i.i.i, void %bb20.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:112->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'br' 'br_ln112' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.88ns)   --->   "%add_ln105 = add i32 %select_ln103, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'add' 'add_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 73 [2/3] (0.99ns) (grouped into DSP with root node add8_i_i_i)   --->   "%mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [2/3] (0.99ns) (grouped into DSP with root node add15_i_i_i)   --->   "%mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'mul' 'mul_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add8_i_i_i)   --->   "%mul_ln103 = mul i6 %trunc_ln1, i6 %trunc_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'mul' 'mul_ln103' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/3] (0.00ns) (grouped into DSP with root node add15_i_i_i)   --->   "%mul_ln103_1 = mul i11 %trunc_ln, i11 %add_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'mul' 'mul_ln103_1' <Predicate = (!icmp_ln103)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 77 [2/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i_i = add i6 %empty_69, i6 %mul_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 77 'add' 'add8_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [2/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i_i = add i11 %tmp2, i11 %mul_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 78 'add' 'add15_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.80>
ST_8 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%add8_i_i_i = add i6 %empty_69, i6 %mul_ln103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 79 'add' 'add8_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%idxprom_i_i_i = zext i6 %add8_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'zext' 'idxprom_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add15_i_i_i = add i11 %tmp2, i11 %mul_ln103_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'add' 'add15_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%idxprom16_i_i_i = zext i11 %add15_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'zext' 'idxprom16_i_i_i' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%output_l1_021_i_addr = getelementptr i32 %output_l1_021_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'getelementptr' 'output_l1_021_i_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (1.15ns)   --->   "%output_l1_021_i_load = load i6 %output_l1_021_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'load' 'output_l1_021_i_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%output_l2_reduction_0_addr = getelementptr i32 %output_l2_reduction_0, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 85 'getelementptr' 'output_l2_reduction_0_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.15ns)   --->   "%output_l2_reduction_0_load = load i11 %output_l2_reduction_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 86 'load' 'output_l2_reduction_0_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%output_l1_122_i_addr_1 = getelementptr i32 %output_l1_122_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 87 'getelementptr' 'output_l1_122_i_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (1.15ns)   --->   "%output_l1_122_i_load_1 = load i6 %output_l1_122_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 88 'load' 'output_l1_122_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%output_l2_reduction_1_addr_1 = getelementptr i32 %output_l2_reduction_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'getelementptr' 'output_l2_reduction_1_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (1.15ns)   --->   "%output_l2_reduction_1_load = load i11 %output_l2_reduction_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 90 'load' 'output_l2_reduction_1_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%output_l1_223_i_addr_1 = getelementptr i32 %output_l1_223_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'getelementptr' 'output_l1_223_i_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (1.15ns)   --->   "%output_l1_223_i_load_1 = load i6 %output_l1_223_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 92 'load' 'output_l1_223_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%output_l2_reduction_2_addr_1 = getelementptr i32 %output_l2_reduction_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'getelementptr' 'output_l2_reduction_2_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (1.15ns)   --->   "%output_l2_reduction_2_load = load i11 %output_l2_reduction_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'load' 'output_l2_reduction_2_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%output_l1_324_i_addr_1 = getelementptr i32 %output_l1_324_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'getelementptr' 'output_l1_324_i_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (1.15ns)   --->   "%output_l1_324_i_load_1 = load i6 %output_l1_324_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'load' 'output_l1_324_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%output_l2_reduction_3_addr_1 = getelementptr i32 %output_l2_reduction_3, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'getelementptr' 'output_l2_reduction_3_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (1.15ns)   --->   "%output_l2_reduction_3_load = load i11 %output_l2_reduction_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'load' 'output_l2_reduction_3_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%output_l1_122_i_addr = getelementptr i32 %output_l1_122_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'getelementptr' 'output_l1_122_i_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (1.15ns)   --->   "%output_l1_122_i_load = load i6 %output_l1_122_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'load' 'output_l1_122_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%output_l1_223_i_addr = getelementptr i32 %output_l1_223_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'getelementptr' 'output_l1_223_i_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.15ns)   --->   "%output_l1_223_i_load = load i6 %output_l1_223_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'load' 'output_l1_223_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%output_l1_324_i_addr = getelementptr i32 %output_l1_324_i, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'getelementptr' 'output_l1_324_i_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.15ns)   --->   "%output_l1_324_i_load = load i6 %output_l1_324_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'load' 'output_l1_324_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 9 <SV = 8> <Delay = 3.79>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_LOOP_L2_W_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 106 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:105->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 108 'specloopname' 'specloopname_ln105' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 109 [1/2] (1.15ns)   --->   "%output_l1_021_i_load = load i6 %output_l1_021_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 109 'load' 'output_l1_021_i_load' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 110 [1/2] (1.15ns)   --->   "%output_l2_reduction_0_load = load i11 %output_l2_reduction_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 110 'load' 'output_l2_reduction_0_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln117 = add i32 %output_l2_reduction_0_load, i32 %output_l1_021_i_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 111 'add' 'add_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117, i11 %output_l2_reduction_0_addr, i32 %output_l2_reduction_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 112 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%output_l2_0_addr_1 = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 113 'getelementptr' 'output_l2_0_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %add_ln117, i11 %output_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 114 'store' 'store_ln119' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 115 [1/2] (1.15ns)   --->   "%output_l1_122_i_load_1 = load i6 %output_l1_122_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 115 'load' 'output_l1_122_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 116 [1/2] (1.15ns)   --->   "%output_l2_reduction_1_load = load i11 %output_l2_reduction_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 116 'load' 'output_l2_reduction_1_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln117_1 = add i32 %output_l2_reduction_1_load, i32 %output_l1_122_i_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 117 'add' 'add_ln117_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117_1, i11 %output_l2_reduction_1_addr_1, i32 %output_l2_reduction_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 118 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%output_l2_1_addr_1 = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 119 'getelementptr' 'output_l2_1_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %add_ln117_1, i11 %output_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 120 'store' 'store_ln119' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 121 [1/2] (1.15ns)   --->   "%output_l1_223_i_load_1 = load i6 %output_l1_223_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 121 'load' 'output_l1_223_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 122 [1/2] (1.15ns)   --->   "%output_l2_reduction_2_load = load i11 %output_l2_reduction_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 122 'load' 'output_l2_reduction_2_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln117_2 = add i32 %output_l2_reduction_2_load, i32 %output_l1_223_i_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 123 'add' 'add_ln117_2' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117_2, i11 %output_l2_reduction_2_addr_1, i32 %output_l2_reduction_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 124 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%output_l2_2_addr_1 = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 125 'getelementptr' 'output_l2_2_addr_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %add_ln117_2, i11 %output_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 126 'store' 'store_ln119' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 127 [1/2] (1.15ns)   --->   "%output_l1_324_i_load_1 = load i6 %output_l1_324_i_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 127 'load' 'output_l1_324_i_load_1' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 128 [1/2] (1.15ns)   --->   "%output_l2_reduction_3_load = load i11 %output_l2_reduction_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 128 'load' 'output_l2_reduction_3_load' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 129 [1/1] (0.88ns)   --->   "%add_ln117_3 = add i32 %output_l2_reduction_3_load, i32 %output_l1_324_i_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 129 'add' 'add_ln117_3' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (1.15ns)   --->   "%store_ln117 = store i32 %add_ln117_3, i11 %output_l2_reduction_3_addr_1, i32 %output_l2_reduction_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 130 'store' 'store_ln117' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 131 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb.i.i.i"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln103 & !icmp_ln375)> <Delay = 0.60>
ST_9 : Operation 132 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_021_i_load, i11 %output_l2_reduction_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 132 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%output_l2_0_addr = getelementptr i32 %output_l2_0, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 133 'getelementptr' 'output_l2_0_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %output_l1_021_i_load, i11 %output_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 134 'store' 'store_ln119' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 135 [1/2] (1.15ns)   --->   "%output_l1_122_i_load = load i6 %output_l1_122_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 135 'load' 'output_l1_122_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%output_l2_reduction_1_addr = getelementptr i32 %output_l2_reduction_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 136 'getelementptr' 'output_l2_reduction_1_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_122_i_load, i11 %output_l2_reduction_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 137 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%output_l2_1_addr = getelementptr i32 %output_l2_1, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 138 'getelementptr' 'output_l2_1_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %output_l1_122_i_load, i11 %output_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 139 'store' 'store_ln119' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 140 [1/2] (1.15ns)   --->   "%output_l1_223_i_load = load i6 %output_l1_223_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 140 'load' 'output_l1_223_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%output_l2_reduction_2_addr = getelementptr i32 %output_l2_reduction_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 141 'getelementptr' 'output_l2_reduction_2_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_223_i_load, i11 %output_l2_reduction_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 142 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%output_l2_2_addr = getelementptr i32 %output_l2_2, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 143 'getelementptr' 'output_l2_2_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %output_l1_223_i_load, i11 %output_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 144 'store' 'store_ln119' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 145 [1/2] (1.15ns)   --->   "%output_l1_324_i_load = load i6 %output_l1_324_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 145 'load' 'output_l1_324_i_load' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%output_l2_reduction_3_addr = getelementptr i32 %output_l2_reduction_3, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 146 'getelementptr' 'output_l2_reduction_3_addr' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (1.15ns)   --->   "%store_ln114 = store i32 %output_l1_324_i_load, i11 %output_l2_reduction_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 147 'store' 'store_ln114' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 148 [1/1] (0.60ns)   --->   "%br_ln113 = br void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:113->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 148 'br' 'br_ln113' <Predicate = (!icmp_ln103 & icmp_ln375)> <Delay = 0.60>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%empty_70 = phi i32 %output_l1_324_i_load, void %bb20.i.i.i, i32 %add_ln117_3, void %bb21.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 149 'phi' 'empty_70' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%output_l2_3_addr = getelementptr i32 %output_l2_3, i64, i64 %idxprom16_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:118->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 150 'getelementptr' 'output_l2_3_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (1.15ns)   --->   "%store_ln119 = store i32 %empty_70, i11 %output_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 151 'store' 'store_ln119' <Predicate = (!icmp_ln103)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1568> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb31.i.i.i"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 153 'ret' 'ret_ln394' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	fifo read on port 'ro' [32]  (1.46 ns)
	'or' operation ('or_ln375', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [40]  (0 ns)
	'icmp' operation ('icmp_ln375', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:375->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [41]  (0.859 ns)

 <State 2>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul3_i_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [45]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[45] ('mul3_i_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [45]  (0.535 ns)

 <State 4>: 3.17ns
The critical path consists of the following:
	'mul' operation ('bound') [50]  (3.17 ns)

 <State 5>: 4.53ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) with incoming values : ('select_ln103_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [54]  (0 ns)
	'add' operation ('add_ln103_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [65]  (0.88 ns)
	'select' operation ('select_ln103_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [66]  (0.227 ns)
	'add' operation ('add_ln103', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [70]  (0.735 ns)
	'add' operation of DSP[80] ('add_ln103_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [71]  (1.7 ns)
	'mul' operation of DSP[80] ('mul_ln103_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [72]  (0.996 ns)

 <State 6>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[77] ('mul_ln103', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [68]  (0.996 ns)

 <State 7>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[77] ('mul_ln103', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [68]  (0 ns)
	'add' operation of DSP[77] ('add8_i_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [77]  (0.645 ns)

 <State 8>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[80] ('add15_i_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [80]  (0.645 ns)
	'getelementptr' operation ('output_l2_reduction_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [84]  (0 ns)
	'load' operation ('output_l2_reduction_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) on array 'output_l2_reduction_0' [87]  (1.16 ns)

 <State 9>: 3.8ns
The critical path consists of the following:
	'load' operation ('output_l1_324_i_load_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) on array 'output_l1_324_i' [109]  (1.16 ns)
	'add' operation ('add_ln117_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [112]  (0.88 ns)
	multiplexor before 'phi' operation ('empty_70', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) with incoming values : ('add_ln117_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) ('output_l1_324_i_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [137]  (0.603 ns)
	'phi' operation ('empty_70', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) with incoming values : ('add_ln117_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) ('output_l1_324_i_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) [137]  (0 ns)
	'store' operation ('store_ln119', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:119->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394) of variable 'empty_70', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394 on array 'output_l2_3' [139]  (1.16 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
