
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.908720                       # Number of seconds simulated
sim_ticks                                1908720240500                       # Number of ticks simulated
final_tick                               1908720240500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34083                       # Simulator instruction rate (inst/s)
host_op_rate                                    59735                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              130110573                       # Simulator tick rate (ticks/s)
host_mem_usage                                 824088                       # Number of bytes of host memory used
host_seconds                                 14669.99                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313787                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       648030208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          648073472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     97371968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        97371968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         10125472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10126148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1521437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1521437                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          339510314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             339532980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        51014269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             51014269                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        51014269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         339510314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            390547250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    10126148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1521437                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10126148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1521437                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              638326592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9746880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                96313600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               648073472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             97371968                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 152295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16518                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      8601997                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            615129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            603937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            596247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            686157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            607625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            595131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            623047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            597442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            592312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            598878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           621448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           709992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           630401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           628686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           650232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           617189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             86353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             87003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             86763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            163085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            108722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             83965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            114914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             82381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             81057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            83181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            95814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            86425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86115                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1908718109500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10126148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1521437                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9973853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  90424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  90361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  90312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  90313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  90309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  90308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  90308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  90308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  90308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8809375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     83.392983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.766724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    98.403732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7856761     89.19%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       741833      8.42%     97.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        71643      0.81%     98.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26515      0.30%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15961      0.18%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15475      0.18%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13598      0.15%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8183      0.09%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        59406      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8809375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        90308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.442131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.008702                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.204774                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         65410     72.43%     72.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        11244     12.45%     84.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         8743      9.68%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         3340      3.70%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         1030      1.14%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          327      0.36%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          111      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           63      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           26      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           10      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         90308                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        90308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.664083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.638554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            59493     65.88%     65.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1859      2.06%     67.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            28755     31.84%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              201      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         90308                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 228638276500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            415648020250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                49869265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22923.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41673.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       334.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        50.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    339.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1860619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  808758                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     163872.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              32934625920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              17970282000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             38412761400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5269445280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         124667889840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1090793940030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         188391481500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1498440425970                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            785.052446                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 306988609750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   63736140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1537989388250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              33664249080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              18368389875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             39383276400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4482306720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         124667889840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1074223276515                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         202927151250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1497716539680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            784.673193                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 330983134000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   63736140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1513994524750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3817440481                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313787                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966684                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981010                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966684                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046968                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076421                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654672                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505512                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763601                       # number of memory refs
system.cpu.num_load_insts                   221285044                       # Number of load instructions
system.cpu.num_store_insts                   72478557                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3817440481                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901002                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420256     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285044     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478557      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313787                       # Class of executed instruction
system.cpu.dcache.tags.replacements          10223913                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.410328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283551768                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10225961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.728618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262940500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.410328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          530                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1262                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597781419                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597781419                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211414955                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211414955                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72136813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72136813                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283551768                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283551768                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283551768                       # number of overall hits
system.cpu.dcache.overall_hits::total       283551768                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9884216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9884216                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       341745                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       341745                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10225961                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10225961                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10225961                       # number of overall misses
system.cpu.dcache.overall_misses::total      10225961                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 923573871000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 923573871000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  24231279000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24231279000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 947805150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 947805150000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 947805150000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 947805150000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777729                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777729                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044664                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044664                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004715                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034808                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034808                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 93439.264278                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 93439.264278                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70904.560418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70904.560418                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 92686.169055                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92686.169055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 92686.169055                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92686.169055                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1621936                       # number of writebacks
system.cpu.dcache.writebacks::total           1621936                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9884216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9884216                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       341745                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341745                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10225961                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10225961                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10225961                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10225961                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 913689655000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 913689655000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23889534000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23889534000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 937579189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 937579189000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 937579189000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 937579189000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044664                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034808                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034808                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034808                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034808                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 92439.264278                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92439.264278                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 69904.560418                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69904.560418                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 91686.169055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91686.169055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 91686.169055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91686.169055                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           623.589325                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317270                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1001948.624260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   623.589325                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.304487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.304487                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1354636568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1354636568                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317270                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317270                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317270                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317270                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317270                       # number of overall hits
system.cpu.icache.overall_hits::total       677317270                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53119000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53119000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53119000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53119000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53119000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53119000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317946                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78578.402367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78578.402367                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78578.402367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78578.402367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78578.402367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78578.402367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu.icache.writebacks::total                21                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     52443000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52443000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     52443000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52443000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     52443000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52443000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77578.402367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77578.402367                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77578.402367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77578.402367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77578.402367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77578.402367                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  11406234                       # number of replacements
system.l2.tags.tagsinuse                   125.919810                       # Cycle average of tags in use
system.l2.tags.total_refs                      100489                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11406360                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.008810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1413199000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       34.626406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.009216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         91.284188                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.270519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.713158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983749                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32198675                       # Number of tag accesses
system.l2.tags.data_accesses                 32198675                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1621936                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1621936                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           21                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               21                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              34976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 34976                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          65513                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             65513                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                100489                       # number of demand (read+write) hits
system.l2.demand_hits::total                   100489                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               100489                       # number of overall hits
system.l2.overall_hits::total                  100489                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           306769                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              306769                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              676                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      9818703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         9818703                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 676                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            10125472                       # number of demand (read+write) misses
system.l2.demand_misses::total               10126148                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                676                       # number of overall misses
system.l2.overall_misses::cpu.data           10125472                       # number of overall misses
system.l2.overall_misses::total              10126148                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  23009668000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23009668000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     51427000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51427000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 898175444500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 898175444500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      51427000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  921185112500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     921236539500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     51427000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 921185112500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    921236539500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1621936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1621936                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           21                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           21                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         341745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341745                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9884216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9884216                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10225961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10226637                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10225961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10226637                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.897655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897655                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.993372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.993372                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.990173                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.990174                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.990173                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.990174                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 75006.496745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75006.496745                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76075.443787                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76075.443787                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91475.976460                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91475.976460                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76075.443787                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90977.004578                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90976.009782                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76075.443787                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90977.004578                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90976.009782                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1521437                       # number of writebacks
system.l2.writebacks::total                   1521437                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      8601976                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       8601976                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       306769                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         306769                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      9818703                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      9818703                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       10125472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10126148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      10125472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10126148                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  19941978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19941978000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     44667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44667000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 799988414500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 799988414500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     44667000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 819930392500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 819975059500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     44667000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 819930392500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 819975059500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.897655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897655                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.993372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.993372                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.990173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.990174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.990173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.990174                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65006.496745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65006.496745                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66075.443787                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66075.443787                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81475.976460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81475.976460                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66075.443787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 80977.004578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80976.009782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66075.443787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 80977.004578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80976.009782                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            9819379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1521437                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8601997                       # Transaction distribution
system.membus.trans_dist::ReadExReq            306769                       # Transaction distribution
system.membus.trans_dist::ReadExResp           306769                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9819379                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     30375730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     30375730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               30375730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    745445440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    745445440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               745445440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          20249582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20249582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20249582                       # Request fanout histogram
system.membus.reqLayer2.occupancy         26342395500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        56490816750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20450571                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10223934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        9884776                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      9884775                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9884892                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3143373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           21                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18486773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341745                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341745                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9884216                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30675834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30677207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    758265408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              758310016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11406234                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         21632871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.456933                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498142                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11748094     54.31%     54.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9884776     45.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21632871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11847242500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15338941500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
