Baxter, G. 1964. On fixed points of the composite of commuting functions. Proc. Amer. Math. Soc. 15, 6, 851--855.
Yun-Chih Chang , Yao-Wen Chang , Guang-Ming Wu , Shu-Wei Wu, B*-Trees: a new representation for non-slicing floorplans, Proceedings of the 37th Annual Design Automation Conference, p.458-463, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337541]
Chung, F. R. K., Graham, R. L., Hoggatt, Jr., V. E., and Kleiman, M. 1978. The number of Baxter permutations. J. Combin. Theor., Series A, 24, 3 (May), 382--394.
S. Dulucq , O. Guibert, Baxter permutations, Discrete Mathematics, v.180 n.1-3, p.143-156, Feb. 1, 1998[doi>10.1016/S0012-365X(97)00112-X]
Etherington, I. M. H. 1940. Some problems of non-associative combinations. Edinburgh Math. Notes 32, pp. i--vi.
Grason, J. 1970. A Dual Linear Graph Representation for Space-filling Location Problems of the Floor-Planning Type. MIT Press, Cambridge, MA.
Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.268-273, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309928]
Xianlong Hong , Gang Huang , Yici Cai , Jiangchun Gu , Sheqin Dong , Chung Kuan Cheng , Jun Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Donald E. Knuth, The art of computer programming, volume 1 (3rd ed.): fundamental algorithms, Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, 1997
Kozminsky, K. and Kinnen, E. 1985. Rectangular duals of planar graph. Networks, 15, 2, 145--157.
Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, USA
S. Nakatake , K. Fujiyoshi , H. Murata , Y. Kajitani, Module packing based on the BSG-structure and IC layout applications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.6, p.519-530, November 2006[doi>10.1109/43.703832]
Ralph H.J.M. Otten, Automatic floorplan design, Proceedings of the 19th Design Automation Conference, p.261-267, January 1982
Ralph H. J. M. Otten, What is a floorplan?, Proceedings of the 2000 international symposium on Physical design, p.201-206, May 2000, San Diego, California, USA[doi>10.1145/332357.332400]
Sakanushi, K. and Kajitani, Y. 2000. The quarter-state sequence (Q-sequence) to represent the floorplan and applications to layout optimization. In Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems. 829--832.
Antoni A. Szepieniec , Ralph H.J.M. Otten, The genealogical approach to the layout problem, Proceedings of the 17th Design Automation Conference, p.535-542, June 23-25, 1980, Minneapolis, Minnesota, USA[doi>10.1145/800139.804582]
Xiaoping Tang , D. F. Wong, FAST-SP: a fast algorithm for block placement based on sequence pair, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.521-526, January 2001, Yokohama, Japan[doi>10.1145/370155.370523]
