Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Oct 15 16:07:27 2018
| Host             : laba01 running 64-bit major release  (build 9200)
| Command          : report_power -file arty_scr1_top_power_routed.rpt -pb arty_scr1_top_power_summary_routed.pb -rpx arty_scr1_top_power_routed.rpx
| Design           : arty_scr1_top
| Device           : xcvu9p-flga2104-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.570        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.099        |
| Device Static (W)        | 2.471        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        9 |       --- |             --- |
| CLB Logic                |     0.007 |    17559 |       --- |             --- |
|   LUT as Logic           |     0.007 |     7800 |   1182240 |            0.66 |
|   Register               |    <0.001 |     7429 |   2364480 |            0.31 |
|   LUT as Shift Register  |    <0.001 |      137 |    591840 |            0.02 |
|   LUT as Distributed RAM |    <0.001 |      192 |    591840 |            0.03 |
|   CARRY8                 |    <0.001 |       65 |    147780 |            0.04 |
|   BUFG                   |    <0.001 |        1 |       240 |            0.42 |
|   Others                 |     0.000 |      430 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      118 |   1182240 |           <0.01 |
| Signals                  |     0.010 |    14917 |       --- |             --- |
| Block RAM                |     0.009 |     34.5 |      2160 |            1.60 |
| PLL                      |     0.058 |        1 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |      6840 |            0.06 |
| I/O                      |     0.004 |       11 |       832 |            1.32 |
| Static Power             |     2.471 |          |           |                 |
| Total                    |     2.570 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     0.854 |       0.045 |      0.809 |
| Vccint_io  |       0.850 |     0.263 |       0.001 |      0.262 |
| Vccbram    |       0.850 |     0.015 |       0.000 |      0.015 |
| Vccaux     |       1.800 |     0.683 |       0.032 |      0.651 |
| Vccaux_io  |       1.800 |     0.187 |       0.002 |      0.185 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| JTAG_TCK                                                                                            | JD[3]                                                             |           100.0 |
| OSC_100                                                                                             | clk_in_n                                                          |             6.4 |
| SYS_CLK                                                                                             | i_sys_pll/clk_wiz_0/inst/clk_out1_sys_pll_clk_wiz_0_0             |            20.0 |
| clk_in_p                                                                                            | clk_in_p                                                          |             6.4 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------+-----------+
| Name                                                                               | Power (W) |
+------------------------------------------------------------------------------------+-----------+
| arty_scr1_top                                                                      |     0.099 |
|   FTDI_TXD_IBUF_inst                                                               |    <0.001 |
|   JD_IBUF[2]_inst                                                                  |    <0.001 |
|   JD_IBUF[3]_inst                                                                  |    <0.001 |
|   JD_IBUF[5]_inst                                                                  |    <0.001 |
|   JD_IBUF[6]_inst                                                                  |    <0.001 |
|   JD_IBUF[7]_inst                                                                  |    <0.001 |
|   RESETn_IBUF_inst                                                                 |    <0.001 |
|   dbg_hub                                                                          |     0.002 |
|     inst                                                                           |     0.002 |
|       BSCANID.u_xsdbm_id                                                           |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                       |     0.001 |
|           U_ICON_INTERFACE                                                         |    <0.001 |
|             U_CMD1                                                                 |    <0.001 |
|             U_CMD2                                                                 |    <0.001 |
|             U_CMD3                                                                 |    <0.001 |
|             U_CMD4                                                                 |    <0.001 |
|             U_CMD5                                                                 |    <0.001 |
|             U_CMD6_RD                                                              |    <0.001 |
|               U_RD_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                        |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD6_WR                                                              |    <0.001 |
|               U_WR_FIFO                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                              |    <0.001 |
|                   inst_fifo_gen                                                    |    <0.001 |
|                     gconvfifo.rf                                                   |    <0.001 |
|                       grf.rf                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                           gras.rsts                                                |    <0.001 |
|                           grhf.rhf                                                 |    <0.001 |
|                           rpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                           gwas.wsts                                                |    <0.001 |
|                           gwhf.whf                                                 |    <0.001 |
|                           wpntr                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                      |    <0.001 |
|                           gdm.dm_gen.dm                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                      |    <0.001 |
|                         rstblk                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|             U_CMD7_CTL                                                             |    <0.001 |
|             U_CMD7_STAT                                                            |    <0.001 |
|             U_STATIC_STATUS                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                          |    <0.001 |
|             U_TIMER                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                            |    <0.001 |
|         CORE_XSDB.U_ICON                                                           |    <0.001 |
|           U_CMD                                                                    |    <0.001 |
|           U_STAT                                                                   |    <0.001 |
|           U_SYNC                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                            |    <0.001 |
|   i_scr1                                                                           |     0.022 |
|     i_core_top                                                                     |     0.015 |
|       i_dbgc                                                                       |    <0.001 |
|         i_dap_data_shift_reg                                                       |    <0.001 |
|         i_dap_head_shift_reg                                                       |    <0.001 |
|       i_pipe_top                                                                   |     0.014 |
|         i_pipe_brkm                                                                |    <0.001 |
|           gen_matcher_array[0].gen_marray_watch_exec.i_brkm_matcher_exec           |    <0.001 |
|           gen_matcher_array[0].gen_marray_watch_ldst.i_brkm_matcher_ldst           |    <0.001 |
|           gen_matcher_array[1].gen_marray_watch_exec.i_brkm_matcher_exec           |    <0.001 |
|           gen_matcher_array[1].gen_marray_watch_ldst.i_brkm_matcher_ldst           |    <0.001 |
|         i_pipe_csr                                                                 |    <0.001 |
|         i_pipe_dbga                                                                |    <0.001 |
|         i_pipe_exu                                                                 |     0.004 |
|           i_ialu                                                                   |     0.003 |
|           i_lsu                                                                    |    <0.001 |
|         i_pipe_ifu                                                                 |     0.007 |
|         i_pipe_ipic                                                                |    <0.001 |
|         i_pipe_mprf                                                                |     0.002 |
|       i_sync_rstn_core_rstn                                                        |    <0.001 |
|       i_sync_rstn_sts_rstn                                                         |    <0.001 |
|       i_tapc                                                                       |    <0.001 |
|         i_bypass_reg                                                               |    <0.001 |
|         i_tap_dr_bld_id_reg                                                        |    <0.001 |
|         i_tap_dr_mtap_switch_reg                                                   |    <0.001 |
|         i_tap_dr_sys_ctrl_reg                                                      |    <0.001 |
|         i_tap_idcode_reg                                                           |    <0.001 |
|       i_tapc_synchronizer                                                          |    <0.001 |
|     i_dmem_ahb                                                                     |    <0.001 |
|     i_dmem_router                                                                  |    <0.001 |
|     i_imem_ahb                                                                     |    <0.001 |
|     i_imem_router                                                                  |    <0.001 |
|     i_tcm                                                                          |     0.006 |
|       i_dp_memory                                                                  |     0.006 |
|     i_timer                                                                        |    <0.001 |
|   i_sys_pll                                                                        |     0.062 |
|     clk_wiz_0                                                                      |     0.062 |
|       inst                                                                         |     0.062 |
|         clkin1_ibufds                                                              |     0.003 |
|   i_system                                                                         |     0.014 |
|     ahblite_axi_bridge_0                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AHBLITE_AXI_CONTROL                                                        |    <0.001 |
|         AHB_DATA_COUNTER                                                           |    <0.001 |
|           AHB_SAMPLE_CNT_MODULE                                                    |    <0.001 |
|         AHB_IF                                                                     |    <0.001 |
|         AXI_RCHANNEL                                                               |    <0.001 |
|         AXI_WCHANNEL                                                               |    <0.001 |
|           AXI_WRITE_CNT_MODULE                                                     |    <0.001 |
|         TIME_OUT                                                                   |    <0.001 |
|           GEN_WDT.WDT_COUNTER_MODULE                                               |    <0.001 |
|     ahblite_axi_bridge_1                                                           |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AHBLITE_AXI_CONTROL                                                        |    <0.001 |
|         AHB_DATA_COUNTER                                                           |    <0.001 |
|           AHB_SAMPLE_CNT_MODULE                                                    |    <0.001 |
|         AHB_IF                                                                     |    <0.001 |
|         AXI_RCHANNEL                                                               |    <0.001 |
|         AXI_WCHANNEL                                                               |    <0.001 |
|           AXI_WRITE_CNT_MODULE                                                     |    <0.001 |
|         TIME_OUT                                                                   |    <0.001 |
|           GEN_WDT.WDT_COUNTER_MODULE                                               |    <0.001 |
|     axi_bram_ctrl_0                                                                |    <0.001 |
|       U0                                                                           |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                 |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                  |    <0.001 |
|     axi_gpio_0                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     axi_gpio_1                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     axi_gpio_2                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I        |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|     axi_gpio_3                                                                     |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                         |    <0.001 |
|         gpio_core_1                                                                |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     axi_interconnect_0                                                             |     0.004 |
|       s00_couplers                                                                 |     0.001 |
|         auto_pc                                                                    |     0.001 |
|           inst                                                                     |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       s01_couplers                                                                 |    <0.001 |
|         auto_pc                                                                    |    <0.001 |
|           inst                                                                     |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |    <0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       s02_couplers                                                                 |     0.001 |
|         auto_pc                                                                    |     0.001 |
|           inst                                                                     |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |     0.001 |
|               RD.ar_channel_0                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               RD.r_channel_0                                                       |    <0.001 |
|                 rd_data_fifo_0                                                     |    <0.001 |
|                 transaction_fifo_0                                                 |    <0.001 |
|               SI_REG                                                               |    <0.001 |
|                 ar.ar_pipe                                                         |    <0.001 |
|                 aw.aw_pipe                                                         |    <0.001 |
|                 b.b_pipe                                                           |    <0.001 |
|                 r.r_pipe                                                           |    <0.001 |
|               WR.aw_channel_0                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                       |    <0.001 |
|                 cmd_translator_0                                                   |    <0.001 |
|                   incr_cmd_0                                                       |    <0.001 |
|                   wrap_cmd_0                                                       |    <0.001 |
|               WR.b_channel_0                                                       |    <0.001 |
|                 bid_fifo_0                                                         |    <0.001 |
|                 bresp_fifo_0                                                       |    <0.001 |
|       xbar                                                                         |    <0.001 |
|         inst                                                                       |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                 |    <0.001 |
|             addr_arbiter_inst                                                      |    <0.001 |
|             gen_decerr.decerr_slave_inst                                           |    <0.001 |
|             splitter_ar                                                            |    <0.001 |
|             splitter_aw                                                            |    <0.001 |
|     axi_uart16550_0                                                                |    <0.001 |
|       U0                                                                           |    <0.001 |
|         AXI_LITE_IPIF_I                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                       |    <0.001 |
|             I_DECODER                                                              |    <0.001 |
|         XUART_I_1                                                                  |    <0.001 |
|           IPIC_IF_I_1                                                              |    <0.001 |
|           UART16550_I_1                                                            |    <0.001 |
|             GENERATING_FIFOS.rx_fifo_block_1                                       |    <0.001 |
|               rx_fifo_control_1                                                    |    <0.001 |
|               srl_fifo_rbu_f_i1                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                                       |    <0.001 |
|               srl_fifo_rbu_f_i1                                                    |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                            |    <0.001 |
|                 DYNSHREG_F_I                                                       |    <0.001 |
|             rx16550_1                                                              |    <0.001 |
|             tx16550_1                                                              |    <0.001 |
|             xuart_tx_load_sm_1                                                     |    <0.001 |
|     blk_mem_gen_0                                                                  |     0.002 |
|       U0                                                                           |     0.002 |
|         inst_blk_mem_gen                                                           |     0.002 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                    |     0.002 |
|             valid.cstr                                                             |     0.002 |
|               ramloop[0].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[10].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[11].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[12].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[13].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[14].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[15].ram.r                                                    |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[1].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[2].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[3].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[4].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[5].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[6].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[7].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[8].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|               ramloop[9].ram.r                                                     |    <0.001 |
|                 prim_noinit.ram                                                    |    <0.001 |
|     jtag_axi_0                                                                     |     0.004 |
|       inst                                                                         |     0.004 |
|         axi_bridge_u                                                               |    <0.001 |
|           read_axi_full_u                                                          |    <0.001 |
|           write_axi_full_u                                                         |    <0.001 |
|         jtag_axi_engine_u                                                          |     0.004 |
|           U_XSDB_SLAVE                                                             |    <0.001 |
|           cmd_decode_rd_channel                                                    |    <0.001 |
|           cmd_decode_wr_channel                                                    |    <0.001 |
|           rd_cmd_fifo_i                                                            |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
|           rx_fifo_i                                                                |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
|           tx_fifo_i                                                                |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gdm.dm_gen.dm                                                  |    <0.001 |
|                       RAM_reg_0_63_0_6                                             |    <0.001 |
|                       RAM_reg_0_63_14_20                                           |    <0.001 |
|                       RAM_reg_0_63_21_27                                           |    <0.001 |
|                       RAM_reg_0_63_28_31                                           |    <0.001 |
|                       RAM_reg_0_63_7_13                                            |    <0.001 |
|                       RAM_reg_128_191_0_6                                          |    <0.001 |
|                       RAM_reg_128_191_14_20                                        |    <0.001 |
|                       RAM_reg_128_191_21_27                                        |    <0.001 |
|                       RAM_reg_128_191_28_31                                        |    <0.001 |
|                       RAM_reg_128_191_7_13                                         |    <0.001 |
|                       RAM_reg_192_255_0_6                                          |    <0.001 |
|                       RAM_reg_192_255_14_20                                        |    <0.001 |
|                       RAM_reg_192_255_21_27                                        |    <0.001 |
|                       RAM_reg_192_255_28_31                                        |    <0.001 |
|                       RAM_reg_192_255_7_13                                         |    <0.001 |
|                       RAM_reg_64_127_0_6                                           |    <0.001 |
|                       RAM_reg_64_127_14_20                                         |    <0.001 |
|                       RAM_reg_64_127_21_27                                         |    <0.001 |
|                       RAM_reg_64_127_28_31                                         |    <0.001 |
|                       RAM_reg_64_127_7_13                                          |    <0.001 |
|           u_xsdb_fifo_interface                                                    |    <0.001 |
|             rxfifo2xsdb_i                                                          |    <0.001 |
|             xsdb2read_cmdfifo                                                      |    <0.001 |
|             xsdb2txfifo_i                                                          |    <0.001 |
|             xsdb2write_cmdfifo                                                     |    <0.001 |
|           wr_cmd_fifo_i                                                            |    <0.001 |
|             inst_fifo_gen                                                          |    <0.001 |
|               gconvfifo.rf                                                         |    <0.001 |
|                 grf.rf                                                             |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                       |    <0.001 |
|                     rd_pntr_cdc_inst                                               |    <0.001 |
|                     wr_pntr_cdc_inst                                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                              |    <0.001 |
|                     gras.rsts                                                      |    <0.001 |
|                     rpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                         |    <0.001 |
|                     gwas.wsts                                                      |    <0.001 |
|                     wpntr                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                       |    <0.001 |
|                       inst_blk_mem_gen                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                       |    <0.001 |
|                           valid.cstr                                               |    <0.001 |
|                             ramloop[0].ram.r                                       |    <0.001 |
|                               prim_noinit.ram                                      |    <0.001 |
+------------------------------------------------------------------------------------+-----------+


