Generating HDL for page 14.45.01.1 ADDRESS CHANNEL DRIVE 0 BIT-ACC at 8/30/2020 1:47:23 PM
Processing extension from block at 1C (Database ID=242168) to 1D (Database ID=242170)
Removed 35 outputs from Gate at 1C to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8K07
Generating Statement for block at 4A with output pin(s) of OUT_4A_F
	and inputs of MS_ADDR_CH_NU_TSLTR_2_LINE
	and logic function of NOT
Generating Statement for block at 2A with output pin(s) of OUT_2A_K
	and inputs of OUT_3C_D
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of 
	and inputs of OUT_2A_K
	and logic function of Lamp
Generating Statement for block at 4B with output pin(s) of OUT_4B_R
	and inputs of MS_ADDR_CH_NU_TSLTR_4_LINE
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_4C_D
	and inputs of MS_ADDR_MOD_01_BIT,MS_ADDR_MOD_02_BIT,MS_ADDR_MOD_04_BIT
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_D, OUT_3C_D
	and inputs of OUT_DOT_4C
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_A
	and inputs of OUT_3C_D
	and logic function of Special
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of MS_ADDR_MOD_08_BIT,MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_A,MS_COMPAT_TSLTR_TTHP_0_DOT_1_BITS_B
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_E
	and inputs of MS_COMPAT_TSLTR_THP_0_BIT_A,MS_COMPAT_TSLTR_THP_0_BIT_B,MS_COMPAT_TSLTR_THP_0_BIT_F
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_E
	and inputs of MS_COMPAT_TSLTR_THP_0_BIT_D,MS_COMPAT_TSLTR_THP_0_BIT_E,MS_COMPAT_TSLTR_THP_0_BIT_C
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_R
	and inputs of MS_PERCENT_CONVERSION
	and logic function of NOT
Generating Statement for block at 4H with output pin(s) of OUT_4H_B
	and inputs of MS_ADDR_CH_NU_TSLTR_1_LINE
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_F
	and inputs of MS_ADDR_CH_NU_TSLTR_8_LINE
	and logic function of NOT
Generating Statement for block at 4C with output pin(s) of OUT_DOT_4C
	and inputs of OUT_4A_F,PS_ADDR_CH_0_B_STAR_ADDR_MOD,OUT_4B_R,OUT_4C_D,OUT_4D_C,OUT_4E_E,OUT_4F_E,OUT_4G_R,OUT_4H_B,OUT_4I_F
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_ADDR_CH_0_B_1
	from gate output OUT_1C_A
