EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Connector_Conn_01x02_Male
#
DEF Connector_Conn_01x02_Male J 0 40 Y N 1 F N
F0 "J" 0 100 50 H V C CNN
F1 "Connector_Conn_01x02_Male" 0 -200 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S 34 -95 0 -105 1 1 6 F
S 34 5 0 -5 1 1 6 F
P 2 1 1 6 50 -100 34 -100 N
P 2 1 1 6 50 0 34 0 N
X Pin_1 1 200 0 150 L 50 50 1 1 P
X Pin_2 2 200 -100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_Conn_01x03_Male
#
DEF Connector_Conn_01x03_Male J 0 40 Y N 1 F N
F0 "J" 0 200 50 H V C CNN
F1 "Connector_Conn_01x03_Male" 0 -200 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_1x??_*
$ENDFPLIST
DRAW
S 34 -95 0 -105 1 1 6 F
S 34 5 0 -5 1 1 6 F
S 34 105 0 95 1 1 6 F
P 2 1 1 6 50 -100 34 -100 N
P 2 1 1 6 50 0 34 0 N
P 2 1 1 6 50 100 34 100 N
X Pin_1 1 200 100 150 L 50 50 1 1 P
X Pin_2 2 200 0 150 L 50 50 1 1 P
X Pin_3 3 200 -100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_Generic_Conn_02x10_Odd_Even
#
DEF Connector_Generic_Conn_02x10_Odd_Even J 0 40 Y N 1 F N
F0 "J" 50 500 50 H V C CNN
F1 "Connector_Generic_Conn_02x10_Odd_Even" 50 -600 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 Connector*:*_2x??_*
$ENDFPLIST
DRAW
S -50 -495 0 -505 1 1 6 N
S -50 -395 0 -405 1 1 6 N
S -50 -295 0 -305 1 1 6 N
S -50 -195 0 -205 1 1 6 N
S -50 -95 0 -105 1 1 6 N
S -50 5 0 -5 1 1 6 N
S -50 105 0 95 1 1 6 N
S -50 205 0 195 1 1 6 N
S -50 305 0 295 1 1 6 N
S -50 405 0 395 1 1 6 N
S -50 450 150 -550 1 1 10 f
S 150 -495 100 -505 1 1 6 N
S 150 -395 100 -405 1 1 6 N
S 150 -295 100 -305 1 1 6 N
S 150 -195 100 -205 1 1 6 N
S 150 -95 100 -105 1 1 6 N
S 150 5 100 -5 1 1 6 N
S 150 105 100 95 1 1 6 N
S 150 205 100 195 1 1 6 N
S 150 305 100 295 1 1 6 N
S 150 405 100 395 1 1 6 N
X Pin_1 1 -200 400 150 R 50 50 1 1 P
X Pin_10 10 300 0 150 L 50 50 1 1 P
X Pin_11 11 -200 -100 150 R 50 50 1 1 P
X Pin_12 12 300 -100 150 L 50 50 1 1 P
X Pin_13 13 -200 -200 150 R 50 50 1 1 P
X Pin_14 14 300 -200 150 L 50 50 1 1 P
X Pin_15 15 -200 -300 150 R 50 50 1 1 P
X Pin_16 16 300 -300 150 L 50 50 1 1 P
X Pin_17 17 -200 -400 150 R 50 50 1 1 P
X Pin_18 18 300 -400 150 L 50 50 1 1 P
X Pin_19 19 -200 -500 150 R 50 50 1 1 P
X Pin_2 2 300 400 150 L 50 50 1 1 P
X Pin_20 20 300 -500 150 L 50 50 1 1 P
X Pin_3 3 -200 300 150 R 50 50 1 1 P
X Pin_4 4 300 300 150 L 50 50 1 1 P
X Pin_5 5 -200 200 150 R 50 50 1 1 P
X Pin_6 6 300 200 150 L 50 50 1 1 P
X Pin_7 7 -200 100 150 R 50 50 1 1 P
X Pin_8 8 300 100 150 L 50 50 1 1 P
X Pin_9 9 -200 0 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_TestPoint
#
DEF Connector_TestPoint TP 0 30 N N 1 F N
F0 "TP" 0 270 50 H V C CNN
F1 "Connector_TestPoint" 0 200 50 H V C CNN
F2 "" 200 0 50 H I C CNN
F3 "" 200 0 50 H I C CNN
$FPLIST
 Pin*
 Test*
$ENDFPLIST
DRAW
C 0 130 30 0 1 0 N
X 1 1 0 0 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_C_Small
#
DEF Device_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "Device_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 13 -60 -20 60 -20 N
P 2 0 1 12 -60 20 60 20 N
X ~ 1 0 100 80 D 50 50 1 1 P
X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_Q_DUAL_NMOS_G1S2G2D2S1D1
#
DEF Device_Q_DUAL_NMOS_G1S2G2D2S1D1 Q 0 0 Y N 2 F N
F0 "Q" 250 50 50 H V C CNN
F1 "Device_Q_DUAL_NMOS_G1S2G2D2S1D1" 750 -50 50 H V C CNN
F2 "" 200 0 50 H I C CNN
F3 "" 200 0 50 H I C CNN
$FPLIST
 TSOP*
 SC?70*
 SC?88*
 SOT?363*
$ENDFPLIST
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X G 1 -200 0 100 R 50 50 1 1 I
X S 5 100 -200 100 U 50 50 1 1 P
X D 6 100 200 100 D 50 50 1 1 P
X S 2 100 -200 100 U 50 50 2 1 P
X G 3 -200 0 100 R 50 50 2 1 I
X D 4 100 200 100 D 50 50 2 1 P
ENDDRAW
ENDDEF
#
# Device_Q_PMOS_GSD
#
DEF Device_Q_PMOS_GSD Q 0 0 Y N 1 F N
F0 "Q" 200 50 50 H V L CNN
F1 "Device_Q_PMOS_GSD" 200 -50 50 H V L CNN
F2 "" 200 100 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 70 130 70 130 -70 30 -70 N
P 4 0 1 0 90 0 50 15 50 -15 90 0 F
P 4 0 1 0 110 -20 115 -15 145 -15 150 -10 N
P 4 0 1 0 130 -15 115 10 145 10 130 -15 N
X G 1 -200 0 100 R 50 50 1 1 I
X S 2 100 -200 100 U 50 50 1 1 P
X D 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R_Network04
#
DEF Device_R_Network04 RN 0 0 Y N 1 F N
F0 "RN" -300 0 50 V V C CNN
F1 "Device_R_Network04" 200 0 50 V V C CNN
F2 "Resistor_THT:R_Array_SIP5" 275 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R?Array?SIP*
$ENDFPLIST
DRAW
C -200 90 10 0 1 0 F
C -100 90 10 0 1 0 F
C 0 90 10 0 1 0 F
S -250 -125 150 125 0 1 10 f
S -230 60 -170 -100 0 1 10 N
S -130 60 -70 -100 0 1 10 N
S -30 60 30 -100 0 1 10 N
S 70 60 130 -100 0 1 10 N
P 2 0 1 0 -200 -100 -200 -150 N
P 2 0 1 0 -100 -100 -100 -150 N
P 2 0 1 0 0 -100 0 -150 N
P 2 0 1 0 100 -100 100 -150 N
P 4 0 1 0 -200 60 -200 90 -100 90 -100 60 N
P 4 0 1 0 -100 60 -100 90 0 90 0 60 N
P 4 0 1 0 0 60 0 90 100 90 100 60 N
X common 1 -200 200 100 D 50 50 1 1 P
X R1 2 -200 -200 50 U 50 50 1 1 P
X R2 3 -100 -200 50 U 50 50 1 1 P
X R3 4 0 -200 50 U 50 50 1 1 P
X R4 5 100 -200 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Mechanical_MountingHole_Pad
#
DEF Mechanical_MountingHole_Pad H 0 40 N N 1 F N
F0 "H" 0 250 50 H V C CNN
F1 "Mechanical_MountingHole_Pad" 0 175 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 MountingHole*Pad*
$ENDFPLIST
DRAW
C 0 50 50 0 1 50 N
X 1 1 0 -100 100 U 50 50 1 1 I
ENDDRAW
ENDDEF
#
# Regulator_Linear_TPS51200DRC
#
DEF Regulator_Linear_TPS51200DRC U 0 20 Y Y 1 F N
F0 "U" -300 400 50 H V C CNN
F1 "Regulator_Linear_TPS51200DRC" 300 400 50 H V C CNN
F2 "Package_SON:VSON-10-1EP_3x3mm_P0.5mm_EP1.65x2.4mm" 0 850 50 H I C CNN
F3 "" 0 850 50 H I C CNN
$FPLIST
 *VSON?10?1EP?3x3mm?P0.5mm*
$ENDFPLIST
DRAW
S -350 -350 350 350 0 1 10 f
X REFIN 1 500 -100 150 L 50 50 0 1 I
X VIN 10 -500 200 150 R 50 50 0 1 W
X GND 11 0 -500 150 U 50 50 0 1 P N
X VLDOIN 2 0 500 150 D 50 50 0 1 W
X VO 3 500 200 150 L 50 50 0 1 w
X GND 4 0 -500 150 U 50 50 0 1 P N
X VOSNS 5 -500 0 150 R 50 50 0 1 I
X REFOUT 6 500 -200 150 L 50 50 0 1 O
X EN 7 -500 -200 150 R 50 50 0 1 I
X GND 8 0 -500 150 U 50 50 0 1 W
X PGOOD 9 500 100 150 L 50 50 0 1 C
ENDDRAW
ENDDEF
#
# hynix_h5anag8ncmr-vkc
#
DEF hynix_h5anag8ncmr-vkc U 0 40 Y Y 1 F N
F0 "U" 0 0 118 H V C CNN
F1 "hynix_h5anag8ncmr-vkc" 0 0 118 H V C CNN
F2 "" 0 0 118 H I C CNN
F3 "" 0 0 118 H I C CNN
DRAW
S -650 -150 550 -4700 0 1 0 N
X VSSQ A2 650 -2700 100 L 50 50 1 1 P
X NC A3 650 -2300 100 L 50 50 1 1 N
X DM_n/DB_n A7 650 -2200 100 L 50 50 1 1 P
X VSSQ A8 650 -2800 100 L 50 50 1 1 P
X VSS A9 650 -3150 100 L 50 50 1 1 P
X VPP B1 650 -900 100 L 50 50 1 1 W
X VDDQ B2 650 -200 100 L 50 50 1 1 W
X DQS_c B3 650 -2100 100 L 50 50 1 1 P
X DQ1 B7 650 -1800 100 L 50 50 1 1 P
X VDDQ B8 650 -300 100 L 50 50 1 1 W
X ZQ B9 650 -2550 100 L 50 50 1 1 P
X VDD C1 -750 -200 100 R 50 50 1 1 W
X VDDQ C1 650 -400 100 L 50 50 1 1 W
X DQ0 C2 650 -1900 100 L 50 50 1 1 P
X DQS_t C3 650 -2000 100 L 50 50 1 1 P
X VDD C7 -750 -300 100 R 50 50 1 1 W
X VSS C8 650 -3250 100 L 50 50 1 1 P
X VDDQ C9 650 -500 100 L 50 50 1 1 W
X VSSQ D1 650 -2900 100 L 50 50 1 1 P
X DQ4 D2 650 -1500 100 L 50 50 1 1 P
X DQ2 D3 650 -1700 100 L 50 50 1 1 P
X DQ3 D7 650 -1600 100 L 50 50 1 1 P
X DQ5 D8 650 -1400 100 L 50 50 1 1 P
X VSSQ D9 650 -3000 100 L 50 50 1 1 P
X VSS E1 650 -3350 100 L 50 50 1 1 P
X VDDQ E2 650 -600 100 L 50 50 1 1 W
X DQ6 E3 650 -1300 100 L 50 50 1 1 P
X DQ7 E7 650 -1200 100 L 50 50 1 1 P
X VDDQ E8 650 -700 100 L 50 50 1 1 W
X VSS E9 650 -3450 100 L 50 50 1 1 P
X VDD F1 -750 -400 100 R 50 50 1 1 W
X NC/C2/ODT1 F2 -750 -3600 100 R 50 50 1 1 P
X ODT F3 -750 -3700 100 R 50 50 1 1 P
X CK_t F7 -750 -4300 100 R 50 50 1 1 P
X CK_c F8 -750 -4400 100 R 50 50 1 1 P
X VDD F9 -750 -500 100 R 50 50 1 1 W
X VSS G1 650 -3550 100 L 50 50 1 1 P
X NC/C0/CKE1 G2 -750 -4100 100 R 50 50 1 1 P
X CKE G3 -750 -4200 100 R 50 50 1 1 P
X CS_n G7 -750 -3900 100 R 50 50 1 1 P
X NC/CS1_n G8 -750 -3800 100 R 50 50 1 1 P
X TEN G9 -750 -4600 100 R 50 50 1 1 P
X VDD H1 -750 -700 100 R 50 50 1 1 W
X WE_n/A14 H2 -750 -1600 100 R 50 50 1 1 P
X ACT_n H3 -750 -1200 100 R 50 50 1 1 P
X CAS_n/A15 H7 -750 -1500 100 R 50 50 1 1 P
X RAS_n/A16 H8 -750 -1400 100 R 50 50 1 1 P
X VSS H9 650 -3650 100 L 50 50 1 1 P
X VREFCA J1 650 -2450 100 L 50 50 1 1 P
X BG0 J2 -750 -3200 100 R 50 50 1 1 P
X A10/AP J3 -750 -2000 100 R 50 50 1 1 P
X A12/BC_n J7 -750 -1800 100 R 50 50 1 1 P
X BG1 J8 -750 -3100 100 R 50 50 1 1 P
X VDD J9 -750 -600 100 R 50 50 1 1 W
X VSS K1 650 -3750 100 L 50 50 1 1 P
X BA0 K2 -750 -3500 100 R 50 50 1 1 P
X A4 K3 -750 -2600 100 R 50 50 1 1 P
X A3 K7 -750 -2700 100 R 50 50 1 1 P
X BA1 K8 -750 -3400 100 R 50 50 1 1 P
X VSS K9 650 -3850 100 L 50 50 1 1 P
X RESET_n L1 -750 -4500 100 R 50 50 1 1 P
X A6 L2 -750 -2400 100 R 50 50 1 1 P
X A0 L3 -750 -3000 100 R 50 50 1 1 P
X A1 L7 -750 -2900 100 R 50 50 1 1 P
X A5 L8 -750 -2500 100 R 50 50 1 1 P
X ALERT_n L9 -750 -4000 100 R 50 50 1 1 P
X VDD M1 -750 -800 100 R 50 50 1 1 W
X A8 M2 -750 -2200 100 R 50 50 1 1 P
X A2 M3 -750 -2800 100 R 50 50 1 1 P
X A9 M7 -750 -2100 100 R 50 50 1 1 P
X A7 M8 -750 -2300 100 R 50 50 1 1 P
X VPP M9 650 -1000 100 L 50 50 1 1 W
X VSS N1 650 -3950 100 L 50 50 1 1 P
X A11 N2 -750 -1900 100 R 50 50 1 1 P
X PAR N3 -750 -3300 100 R 50 50 1 1 P
X A17/NC N7 -750 -1300 100 R 50 50 1 1 N
X A13 N8 -750 -1700 100 R 50 50 1 1 P
X VDD N9 -750 -900 100 R 50 50 1 1 W
ENDDRAW
ENDDEF
#
# power_GND
#
DEF power_GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "power_GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_DDR_VREF
#
DEF power_custom_DDR_VREF #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_DDR_VREF" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X DRR_VREF 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDDX_12V0
#
DEF power_custom_VDDX_12V0 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDDX_12V0" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDDX_12V0 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_0V9
#
DEF power_custom_VDD_0V9 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_0V9" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_0V9 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_1V8
#
DEF power_custom_VDD_1V8 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_1V8" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_1V8 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_3V3
#
DEF power_custom_VDD_3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_3V3" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_CPU
#
DEF power_custom_VDD_CPU #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_CPU" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_CPU 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_DDR
#
DEF power_custom_VDD_DDR #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_DDR" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_DDR 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_DDR_MEM
#
DEF power_custom_VDD_DDR_MEM #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_DDR_MEM" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_DDR_MEM 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_DDR_VPP
#
DEF power_custom_VDD_DDR_VPP #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_DDR_VPP" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_DDR_VPP 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_PLL
#
DEF power_custom_VDD_PLL #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_PLL" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_PLL 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# power_custom_VDD_PLL_1V8
#
DEF power_custom_VDD_PLL_1V8 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "power_custom_VDD_PLL_1V8" 0 150 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
P 2 0 1 0 -30 50 0 100 N
P 2 0 1 0 0 0 0 100 N
P 2 0 1 0 0 100 30 50 N
X VDD_PLL_1V8 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# sifive_FU740-C000
#
DEF sifive_FU740-C000 U 0 40 Y Y 7 L N
F0 "U" 0 0 50 H V C CNN
F1 "sifive_FU740-C000" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -1150 -100 1200 -3750 1 1 0 N
S -900 -100 950 -9450 2 1 0 N
S -950 -100 800 -3900 3 1 0 N
S -750 -50 800 -4950 4 1 0 N
S -1150 -50 1200 -1500 5 1 0 N
S -950 -50 950 -4500 6 1 0 N
S -900 -100 800 -12700 7 1 0 N
P 2 3 1 0 -950 -3600 800 -3600 N
P 2 3 1 0 -950 -1850 800 -1850 N
X CHIPLINK_0_C2B_DATA_27 AA10 1300 -3000 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_10 AA12 1300 -1300 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_CLK AA13 1300 -200 100 L 50 50 1 1 O
X CHIPLINK_0_B2C_DATA_25 AA14 -1250 -2800 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_19 AA15 -1250 -2200 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_8 AA17 -1250 -1100 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_CLK AA18 -1250 -200 100 R 50 50 1 1 I
X CHIPLINK_0_C2B_SEND AA8 1300 -3550 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_31 AA9 1300 -3400 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_16 AB10 1300 -1900 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_15 AB11 1300 -1800 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_6 AB12 1300 -900 100 L 50 50 1 1 O
X CHIPLINK_0_B2C_DATA_30 AB14 -1250 -3300 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_24 AB15 -1250 -2700 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_16 AB16 -1250 -1900 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_11 AB17 -1250 -1400 100 R 50 50 1 1 I
X CHIPLINK_0_C2B_DATA_24 AB9 1300 -2700 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_7 AC11 1300 -1000 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_4 AC12 1300 -700 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_3 AC13 1300 -600 100 L 50 50 1 1 O
X CHIPLINK_0_B2C_DATA_31 AC14 -1250 -3400 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_22 AC16 -1250 -2500 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_14 AC17 -1250 -1700 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_3 AC18 -1250 -600 100 R 50 50 1 1 I
X CHIPLINK_0_C2B_DATA_25 AC8 1300 -2800 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_17 AC9 1300 -2000 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_12 AD10 1300 -1500 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_1 AD11 1300 -400 100 L 50 50 1 1 O
X CHIPLINK_0_B2C_RST AD13 -1250 -3650 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_27 AD14 -1250 -3000 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_20 AD15 -1250 -2300 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_15 AD16 -1250 -1800 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_7 AD18 -1250 -1000 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_0 AD19 -1250 -300 100 R 50 50 1 1 I
X CHIPLINK_0_C2B_RST AD5 1300 -3650 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_23 AD6 1300 -2600 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_20 AD8 1300 -2300 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_14 AD9 1300 -1700 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_8 AE10 1300 -1100 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_2 AE11 1300 -500 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_0 AE12 1300 -300 100 L 50 50 1 1 O
X CHIPLINK_0_B2C_DATA_29 AE13 -1250 -3200 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_21 AE15 -1250 -2400 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_18 AE16 -1250 -2100 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_9 AE17 -1250 -1200 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_6 AE18 -1250 -900 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_1 AE19 -1250 -400 100 R 50 50 1 1 I
X CHIPLINK_0_C2B_DATA_18 AE5 1300 -2100 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_26 AE6 1300 -2900 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_22 AE7 1300 -2500 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_19 AE8 1300 -2200 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_5 AF10 1300 -800 100 L 50 50 1 1 O
X CHIPLINK_0_B2C_DATA_28 AF12 -1250 -3100 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_26 AF13 -1250 -2900 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_23 AF14 -1250 -2600 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_17 AF15 -1250 -2000 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_12 AF17 -1250 -1500 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_5 AF18 -1250 -800 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_4 AF19 -1250 -700 100 R 50 50 1 1 I
X CHIPLINK_0_C2B_DATA_28 AF5 1300 -3100 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_21 AF7 1300 -2400 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_13 AF8 1300 -1600 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_11 AF9 1300 -1400 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_30 Y10 1300 -3300 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_29 Y11 1300 -3200 100 L 50 50 1 1 O
X CHIPLINK_0_C2B_DATA_9 Y12 1300 -1200 100 L 50 50 1 1 O
X CHIPLINK_0_B2C_SEND Y13 -1250 -3550 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_13 Y15 -1250 -1600 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_10 Y16 -1250 -1300 100 R 50 50 1 1 I
X CHIPLINK_0_B2C_DATA_2 Y17 -1250 -500 100 R 50 50 1 1 I
X DDR_VDDQ A1 -1000 -200 100 R 50 50 2 1 W
X DRR_MEM_CKE_0 A2 -1000 -6450 100 R 50 50 2 1 P
X DRR_MEM_RESET_N A3 -1000 -6050 100 R 50 50 2 1 P
X DRR_MEM_CS_N_0 A4 -1000 -5850 100 R 50 50 2 1 P
X DDR_VDDQ AA1 -1000 -300 100 R 50 50 2 1 W
X DDR_MEM_DATA_1 AA2 1050 -300 100 L 50 50 2 1 P
X DDR_MEM_DATA_0 AA3 1050 -200 100 L 50 50 2 1 P
X DDR_MEM_DATA_2 AA4 1050 -400 100 L 50 50 2 1 P
X DDR_MEM_DATA_24 AA5 1050 -3700 100 L 50 50 2 1 P
X DDR_MEM_DATA_27 AA7 1050 -4000 100 L 50 50 2 1 P
X DDR_MEM_DATA_3 AB1 1050 -500 100 L 50 50 2 1 P
X DDR_MEM_DATA_17 AB2 1050 -2650 100 L 50 50 2 1 P
X DDR_MEM_DQS_M_3 AB4 1050 -4600 100 L 50 50 2 1 P
X DDR_MEM_DQS_P_3 AB5 1050 -4500 100 L 50 50 2 1 P
X DDR_MEM_DATA_26 AB6 1050 -3900 100 L 50 50 2 1 P
X DRR_MEM_DM_3 AB7 1050 -4700 100 L 50 50 2 1 P
X DDR_VDDQ AB8 -1000 -400 100 R 50 50 2 1 W
X DDR_MEM_DATA_19 AC1 1050 -2850 100 L 50 50 2 1 P
X DDR_MEM_DATA_16 AC2 1050 -2550 100 L 50 50 2 1 P
X DDR_MEM_DM_2 AC3 1050 -3550 100 L 50 50 2 1 P
X DDR_MEM_DATA_20 AC4 1050 -2950 100 L 50 50 2 1 P
X DDR_VDDQ AC5 -1000 -500 100 R 50 50 2 1 W
X DDR_PLL_TESTOUT_P AC6 -1000 -8800 100 R 50 50 2 1 P
X DRR_PLL_TESTOUT_N AC7 -1000 -8900 100 R 50 50 2 1 P
X DDR_MEM_DATA_18 AD1 1050 -2750 100 L 50 50 2 1 P
X DDR_VDDQ AD2 -1000 -600 100 R 50 50 2 1 W
X DDR_MEM_DATA_21 AD3 1050 -3050 100 L 50 50 2 1 P
X DDR_MEM_DATA_22 AD4 1050 -3150 100 L 50 50 2 1 P
X DDR_MEM_DQS_P_2 AE1 1050 -3350 100 L 50 50 2 1 P
X DDR_MEM_DQS_M_2 AE2 1050 -3450 100 L 50 50 2 1 P
X DDR_MEM_DATA_23 AE3 1050 -3250 100 L 50 50 2 1 P
X DRR_ATB0 AF2 -1000 -9050 100 R 50 50 2 1 P
X DDR_VDDQCK AF3 -1000 -2100 100 R 50 50 2 1 W
X DRR_ATB1 AF4 -1000 -9150 100 R 50 50 2 1 P
X DRR_MEM_CKE_1 B1 -1000 -6550 100 R 50 50 2 1 P
X DRR_MEM_CS_N_1 B2 -1000 -5950 100 R 50 50 2 1 P
X DRR_MEM_ODT_0 B4 -1000 -5650 100 R 50 50 2 1 P
X DRR_MEM_ERROR_N B5 -1000 -5550 100 R 50 50 2 1 P
X DDR_MEM_DM_7 C1 1050 -9300 100 L 50 50 2 1 P
X DDR_MEM_DATA_57 C2 1050 -8400 100 L 50 50 2 1 P
X DDR_MEM_DATA_56 C3 1050 -8300 100 L 50 50 2 1 P
X DRR_MEM_ODT_1 C4 -1000 -5750 100 R 50 50 2 1 P
X DDR_VDDQ C5 -1000 -700 100 R 50 50 2 1 W
X DDR_MEM_DQS_P_6 C6 1050 -7950 100 L 50 50 2 1 P
X DDR_MEM_DATA_48 C7 1050 -7150 100 L 50 50 2 1 P
X DDR_MEM_DATA_60 D1 1050 -8700 100 L 50 50 2 1 P
X DDR_VDDQ D2 -1000 -800 100 R 50 50 2 1 W
X DDR_MEM_DATA_63 D3 1050 -9000 100 L 50 50 2 1 P
X DDR_MEM_DATA_58 D4 1050 -8500 100 L 50 50 2 1 P
X DDR_MEM_DM_6 D5 1050 -8150 100 L 50 50 2 1 P
X DDR_MEM_DQS_M_6 D6 1050 -8050 100 L 50 50 2 1 P
X DDR_MEM_DATA_49 D8 1050 -7250 100 L 50 50 2 1 P
X DDR_MEM_DQS_M_7 E1 1050 -9200 100 L 50 50 2 1 P
X DDR_MEM_DQS_P_7 E2 1050 -9100 100 L 50 50 2 1 P
X DDR_MEM_DATA_59 E3 1050 -8600 100 L 50 50 2 1 P
X DDR_MEM_DATA_54 E5 1050 -7750 100 L 50 50 2 1 P
X DDR_MEM_DATA_53 E6 1050 -7650 100 L 50 50 2 1 P
X DDR_MEM_DATA_55 E7 1050 -7850 100 L 50 50 2 1 P
X DDR_MEM_DATA_51 E8 1050 -7450 100 L 50 50 2 1 P
X DDR_MEM_DATA_37 F2 1050 -5350 100 L 50 50 2 1 P
X DDR_MEM_DATA_62 F3 1050 -8900 100 L 50 50 2 1 P
X DDR_MEM_DATA_61 F4 1050 -8800 100 L 50 50 2 1 P
X DDR_MEM_DATA_40 F5 1050 -6000 100 L 50 50 2 1 P
X DDR_VDDQ F6 -1000 -900 100 R 50 50 2 1 W
X DDR_MEM_DATA_52 F7 1050 -7550 100 L 50 50 2 1 P
X DDR_MEM_DATA_50 F8 1050 -7350 100 L 50 50 2 1 P
X DDR_MEM_DQS_P_4 G1 1050 -5650 100 L 50 50 2 1 P
X DDR_MEM_DQS_M_4 G2 1050 -5750 100 L 50 50 2 1 P
X DDR_VDDQ G3 -1000 -1000 100 R 50 50 2 1 W
X DDR_MEM_DATA_39 G4 1050 -5550 100 L 50 50 2 1 P
X DDR_MEM_DQS_P_5 G5 1050 -6800 100 L 50 50 2 1 P
X DDR_MEM_DQS_M_5 G6 1050 -6900 100 L 50 50 2 1 P
X DDR_MEM_DATA_41 G7 1050 -6100 100 L 50 50 2 1 P
X DDR_MEM_DATA_33 H1 1050 -4950 100 L 50 50 2 1 P
X DRR_PLL_AVSS H15 -1000 -2800 100 R 50 50 2 1 P
X DDR_MEM_DATA_34 H2 1050 -5050 100 L 50 50 2 1 P
X DDR_MEM_DATA_36 H3 1050 -5250 100 L 50 50 2 1 P
X DDR_MEM_DATA_38 H4 1050 -5450 100 L 50 50 2 1 P
X DDR_MEM_DATA_43 H6 1050 -6300 100 L 50 50 2 1 P
X DDR_MEM_DATA_42 H7 1050 -6200 100 L 50 50 2 1 P
X DDR_MEM_DATA_32 J1 1050 -4850 100 L 50 50 2 1 P
X DRR_PLL_AVDD J15 -1000 -2700 100 R 50 50 2 1 P
X DDR_MEM_DATA_35 J3 1050 -5150 100 L 50 50 2 1 P
X DDR_MEM_DM_4 J4 1050 -5850 100 L 50 50 2 1 P
X DDR_MEM_DATA_45 J5 1050 -6500 100 L 50 50 2 1 P
X DDR_MEM_DATA_47 J6 1050 -6700 100 L 50 50 2 1 P
X DDR_VDDQ J7 -1000 -1100 100 R 50 50 2 1 W
X DDR_MEM_ADDRESS_13 K1 -1000 -4350 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_15 K2 -1000 -4550 100 R 50 50 2 1 P
X DRR_MEM_PARITY_IN K3 -1000 -5450 100 R 50 50 2 1 P
X DDR_VDDQ K4 -1000 -1200 100 R 50 50 2 1 W
X DDR_MEM_DM_5 K5 1050 -7000 100 L 50 50 2 1 P
X DDR_MEM_DATA_46 K6 1050 -6600 100 L 50 50 2 1 P
X DDR_MEM_DATA_44 K7 1050 -6400 100 L 50 50 2 1 P
X DDR_VDDQ L1 -1000 -1300 100 R 50 50 2 1 W
X DDR_MEM_ADDRESS_9 L2 -1000 -3950 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_10 L3 -1000 -4050 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_12 L4 -1000 -4250 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_8 L5 -1000 -3850 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_14 L7 -1000 -4450 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_3 M1 -1000 -3450 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_4 M2 -1000 -3550 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_7 M5 -1000 -3750 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_5 M6 -1000 -3650 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_11 M7 -1000 -4150 100 R 50 50 2 1 P
X DDR_VDDQ M8 -1000 -1400 100 R 50 50 2 1 W
X DDR_MEM_ADDRESS_1 N1 -1000 -3250 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_0 N2 -1000 -3150 100 R 50 50 2 1 P
X DDR_MEM_BANK_1 N3 -1000 -4950 100 R 50 50 2 1 P
X DDR_MEM_BANK_0 N4 -1000 -4850 100 R 50 50 2 1 P
X DDR_VDDQ N5 -1000 -1500 100 R 50 50 2 1 W
X DRR_MEM_BANK_2 N6 -1000 -5050 100 R 50 50 2 1 P
X DDR_MEM_ADDRESS_2 N7 -1000 -3350 100 R 50 50 2 1 P
X DDR_VDDPLL N8 -1000 -2450 100 R 50 50 2 1 P
X DRR_MEM_WE_N P1 -1000 -5350 100 R 50 50 2 1 P
X DDR_VDDQ P2 -1000 -1600 100 R 50 50 2 1 W
X DRR_MEM_CLK P3 -1000 -6650 100 R 50 50 2 1 P
X DRR_MEM_CLK_N P4 -1000 -6750 100 R 50 50 2 1 P
X DRR_MEM_RAS_N P5 -1000 -5150 100 R 50 50 2 1 P
X DRR_MEM_CAS_N P6 -1000 -5250 100 R 50 50 2 1 P
X DDR_MEM_DATA_15 R1 1050 -2100 100 L 50 50 2 1 P
X DDR_MEM_DATA_13 R2 1050 -1900 100 L 50 50 2 1 P
X DDR_MEM_DATA_14 R3 1050 -2000 100 L 50 50 2 1 P
X DRR_MEM_ECC_DATA_7 R5 -1000 -8100 100 R 50 50 2 1 P
X DRR_MEM_ECC_DATA_6 R6 -1000 -8000 100 R 50 50 2 1 P
X DRR_MEM_ECC_DATA_4 R7 -1000 -7800 100 R 50 50 2 1 P
X DDR_VDDPLL R8 -1000 -2550 100 R 50 50 2 1 P
X DDR_MEM_DM_1 T2 1050 -2400 100 L 50 50 2 1 P
X DDR_MEM_DATA_12 T3 1050 -1800 100 L 50 50 2 1 P
X DDR_MEM_DATA_11 T4 1050 -1700 100 L 50 50 2 1 P
X DRR_MEM_ECC_DATA_5 T5 -1000 -7900 100 R 50 50 2 1 P
X DDR_VDDQ T6 -1000 -1700 100 R 50 50 2 1 W
X DRR_MEM_ECC_DM T7 -1000 -8400 100 R 50 50 2 1 P
X DDR_MEM_DQS_M_1 U1 1050 -2300 100 L 50 50 2 1 P
X DDR_MEM_DQS_P_1 U2 1050 -2200 100 L 50 50 2 1 P
X DDR_VDDQ U3 -1000 -1800 100 R 50 50 2 1 W
X DRR_MEM_ECC_DQS_P U4 -1000 -8200 100 R 50 50 2 1 P
X DRR_MEM_ECC_DQS_M U5 -1000 -8300 100 R 50 50 2 1 P
X DRR_MEM_ECC_DATA_1 U6 -1000 -7500 100 R 50 50 2 1 P
X DRR_MEM_ECC_DATA_3 U7 -1000 -7700 100 R 50 50 2 1 P
X DDR_MEM_DATA_9 V1 1050 -1500 100 L 50 50 2 1 P
X DDR_MEM_DATA_10 V2 1050 -1600 100 L 50 50 2 1 P
X DDR_MEM_DATA_8 V3 1050 -1400 100 L 50 50 2 1 P
X DDR_MEM_DATA_4 V4 1050 -600 100 L 50 50 2 1 P
X DRR_MEM_ECC_DATA_0 V6 -1000 -7400 100 R 50 50 2 1 P
X DRR_MEM_ECC_DATA_2 V7 -1000 -7600 100 R 50 50 2 1 P
X DDR_MEM_DATA_6 W1 1050 -800 100 L 50 50 2 1 P
X DDR_MEM_DATA_7 W3 1050 -900 100 L 50 50 2 1 P
X DDR_MEM_DM_0 W4 1050 -1200 100 L 50 50 2 1 P
X DDR_MEM_DATA_31 W5 1050 -4400 100 L 50 50 2 1 P
X DDR_MEM_DATA_30 W6 1050 -4300 100 L 50 50 2 1 P
X DDR_VDDQ W7 -1000 -1900 100 R 50 50 2 1 W
X DDR_MEM_DATA_5 Y1 1050 -700 100 L 50 50 2 1 P
X DDR_MEM_DQS_M_0 Y2 1050 -1100 100 L 50 50 2 1 P
X DDR_MEM_DQS_P_0 Y3 1050 -1000 100 L 50 50 2 1 P
X DDR_VDDQ Y4 -1000 -2000 100 R 50 50 2 1 W
X DDR_MEM_DATA_29 Y5 1050 -4200 100 L 50 50 2 1 P
X DDR_MEM_DATA_28 Y6 1050 -4100 100 L 50 50 2 1 P
X DDR_MEM_DATA_25 Y7 1050 -3800 100 L 50 50 2 1 P
X DRR_CAL_0 Y9 -1000 -9300 100 R 50 50 2 1 P
X GEMGXL_0_MDIO A23 1300 -1550 100 L 50 50 3 1 P
X GEMGXL_0_RX_ER A24 -1050 -1400 100 R 50 50 3 1 P
X GEMGXL_0_RXD_1 A25 -1050 -550 100 R 50 50 3 1 P
X GEMGXL_0_RXD_4 B24 -1050 -850 100 R 50 50 3 1 P
X GEMGXL_0_TXD_5 B25 1300 -800 100 L 50 50 3 1 O
X GEMGXL_0_TXD_0 B26 1300 -300 100 L 50 50 3 1 O
X GEMGXL_0_RXD_6 C23 -1050 -1050 100 R 50 50 3 1 P
X GEMGXL_0_TX_ER C24 1300 -1300 100 L 50 50 3 1 P
X GEMGXL_0_COL C26 -1050 -1600 100 R 50 50 3 1 P
X GEMGXL_0_RXD_3 D23 -1050 -750 100 R 50 50 3 1 P
X GEMGXL_0_TXD_3 D24 1300 -600 100 L 50 50 3 1 O
X GEMGXL_0_TX_CLK D25 1300 -200 100 L 50 50 3 1 P
X GEMGXL_0_RXD_7 E21 -1050 -1150 100 R 50 50 3 1 P
X GEMGXL_0_RXD_5 E22 -1050 -950 100 R 50 50 3 1 P
X GEMGXL_0_TXD_4 E23 1300 -700 100 L 50 50 3 1 O
X GEMGXL_0_CRS E25 -1050 -1500 100 R 50 50 3 1 P
X ULPI_DATA_6 E26 -1050 -2800 100 R 50 50 3 1 P
X GEMGXL_0_MDC F20 1300 -1450 100 L 50 50 3 1 P
X GEMGXL_0_RXD_0 F22 -1050 -450 100 R 50 50 3 1 P
X GEMGXL_0_TXD_2 F23 1300 -500 100 L 50 50 3 1 O
X ULPI_DATA_7 F24 -1050 -2900 100 R 50 50 3 1 P
X ULPI_VBUS F25 -1050 -3450 100 R 50 50 3 1 P
X GEMGXL_0_RX_DV G20 -1050 -1300 100 R 50 50 3 1 P
X GEMGXL_0_RXD_2 G21 -1050 -650 100 R 50 50 3 1 P
X GEMGXL_0_RX_CLK G22 -1050 -350 100 R 50 50 3 1 P
X ULPI_DATA_0 G24 -1050 -2200 100 R 50 50 3 1 P
X ULPI_DATA_1 G25 -1050 -2300 100 R 50 50 3 1 P
X ULPI_NXT G26 -1050 -3150 100 R 50 50 3 1 P
X GEMGXL_PLL_AVSS H14 -1050 -3800 100 R 50 50 3 1 P
X GEMGXL_0_TXD_1 H22 1300 -400 100 L 50 50 3 1 O
X ULPI_DATA_5 H23 -1050 -2700 100 R 50 50 3 1 P
X ULPI_DATA_4 H24 -1050 -2600 100 R 50 50 3 1 P
X ULPI_RST H26 -1050 -3250 100 R 50 50 3 1 P
X GEMGXL_PLL_AVDD J14 -1050 -200 100 R 50 50 3 1 W
X GEMGXL_0_TXD_6 J20 1300 -900 100 L 50 50 3 1 O
X GEMGXL_0_TX_EN J21 1300 -1200 100 L 50 50 3 1 P
X GEMGXL_0_TXD_7 J21 1300 -1000 100 L 50 50 3 1 O
X ULPI_DATA_3 J23 -1050 -2500 100 R 50 50 3 1 P
X ULPI_DATA_2 J24 -1050 -2400 100 R 50 50 3 1 P
X ULPI_STP J25 -1050 -3350 100 R 50 50 3 1 P
X GEMGXL_0_GTX_CLK K21 -1050 -1750 100 R 50 50 3 1 P
X ULPI_CLK K23 -1050 -2050 100 R 50 50 3 1 P
X ULPI_DIR M21 -1050 -3050 100 R 50 50 3 1 P
X QSPI_DQ_3 A10 900 -1650 100 L 50 50 4 1 P
X IVDD A11 -850 -350 100 R 50 50 4 1 W
X I2C_0_SDA A13 -850 -4600 100 R 50 50 4 1 P
X I2C_0_SCL A14 -850 -4500 100 R 50 50 4 1 P
X GPIO_0_PINS_RXD A15 900 -450 100 L 50 50 4 1 P
X GPIO_0_PINS_13 A20 -850 -4150 100 R 50 50 4 1 P
X IVDD A21 -850 -450 100 R 50 50 4 1 W
X GPIO_0_PINS_3 A22 -850 -3150 100 R 50 50 4 1 P
X JTAG_TCK A7 900 -2800 100 L 50 50 4 1 P
X PWM_0_PWM_1 A8 900 -2000 100 L 50 50 4 1 P
X PWM_1_PWM_3 A9 900 -2650 100 L 50 50 4 1 P
X IVDD AA11 -850 -550 100 R 50 50 4 1 W
X IVDD AB18 -850 -650 100 R 50 50 4 1 W
X IVDD AC15 -850 -750 100 R 50 50 4 1 W
X IVDD AD12 -850 -850 100 R 50 50 4 1 W
X IVDD AE20 -850 -1050 100 R 50 50 4 1 W
X IVDD AE9 -850 -950 100 R 50 50 4 1 W
X IVDD AF16 -850 -1250 100 R 50 50 4 1 W
X IVDD AF6 -850 -1150 100 R 50 50 4 1 W
X QSPI_0_DQ_0 B10 900 -1350 100 L 50 50 4 1 P
X QSPI_0_SCK B11 900 -1250 100 L 50 50 4 1 P
X SPI_0_DQ_1 B12 900 -800 100 L 50 50 4 1 P
X IVDD B18 -850 -1450 100 R 50 50 4 1 W
X GPIO_0_PINS_11 B20 -850 -3950 100 R 50 50 4 1 P
X GPIO_0_PINS_8 B21 -850 -3650 100 R 50 50 4 1 P
X GPIO_0_PINS_0 B22 -850 -2850 100 R 50 50 4 1 P
X JTAG_TDI B7 900 -2900 100 L 50 50 4 1 P
X IVDD B8 -850 -1350 100 R 50 50 4 1 W
X PWM_1_PWM_1 B9 900 -2450 100 L 50 50 4 1 P
X SPI_0_DQ_3 C12 900 -1000 100 L 50 50 4 1 P
X SPI_0_DQ_2 C13 900 -900 100 L 50 50 4 1 P
X IVDD C15 -850 -1550 100 R 50 50 4 1 W
X OTP_IVDD C19 -850 -150 100 R 50 50 4 1 W
X GPIO_0_PINS_6 C21 -850 -3450 100 R 50 50 4 1 P
X GPIO_0_PINS_1 C22 -850 -2950 100 R 50 50 4 1 P
X IVDD C25 -850 -1650 100 R 50 50 4 1 W
X PWM_0_PWM_2 C8 900 -2100 100 L 50 50 4 1 P
X PWM_0_PWM_0 C9 900 -1900 100 L 50 50 4 1 P
X IVDD D12 -850 -1750 100 R 50 50 4 1 W
X I2C_1_SCL D13 -850 -4750 100 R 50 50 4 1 P
X GPIO_0_PINS_10 D19 -850 -3850 100 R 50 50 4 1 P
X GPIO_0_PINS_7 D20 -850 -3550 100 R 50 50 4 1 P
X GPIO_0_PINS_4 D21 -850 -3250 100 R 50 50 4 1 P
X IVDD D22 -850 -1850 100 R 50 50 4 1 W
X PWM_1_PWM0 E10 900 -2350 100 L 50 50 4 1 P
X QSPI_0_DQ_1 E11 900 -1450 100 L 50 50 4 1 P
X SPI_0_CS_0 E12 900 -1100 100 L 50 50 4 1 P
X I2C_1_SDA E13 -850 -4850 100 R 50 50 4 1 P
X GPIO_0_PINS_14 E18 -850 -4250 100 R 50 50 4 1 P
X IVDD E19 -850 -1950 100 R 50 50 4 1 W
X GPIO_0_PINS_5 E20 -850 -3350 100 R 50 50 4 1 P
X QSPI_0_CS_0 E9 900 -1750 100 L 50 50 4 1 P
X QSPI_DQ_2 F10 900 -1550 100 L 50 50 4 1 P
X SPI_0_SCK F13 900 -600 100 L 50 50 4 1 P
X UART_0_TXD F14 900 -350 100 L 50 50 4 1 P
X IVDD F16 -850 -2050 100 R 50 50 4 1 W
X GPIO_0_PINS_12 F18 -850 -4050 100 R 50 50 4 1 P
X GPIO_0_PINS_9 F19 -850 -3750 100 R 50 50 4 1 P
X IVDD F26 -850 -2150 100 R 50 50 4 1 W
X PWM_0_PWM_3 F9 900 -2200 100 L 50 50 4 1 P
X PWM_1_PWM_2 G10 900 -2550 100 L 50 50 4 1 P
X JTAG_TMS G11 900 -3100 100 L 50 50 4 1 P
X SPI_0_DQ_0 G13 900 -700 100 L 50 50 4 1 P
X GPIO_0_PINS_15 G17 -850 -4350 100 R 50 50 4 1 P
X GPIO_0_PINS_2 G19 -850 -3050 100 R 50 50 4 1 P
X IVDD G23 -850 -2250 100 R 50 50 4 1 W
X JTAG_TDO G9 900 -3000 100 L 50 50 4 1 P
X IVDD H20 -850 -2350 100 R 50 50 4 1 W
X IVDD K24 -850 -2450 100 R 50 50 4 1 W
X IVDD L21 -850 -2550 100 R 50 50 4 1 W
X IVDD Y14 -850 -2650 100 R 50 50 4 1 W
X PRCI_HFXOSCOUT A17 -1250 -300 100 R 50 50 5 1 P
X PRCI_CORECLKPLLSEL A19 1300 -700 100 L 50 50 5 1 P
X THERMALDIODE_ANODE A5 1300 -1150 100 L 50 50 5 1 P
X CHIP_ID_SELECT_0 B15 1300 -550 100 L 50 50 5 1 P
X BOOT_MODE_SELECT_0 B16 1300 -150 100 L 50 50 5 1 P
X PRCI_HFXOSCIN B17 -1250 -150 100 R 50 50 5 1 P
X PRCI_RTCXALTCLKIN B19 -1250 -600 100 R 50 50 5 1 P
X THERMALDIODE_CATHODE B6 1300 -1250 100 L 50 50 5 1 P
X BOOT_MODE_SELECT_2 C14 1300 -350 100 L 50 50 5 1 P
X BOOT_MODE_SELECT_3 C16 1300 -450 100 L 50 50 5 1 P
X PRCI_PSD_RESETEN_N C17 -1250 -1200 100 R 50 50 5 1 P
X PRCI_PORESET_N C18 -1250 -900 100 R 50 50 5 1 P
X PRCI_RTCXSEL D15 1300 -1000 100 L 50 50 5 1 P
X PRCI_ERESET_N D16 -1250 -800 100 R 50 50 5 1 P
X PRCI_HFXCLKIN D18 -1250 -450 100 R 50 50 5 1 P
X PRCI_PSD_TEST_MODE_RESET E15 -1250 -1100 100 R 50 50 5 1 P
X PRCI_PROCMON E16 1300 -1400 100 L 50 50 5 1 P
X PRCI_TLCLKSEL E17 1300 -800 100 L 50 50 5 1 P
X BOOT_MODE_SELECT_1 F15 1300 -250 100 L 50 50 5 1 P
X PRCI_HFXSEL F17 1300 -900 100 L 50 50 5 1 P
X PRCI_PSD_ASYNCRESET_N G16 -1250 -1000 100 R 50 50 5 1 P
X PCIE_0_PHY0_REFCLK_P AA20 -1050 -4100 100 R 50 50 6 1 I
X PCIE_PMA_VP AA23 -1050 -150 100 R 50 50 6 1 W
X PCIE_PMA_VP AA25 -1050 -250 100 R 50 50 6 1 W
X PCIE_0_TXN_2 AB22 1050 -2700 100 L 50 50 6 1 P
X PCIE_0_TXP_2 AB23 1050 -2600 100 L 50 50 6 1 P
X PCIE_0_RXP_2 AB25 -1050 -2600 100 R 50 50 6 1 I
X PCIE_0_RXN_2 AB26 -1050 -2700 100 R 50 50 6 1 I
X PCIE_PMA_VP AC23 -1050 -350 100 R 50 50 6 1 W
X PCIE_PMA_VP AC25 -1050 -450 100 R 50 50 6 1 W
X PCIE_0_TXN_1 AD22 1050 -2450 100 L 50 50 6 1 P
X PCIE_0_TXP_1 AD23 1050 -2350 100 L 50 50 6 1 P
X PCIE_0_RXP_1 AD25 -1050 -2350 100 R 50 50 6 1 I
X PCIE_0_RXN_1 AD26 -1050 -2450 100 R 50 50 6 1 I
X PCIE_PMA_VP AE23 -1050 -550 100 R 50 50 6 1 W
X PCIE_PMA_VP AE25 -1050 -650 100 R 50 50 6 1 W
X PCIE_0_TXN_0 AF21 1050 -2200 100 L 50 50 6 1 P
X PCIE_0_TXP_0 AF22 1050 -2100 100 L 50 50 6 1 P
X PCIE_0_RXP_0 AF24 -1050 -2100 100 R 50 50 6 1 I
X PCIE_0_RXN_0 AF25 -1050 -2200 100 R 50 50 6 1 I
X PCIE_PMA_VP L23 -1050 -750 100 R 50 50 6 1 W
X PCIE_PMA_VP L25 -1050 -850 100 R 50 50 6 1 W
X PCIE_0_TXN_7 M22 1050 -3950 100 L 50 50 6 1 P
X PCIE_0_TXP_7 M23 1050 -3850 100 L 50 50 6 1 P
X PCIE_0_RXP_7 M25 -1050 -3850 100 R 50 50 6 1 I
X PCIE_0_RXN_7 M26 -1050 -3950 100 R 50 50 6 1 I
X PCIE_PMA_VP N23 -1050 -950 100 R 50 50 6 1 W
X PCIE_PMA_VP N25 -1050 -1050 100 R 50 50 6 1 W
X PCIE_0_TXN_6 P22 1050 -3700 100 L 50 50 6 1 P
X PCIE_0_TXP_6 P23 1050 -3600 100 L 50 50 6 1 P
X PCIE_0_RXP_6 P25 -1050 -3600 100 R 50 50 6 1 I
X PCIE_0_RXN_6 P26 -1050 -3700 100 R 50 50 6 1 I
X PCIE_PMA_VP R16 -1050 -1150 100 R 50 50 6 1 W
X PCIE_PMA_VP R18 -1050 -1250 100 R 50 50 6 1 W
X PCIE_PMA_VP R20 -1050 -1350 100 R 50 50 6 1 W
X PCIE_PMA_VP R23 -1050 -1450 100 R 50 50 6 1 W
X PCIE_PMA_VP R25 -1050 -1550 100 R 50 50 6 1 W
X PCIE_PMA_VPH T17 1050 -150 100 L 50 50 6 1 W
X PCIE_PMA_VPH T19 1050 -250 100 L 50 50 6 1 W
X PCIE_PMA_VPH T20 1050 -350 100 L 50 50 6 1 W
X PCIE_0_TXN_5 T22 1050 -3450 100 L 50 50 6 1 P
X PCIE_0_TXP_5 T23 1050 -3350 100 L 50 50 6 1 P
X PCIE_0_RXP_5 T25 -1050 -3350 100 R 50 50 6 1 I
X PCIE_0_RXN_5 T26 -1050 -3450 100 R 50 50 6 1 I
X PCIE_PMA_VPH U16 1050 -450 100 L 50 50 6 1 W
X PCIE_PMA_VPH U18 1050 -550 100 L 50 50 6 1 W
X PCIE_0_PHY_RESREF U20 -1050 -4400 100 R 50 50 6 1 P
X PCIE_PMA_VP U23 -1050 -1650 100 R 50 50 6 1 W
X PCIE_PMA_VP U25 -1050 -1750 100 R 50 50 6 1 W
X PCIE_PMA_VPH V17 1050 -650 100 L 50 50 6 1 W
X PCIE_PMA_VPH V19 1050 -750 100 L 50 50 6 1 W
X PCIE_PMA_VPH V20 1050 -850 100 L 50 50 6 1 W
X PCIE_0_TXN_4 V22 1050 -3200 100 L 50 50 6 1 P
X PCIE_0_TXP_4 V23 1050 -3100 100 L 50 50 6 1 P
X PCIE_0_RXP_4 V25 -1050 -3100 100 R 50 50 6 1 I
X PCIE_0_RXN_4 V26 -1050 -3200 100 R 50 50 6 1 I
X PCIE_PMA_VPH W16 1050 -950 100 L 50 50 6 1 W
X PCIE_PMA_VPH W18 1050 -1050 100 L 50 50 6 1 W
X PCIE_PMA_VPH W20 1050 -1150 100 L 50 50 6 1 W
X PCIE_PMA_VP W23 -1050 -1850 100 R 50 50 6 1 W
X PCIE_PMA_VP W25 -1050 -1950 100 R 50 50 6 1 W
X PCIE_0_PHY0_REFCLK_N Y20 -1050 -4200 100 R 50 50 6 1 I
X PCIE_0_TXN_3 Y22 1050 -2950 100 L 50 50 6 1 P
X PCIE_0_TXP_3 Y23 1050 -2850 100 L 50 50 6 1 P
X PCIE_0_RXP_3 Y25 -1050 -2850 100 R 50 50 6 1 I
X PCIE_0_RXN_3 Y26 -1050 -2950 100 R 50 50 6 1 I
X VSS A16 -1000 -7600 100 R 50 50 7 1 P
X VSS A26 -1000 -7700 100 R 50 50 7 1 P
X VSS A6 -1000 -7500 100 R 50 50 7 1 P
X VSS AA16 -1000 -7900 100 R 50 50 7 1 P
X VSS AA19 -1000 -8000 100 R 50 50 7 1 P
X VSS AA21 -1000 -8100 100 R 50 50 7 1 P
X VSS AA22 -1000 -8200 100 R 50 50 7 1 P
X VSS AA24 -1000 -8300 100 R 50 50 7 1 P
X VSS AA26 -1000 -8400 100 R 50 50 7 1 P
X VSS AA6 -1000 -7800 100 R 50 50 7 1 P
X VSS AB13 -1000 -8600 100 R 50 50 7 1 P
X VSS AB19 -1000 -8700 100 R 50 50 7 1 P
X VSS AB20 -1000 -8800 100 R 50 50 7 1 P
X VSS AB21 -1000 -8900 100 R 50 50 7 1 P
X VSS AB24 -1000 -9000 100 R 50 50 7 1 P
X VSS AB3 -1000 -8500 100 R 50 50 7 1 P
X VSS AC10 -1000 -9100 100 R 50 50 7 1 P
X VSS AC19 -1000 -9200 100 R 50 50 7 1 P
X VSS AC20 -1000 -9300 100 R 50 50 7 1 P
X VSS AC21 -1000 -9400 100 R 50 50 7 1 P
X VSS AC22 -1000 -9500 100 R 50 50 7 1 P
X VSS AC24 -1000 -9600 100 R 50 50 7 1 P
X VSS AC26 -1000 -9700 100 R 50 50 7 1 P
X VSS AD17 -1000 -9900 100 R 50 50 7 1 P
X VSS AD20 -1000 -10000 100 R 50 50 7 1 P
X VSS AD21 -1000 -10100 100 R 50 50 7 1 P
X VSS AD24 -1000 -10200 100 R 50 50 7 1 P
X VSS AD7 -1000 -9800 100 R 50 50 7 1 P
X VSS AE14 -1000 -10400 100 R 50 50 7 1 P
X VSS AE21 -1000 -10500 100 R 50 50 7 1 P
X VSS AE22 -1000 -10600 100 R 50 50 7 1 P
X VSS AE24 -1000 -10700 100 R 50 50 7 1 P
X VSS AE26 -1000 -10800 100 R 50 50 7 1 P
X VSS AE4 -1000 -10300 100 R 50 50 7 1 P
X VSS AF1 -1000 -10900 100 R 50 50 7 1 P
X VSS AF11 -1000 -11000 100 R 50 50 7 1 P
X VSS AF20 -1000 -11100 100 R 50 50 7 1 P
X VSS AF23 -1000 -11200 100 R 50 50 7 1 P
X VSS AF26 -1000 -11300 100 R 50 50 7 1 P
X VSS B13 -1000 -11500 100 R 50 50 7 1 P
X VSS B23 -1000 -11600 100 R 50 50 7 1 P
X VSS B3 -1000 -11400 100 R 50 50 7 1 P
X VSS C10 -1000 -11700 100 R 50 50 7 1 P
X VSS C20 -1000 -11800 100 R 50 50 7 1 P
X VSS D17 900 -300 100 L 50 50 7 1 P
X VSS D26 900 -400 100 L 50 50 7 1 P
X VSS D7 900 -200 100 L 50 50 7 1 P
X VSS E14 900 -600 100 L 50 50 7 1 P
X VSS E24 900 -700 100 L 50 50 7 1 P
X VSS E4 900 -500 100 L 50 50 7 1 P
X VSS F1 900 -800 100 L 50 50 7 1 P
X VSS F11 900 -900 100 L 50 50 7 1 P
X VSS F21 900 -1000 100 L 50 50 7 1 P
X DVFS_CORE_PLL_AVDD G14 -1000 -6250 100 R 50 50 7 1 W
X DVFS_CORE_PLL_AVSS G15 -1000 -6800 100 R 50 50 7 1 P
X VSS G18 900 -1200 100 L 50 50 7 1 P
X VSS G8 900 -1100 100 L 50 50 7 1 P
X VSS H10 900 -1500 100 L 50 50 7 1 P
X VDD H11 -1000 -300 100 R 50 50 7 1 W
X VSS H12 900 -1600 100 L 50 50 7 1 P
X HFPCLK_PLL_AVSS H13 -1000 -6650 100 R 50 50 7 1 P
X CORE_PLL_AVSS H16 -1000 -6500 100 R 50 50 7 1 P
X VDD H17 -1000 -400 100 R 50 50 7 1 W
X VSS H18 900 -1700 100 L 50 50 7 1 P
X VDD H19 -1000 -500 100 R 50 50 7 1 W
X VSS H25 900 -1800 100 L 50 50 7 1 P
X VSS H5 900 -1300 100 L 50 50 7 1 P
X VSS H8 900 -1400 100 L 50 50 7 1 P
X VDD H9 -1000 -200 100 R 50 50 7 1 W
X VDD J10 -1000 -700 100 R 50 50 7 1 W
X VSS J11 900 -2100 100 L 50 50 7 1 P
X VDD J12 -1000 -800 100 R 50 50 7 1 W
X HFPCLK_PLL_AVDD J13 -1000 -6100 100 R 50 50 7 1 W
X CORE_PLL_AVDD J16 -1000 -5950 100 R 50 50 7 1 W
X VSS J17 900 -2200 100 L 50 50 7 1 P
X VDD J18 -1000 -900 100 R 50 50 7 1 W
X VSS J19 900 -2300 100 L 50 50 7 1 P
X VSS J2 900 -1900 100 L 50 50 7 1 P
X VSS J22 900 -2400 100 L 50 50 7 1 P
X VDD J8 -1000 -600 100 R 50 50 7 1 W
X VSS J9 900 -2000 100 L 50 50 7 1 P
X VSS K10 900 -2600 100 L 50 50 7 1 P
X VDD K11 -1000 -1100 100 R 50 50 7 1 W
X VSS K12 900 -2700 100 L 50 50 7 1 P
X VDD K13 -1000 -1200 100 R 50 50 7 1 W
X VSS K14 900 -2800 100 L 50 50 7 1 P
X VDD K15 -1000 -1300 100 R 50 50 7 1 W
X VSS K16 900 -2900 100 L 50 50 7 1 P
X VDD K17 -1000 -1400 100 R 50 50 7 1 W
X VSS K18 900 -3000 100 L 50 50 7 1 P
X VDD K19 -1000 -1500 100 R 50 50 7 1 W
X VSS K20 900 -3100 100 L 50 50 7 1 P
X VDD_SENSE K22 -1000 -7050 100 R 50 50 7 1 P
X VSS K8 900 -2500 100 L 50 50 7 1 P
X VDD K9 -1000 -1000 100 R 50 50 7 1 W
X VDD L10 -1000 -1700 100 R 50 50 7 1 W
X VSS L11 900 -3400 100 L 50 50 7 1 P
X VDD L12 -1000 -1800 100 R 50 50 7 1 W
X VSS L13 900 -3500 100 L 50 50 7 1 P
X VDD L14 -1000 -1900 100 R 50 50 7 1 W
X VSS L15 900 -3600 100 L 50 50 7 1 P
X VDD L16 -1000 -2000 100 R 50 50 7 1 W
X VSS L17 900 -3700 100 L 50 50 7 1 P
X VDD L18 -1000 -2100 100 R 50 50 7 1 W
X VSS L19 900 -3800 100 L 50 50 7 1 P
X VSS_SENSE L20 -1000 -7200 100 R 50 50 7 1 P
X VSS L22 900 -3900 100 L 50 50 7 1 P
X VSS L24 900 -4000 100 L 50 50 7 1 P
X VSS L26 900 -4100 100 L 50 50 7 1 P
X VSS L6 900 -3200 100 L 50 50 7 1 P
X VDD L8 -1000 -1600 100 R 50 50 7 1 W
X VSS L9 900 -3300 100 L 50 50 7 1 P
X VSS M10 900 -4300 100 L 50 50 7 1 P
X VDD M11 -1000 -2300 100 R 50 50 7 1 W
X VSS M12 900 -4400 100 L 50 50 7 1 P
X VDD M13 -1000 -2400 100 R 50 50 7 1 W
X VSS M14 900 -4500 100 L 50 50 7 1 P
X VDD M15 -1000 -2500 100 R 50 50 7 1 W
X VSS M16 900 -4600 100 L 50 50 7 1 P
X VDD M17 -1000 -2600 100 R 50 50 7 1 W
X VSS M18 900 -4800 100 L 50 50 7 1 P
X VSS M18 900 -4700 100 L 50 50 7 1 P
X VDD M19 -1000 -2700 100 R 50 50 7 1 W
X VSS M20 900 -4900 100 L 50 50 7 1 P
X VSS M24 900 -5000 100 L 50 50 7 1 P
X VSS M3 900 -4200 100 L 50 50 7 1 P
X VDD M9 -1000 -2200 100 R 50 50 7 1 W
X VDD N10 -1000 -2800 100 R 50 50 7 1 W
X VSS N11 900 -5200 100 L 50 50 7 1 P
X VDD N12 -1000 -2900 100 R 50 50 7 1 W
X VSS N13 900 -5300 100 L 50 50 7 1 P
X VDD N14 -1000 -3000 100 R 50 50 7 1 W
X VSS N15 900 -5400 100 L 50 50 7 1 P
X VDD N16 -1000 -3100 100 R 50 50 7 1 W
X VSS N17 900 -5500 100 L 50 50 7 1 P
X VDD N18 -1000 -3200 100 R 50 50 7 1 W
X VSS N19 900 -5600 100 L 50 50 7 1 P
X VDD N20 -1000 -3300 100 R 50 50 7 1 W
X VSS N21 900 -5700 100 L 50 50 7 1 P
X VSS N22 900 -5800 100 L 50 50 7 1 P
X VSS N24 900 -5900 100 L 50 50 7 1 P
X VSS N26 900 -6000 100 L 50 50 7 1 P
X VSS N9 900 -5100 100 L 50 50 7 1 P
X VSS P10 900 -6300 100 L 50 50 7 1 P
X VDD P11 -1000 -3500 100 R 50 50 7 1 W
X VSS P12 900 -6400 100 L 50 50 7 1 P
X VDD P13 -1000 -3600 100 R 50 50 7 1 W
X VSS P14 900 -6500 100 L 50 50 7 1 P
X VDD P15 -1000 -3700 100 R 50 50 7 1 W
X VSS P16 900 -6600 100 L 50 50 7 1 P
X VDD P17 -1000 -3800 100 R 50 50 7 1 W
X VSS P18 900 -6700 100 L 50 50 7 1 P
X VDD P19 -1000 -3900 100 R 50 50 7 1 W
X VSS P20 900 -6800 100 L 50 50 7 1 P
X VSS P21 900 -6900 100 L 50 50 7 1 P
X VSS P24 900 -7000 100 L 50 50 7 1 P
X VSS P7 900 -6100 100 L 50 50 7 1 P
X VSS P8 900 -6200 100 L 50 50 7 1 P
X VDD P9 -1000 -3400 100 R 50 50 7 1 W
X VDD R10 -1000 -4000 100 R 50 50 7 1 W
X VSS R11 900 -7300 100 L 50 50 7 1 P
X VDD R12 -1000 -4100 100 R 50 50 7 1 W
X VSS R13 900 -7400 100 L 50 50 7 1 P
X VDD R14 -1000 -4200 100 R 50 50 7 1 W
X VSS R15 900 -7500 100 L 50 50 7 1 P
X VSS R17 900 -7600 100 L 50 50 7 1 P
X VSS R19 900 -7700 100 L 50 50 7 1 P
X VSS R21 900 -7800 100 L 50 50 7 1 P
X VSS R22 900 -7900 100 L 50 50 7 1 P
X VSS R24 900 -8000 100 L 50 50 7 1 P
X VSS R26 900 -8100 100 L 50 50 7 1 P
X VSS R4 900 -7100 100 L 50 50 7 1 P
X VSS R9 900 -7200 100 L 50 50 7 1 P
X VSS T1 900 -8200 100 L 50 50 7 1 P
X VSS T10 900 -8400 100 L 50 50 7 1 P
X VDD T11 -1000 -4400 100 R 50 50 7 1 W
X VSS T12 900 -8500 100 L 50 50 7 1 P
X VDD T13 -1000 -4500 100 R 50 50 7 1 W
X VSS T14 900 -8600 100 L 50 50 7 1 P
X VDD T15 -1000 -4600 100 R 50 50 7 1 W
X VSS T16 900 -8700 100 L 50 50 7 1 P
X VSS T18 900 -8800 100 L 50 50 7 1 P
X VSS T21 900 -8900 100 L 50 50 7 1 P
X VSS T24 900 -9000 100 L 50 50 7 1 P
X VSS T8 900 -8300 100 L 50 50 7 1 P
X VDD T9 -1000 -4300 100 R 50 50 7 1 W
X VDD U10 -1000 -4700 100 R 50 50 7 1 W
X VSS U11 900 -9300 100 L 50 50 7 1 P
X VDD U12 -1000 -4800 100 R 50 50 7 1 W
X VSS U13 900 -9400 100 L 50 50 7 1 P
X VDD U14 -1000 -4900 100 R 50 50 7 1 W
X VSS U15 900 -9500 100 L 50 50 7 1 P
X VSS U17 900 -9600 100 L 50 50 7 1 P
X VSS U19 900 -9700 100 L 50 50 7 1 P
X VSS U21 900 -9800 100 L 50 50 7 1 P
X VSS U22 900 -9900 100 L 50 50 7 1 P
X VSS U24 900 -10000 100 L 50 50 7 1 P
X VSS U26 900 -10100 100 L 50 50 7 1 P
X VSS U8 900 -9100 100 L 50 50 7 1 P
X VSS U9 900 -9200 100 L 50 50 7 1 P
X VSS V10 900 -10400 100 L 50 50 7 1 P
X VDD V11 -1000 -5100 100 R 50 50 7 1 W
X VSS V12 900 -10500 100 L 50 50 7 1 P
X VDD V13 -1000 -5200 100 R 50 50 7 1 W
X VSS V14 900 -10600 100 L 50 50 7 1 P
X VDD V15 -1000 -5300 100 R 50 50 7 1 W
X VSS V16 900 -10700 100 L 50 50 7 1 P
X VSS V18 900 -10800 100 L 50 50 7 1 P
X VSS V21 900 -10900 100 L 50 50 7 1 P
X VSS V24 900 -11000 100 L 50 50 7 1 P
X VSS V5 900 -10200 100 L 50 50 7 1 P
X VSS V8 900 -10300 100 L 50 50 7 1 P
X VDD V9 -1000 -5000 100 R 50 50 7 1 W
X VDD W10 -1000 -5500 100 R 50 50 7 1 W
X VSS W11 900 -11300 100 L 50 50 7 1 P
X VDD W12 -1000 -5600 100 R 50 50 7 1 W
X VSS W13 900 -11400 100 L 50 50 7 1 P
X VDD W14 -1000 -5700 100 R 50 50 7 1 W
X VSS W15 900 -11500 100 L 50 50 7 1 P
X VSS W17 900 -11600 100 L 50 50 7 1 P
X VSS W19 900 -11700 100 L 50 50 7 1 P
X VSS W2 900 -11100 100 L 50 50 7 1 P
X VSS W21 900 -11800 100 L 50 50 7 1 P
X VSS W22 900 -11900 100 L 50 50 7 1 P
X VSS W26 900 -12100 100 L 50 50 7 1 P
X VDD W8 -1000 -5400 100 R 50 50 7 1 W
X VSS W9 900 -11200 100 L 50 50 7 1 P
X VSS WW24 900 -12000 100 L 50 50 7 1 P
X VSS Y18 900 -12300 100 L 50 50 7 1 P
X VSS Y19 900 -12400 100 L 50 50 7 1 P
X VSS Y21 900 -12500 100 L 50 50 7 1 P
X VSS Y24 900 -12600 100 L 50 50 7 1 P
X VSS Y8 900 -12200 100 L 50 50 7 1 P
ENDDRAW
ENDDEF
#
#End Library
