PPA Report for decoder_sync_reg.v (Module: decoder_sync_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 20
IO Count: 23
Cell Count: 76

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 700.77 MHz
Reg-to-Reg Critical Path Delay: 1.272 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
