// Seed: 1509240836
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    output wand id_2,
    input tri id_3,
    output wand id_4,
    output uwire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri id_8,
    input wire id_9
);
  always @(id_7 or posedge 1) begin
    id_5 = 1;
  end
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    input logic id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input uwire id_6
);
  initial begin
    id_1 <= id_2;
  end
  module_0(
      id_0, id_5, id_0, id_3, id_0, id_0, id_5, id_4, id_5, id_5
  );
endmodule
