# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../../../../2025.1/Vivado/data/rsb/busdef" \
"testbench_pmod_ssd_func_impl.v" \
"../../../../../Seven-Segment_LED_Display_Counter-Waltman.srcs/sim_1/new/testbench_pmod_ssd.v" \

# Do not sort compile order
nosort
