[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2539055 heartbeat IPC: 3.938 cumulative IPC: 3.938 (Simulation time: 00 hr 00 min 16 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2539055 cumulative IPC: 3.938 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2539055 cumulative IPC: 3.938 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9570798 heartbeat IPC: 1.422 cumulative IPC: 1.422 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 16664004 heartbeat IPC: 1.41 cumulative IPC: 1.416 (Simulation time: 00 hr 01 min 05 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 23678346 heartbeat IPC: 1.426 cumulative IPC: 1.419 (Simulation time: 00 hr 01 min 29 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 30700182 heartbeat IPC: 1.424 cumulative IPC: 1.42 (Simulation time: 00 hr 01 min 54 sec)
Simulation finished CPU 0 instructions: 50000000 cycles: 35241492 cumulative IPC: 1.419 (Simulation time: 00 hr 02 min 18 sec)
Simulation complete CPU 0 instructions: 50000000 cycles: 35241492 cumulative IPC: 1.419 (Simulation time: 00 hr 02 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.419 instructions: 50000000 cycles: 35241492
CPU 0 Branch Prediction Accuracy: 90.93% MPKI: 12.97 Average ROB Occupancy at Mispredict: 41.29
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2759
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.69
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      11010 HIT:      10870 MISS:        140 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      11010 HIT:      10870 MISS:        140 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 262.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     332634 HIT:     271129 MISS:      61505 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     291465 HIT:     238516 MISS:      52949 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      16427 HIT:       8207 MISS:       8220 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      24613 HIT:      24332 MISS:        281 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        129 HIT:         74 MISS:         55 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     127483 HIT:     127483 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     127483 HIT:     127483 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13880840 HIT:   13396600 MISS:     484240 MSHR_MERGE:     176219
cpu0->cpu0_L1D LOAD         ACCESS:    8874724 HIT:    8524450 MISS:     350274 MSHR_MERGE:      58809
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5005976 HIT:    4872139 MISS:     133837 MSHR_MERGE:     117410
cpu0->cpu0_L1D TRANSLATION  ACCESS:        140 HIT:         11 MISS:        129 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.03 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     110048 HIT:     110048 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     110048 HIT:     110048 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13367392 HIT:   13353158 MISS:      14234 MSHR_MERGE:       3224
cpu0->cpu0_DTLB LOAD         ACCESS:   13367392 HIT:   13353158 MISS:      14234 MSHR_MERGE:       3224
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.348 cycles
cpu0->LLC TOTAL        ACCESS:      68616 HIT:      59372 MISS:       9244 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      52949 HIT:      51313 MISS:       1636 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8220 HIT:        646 MISS:       7574 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       7392 HIT:       7392 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:         55 HIT:         21 MISS:         34 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 160.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2556
  ROW_BUFFER_MISS:       6688
  AVG DBUS CONGESTED CYCLE: 2.703
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2937
