// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="simple_pipeline_ip_simple_pipeline_ip,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=11.026000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=256,HLS_SYN_DSP=0,HLS_SYN_FF=3096,HLS_SYN_LUT=4373,HLS_VERSION=2022_1}" *)

module simple_pipeline_ip (
        ap_clk,
        ap_rst_n,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 20;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] start_pc;
wire   [31:0] code_ram_q0;
wire   [31:0] data_ram_q0;
reg    nb_instruction_ap_vld;
wire   [15:0] e_to_f_target_pc_V_fu_281_p1;
reg   [15:0] e_to_f_target_pc_V_reg_615;
wire    ap_CS_fsm_state2;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_done;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_idle;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_ready;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_31_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_31_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_30_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_30_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_29_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_29_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_28_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_28_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_27_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_27_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_26_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_26_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_25_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_25_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_24_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_24_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_23_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_23_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_22_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_22_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_21_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_21_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_20_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_20_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_19_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_19_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_18_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_18_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_17_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_17_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_16_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_16_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_15_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_15_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_14_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_14_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_13_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_13_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_12_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_12_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_11_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_11_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_10_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_10_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_9_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_9_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_8_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_8_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_7_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_7_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_6_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_6_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_5_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_5_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_4_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_4_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_3_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_3_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_2_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_2_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_1_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_1_out_ap_vld;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_out_ap_vld;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_done;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_idle;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_ready;
wire   [15:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_code_ram_address0;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_code_ram_ce0;
wire   [15:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_address0;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_ce0;
wire   [3:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_we0;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_d0;
wire   [31:0] grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_nbi_1_out;
wire    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_nbi_1_out_ap_vld;
reg    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg;
reg    grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [31:0] nbi_1_loc_fu_58;
wire    ap_CS_fsm_state5;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg = 1'b0;
#0 grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg = 1'b0;
end

simple_pipeline_ip_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1 grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start),
    .ap_done(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_done),
    .ap_idle(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_idle),
    .ap_ready(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_ready),
    .reg_file_31_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_31_out),
    .reg_file_31_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_31_out_ap_vld),
    .reg_file_30_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_30_out),
    .reg_file_30_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_30_out_ap_vld),
    .reg_file_29_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_29_out),
    .reg_file_29_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_29_out_ap_vld),
    .reg_file_28_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_28_out),
    .reg_file_28_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_28_out_ap_vld),
    .reg_file_27_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_27_out),
    .reg_file_27_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_27_out_ap_vld),
    .reg_file_26_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_26_out),
    .reg_file_26_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_26_out_ap_vld),
    .reg_file_25_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_25_out),
    .reg_file_25_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_25_out_ap_vld),
    .reg_file_24_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_24_out),
    .reg_file_24_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_24_out_ap_vld),
    .reg_file_23_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_23_out),
    .reg_file_23_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_23_out_ap_vld),
    .reg_file_22_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_22_out),
    .reg_file_22_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_22_out_ap_vld),
    .reg_file_21_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_21_out),
    .reg_file_21_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_21_out_ap_vld),
    .reg_file_20_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_20_out),
    .reg_file_20_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_20_out_ap_vld),
    .reg_file_19_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_19_out),
    .reg_file_19_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_19_out_ap_vld),
    .reg_file_18_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_18_out),
    .reg_file_18_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_18_out_ap_vld),
    .reg_file_17_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_17_out),
    .reg_file_17_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_17_out_ap_vld),
    .reg_file_16_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_16_out),
    .reg_file_16_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_16_out_ap_vld),
    .reg_file_15_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_15_out),
    .reg_file_15_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_15_out_ap_vld),
    .reg_file_14_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_14_out),
    .reg_file_14_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_14_out_ap_vld),
    .reg_file_13_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_13_out),
    .reg_file_13_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_13_out_ap_vld),
    .reg_file_12_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_12_out),
    .reg_file_12_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_12_out_ap_vld),
    .reg_file_11_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_11_out),
    .reg_file_11_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_11_out_ap_vld),
    .reg_file_10_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_10_out),
    .reg_file_10_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_10_out_ap_vld),
    .reg_file_9_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_9_out),
    .reg_file_9_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_9_out_ap_vld),
    .reg_file_8_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_8_out),
    .reg_file_8_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_8_out_ap_vld),
    .reg_file_7_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_7_out),
    .reg_file_7_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_7_out_ap_vld),
    .reg_file_6_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_6_out),
    .reg_file_6_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_6_out_ap_vld),
    .reg_file_5_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_5_out),
    .reg_file_5_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_5_out_ap_vld),
    .reg_file_4_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_4_out),
    .reg_file_4_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_4_out_ap_vld),
    .reg_file_3_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_3_out),
    .reg_file_3_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_3_out_ap_vld),
    .reg_file_2_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_2_out),
    .reg_file_2_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_2_out_ap_vld),
    .reg_file_1_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_1_out),
    .reg_file_1_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_1_out_ap_vld),
    .reg_file_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_out),
    .reg_file_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_out_ap_vld)
);

simple_pipeline_ip_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2 grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start),
    .ap_done(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_done),
    .ap_idle(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_idle),
    .ap_ready(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_ready),
    .reg_file_13_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_13_out),
    .reg_file_14_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_14_out),
    .reg_file_15_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_15_out),
    .reg_file_16_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_16_out),
    .reg_file_17_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_17_out),
    .reg_file_18_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_18_out),
    .reg_file_19_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_19_out),
    .reg_file_20_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_20_out),
    .reg_file_21_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_21_out),
    .reg_file_22_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_22_out),
    .reg_file_23_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_23_out),
    .reg_file_24_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_24_out),
    .reg_file_25_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_25_out),
    .reg_file_26_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_26_out),
    .reg_file_27_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_27_out),
    .reg_file_28_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_28_out),
    .reg_file_29_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_29_out),
    .reg_file_30_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_30_out),
    .reg_file_12_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_12_out),
    .reg_file_11_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_11_out),
    .reg_file_10_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_10_out),
    .reg_file_9_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_9_out),
    .reg_file_8_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_8_out),
    .reg_file_7_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_7_out),
    .reg_file_6_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_6_out),
    .reg_file_5_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_5_out),
    .reg_file_4_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_4_out),
    .reg_file_3_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_3_out),
    .reg_file_2_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_2_out),
    .reg_file_1_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_1_out),
    .reg_file_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_out),
    .reg_file_31_reload(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_reg_file_31_out),
    .e_to_f_target_pc_V(e_to_f_target_pc_V_reg_615),
    .code_ram_address0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_code_ram_address0),
    .code_ram_ce0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_code_ram_ce0),
    .code_ram_q0(code_ram_q0),
    .data_ram_address0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_address0),
    .data_ram_ce0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_ce0),
    .data_ram_we0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_we0),
    .data_ram_d0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_d0),
    .data_ram_q0(data_ram_q0),
    .nbi_1_out(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_nbi_1_out),
    .nbi_1_out_ap_vld(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_nbi_1_out_ap_vld)
);

simple_pipeline_ip_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .start_pc(start_pc),
    .nb_instruction(nbi_1_loc_fu_58),
    .nb_instruction_ap_vld(nb_instruction_ap_vld),
    .code_ram_address0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_code_ram_address0),
    .code_ram_ce0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_code_ram_ce0),
    .code_ram_q0(code_ram_q0),
    .data_ram_address0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_address0),
    .data_ram_ce0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_ce0),
    .data_ram_we0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_we0),
    .data_ram_d0(grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_data_ram_d0),
    .data_ram_q0(data_ram_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg <= 1'b1;
        end else if ((grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_ready == 1'b1)) begin
            grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg <= 1'b1;
        end else if ((grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_ready == 1'b1)) begin
            grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        e_to_f_target_pc_V_reg_615 <= e_to_f_target_pc_V_fu_281_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_nbi_1_out_ap_vld == 1'b1))) begin
        nbi_1_loc_fu_58 <= grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_nbi_1_out;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        nb_instruction_ap_vld = 1'b1;
    end else begin
        nb_instruction_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign e_to_f_target_pc_V_fu_281_p1 = start_pc[15:0];

assign grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start = grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_42_1_fu_203_ap_start_reg;

assign grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start = grp_simple_pipeline_ip_Pipeline_VITIS_LOOP_47_2_fu_239_ap_start_reg;

endmodule //simple_pipeline_ip
