C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis   -part M2GL025  -package VF256  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\report\Top_Level_premap.xml -merge_inferred_clocks 0  -top_level_module  Top_Level  -ovm  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.vm  -conchk_prepass  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level_cck.rpt   -freq 100.000   -tcl  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\designer\Top_Level\synthesis.fdc  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_mult.srs  -flow prepass  -gcc_prepass  -osrd  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_prem.srd  -qsap  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\Top_Level.sap  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v  -ologparam  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\syntmp\Top_Level.plg  -osyn  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synwork\Top_Level_prem.srd  -prjdir  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\  -prjname  Top_Level_syn  -log  D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_premap.srr  -sn  2018.03  -jobname  "premap" 
relcom:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2GL025 -package VF256 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Top_Level_premap.xml -merge_inferred_clocks 0 -top_level_module Top_Level -ovm ..\Top_Level.vm -conchk_prepass ..\Top_Level_cck.rpt -freq 100.000 -tcl ..\..\designer\Top_Level\synthesis.fdc ..\synwork\Top_Level_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\Top_Level_prem.srd -qsap ..\Top_Level.sap -devicelib C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v -ologparam Top_Level.plg -osyn ..\synwork\Top_Level_prem.srd -prjdir ..\ -prjname Top_Level_syn -log ..\synlog\Top_Level_premap.srr -sn 2018.03 -jobname "premap"
rc:1 success:1 runtime:5
file:..\scratchproject.prs|io:o|time:1556111350|size:25369|exec:0|csum:
file:..\Top_Level.vm|io:o|time:1556111448|size:5379958|exec:0|csum:
file:..\Top_Level_cck.rpt|io:o|time:1556112014|size:9285|exec:0|csum:
file:..\..\designer\Top_Level\synthesis.fdc|io:i|time:1556112006|size:3494|exec:0|csum:C7B7C13DA788506F95A3E4A499EFF5FE
file:..\synwork\Top_Level_mult.srs|io:i|time:1556111364|size:17794|exec:0|csum:E635C87CC203E6F6E797B0465031EB00
file:..\synwork\Top_Level_prem.srd|io:o|time:1556112011|size:1348344|exec:0|csum:
file:..\Top_Level.sap|io:o|time:1556112014|size:25855|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\igloo2.v|io:i|time:1545375132|size:16387|exec:0|csum:015F6E2B83BBEFD2952183BB96E6609B
file:Top_Level.plg|io:o|time:1556112009|size:0|exec:0|csum:
file:..\synwork\Top_Level_prem.srd|io:o|time:1556112011|size:1348344|exec:0|csum:
file:..\synlog\Top_Level_premap.srr|io:o|time:1556112014|size:139272|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
