/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2006
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *   combo_sfi_config.h
 *
 * Project:
 * --------
 *   Maui_Software
 *
 * Description:
 * ------------
 *   defines flash configurations
 *
 * Author:
 * -------
 *  EMI auto generator V7.189
 *
 *   Memory Device database last modified on 2011/8/23
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * $Revision$
 * $Modtime$
 * $Log$
 *
 * 12 27 2012 money.kang
 * [MOLY00007827] [Create New Project][PMA used] Create MT6582 project on WR8
 * .
 *
 * 01 19 2012 vanessa.tsai
 * [MAUI_03117785] [Create New Project][PMA used]01/16~01/31
 * .
 *
 * 01 09 2012 vanessa.tsai
 * [MAUI_03108533] [Create New Project][PMA used]01/02~01/14
 * .
 *
 * 01 08 2012 chun-hung.wu
 * [MAUI_03110648] [Custom File] [MTD] [FDM] MT6250 and MT6280
 * .
 *
 * 10 26 2011 chun-hung.wu
 * [MAUI_03063499] [6255D][DVT] Custom Files and SF driver manually check-in
 * .
 *
 * 10 03 2011 season.chen
 * [MAUI_03021010] [MT6255D]MT6255_DVT Branch SFC check in
 * .
 *
 * 10 03 2011 season.chen
 * [MAUI_03021010] [MT6255D]MT6255_DVT Branch SFC check in
 * .
 *
 * 09 05 2011 season.chen
 * [MAUI_03021010] [MT6255D]MT6255_DVT Branch SFC check in
 * .
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/
//MANUAL-CHECKIN
//-----------------------------------------------------------------------------
// MCP Serial Flash HW settings (for ComboMEM only, do not include this header)
//-----------------------------------------------------------------------------
static const CMEMEntrySFIList combo_mem_hw_list = {   // (to be renamed by SFI owner)
#if defined(MT6251) || defined(MT6255) || defined(MT6250) || defined(MT6280)
	"COMBO_MEM_SFI",
#elif defined(MT6253L)||defined(MT6252)	
    #ifdef __SV5_ENABLED__
        GFH_HEADER(GFH_EPP_PARAM, 1),
    #else
        "COMBO_MEM_SFI",
    #endif
#endif //defined(MT6251)
        COMBO_SFI_VER,           // SFI structure version
        SFI_COMBO_COUNT,   // defined in custom_Memorydevice.h
    {
        {   // N25Q256
            {   // HW config 104Mhz Start
                0x00010000,  // SFI_MAC_CTL
                0xEB0B97F3,  // SFI_DIRECT_CTL
                0x32730000,  // SFI_MISC_CTL
                0x0,         //  1st SFI_DLY_CTL_2
                0x25000025,  // 1st  SFI_DLY_CTL_3
                0x00222222,  // DRIVING
                0,           // Reserved
                0,           // 2nd SFI_DLY_CTL_4
                0            // 2nd SFI_DLY_CTL_5
            },  // HW config End
            {
                SPI, 1, 0x06, SPI, 2, 0x61, 0x5F, QPI,  //SPI, 1, 0x35, SF_UNDEF, 0, 0, 0, 0,
                1, 0x06, QPI, 2, 0x81, 0xA9, QPI, 1,   //Set dummy cycle to 9 for QPI mode
                0x06, QPI, 1, 0xB7, SF_UNDEF, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0

            },            
            {   // HW config 78Mhz Start
                0x00010000,   // SFI_MAC_CTL
                0xEB0B57F3,   //  SFI_DIRECT_CTL
                0x32710000,   // SFI_MISC_CTL
                0x0,  		  // 1st SFI_DLY_CTL_2
                0x26000026,   //1st  SFI_DLY_CTL_3
                0x00333333,   // DRIVING
                0,            // Reserved
                0xA20B9290,   // 2nd SFI_DLY_CTL_4
                0x00006666    // 2nd SFI_DLY_CTL_5
            },  // HW config End
            {
                SPI, 1, 0x06, SPI, 2, 0x61, 0x5F, QPI,  //SPI, 1, 0x35, SF_UNDEF, 0, 0, 0, 0,
                1, 0x06, QPI, 2, 0x81, 0x69, QPI, 1,
                0x06, QPI, 1, 0xB7, SF_UNDEF, 0, 0, 0,
                0, 0, 0, 0, 0, 0, 0, 0
            },            
            {   // HW config 13Mhz Start
                0x00010000,  // SFI_MAC_CTL
                0x0B0B37F1,  // SFI_DIRECT_CTL
                0x327100C0,  // SFI_MISC_CTL
                0x000000F0,  //  1st SFI_DLY_CTL_2
                0x0,         // 1st  SFI_DLY_CTL_3
                0x0,         // DRIVING
                0            // Reserved
            }  // HW config End

        }

    }
};

