<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: rpu_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rpu__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rpu_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rpu__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_RPU_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_RPU_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__rpu__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa9f5469d11c778dd407c92e068de7df1">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa9f5469d11c778dd407c92e068de7df1">gcr</a>;                  </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af814d30240a342d8ef33990877248fee">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af814d30240a342d8ef33990877248fee">sir</a>;                  </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a54b7bd16c5935b7735af55ffb9dc2668">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a54b7bd16c5935b7735af55ffb9dc2668">fcr</a>;                  </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    __R  uint32_t rsv_0xc;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af4dc2cf769d2068fd275771ed13c0f0e">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af4dc2cf769d2068fd275771ed13c0f0e">tpu</a>;                  </div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    __R  uint32_t rsv_0x14_0x1f[3];</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a80c18f18149f48f860cd86bf8053f8fc">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a80c18f18149f48f860cd86bf8053f8fc">rpu</a>;                  </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    __R  uint32_t rsv_0x24_0x2f[3];</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac7f110d7f41083485b106ef9e57469bd">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac7f110d7f41083485b106ef9e57469bd">wdt0</a>;                 </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a5ebc2c651a7fb873eed081f4f6c4fa45">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a5ebc2c651a7fb873eed081f4f6c4fa45">wdt1</a>;                 </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aaaa428096d91c1314b330873dcd8c5bb">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aaaa428096d91c1314b330873dcd8c5bb">wdt2</a>;                 </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    __R  uint32_t rsv_0x3c;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a3a82129bc70e36b81d45bb956c58f645">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a3a82129bc70e36b81d45bb956c58f645">smon</a>;                 </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a88f936e86aaafd7c2f41959db2684be6">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a88f936e86aaafd7c2f41959db2684be6">simo</a>;                 </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aacf619548c2640f2e91da96a4b18fc58">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aacf619548c2640f2e91da96a4b18fc58">dvs</a>;                  </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    __R  uint32_t rsv_0x4c;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a37f328e278c89c279ff3672e41327795">   93</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a37f328e278c89c279ff3672e41327795">aes</a>;                  </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __R  uint32_t rsv_0x54_0x5f[3];</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a9a746db2451fb3ae05c8e0d596de0a9b">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a9a746db2451fb3ae05c8e0d596de0a9b">rtc</a>;                  </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#add57550c3d21560e968c7227c3bc1573">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#add57550c3d21560e968c7227c3bc1573">wut</a>;                  </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a0b620ef631fa064fc9074bb311868e3d">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a0b620ef631fa064fc9074bb311868e3d">pwrseq</a>;               </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a3d7da5a6cf77b3dfcc47af4b5b16e151">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a3d7da5a6cf77b3dfcc47af4b5b16e151">mcr</a>;                  </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __R  uint32_t rsv_0x70_0x7f[4];</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a08546d600b9042bb7692ff73aed37c13">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a08546d600b9042bb7692ff73aed37c13">gpio0</a>;                </div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    __R  uint32_t rsv_0x84_0x8f[3];</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a54385d3c6cb71b0ac47aaaf1dc2e82d4">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a54385d3c6cb71b0ac47aaaf1dc2e82d4">gpio1</a>;                </div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    __R  uint32_t rsv_0x94_0xff[27];</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a55fa90d3b96d211fb554c3c48a146cfa">  104</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a55fa90d3b96d211fb554c3c48a146cfa">tmr0</a>;                 </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    __R  uint32_t rsv_0x104_0x10f[3];</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aee7345d87b327f1d948b383339c9efe5">  106</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aee7345d87b327f1d948b383339c9efe5">tmr1</a>;                 </div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    __R  uint32_t rsv_0x114_0x11f[3];</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a51f608dd2fd8dcf6704cad53dfb33afa">  108</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a51f608dd2fd8dcf6704cad53dfb33afa">tmr2</a>;                 </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    __R  uint32_t rsv_0x124_0x12f[3];</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aaa80f342f5832d684f050f1fd99a9b14">  110</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aaa80f342f5832d684f050f1fd99a9b14">tmr3</a>;                 </div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    __R  uint32_t rsv_0x134_0x13f[3];</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a76fe7fa879c47fff7d429ee1da0e16a6">  112</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a76fe7fa879c47fff7d429ee1da0e16a6">tmr4</a>;                 </div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    __R  uint32_t rsv_0x144_0x14f[3];</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a2eb7871b87a7bbf77716a4c9a9888309">  114</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a2eb7871b87a7bbf77716a4c9a9888309">tmr5</a>;                 </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    __R  uint32_t rsv_0x154_0x1af[23];</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a9299f27d6bc7756242696e6d88e187b9">  116</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a9299f27d6bc7756242696e6d88e187b9">htimer0</a>;              </div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    __R  uint32_t rsv_0x1b4_0x1bf[3];</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a9071d2a1f5d01cf754beba7d8c94aeea">  118</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a9071d2a1f5d01cf754beba7d8c94aeea">htimer1</a>;              </div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    __R  uint32_t rsv_0x1c4_0x1cf[3];</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ae7d7fe16ef979a1ca4c65e649562381b">  120</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ae7d7fe16ef979a1ca4c65e649562381b">i2c0_bus0</a>;            </div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    __R  uint32_t rsv_0x1d4_0x1df[3];</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a6c3c7d362167aef4b51172612acb8194">  122</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a6c3c7d362167aef4b51172612acb8194">i2c1_bus0</a>;            </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    __R  uint32_t rsv_0x1e4_0x1ef[3];</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a715c54dfeeb0da36cc134b5e786df231">  124</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a715c54dfeeb0da36cc134b5e786df231">i2c2_bus0</a>;            </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    __R  uint32_t rsv_0x1f4_0x25f[27];</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ab0cc89cf6051ab9c86417ec74f17ff0d">  126</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ab0cc89cf6051ab9c86417ec74f17ff0d">spixfm</a>;               </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    __R  uint32_t rsv_0x264_0x26f[3];</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#abea395bf95f0644e4f9b4cf77013252d">  128</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#abea395bf95f0644e4f9b4cf77013252d">spixfc</a>;               </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    __R  uint32_t rsv_0x274_0x27f[3];</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa0c7863ecb0513f096d7043647845911">  130</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa0c7863ecb0513f096d7043647845911">dma0</a>;                 </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    __R  uint32_t rsv_0x284_0x28f[3];</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#abe21780962a40696594d2b37afb15499">  132</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#abe21780962a40696594d2b37afb15499">flc0</a>;                 </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a1a874ad9bfc7df626be8e146a1878f92">  133</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a1a874ad9bfc7df626be8e146a1878f92">flc1</a>;                 </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    __R  uint32_t rsv_0x298_0x29f[2];</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a14f7759e5dcd6943c1fcc9d6ec171005">  135</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a14f7759e5dcd6943c1fcc9d6ec171005">icc0</a>;                 </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aecf2516d2556af520cbc4fa32f348be1">  136</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aecf2516d2556af520cbc4fa32f348be1">icc1</a>;                 </div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    __R  uint32_t rsv_0x2a8_0x2ef[18];</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a7aeea90946eeb5b0885aecf9bdd3aed4">  138</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a7aeea90946eeb5b0885aecf9bdd3aed4">sfcc</a>;                 </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    __R  uint32_t rsv_0x2f4_0x32f[15];</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#adfbe3c029fbceadbc935da2ffde51f43">  140</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#adfbe3c029fbceadbc935da2ffde51f43">srcc</a>;                 </div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    __R  uint32_t rsv_0x334_0x33f[3];</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a707112725c957ec3ef5e567280249d2b">  142</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a707112725c957ec3ef5e567280249d2b">adc</a>;                  </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    __R  uint32_t rsv_0x344_0x34f[3];</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a25d2667a6475544e1471550ec87ec63f">  144</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a25d2667a6475544e1471550ec87ec63f">dma1</a>;                 </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    __R  uint32_t rsv_0x354_0x35f[3];</div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aeed89c0a5ae6d433ed9adf6260f6bdd5">  146</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aeed89c0a5ae6d433ed9adf6260f6bdd5">sdma</a>;                 </div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    __R  uint32_t rsv_0x364_0x36f[3];</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a0864701fdb583446e7c936d7cbd8ba08">  148</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a0864701fdb583446e7c936d7cbd8ba08">sdhcctrl</a>;             </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    __R  uint32_t rsv_0x374_0x39f[11];</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aba908e6746e2d4da61b5ad7cdbdc107e">  150</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aba908e6746e2d4da61b5ad7cdbdc107e">spixr</a>;                </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    __R  uint32_t rsv_0x3a4_0x3bf[7];</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aba4d90958e95f24a63760a564ee4157d">  152</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aba4d90958e95f24a63760a564ee4157d">ptg_bus0</a>;             </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    __R  uint32_t rsv_0x3c4_0x3cf[3];</div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a6b1d6af7d97c929a0c8067de6327b1be">  154</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a6b1d6af7d97c929a0c8067de6327b1be">owm</a>;                  </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    __R  uint32_t rsv_0x3d4_0x3df[3];</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a74775bbfa0867e568c56dadf266c0da1">  156</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a74775bbfa0867e568c56dadf266c0da1">sema</a>;                 </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    __R  uint32_t rsv_0x3e4_0x41f[15];</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ad03372af97d6a618e296cc2fd47aa27f">  158</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ad03372af97d6a618e296cc2fd47aa27f">uart0</a>;                </div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    __R  uint32_t rsv_0x424_0x42f[3];</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a33f97d4044405def04eb099a63a4149a">  160</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a33f97d4044405def04eb099a63a4149a">uart1</a>;                </div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    __R  uint32_t rsv_0x434_0x43f[3];</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa110ec9816f149222b3ba2104e0c2843">  162</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa110ec9816f149222b3ba2104e0c2843">uart2</a>;                </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    __R  uint32_t rsv_0x444_0x45f[7];</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac00a23380b1561faa1c99244434a5b6f">  164</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac00a23380b1561faa1c99244434a5b6f">spi1</a>;                 </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    __R  uint32_t rsv_0x464_0x46f[3];</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a81e87b71a565baf2ffaaf3221934e581">  166</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a81e87b71a565baf2ffaaf3221934e581">spi2</a>;                 </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    __R  uint32_t rsv_0x474_0x4bf[19];</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af01ef8a85eb0c79cdaa7a1a90937d4da">  168</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af01ef8a85eb0c79cdaa7a1a90937d4da">audio</a>;                </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    __R  uint32_t rsv_0x4c4_0x4cf[3];</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aa06863c312d3e701a923f03e7a04a000">  170</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aa06863c312d3e701a923f03e7a04a000">trng</a>;                 </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    __R  uint32_t rsv_0x4d4_0x4ff[11];</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#aad1012d9983111d6ce6fb7ca1a8028ea">  172</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#aad1012d9983111d6ce6fb7ca1a8028ea">btle</a>;                 </div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    __R  uint32_t rsv_0x504_0xb0f[387];</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac7169edd81a7d5c4674cdee919d8417f">  174</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac7169edd81a7d5c4674cdee919d8417f">usbhs</a>;                </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    __R  uint32_t rsv_0xb14_0xb5f[19];</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a22d3fd641fba6fd6a3c48d57e193029c">  176</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a22d3fd641fba6fd6a3c48d57e193029c">sdio</a>;                 </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    __R  uint32_t rsv_0xb64_0xbbf[23];</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ae1705ca81c25c3b69f48d1d770e189a1">  178</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ae1705ca81c25c3b69f48d1d770e189a1">spixfm_fifo</a>;          </div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    __R  uint32_t rsv_0xbc4_0xbdf[7];</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#af08cf995f261a4a3f735fd8405b8dba9">  180</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#af08cf995f261a4a3f735fd8405b8dba9">spi0</a>;                 </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    __R  uint32_t rsv_0xbe4_0xeff[199];</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ae341ea9a7b3a7931c27d707ef6adcbef">  182</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ae341ea9a7b3a7931c27d707ef6adcbef">sysram0</a>;              </div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    __R  uint32_t rsv_0xf04_0xf0f[3];</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ad8e9fba81780fb99233482ce8be2c737">  184</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ad8e9fba81780fb99233482ce8be2c737">sysram1</a>;              </div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    __R  uint32_t rsv_0xf14_0xf1f[3];</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ac809336d2a78c693cb1f98961a13f08e">  186</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ac809336d2a78c693cb1f98961a13f08e">sysram2</a>;              </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    __R  uint32_t rsv_0xf24_0xf2f[3];</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a5f0ae97b1ebb6a227b232a607fab4002">  188</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a5f0ae97b1ebb6a227b232a607fab4002">sysram3</a>;              </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    __R  uint32_t rsv_0xf34_0xf3f[3];</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a81a78d042d8cf988f05b2a8f03709874">  190</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a81a78d042d8cf988f05b2a8f03709874">sysram4</a>;              </div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    __R  uint32_t rsv_0xf44_0xf4f[3];</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#afef216e672caeac4eaaa2c45ce6a3923">  192</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#afef216e672caeac4eaaa2c45ce6a3923">sysram5</a>;              </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    __R  uint32_t rsv_0xf54_0xf5f[3];</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a691cd1360ae81793b0ed614d395b1b13">  194</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a691cd1360ae81793b0ed614d395b1b13">sysram6_11</a>;           </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    __R  uint32_t rsv_0xf64_0x11cf[155];</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a90de4d2391aae84ff5030e1dfbf2a694">  196</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a90de4d2391aae84ff5030e1dfbf2a694">i2c0_bus1</a>;            </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    __R  uint32_t rsv_0x11d4_0x11df[3];</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a9e29e3a3e3851517772bc42ef394bdd0">  198</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a9e29e3a3e3851517772bc42ef394bdd0">i2c1_bus1</a>;            </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    __R  uint32_t rsv_0x11e4_0x11ef[3];</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#a548c93d50beda4b83e143ff8aa5fabc2">  200</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#a548c93d50beda4b83e143ff8aa5fabc2">i2c2_bus1</a>;            </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    __R  uint32_t rsv_0x11f4_0x13bf[115];</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__rpu__registers.html#ab6cb237c8db836cadf00a11c485396b8">  202</a></span>&#160;    __IO uint32_t <a class="code" href="group__rpu__registers.html#ab6cb237c8db836cadf00a11c485396b8">ptg_bus1</a>;             </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;} <a class="code" href="group__rpu__registers.html#structmxc__rpu__regs__t">mxc_rpu_regs_t</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/* Register offsets for module RPU */</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga825b219b3f230d1b1e46121a81330e2b">  212</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_GCR                      ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga08e5da34f084d5828f0b7d87de0e3934">  213</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SIR                      ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga288078ece23c2fd5e462c487fef6b8cd">  214</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_FCR                      ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gac0cdbecceb72f3258053951c87f60761">  215</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TPU                      ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga42818a5fe5802439abf814e91fba5493">  216</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_RPU                      ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga4b9a63572672e8f54098314babb1cafe">  217</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_WDT0                     ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga8178aa4e26199e56b5638f4303bbe746">  218</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_WDT1                     ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gadac918df083790b46d844d0a14e5a9db">  219</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_WDT2                     ((uint32_t)0x00000038UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga6b246b4f9b96120df219e2bd17136c2b">  220</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SMON                     ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga1d0f34cba28bac53dc792c9771bac914">  221</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SIMO                     ((uint32_t)0x00000044UL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga60bf4b11fd8fc194e351b18143bb9fc3">  222</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_DVS                      ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga00af01db827cfbf4eac8d4d6398b27a1">  223</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_AES                      ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga1ce634242a53c466a24d37c7d1f5b1db">  224</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_RTC                      ((uint32_t)0x00000060UL) </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga195ab65b469105cd3b9f94f39a9f2211">  225</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_WUT                      ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3aa16487adf823d6da62ef102304513a">  226</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_PWRSEQ                   ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga21b6c3af682ef64e5178e15e509588da">  227</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_MCR                      ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga75ed135f829f917e0a5df435779b6cb9">  228</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_GPIO0                    ((uint32_t)0x00000080UL) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga6485a93c06828e0a150fed7a9f606416">  229</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_GPIO1                    ((uint32_t)0x00000090UL) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gab2d78a4ac627079ab600e4d70f37f9d6">  230</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TMR0                     ((uint32_t)0x00000100UL) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga54091642839ac8e783bc70518fce2b32">  231</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TMR1                     ((uint32_t)0x00000110UL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga54b0a6e7c104e60ee4052bc26c2dc6bc">  232</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TMR2                     ((uint32_t)0x00000120UL) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaf1f0e4cd8e917fb7623020ecc35db7b8">  233</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TMR3                     ((uint32_t)0x00000130UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaccea9e5decdbbb8f69e6bb4c7f5f835b">  234</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TMR4                     ((uint32_t)0x00000140UL) </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gabd1887d752901b0228a696b5436f2adf">  235</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TMR5                     ((uint32_t)0x00000150UL) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga01b922fb60ac3bd05effd03440ea8a52">  236</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_HTIMER0                  ((uint32_t)0x000001B0UL) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaa58379e2534bb94356a25513fcd63fb9">  237</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_HTIMER1                  ((uint32_t)0x000001C0UL) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaefb51f683d5b95a5eb7f8b96baa916e0">  238</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_I2C0_BUS0                ((uint32_t)0x000001D0UL) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga35491a688595e6a95011d50b045fa087">  239</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_I2C1_BUS0                ((uint32_t)0x000001E0UL) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3c770e9f2dac8ddb3d8811ab78ed4ec5">  240</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_I2C2_BUS0                ((uint32_t)0x000001F0UL) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gae1db0eeb2bf918bcd61de3eb74150a9d">  241</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SPIXFM                   ((uint32_t)0x00000260UL) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga36ab22a27b914e37e8ac89738b311409">  242</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SPIXFC                   ((uint32_t)0x00000270UL) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga057a038e76a4e64b85b8ae1a1efea609">  243</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_DMA0                     ((uint32_t)0x00000280UL) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaa6b3f26966806128b9526fd5afe8fefd">  244</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_FLC0                     ((uint32_t)0x00000290UL) </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga0bc3cc9ea9796806169c81de21f64850">  245</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_FLC1                     ((uint32_t)0x00000294UL) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga25089af9382221427f076a0a744dcbc0">  246</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_ICC0                     ((uint32_t)0x000002A0UL) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga4b79d6a28a97c7e4672d87343f6e000a">  247</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_ICC1                     ((uint32_t)0x000002A4UL) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaa5c2e1662d3e38eeb649437d5ea7b732">  248</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SFCC                     ((uint32_t)0x000002F0UL) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga5f1e62fc14fe4e1804029026aef6a31c">  249</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SRCC                     ((uint32_t)0x00000330UL) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga5ddb3702ca58e824b39080fd943ad0e8">  250</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_ADC                      ((uint32_t)0x00000340UL) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaae53b6ab781ae22de703e2eefe48cf8a">  251</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_DMA1                     ((uint32_t)0x00000350UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga8a5327625d0202b91e35df282035fb15">  252</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SDMA                     ((uint32_t)0x00000360UL) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gac35bab8d18cc60bf5a2c26e6ac570fc8">  253</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SDHCCTRL                 ((uint32_t)0x00000370UL) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga81a72a43bdfa013b0483f14367077d90">  254</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SPIXR                    ((uint32_t)0x000003A0UL) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3d11b03929af18e7a7a25937b1c9b63c">  255</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_PTG_BUS0                 ((uint32_t)0x000003C0UL) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga2f9642cfb30ad9b3022f70b6866a7b66">  256</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_OWM                      ((uint32_t)0x000003D0UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gacba86cb3b3d9b5e6fb6eaa0ea8c9f94d">  257</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SEMA                     ((uint32_t)0x000003E0UL) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga85374954f0649679ed9bb6c2285462a0">  258</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_UART0                    ((uint32_t)0x00000420UL) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gab8f74f1ffbabee67c6e99a7ec0db1ec1">  259</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_UART1                    ((uint32_t)0x00000430UL) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gac516a6afad33b1224b22756bf1eb996c">  260</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_UART2                    ((uint32_t)0x00000440UL) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga6e25854a9510774e7aa70a1cd10f79c9">  261</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SPI1                     ((uint32_t)0x00000460UL) </span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga50ac3cdb93d1c48ace45667fec075bfe">  262</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SPI2                     ((uint32_t)0x00000470UL) </span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga62858ee59d0413033e261d2fa6ac3260">  263</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_AUDIO                    ((uint32_t)0x000004C0UL) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga941d1c10cedf99ac6175ffe1fd13348c">  264</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_TRNG                     ((uint32_t)0x000004D0UL) </span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaceec8d8b6f34220875c91ce9d95e4fdb">  265</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_BTLE                     ((uint32_t)0x00000500UL) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga83f9fb182fac2146eeb38d7f4c2f48f1">  266</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_USBHS                    ((uint32_t)0x00000B10UL) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga875e2159d2590cb82bb0aaf08a896894">  267</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SDIO                     ((uint32_t)0x00000B60UL) </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga6b6a5dae810e7d32ca362d3cedd1cbdf">  268</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SPIXFM_FIFO              ((uint32_t)0x00000BC0UL) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaaead5559747a6cf80244155c9a3fb00d">  269</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SPI0                     ((uint32_t)0x00000BE0UL) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga9adb439090f1e123ea26b27419b78e0d">  270</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SYSRAM0                  ((uint32_t)0x00000F00UL) </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga3b02a3527d90fe72a9370275c10e0a7f">  271</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SYSRAM1                  ((uint32_t)0x00000F10UL) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaad0aea08157e57d140a785373293a87c">  272</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SYSRAM2                  ((uint32_t)0x00000F20UL) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gaf535375ba256f6704127e211319dcd1b">  273</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SYSRAM3                  ((uint32_t)0x00000F30UL) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga646bc7e0120b60ddb0f1685e73a730e2">  274</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SYSRAM4                  ((uint32_t)0x00000F40UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gab62de04717839368cc2d2f4069ce5b00">  275</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SYSRAM5                  ((uint32_t)0x00000F50UL) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga274bd506790791e6d8f9135d2728249c">  276</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_SYSRAM6_11               ((uint32_t)0x00000F60UL) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#gacd0096875a75a24f4dce15ec40d09b29">  277</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_I2C0_BUS1                ((uint32_t)0x000011D0UL) </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga9f9ea8bf3e7cfe2feb3d8ff64552f62f">  278</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_I2C1_BUS1                ((uint32_t)0x000011E0UL) </span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga03f2641079450538916dd85f118db976">  279</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_I2C2_BUS1                ((uint32_t)0x000011F0UL) </span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___r_p_u___register___offsets.html#ga0ace60821b9059affd4618b56687c47e">  280</a></span>&#160;<span class="preprocessor">#define MXC_R_RPU_PTG_BUS1                 ((uint32_t)0x000013C0UL) </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gaa29f21d33a903dfaf22d81e4cda23bdb">  289</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_GCR_ACCESS_POS                       0 </span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group___r_p_u___g_c_r.html#gaa1ab1c43a40b83f72ad620aa118d0696">  290</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_GCR_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_GCR_ACCESS_POS)) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#gacaa132d450447cb19a531cfa39a136a0">  300</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SIR_ACCESS_POS                       0 </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_r.html#ga4ab59f83de2fb511b9cc403049616a0d">  301</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SIR_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SIR_ACCESS_POS)) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#gaf96ca21ad546ea05a66bb932b7f0bb62">  311</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_FCR_ACCESS_POS                       0 </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___r_p_u___f_c_r.html#ga45cc3055fd286db6ecde6c53e54f5bb6">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_FCR_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_FCR_ACCESS_POS)) </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___r_p_u___t_p_u.html#ga0b6ca6e4d98205f148d7fb0a7c844b02">  322</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TPU_ACCESS_POS                       0 </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group___r_p_u___t_p_u.html#ga32aad4b155b79cc8a1f7615f59b85f63">  323</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TPU_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TPU_ACCESS_POS)) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___r_p_u___r_p_u.html#ga187c16662b0f97eb776568233b7d9ee3">  333</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_RPU_ACCESS_POS                       0 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___r_p_u___r_p_u.html#ga2c548934dff8fb806b2e289fed8299d5">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_RPU_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_RPU_ACCESS_POS)) </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga74ded4bf903a7b488cc43a3c105f6374">  344</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WDT0_ACCESS_POS                      0 </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t0.html#ga43c50201968beb03f4c873df24cd21b9">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WDT0_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_WDT0_ACCESS_POS)) </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#ga3a72f962ac92fcd5f0ec0f254fc95d51">  355</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WDT1_ACCESS_POS                      0 </span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t1.html#gaa55607fd7e4caf9b3a22c85e16c787f6">  356</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WDT1_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_WDT1_ACCESS_POS)) </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#ga90360d30b3df61e3301a10b74a754274">  366</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WDT2_ACCESS_POS                      0 </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___r_p_u___w_d_t2.html#gaf24c7fb74c80f7ddcea2cf0039334da4">  367</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WDT2_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_WDT2_ACCESS_POS)) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#gad3da2156598d91189f4b5226e5c01ede">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SMON_ACCESS_POS                      0 </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___r_p_u___s_m_o_n.html#ga48e7ca491c327490225e8ee42a301739">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SMON_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SMON_ACCESS_POS)) </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#gafa13dead01416afb3e810073206dd1f3">  388</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SIMO_ACCESS_POS                      0 </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___r_p_u___s_i_m_o.html#gacff3190b432f5886628ec7227e9c8dbf">  389</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SIMO_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SIMO_ACCESS_POS)) </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga4ca7c9462dd3dc91bb9d18de533ec083">  399</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_DVS_ACCESS_POS                       0 </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group___r_p_u___d_v_s.html#ga61a1fdbba37aa9a29878e02c12a27462">  400</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_DVS_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_DVS_ACCESS_POS)) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___r_p_u___a_e_s.html#gaca87e4de7f3784ad4f5076ab51c7bcec">  410</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_AES_ACCESS_POS                       0 </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___r_p_u___a_e_s.html#ga1e4bc4392c352b445988ef3f731db32e">  411</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_AES_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_AES_ACCESS_POS)) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#ga2f612cbc36bb68b10229d305bcb9b15e">  421</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_RTC_ACCESS_POS                       0 </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___r_p_u___r_t_c.html#gab577d6c4857326e9d6e22f4c0c237ccd">  422</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_RTC_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_RTC_ACCESS_POS)) </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga5daa37f21a8102c374642c8eac83c971">  432</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WUT_ACCESS_POS                       0 </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___r_p_u___w_u_t.html#ga0ac9a36e16c1cc7e1a00139cb73b4986">  433</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_WUT_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_WUT_ACCESS_POS)) </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#ga6c75e4bccba4dc8dde7abf40927bca9d">  443</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_PWRSEQ_ACCESS_POS                    0 </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___r_p_u___p_w_r_s_e_q.html#gaef793184d0d551ca328673eabb959b82">  444</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_PWRSEQ_ACCESS                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_PWRSEQ_ACCESS_POS)) </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga33b60447f4ab629605b64cfa403542fc">  454</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_MCR_ACCESS_POS                       0 </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="group___r_p_u___m_c_r.html#ga5141f3575a0d122883261c3fb43c9085">  455</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_MCR_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_MCR_ACCESS_POS)) </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#gaf4d7605a9bf95129ec0bec8893e688f4">  465</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_GPIO0_ACCESS_POS                     0 </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o0.html#ga647f56d095d25f0d02d0f24b45fa1278">  466</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_GPIO0_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_GPIO0_ACCESS_POS)) </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga1222115353e56232c9adac5cd0f06ba3">  476</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_GPIO1_ACCESS_POS                     0 </span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___r_p_u___g_p_i_o1.html#ga44befd498329d9ac815398f022a6d3cb">  477</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_GPIO1_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_GPIO1_ACCESS_POS)) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#ga86d07d317d1966d6b20c5cd92ad40516">  487</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR0_ACCESS_POS                      0 </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r0.html#gab51f72dffd54a6f85d29a21266478162">  488</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR0_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TMR0_ACCESS_POS)) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#gac2498faccfb4920e2db935a7d6bdf4b4">  498</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR1_ACCESS_POS                      0 </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r1.html#ga40742dcac3a8851e038eac1b862a34c1">  499</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR1_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TMR1_ACCESS_POS)) </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga6fdf2dfc1f3c782cba4a5c105ffb59d7">  509</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR2_ACCESS_POS                      0 </span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r2.html#ga7a180876d1b4878becb03f64e90c8dd2">  510</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR2_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TMR2_ACCESS_POS)) </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#ga419884ed489ad91308b616a76812da53">  520</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR3_ACCESS_POS                      0 </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r3.html#gaac00fea85dfd4f984fb75e8357515f30">  521</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR3_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TMR3_ACCESS_POS)) </span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#ga1db2747b09957d0d1f154ed6a9fd228b">  531</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR4_ACCESS_POS                      0 </span></div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r4.html#gab9017ba067f12c0995761f87ec6aaa99">  532</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR4_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TMR4_ACCESS_POS)) </span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga24ee3a8ac78f204987af58a17f92ed4e">  542</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR5_ACCESS_POS                      0 </span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___r_p_u___t_m_r5.html#ga51bb7ba038d9dc000968cd798918160b">  543</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TMR5_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TMR5_ACCESS_POS)) </span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga871b3b2f10415c25f62bb448f7617f09">  553</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_HTIMER0_ACCESS_POS                   0 </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r0.html#ga280b8d87aa308cbe486a03f579aabc3a">  554</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_HTIMER0_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_HTIMER0_ACCESS_POS)) </span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#gaf06100426783248b02d458c425b8e91a">  564</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_HTIMER1_ACCESS_POS                   0 </span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="group___r_p_u___h_t_i_m_e_r1.html#ga9f6c29ca9f3c5b03c7aabc9dd6046c82">  565</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_HTIMER1_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_HTIMER1_ACCESS_POS)) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gaf34931930d3c9a8937be15d1e33d181d">  575</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C0_BUS0_ACCESS_POS                 0 </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s0.html#gaaef2954743055526eb69cf3414cfd846">  576</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C0_BUS0_ACCESS                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_I2C0_BUS0_ACCESS_POS)) </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#gaa6df29831394d4cd9cbe29c98fe1dbf3">  586</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C1_BUS0_ACCESS_POS                 0 </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s0.html#ga755dc0aef5b1e26e6ca2a81c3aff899d">  587</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C1_BUS0_ACCESS                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_I2C1_BUS0_ACCESS_POS)) </span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#gaad74c3059100cff94986452c659d1395">  597</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C2_BUS0_ACCESS_POS                 0 </span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s0.html#ga74be04d65eab634cc3945f02bbaa9e23">  598</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C2_BUS0_ACCESS                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_I2C2_BUS0_ACCESS_POS)) </span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#ga2a0742811557698c9618e7bdaa0d0805">  608</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXFM_ACCESS_POS                    0 </span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m.html#gae50212efa7b0d4a1ccd7dee3257ceb44">  609</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXFM_ACCESS                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SPIXFM_ACCESS_POS)) </span></div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga204bfd60f4db67f796f61c0d17cdf8dc">  619</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXFC_ACCESS_POS                    0 </span></div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_c.html#ga6370185fb24c69bd95b345abb83dd58c">  620</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXFC_ACCESS                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SPIXFC_ACCESS_POS)) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#ga2d2651724921a1c27b18b89cdba872d8">  630</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_DMA0_ACCESS_POS                      0 </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a0.html#gac9996766ae62af58634cc38874e48c87">  631</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_DMA0_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_DMA0_ACCESS_POS)) </span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga86c12f3e479f6b195e44b114b879a7e7">  641</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_FLC0_ACCESS_POS                      0 </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c0.html#ga9aca58351017fb03c3cf635537098440">  642</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_FLC0_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_FLC0_ACCESS_POS)) </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#gab2f8de26f742333443697774c74646b7">  652</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_FLC1_ACCESS_POS                      0 </span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___r_p_u___f_l_c1.html#ga067ae969f0073479400b03fa31e7a734">  653</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_FLC1_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_FLC1_ACCESS_POS)) </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga053ccb3720e48202ef418b22d729c180">  663</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_ICC0_ACCESS_POS                      0 </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c0.html#ga3a337e8698ff6a71868952bd61ea6887">  664</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_ICC0_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_ICC0_ACCESS_POS)) </span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#gac023e610cd12d48e9e49eb6d60ac4a0b">  674</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_ICC1_ACCESS_POS                      0 </span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="group___r_p_u___i_c_c1.html#ga4109bfaf948d82734893f5e9f18209f2">  675</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_ICC1_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_ICC1_ACCESS_POS)) </span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga811413f0c73bfc88b12b6040006febbb">  685</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SFCC_ACCESS_POS                      0 </span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="group___r_p_u___s_f_c_c.html#ga67eb0007c3759bac589b26da73969781">  686</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SFCC_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SFCC_ACCESS_POS)) </span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gacf8b18fdb4f1f42a3a2429fceb2506c6">  696</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SRCC_ACCESS_POS                      0 </span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___r_p_u___s_r_c_c.html#gae821bcf98d670526179820b658925c47">  697</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SRCC_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SRCC_ACCESS_POS)) </span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gad7494b17811052a190b05c199f307d39">  707</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_ADC_ACCESS_POS                       0 </span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___r_p_u___a_d_c.html#gaa794aa5049f9d7053627445c27f3e7a8">  708</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_ADC_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_ADC_ACCESS_POS)) </span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gaa8243d6996464386feaa9096872ae493">  718</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_DMA1_ACCESS_POS                      0 </span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="group___r_p_u___d_m_a1.html#gacab13888e482be523d275b3d74773711">  719</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_DMA1_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_DMA1_ACCESS_POS)) </span></div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#ga3ca4aae62f9413bcd86cb6dff036fa26">  729</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SDMA_ACCESS_POS                      0 </span></div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_m_a.html#gaa686a457fa3e024f42e17342071f0475">  730</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SDMA_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SDMA_ACCESS_POS)) </span></div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#ga58105aebc8130e6a268aced7f21619cb">  740</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SDHCCTRL_ACCESS_POS                  0 </span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_h_c_c_t_r_l.html#gaf121a573df98ae444de92b191b94293e">  741</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SDHCCTRL_ACCESS                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SDHCCTRL_ACCESS_POS)) </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga472ef23f464a89dc50769300ecc72529">  751</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXR_ACCESS_POS                     0 </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_r.html#ga65fc66278501e741b36891b305a5ce10">  752</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXR_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SPIXR_ACCESS_POS)) </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga932f9a227df014fa77be84928a5da0d4">  762</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_PTG_BUS0_ACCESS_POS                  0 </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s0.html#ga60d52895dab18e2e74c3e46395491b48">  763</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_PTG_BUS0_ACCESS                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_PTG_BUS0_ACCESS_POS)) </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#gace023ea36d629b94ca335e7bf4c77848">  773</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_OWM_ACCESS_POS                       0 </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group___r_p_u___o_w_m.html#gadca32b1fcbbbc8ec5b30c37f0d9dbf7e">  774</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_OWM_ACCESS                           ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_OWM_ACCESS_POS)) </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#gaeb3a783fea16463efe12425f56bb19e9">  784</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SEMA_ACCESS_POS                      0 </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___r_p_u___s_e_m_a.html#gaf0ed1291a1ddb30dac7523aac7e92767">  785</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SEMA_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SEMA_ACCESS_POS)) </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga5616784883b11abfad3685a3b1c77f8c">  795</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_UART0_ACCESS_POS                     0 </span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t0.html#ga6d9790bb8a3b3e330ab4482c9428f8fd">  796</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_UART0_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_UART0_ACCESS_POS)) </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#gaf6bb612d0363b8d16377d2d6a8d8d10f">  806</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_UART1_ACCESS_POS                     0 </span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t1.html#ga6c463987c2d63bbf62748081ee300412">  807</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_UART1_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_UART1_ACCESS_POS)) </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga9b79955d32a557b378302b72f12b70c6">  817</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_UART2_ACCESS_POS                     0 </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group___r_p_u___u_a_r_t2.html#ga49f4fbb64fcf801849ad5f7c47bf7217">  818</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_UART2_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_UART2_ACCESS_POS)) </span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga0ae46f8d0da398dc598ce64a083b596a">  828</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPI1_ACCESS_POS                      0 </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i1.html#ga7fcc88c5db211d2309668ba46544b479">  829</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPI1_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SPI1_ACCESS_POS)) </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga777d86d5c1f4ee70ff3310880fcf843b">  839</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPI2_ACCESS_POS                      0 </span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i2.html#ga5d05ec5d07d52b75d93ad7959950052d">  840</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPI2_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SPI2_ACCESS_POS)) </span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gac08e97104259ba09f85b23cc9a0007f6">  850</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_AUDIO_ACCESS_POS                     0 </span></div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___r_p_u___a_u_d_i_o.html#gacdfdba8ca33491f7426691a14c5d1366">  851</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_AUDIO_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_AUDIO_ACCESS_POS)) </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga593461168b505ffcc324935ea9de1dbc">  861</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TRNG_ACCESS_POS                      0 </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___r_p_u___t_r_n_g.html#ga04185a745d42163f7732ffe94eba4ca5">  862</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_TRNG_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_TRNG_ACCESS_POS)) </span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#gaeb0cc0df6c70204e8bec634feda7daeb">  872</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_BTLE_ACCESS_POS                      0 </span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___r_p_u___b_t_l_e.html#ga2a29d838a352e39d606ccd8a588059ba">  873</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_BTLE_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_BTLE_ACCESS_POS)) </span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga679189d1e03bf6d842801212d0c629f0">  883</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_USBHS_ACCESS_POS                     0 </span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group___r_p_u___u_s_b_h_s.html#ga5e2e12c02cb0e509d0ef2f9b362e8b45">  884</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_USBHS_ACCESS                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_USBHS_ACCESS_POS)) </span></div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga9feeed054f35e5a0f1cbd044dac58985">  894</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SDIO_ACCESS_POS                      0 </span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___r_p_u___s_d_i_o.html#ga2e0a9408c2fd60f173f6d3b542b496e4">  895</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SDIO_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SDIO_ACCESS_POS)) </span></div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m___f_i_f_o.html#ga7da4acb9948ae12011339c6daf1f2b2d">  905</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXFM_FIFO_ACCESS_POS               0 </span></div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i_x_f_m___f_i_f_o.html#ga0c484135bc957b325f9282f466fb8820">  906</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPIXFM_FIFO_ACCESS                   ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SPIXFM_FIFO_ACCESS_POS)) </span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga258b5db321069891e7896d435d28ead3">  916</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPI0_ACCESS_POS                      0 </span></div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___r_p_u___s_p_i0.html#ga5f6cafe2ab796c8f5d8052f382d3d451">  917</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SPI0_ACCESS                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SPI0_ACCESS_POS)) </span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gacce7e479309a57935a8c3c205fcc228c">  927</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM0_ACCESS_POS                   0 </span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m0.html#gae0989a6cfd0699ef19f75be1a3bd60ee">  928</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM0_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SYSRAM0_ACCESS_POS)) </span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#gae4036a4546805ec3684fbc96a05d773c">  938</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM1_ACCESS_POS                   0 </span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m1.html#ga7acad42aa57abb4d64489b41268447d0">  939</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM1_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SYSRAM1_ACCESS_POS)) </span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga0c424a226030c27f0c3cc4e61f90d35e">  949</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM2_ACCESS_POS                   0 </span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m2.html#ga6bab4e0b7eab2b9c48f7f6bbf0f0c8bf">  950</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM2_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SYSRAM2_ACCESS_POS)) </span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga7df8a782527025b9eaea45412fd9020e">  960</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM3_ACCESS_POS                   0 </span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m3.html#ga5117f2d57091238a03c453e691ee653a">  961</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM3_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SYSRAM3_ACCESS_POS)) </span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gac76938b0d7071e466fdd0ce443c24e79">  971</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM4_ACCESS_POS                   0 </span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m4.html#gad7562266f855339f3d117749a58355a8">  972</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM4_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SYSRAM4_ACCESS_POS)) </span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga0e85a20418efcc17b4652f6a07b98bdf">  982</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM5_ACCESS_POS                   0 </span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m5.html#ga99165fc976ad6c9cda05a9bf1cac6024">  983</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM5_ACCESS                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SYSRAM5_ACCESS_POS)) </span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6__11.html#gac8ec5c3f10b8700c4279511e3f511545">  993</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM6_11_ACCESS_POS                0 </span></div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="group___r_p_u___s_y_s_r_a_m6__11.html#ga1ffeb6c1f71de9153e5ef163b88c3848">  994</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_SYSRAM6_11_ACCESS                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_SYSRAM6_11_ACCESS_POS)) </span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s1.html#ga8e6770cf5d6fc0b1f9371ff378b28ae9"> 1004</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C0_BUS1_ACCESS_POS                 0 </span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c0___b_u_s1.html#ga87e445047fb5cb6e52dff646518a6846"> 1005</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C0_BUS1_ACCESS                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_I2C0_BUS1_ACCESS_POS)) </span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s1.html#ga0285799828a63a0a8d2c78dbf1854bd7"> 1015</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C1_BUS1_ACCESS_POS                 0 </span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c1___b_u_s1.html#ga764d2a82480f036c1f08096e89a09b3d"> 1016</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C1_BUS1_ACCESS                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_I2C1_BUS1_ACCESS_POS)) </span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s1.html#ga20a5cc116025bc272c79dc29b4c8ab83"> 1026</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C2_BUS1_ACCESS_POS                 0 </span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___r_p_u___i2_c2___b_u_s1.html#ga775c3f3ef00e61764408099102117916"> 1027</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_I2C2_BUS1_ACCESS                     ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_I2C2_BUS1_ACCESS_POS)) </span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s1.html#ga5f07d0cecd02e25f90b91ab9a6452c4d"> 1037</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_PTG_BUS1_ACCESS_POS                  0 </span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___r_p_u___p_t_g___b_u_s1.html#ga9fe007fa8990b99316d0bea8a3df4ded"> 1038</a></span>&#160;<span class="preprocessor">#define MXC_F_RPU_PTG_BUS1_ACCESS                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_RPU_PTG_BUS1_ACCESS_POS)) </span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;}</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_RPU_REGS_H_</span></div><div class="ttc" id="group__rpu__registers_html_ad8e9fba81780fb99233482ce8be2c737"><div class="ttname"><a href="group__rpu__registers.html#ad8e9fba81780fb99233482ce8be2c737">mxc_rpu_regs_t::sysram1</a></div><div class="ttdeci">__IO uint32_t sysram1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:184</div></div>
<div class="ttc" id="group__rpu__registers_html_afef216e672caeac4eaaa2c45ce6a3923"><div class="ttname"><a href="group__rpu__registers.html#afef216e672caeac4eaaa2c45ce6a3923">mxc_rpu_regs_t::sysram5</a></div><div class="ttdeci">__IO uint32_t sysram5</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:192</div></div>
<div class="ttc" id="group__rpu__registers_html_a51f608dd2fd8dcf6704cad53dfb33afa"><div class="ttname"><a href="group__rpu__registers.html#a51f608dd2fd8dcf6704cad53dfb33afa">mxc_rpu_regs_t::tmr2</a></div><div class="ttdeci">__IO uint32_t tmr2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:108</div></div>
<div class="ttc" id="group__rpu__registers_html_aad1012d9983111d6ce6fb7ca1a8028ea"><div class="ttname"><a href="group__rpu__registers.html#aad1012d9983111d6ce6fb7ca1a8028ea">mxc_rpu_regs_t::btle</a></div><div class="ttdeci">__IO uint32_t btle</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:172</div></div>
<div class="ttc" id="group__rpu__registers_html_ac00a23380b1561faa1c99244434a5b6f"><div class="ttname"><a href="group__rpu__registers.html#ac00a23380b1561faa1c99244434a5b6f">mxc_rpu_regs_t::spi1</a></div><div class="ttdeci">__IO uint32_t spi1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:164</div></div>
<div class="ttc" id="group__rpu__registers_html_aa0c7863ecb0513f096d7043647845911"><div class="ttname"><a href="group__rpu__registers.html#aa0c7863ecb0513f096d7043647845911">mxc_rpu_regs_t::dma0</a></div><div class="ttdeci">__IO uint32_t dma0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:130</div></div>
<div class="ttc" id="group__rpu__registers_html_a9071d2a1f5d01cf754beba7d8c94aeea"><div class="ttname"><a href="group__rpu__registers.html#a9071d2a1f5d01cf754beba7d8c94aeea">mxc_rpu_regs_t::htimer1</a></div><div class="ttdeci">__IO uint32_t htimer1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:118</div></div>
<div class="ttc" id="group__rpu__registers_html_ac809336d2a78c693cb1f98961a13f08e"><div class="ttname"><a href="group__rpu__registers.html#ac809336d2a78c693cb1f98961a13f08e">mxc_rpu_regs_t::sysram2</a></div><div class="ttdeci">__IO uint32_t sysram2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:186</div></div>
<div class="ttc" id="group__rpu__registers_html_a76fe7fa879c47fff7d429ee1da0e16a6"><div class="ttname"><a href="group__rpu__registers.html#a76fe7fa879c47fff7d429ee1da0e16a6">mxc_rpu_regs_t::tmr4</a></div><div class="ttdeci">__IO uint32_t tmr4</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:112</div></div>
<div class="ttc" id="group__rpu__registers_html_a88f936e86aaafd7c2f41959db2684be6"><div class="ttname"><a href="group__rpu__registers.html#a88f936e86aaafd7c2f41959db2684be6">mxc_rpu_regs_t::simo</a></div><div class="ttdeci">__IO uint32_t simo</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:90</div></div>
<div class="ttc" id="group__rpu__registers_html_ae7d7fe16ef979a1ca4c65e649562381b"><div class="ttname"><a href="group__rpu__registers.html#ae7d7fe16ef979a1ca4c65e649562381b">mxc_rpu_regs_t::i2c0_bus0</a></div><div class="ttdeci">__IO uint32_t i2c0_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:120</div></div>
<div class="ttc" id="group__rpu__registers_html_af814d30240a342d8ef33990877248fee"><div class="ttname"><a href="group__rpu__registers.html#af814d30240a342d8ef33990877248fee">mxc_rpu_regs_t::sir</a></div><div class="ttdeci">__IO uint32_t sir</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:78</div></div>
<div class="ttc" id="group__rpu__registers_html_a81e87b71a565baf2ffaaf3221934e581"><div class="ttname"><a href="group__rpu__registers.html#a81e87b71a565baf2ffaaf3221934e581">mxc_rpu_regs_t::spi2</a></div><div class="ttdeci">__IO uint32_t spi2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:166</div></div>
<div class="ttc" id="group__rpu__registers_html_a5f0ae97b1ebb6a227b232a607fab4002"><div class="ttname"><a href="group__rpu__registers.html#a5f0ae97b1ebb6a227b232a607fab4002">mxc_rpu_regs_t::sysram3</a></div><div class="ttdeci">__IO uint32_t sysram3</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:188</div></div>
<div class="ttc" id="group__rpu__registers_html_a14f7759e5dcd6943c1fcc9d6ec171005"><div class="ttname"><a href="group__rpu__registers.html#a14f7759e5dcd6943c1fcc9d6ec171005">mxc_rpu_regs_t::icc0</a></div><div class="ttdeci">__IO uint32_t icc0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:135</div></div>
<div class="ttc" id="group__rpu__registers_html_a55fa90d3b96d211fb554c3c48a146cfa"><div class="ttname"><a href="group__rpu__registers.html#a55fa90d3b96d211fb554c3c48a146cfa">mxc_rpu_regs_t::tmr0</a></div><div class="ttdeci">__IO uint32_t tmr0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:104</div></div>
<div class="ttc" id="group__rpu__registers_html_a9e29e3a3e3851517772bc42ef394bdd0"><div class="ttname"><a href="group__rpu__registers.html#a9e29e3a3e3851517772bc42ef394bdd0">mxc_rpu_regs_t::i2c1_bus1</a></div><div class="ttdeci">__IO uint32_t i2c1_bus1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:198</div></div>
<div class="ttc" id="group__rpu__registers_html_a90de4d2391aae84ff5030e1dfbf2a694"><div class="ttname"><a href="group__rpu__registers.html#a90de4d2391aae84ff5030e1dfbf2a694">mxc_rpu_regs_t::i2c0_bus1</a></div><div class="ttdeci">__IO uint32_t i2c0_bus1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:196</div></div>
<div class="ttc" id="group__rpu__registers_html_structmxc__rpu__regs__t"><div class="ttname"><a href="group__rpu__registers.html#structmxc__rpu__regs__t">mxc_rpu_regs_t</a></div><div class="ttdef"><b>Definition:</b> rpu_regs.h:76</div></div>
<div class="ttc" id="group__rpu__registers_html_aba908e6746e2d4da61b5ad7cdbdc107e"><div class="ttname"><a href="group__rpu__registers.html#aba908e6746e2d4da61b5ad7cdbdc107e">mxc_rpu_regs_t::spixr</a></div><div class="ttdeci">__IO uint32_t spixr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:150</div></div>
<div class="ttc" id="group__rpu__registers_html_a1a874ad9bfc7df626be8e146a1878f92"><div class="ttname"><a href="group__rpu__registers.html#a1a874ad9bfc7df626be8e146a1878f92">mxc_rpu_regs_t::flc1</a></div><div class="ttdeci">__IO uint32_t flc1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:133</div></div>
<div class="ttc" id="group__rpu__registers_html_a3a82129bc70e36b81d45bb956c58f645"><div class="ttname"><a href="group__rpu__registers.html#a3a82129bc70e36b81d45bb956c58f645">mxc_rpu_regs_t::smon</a></div><div class="ttdeci">__IO uint32_t smon</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:89</div></div>
<div class="ttc" id="group__rpu__registers_html_add57550c3d21560e968c7227c3bc1573"><div class="ttname"><a href="group__rpu__registers.html#add57550c3d21560e968c7227c3bc1573">mxc_rpu_regs_t::wut</a></div><div class="ttdeci">__IO uint32_t wut</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:96</div></div>
<div class="ttc" id="group__rpu__registers_html_a548c93d50beda4b83e143ff8aa5fabc2"><div class="ttname"><a href="group__rpu__registers.html#a548c93d50beda4b83e143ff8aa5fabc2">mxc_rpu_regs_t::i2c2_bus1</a></div><div class="ttdeci">__IO uint32_t i2c2_bus1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:200</div></div>
<div class="ttc" id="group__rpu__registers_html_a6c3c7d362167aef4b51172612acb8194"><div class="ttname"><a href="group__rpu__registers.html#a6c3c7d362167aef4b51172612acb8194">mxc_rpu_regs_t::i2c1_bus0</a></div><div class="ttdeci">__IO uint32_t i2c1_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:122</div></div>
<div class="ttc" id="group__rpu__registers_html_aee7345d87b327f1d948b383339c9efe5"><div class="ttname"><a href="group__rpu__registers.html#aee7345d87b327f1d948b383339c9efe5">mxc_rpu_regs_t::tmr1</a></div><div class="ttdeci">__IO uint32_t tmr1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:106</div></div>
<div class="ttc" id="group__rpu__registers_html_a33f97d4044405def04eb099a63a4149a"><div class="ttname"><a href="group__rpu__registers.html#a33f97d4044405def04eb099a63a4149a">mxc_rpu_regs_t::uart1</a></div><div class="ttdeci">__IO uint32_t uart1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:160</div></div>
<div class="ttc" id="group__rpu__registers_html_abea395bf95f0644e4f9b4cf77013252d"><div class="ttname"><a href="group__rpu__registers.html#abea395bf95f0644e4f9b4cf77013252d">mxc_rpu_regs_t::spixfc</a></div><div class="ttdeci">__IO uint32_t spixfc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:128</div></div>
<div class="ttc" id="group__rpu__registers_html_a7aeea90946eeb5b0885aecf9bdd3aed4"><div class="ttname"><a href="group__rpu__registers.html#a7aeea90946eeb5b0885aecf9bdd3aed4">mxc_rpu_regs_t::sfcc</a></div><div class="ttdeci">__IO uint32_t sfcc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:138</div></div>
<div class="ttc" id="group__rpu__registers_html_ae1705ca81c25c3b69f48d1d770e189a1"><div class="ttname"><a href="group__rpu__registers.html#ae1705ca81c25c3b69f48d1d770e189a1">mxc_rpu_regs_t::spixfm_fifo</a></div><div class="ttdeci">__IO uint32_t spixfm_fifo</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:178</div></div>
<div class="ttc" id="group__rpu__registers_html_a6b1d6af7d97c929a0c8067de6327b1be"><div class="ttname"><a href="group__rpu__registers.html#a6b1d6af7d97c929a0c8067de6327b1be">mxc_rpu_regs_t::owm</a></div><div class="ttdeci">__IO uint32_t owm</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:154</div></div>
<div class="ttc" id="group__rpu__registers_html_a691cd1360ae81793b0ed614d395b1b13"><div class="ttname"><a href="group__rpu__registers.html#a691cd1360ae81793b0ed614d395b1b13">mxc_rpu_regs_t::sysram6_11</a></div><div class="ttdeci">__IO uint32_t sysram6_11</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:194</div></div>
<div class="ttc" id="group__rpu__registers_html_a80c18f18149f48f860cd86bf8053f8fc"><div class="ttname"><a href="group__rpu__registers.html#a80c18f18149f48f860cd86bf8053f8fc">mxc_rpu_regs_t::rpu</a></div><div class="ttdeci">__IO uint32_t rpu</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:83</div></div>
<div class="ttc" id="group__rpu__registers_html_ad03372af97d6a618e296cc2fd47aa27f"><div class="ttname"><a href="group__rpu__registers.html#ad03372af97d6a618e296cc2fd47aa27f">mxc_rpu_regs_t::uart0</a></div><div class="ttdeci">__IO uint32_t uart0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:158</div></div>
<div class="ttc" id="group__rpu__registers_html_aa06863c312d3e701a923f03e7a04a000"><div class="ttname"><a href="group__rpu__registers.html#aa06863c312d3e701a923f03e7a04a000">mxc_rpu_regs_t::trng</a></div><div class="ttdeci">__IO uint32_t trng</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:170</div></div>
<div class="ttc" id="group__rpu__registers_html_a54b7bd16c5935b7735af55ffb9dc2668"><div class="ttname"><a href="group__rpu__registers.html#a54b7bd16c5935b7735af55ffb9dc2668">mxc_rpu_regs_t::fcr</a></div><div class="ttdeci">__IO uint32_t fcr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:79</div></div>
<div class="ttc" id="group__rpu__registers_html_af01ef8a85eb0c79cdaa7a1a90937d4da"><div class="ttname"><a href="group__rpu__registers.html#af01ef8a85eb0c79cdaa7a1a90937d4da">mxc_rpu_regs_t::audio</a></div><div class="ttdeci">__IO uint32_t audio</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:168</div></div>
<div class="ttc" id="group__rpu__registers_html_ae341ea9a7b3a7931c27d707ef6adcbef"><div class="ttname"><a href="group__rpu__registers.html#ae341ea9a7b3a7931c27d707ef6adcbef">mxc_rpu_regs_t::sysram0</a></div><div class="ttdeci">__IO uint32_t sysram0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:182</div></div>
<div class="ttc" id="group__rpu__registers_html_a25d2667a6475544e1471550ec87ec63f"><div class="ttname"><a href="group__rpu__registers.html#a25d2667a6475544e1471550ec87ec63f">mxc_rpu_regs_t::dma1</a></div><div class="ttdeci">__IO uint32_t dma1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:144</div></div>
<div class="ttc" id="group__rpu__registers_html_aa110ec9816f149222b3ba2104e0c2843"><div class="ttname"><a href="group__rpu__registers.html#aa110ec9816f149222b3ba2104e0c2843">mxc_rpu_regs_t::uart2</a></div><div class="ttdeci">__IO uint32_t uart2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:162</div></div>
<div class="ttc" id="group__rpu__registers_html_aa9f5469d11c778dd407c92e068de7df1"><div class="ttname"><a href="group__rpu__registers.html#aa9f5469d11c778dd407c92e068de7df1">mxc_rpu_regs_t::gcr</a></div><div class="ttdeci">__IO uint32_t gcr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:77</div></div>
<div class="ttc" id="group__rpu__registers_html_abe21780962a40696594d2b37afb15499"><div class="ttname"><a href="group__rpu__registers.html#abe21780962a40696594d2b37afb15499">mxc_rpu_regs_t::flc0</a></div><div class="ttdeci">__IO uint32_t flc0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:132</div></div>
<div class="ttc" id="group__rpu__registers_html_a3d7da5a6cf77b3dfcc47af4b5b16e151"><div class="ttname"><a href="group__rpu__registers.html#a3d7da5a6cf77b3dfcc47af4b5b16e151">mxc_rpu_regs_t::mcr</a></div><div class="ttdeci">__IO uint32_t mcr</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:98</div></div>
<div class="ttc" id="group__rpu__registers_html_a0b620ef631fa064fc9074bb311868e3d"><div class="ttname"><a href="group__rpu__registers.html#a0b620ef631fa064fc9074bb311868e3d">mxc_rpu_regs_t::pwrseq</a></div><div class="ttdeci">__IO uint32_t pwrseq</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:97</div></div>
<div class="ttc" id="group__rpu__registers_html_ac7f110d7f41083485b106ef9e57469bd"><div class="ttname"><a href="group__rpu__registers.html#ac7f110d7f41083485b106ef9e57469bd">mxc_rpu_regs_t::wdt0</a></div><div class="ttdeci">__IO uint32_t wdt0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:85</div></div>
<div class="ttc" id="group__rpu__registers_html_a0864701fdb583446e7c936d7cbd8ba08"><div class="ttname"><a href="group__rpu__registers.html#a0864701fdb583446e7c936d7cbd8ba08">mxc_rpu_regs_t::sdhcctrl</a></div><div class="ttdeci">__IO uint32_t sdhcctrl</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:148</div></div>
<div class="ttc" id="group__rpu__registers_html_af4dc2cf769d2068fd275771ed13c0f0e"><div class="ttname"><a href="group__rpu__registers.html#af4dc2cf769d2068fd275771ed13c0f0e">mxc_rpu_regs_t::tpu</a></div><div class="ttdeci">__IO uint32_t tpu</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:81</div></div>
<div class="ttc" id="group__rpu__registers_html_a37f328e278c89c279ff3672e41327795"><div class="ttname"><a href="group__rpu__registers.html#a37f328e278c89c279ff3672e41327795">mxc_rpu_regs_t::aes</a></div><div class="ttdeci">__IO uint32_t aes</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:93</div></div>
<div class="ttc" id="group__rpu__registers_html_aaaa428096d91c1314b330873dcd8c5bb"><div class="ttname"><a href="group__rpu__registers.html#aaaa428096d91c1314b330873dcd8c5bb">mxc_rpu_regs_t::wdt2</a></div><div class="ttdeci">__IO uint32_t wdt2</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:87</div></div>
<div class="ttc" id="group__rpu__registers_html_a22d3fd641fba6fd6a3c48d57e193029c"><div class="ttname"><a href="group__rpu__registers.html#a22d3fd641fba6fd6a3c48d57e193029c">mxc_rpu_regs_t::sdio</a></div><div class="ttdeci">__IO uint32_t sdio</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:176</div></div>
<div class="ttc" id="group__rpu__registers_html_a74775bbfa0867e568c56dadf266c0da1"><div class="ttname"><a href="group__rpu__registers.html#a74775bbfa0867e568c56dadf266c0da1">mxc_rpu_regs_t::sema</a></div><div class="ttdeci">__IO uint32_t sema</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:156</div></div>
<div class="ttc" id="group__rpu__registers_html_aecf2516d2556af520cbc4fa32f348be1"><div class="ttname"><a href="group__rpu__registers.html#aecf2516d2556af520cbc4fa32f348be1">mxc_rpu_regs_t::icc1</a></div><div class="ttdeci">__IO uint32_t icc1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:136</div></div>
<div class="ttc" id="group__rpu__registers_html_af08cf995f261a4a3f735fd8405b8dba9"><div class="ttname"><a href="group__rpu__registers.html#af08cf995f261a4a3f735fd8405b8dba9">mxc_rpu_regs_t::spi0</a></div><div class="ttdeci">__IO uint32_t spi0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:180</div></div>
<div class="ttc" id="group__rpu__registers_html_a2eb7871b87a7bbf77716a4c9a9888309"><div class="ttname"><a href="group__rpu__registers.html#a2eb7871b87a7bbf77716a4c9a9888309">mxc_rpu_regs_t::tmr5</a></div><div class="ttdeci">__IO uint32_t tmr5</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:114</div></div>
<div class="ttc" id="group__rpu__registers_html_a08546d600b9042bb7692ff73aed37c13"><div class="ttname"><a href="group__rpu__registers.html#a08546d600b9042bb7692ff73aed37c13">mxc_rpu_regs_t::gpio0</a></div><div class="ttdeci">__IO uint32_t gpio0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:100</div></div>
<div class="ttc" id="group__rpu__registers_html_a81a78d042d8cf988f05b2a8f03709874"><div class="ttname"><a href="group__rpu__registers.html#a81a78d042d8cf988f05b2a8f03709874">mxc_rpu_regs_t::sysram4</a></div><div class="ttdeci">__IO uint32_t sysram4</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:190</div></div>
<div class="ttc" id="group__rpu__registers_html_a9a746db2451fb3ae05c8e0d596de0a9b"><div class="ttname"><a href="group__rpu__registers.html#a9a746db2451fb3ae05c8e0d596de0a9b">mxc_rpu_regs_t::rtc</a></div><div class="ttdeci">__IO uint32_t rtc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:95</div></div>
<div class="ttc" id="group__rpu__registers_html_ab0cc89cf6051ab9c86417ec74f17ff0d"><div class="ttname"><a href="group__rpu__registers.html#ab0cc89cf6051ab9c86417ec74f17ff0d">mxc_rpu_regs_t::spixfm</a></div><div class="ttdeci">__IO uint32_t spixfm</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:126</div></div>
<div class="ttc" id="group__rpu__registers_html_a715c54dfeeb0da36cc134b5e786df231"><div class="ttname"><a href="group__rpu__registers.html#a715c54dfeeb0da36cc134b5e786df231">mxc_rpu_regs_t::i2c2_bus0</a></div><div class="ttdeci">__IO uint32_t i2c2_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:124</div></div>
<div class="ttc" id="group__rpu__registers_html_aeed89c0a5ae6d433ed9adf6260f6bdd5"><div class="ttname"><a href="group__rpu__registers.html#aeed89c0a5ae6d433ed9adf6260f6bdd5">mxc_rpu_regs_t::sdma</a></div><div class="ttdeci">__IO uint32_t sdma</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:146</div></div>
<div class="ttc" id="group__rpu__registers_html_aba4d90958e95f24a63760a564ee4157d"><div class="ttname"><a href="group__rpu__registers.html#aba4d90958e95f24a63760a564ee4157d">mxc_rpu_regs_t::ptg_bus0</a></div><div class="ttdeci">__IO uint32_t ptg_bus0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:152</div></div>
<div class="ttc" id="group__rpu__registers_html_ac7169edd81a7d5c4674cdee919d8417f"><div class="ttname"><a href="group__rpu__registers.html#ac7169edd81a7d5c4674cdee919d8417f">mxc_rpu_regs_t::usbhs</a></div><div class="ttdeci">__IO uint32_t usbhs</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:174</div></div>
<div class="ttc" id="group__rpu__registers_html_a5ebc2c651a7fb873eed081f4f6c4fa45"><div class="ttname"><a href="group__rpu__registers.html#a5ebc2c651a7fb873eed081f4f6c4fa45">mxc_rpu_regs_t::wdt1</a></div><div class="ttdeci">__IO uint32_t wdt1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:86</div></div>
<div class="ttc" id="group__rpu__registers_html_a54385d3c6cb71b0ac47aaaf1dc2e82d4"><div class="ttname"><a href="group__rpu__registers.html#a54385d3c6cb71b0ac47aaaf1dc2e82d4">mxc_rpu_regs_t::gpio1</a></div><div class="ttdeci">__IO uint32_t gpio1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:102</div></div>
<div class="ttc" id="group__rpu__registers_html_aaa80f342f5832d684f050f1fd99a9b14"><div class="ttname"><a href="group__rpu__registers.html#aaa80f342f5832d684f050f1fd99a9b14">mxc_rpu_regs_t::tmr3</a></div><div class="ttdeci">__IO uint32_t tmr3</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:110</div></div>
<div class="ttc" id="group__rpu__registers_html_adfbe3c029fbceadbc935da2ffde51f43"><div class="ttname"><a href="group__rpu__registers.html#adfbe3c029fbceadbc935da2ffde51f43">mxc_rpu_regs_t::srcc</a></div><div class="ttdeci">__IO uint32_t srcc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:140</div></div>
<div class="ttc" id="group__rpu__registers_html_ab6cb237c8db836cadf00a11c485396b8"><div class="ttname"><a href="group__rpu__registers.html#ab6cb237c8db836cadf00a11c485396b8">mxc_rpu_regs_t::ptg_bus1</a></div><div class="ttdeci">__IO uint32_t ptg_bus1</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:202</div></div>
<div class="ttc" id="group__rpu__registers_html_a9299f27d6bc7756242696e6d88e187b9"><div class="ttname"><a href="group__rpu__registers.html#a9299f27d6bc7756242696e6d88e187b9">mxc_rpu_regs_t::htimer0</a></div><div class="ttdeci">__IO uint32_t htimer0</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:116</div></div>
<div class="ttc" id="group__rpu__registers_html_a707112725c957ec3ef5e567280249d2b"><div class="ttname"><a href="group__rpu__registers.html#a707112725c957ec3ef5e567280249d2b">mxc_rpu_regs_t::adc</a></div><div class="ttdeci">__IO uint32_t adc</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:142</div></div>
<div class="ttc" id="group__rpu__registers_html_aacf619548c2640f2e91da96a4b18fc58"><div class="ttname"><a href="group__rpu__registers.html#aacf619548c2640f2e91da96a4b18fc58">mxc_rpu_regs_t::dvs</a></div><div class="ttdeci">__IO uint32_t dvs</div><div class="ttdef"><b>Definition:</b> rpu_regs.h:91</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_47adca39a28ae90518c1c01efa52461b.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2e01352d2a686e5c19314f8e02092ed6.html">Include</a></li><li class="navelem"><a class="el" href="rpu__regs_8h.html">rpu_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 15:04:59 for MAX32665 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
