
Cadence Innovus(TM) Implementation System.
Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
Date:		Fri Oct 10 16:08:47 2025
Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[16:08:47.185809] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu

		invs	Innovus Implementation System	25.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
INFO: OA features are disabled in this session.


Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2672295_0bc05223-b6a4-4ed3-88c6-6a3bb8edfa74_ece-rschsrv.ece.gatech.edu_dkhalil8_Q8lGwr.

Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading Pegasus 24.13 fill procedures
Info: Process UID = 2672295 / 0bc05223-b6a4-4ed3-88c6-6a3bb8edfa74 / wDX0Sw6sXZ

**INFO:  MMMC transition support version v31-84 

#@ Processing -execute option
@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/prects.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/cts}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:block_start} step flow_step:block_start features {} str implementation.cts.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:cts .steps flow_step:schedule_cts_report_postcts} step flow_step:schedule_cts_report_postcts features {} str implementation.cts.schedule_cts_report_postcts}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
init_flow summary:
  Flow script        : 
  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
  Flow               : flow:flow_current
  From               : implementation.cts.block_start
  To                 : implementation.cts.schedule_cts_report_postcts
  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
  Working directory  : .
  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2
  Run tag            : 
  Branch name        : 
  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/cts_2
  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/cts_2
reading previous metrics...
Sourcing flow scripts...
Sourcing flow scripts done.
Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.pre
#% Begin load design ... (date=10/10 16:09:25, mem=2182.7M)
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_separate_device_slew_effect_sensitivities' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:07:52 2025'.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
Read 109 cells in library 'sky130_tt_1.8_25' 
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.tlef ...

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_scl_9T.lef ...
Set DBUPerIGU to M2 pitch 460.

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/viewDefinition.tcl
% Begin Load netlist data ... (date=10/10 16:09:29, mem=2199.9M)
*** Begin netlist parsing (mem=2199.9M) ***
Created 110 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.v.bin'

*** Memory Usage v#1 (Current mem = 2207.902M, initial mem = 917.242M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2207.9M) ***
% End Load netlist data ... (date=10/10 16:09:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=2207.8M, current mem=2207.8M)
Top level cell is top_lvl.
Hooked 110 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_lvl ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 119 modules.
** info: there are 960 stdCell insts.
** info: there are 960 stdCell insts with at least one signal pin.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 2238.059M, initial mem = 917.242M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/gui.pref.tcl ...
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
Effort level <high> specified for tdgp_reg2reg_default path_group
Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.gz (mem = 2543.7M).
% Begin Load floorplan data ... (date=10/10 16:09:31, mem=2544.4M)
*info: reset 1446 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1025800 1301800)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version: 1)
Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.0M, current mem=2546.0M)
There are 1 nets with bottomPreferredRoutingLayer being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2546.7M, current mem=2546.7M)
Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.congmap.gz ...
% Begin Load SymbolTable ... (date=10/10 16:09:31, mem=2546.8M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2549.6M, current mem=2549.5M)
Loading place ...
% Begin Load placement data ... (date=10/10 16:09:31, mem=2549.5M)
Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2550.1M) ***
Total net length = 1.134e+05 (4.400e+04 6.943e+04) (ext = 2.930e+04)
% End Load placement data ... (date=10/10 16:09:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2550.1M, current mem=2550.1M)
Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:07:49 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2550.5M) ***
% Begin Load routing data ... (date=10/10 16:09:32, mem=2550.4M)
Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.gz.
Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025 Format: 23.1) ...
*** Total 1398 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2551.7M) ***
% End Load routing data ... (date=10/10 16:09:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2551.7M, current mem=2550.7M)
Loading Drc markers ...
... 404 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2553.8M) ***
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
Change floorplan default-technical-site to 'CoreSite'.
Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/extraction/' ...
Extraction setup Started for TopCell top_lvl 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.techData.gz' ...
Completed (cpu: 0:00:00.3 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: tt_v1.8_25C_Nominal_25_func
    RC-Corner Name        : Nominal_25C
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
Restored Grid density data
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=10/10 16:09:33, mem=2570.3M)
source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=10/10 16:09:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2592.1M, current mem=2592.1M)
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
% Begin load AAE data ... (date=10/10 16:09:33, mem=2610.7M)
**WARN: (IMPESI-3505):	set_db delaycal_eng_enablePrePlacedFlow false (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
AAE DB initialization (MEM=2625.628906 CPU=0:00:00.0 REAL=0:00:00.0) 
% End load AAE data ... (date=10/10 16:09:34, total cpu=0:00:00.6, real=0:00:01.0, peak res=2626.0M, current mem=2626.0M)
Restoring CCOpt config...
  Extracting original clock gating for core_clock...
    clock_tree core_clock contains 90 sinks and 0 clock gates.
  Extracting original clock gating for core_clock done.
  The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
timing_enable_separate_device_slew_effect_sensitivities
#% End load design ... (date=10/10 16:09:34, total cpu=0:00:07.9, real=0:00:09.0, peak res=2641.3M, current mem=2630.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPDBTCL-321        15  The attribute '%s' still works but will ...
WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
WARNING   IMPESI-3505          1  set_db delaycal_eng_%s (default=%s) will...
ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 147 warning(s), 2 error(s)

UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   read_db
Sourcing flow scripts...
Sourcing flow scripts done.
reading previous metrics...
Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.post
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_flow
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
#@ Begin verbose flow_step implementation.cts.block_start
@@flow 2: set_db flow_write_db_common false
#@ End verbose flow_step implementation.cts.block_start
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          47.83             52                                      block_start
#@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
@flow 2: if {[get_feature report_lec]} {...}
@flow 8: # Design attributes  [get_db -category design]
@flow 9: #-------------------------------------------------------------------------------
@@flow 10: set_db design_process_node 130
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
@@flow 11: set_db design_top_routing_layer met5
@@flow 12: set_db design_bottom_routing_layer met1
@@flow 13: set_db design_flow_effort standard
@@flow 14: set_db design_power_effort none
@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
@flow 17: #-------------------------------------------------------------------------------
@@flow 18: set_db timing_analysis_cppr           both
@@flow 19: set_db timing_analysis_type           ocv
@@flow 20: set_db timing_analysis_aocv 0
@@flow 21: set_db timing_analysis_socv 0
@flow 22: if {[get_feature report_pba]} {...}
@flow 26: # Extraction attributes  [get_db -category extract_rc]
@flow 27: #-------------------------------------------------------------------------------
@flow 28: if {[is_flow -after route.block_finish]} {...}
@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
@flow 34: #-------------------------------------------------------------------------------
@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
@flow 37: # Optimization attributes  [get_db -category opt]
@flow 38: #-------------------------------------------------------------------------------
@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
@flow 42: # Clock attributes  [get_db -category cts]
@flow 43: #-------------------------------------------------------------------------------
@@flow 44: set_db cts_target_skew auto
@@flow 45: set_db cts_target_max_transition_time_top 100
@@flow 46: set_db cts_target_max_transition_time_trunk 100
@@flow 47: set_db cts_target_max_transition_time_leaf 100
@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@@flow 51: set_db cts_clock_gating_cells ICGX1
@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@flow 54: # Filler attributes  [get_db -category add_fillers]
@flow 55: #-------------------------------------------------------------------------------
@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
@flow 58: # Routing attributes  [get_db -category route]
@flow 59: #-------------------------------------------------------------------------------
#@ End verbose flow_step implementation.cts.init_innovus.init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            6.2              6                                      init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_innovus
#@ Begin verbose flow_step implementation.cts.init_innovus.init_innovus_user
@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
@flow 3: #-----------------------------------------------------------------------------
@flow 5: # Extraction attributes  [get_db -category extract_rc]
@flow 6: #-----------------------------------------------------------------------------
@flow 8: # Floorplan attributes  [get_db -category floorplan]
@flow 9: #-----------------------------------------------------------------------------
@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
@flow 12: # Placement attributes  [get_db -category place]
@flow 13: #-----------------------------------------------------------------------------
@flow 15: # Optimization attributes  [get_db -category opt]
@flow 16: #-----------------------------------------------------------------------------
@flow 18: # Clock attributes  [get_db -category cts]
@flow 19: #-----------------------------------------------------------------------------
@flow 21: # Routing attributes  [get_db -category route]
@flow 22: #-----------------------------------------------------------------------------
#@ End verbose flow_step implementation.cts.init_innovus.init_innovus_user
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           5.59              6                                      init_innovus_user
#@ Begin verbose flow_step implementation.cts.add_clock_tree
@flow 2: #- implement clock trees and propagated clock setup optimization
@flow 3: if {[get_db opt_enable_podv2_clock_opt_flow]} {
@@flow 4: clock_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:05.2/0:01:08.2 (1.0), mem = 2730.8M
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_enable_ideal_seq_async_pins                           false
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -monteCarlo                                    false
setDelayCalMode -enable_hier_save_restore_flow                 false
setDelayCalMode -engine                                        aae
design_bottom_routing_layer                                    met1
design_flow_effort                                             standard
design_power_effort                                            none
design_process_node                                            130
design_top_routing_layer                                       met5
extract_rc_assume_metal_fill                                   0.0
extract_rc_coupling_cap_threshold                              0.4
extract_rc_engine                                              pre_route
extract_rc_pre_place_site_size                                 4.6
extract_rc_pre_place_wire_length_slope                         1.9
extract_rc_pre_place_wire_length_y0                            2.0
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
multibit_aware_seq_mapping                                     auto
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_leakage_to_dynamic_ratio                                   0.5
opt_multi_bit_flop_name_prefix                                 CDN_MBIT_
opt_multi_bit_flop_name_separator                              _MB_
opt_new_inst_prefix                                            cts_
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { tt_v1.8_25C_Nominal_25_func }
opt_view_pruning_setup_views_active_list                       { tt_v1.8_25C_Nominal_25_func }
opt_view_pruning_setup_views_persistent_list                   { tt_v1.8_25C_Nominal_25_func}
opt_view_pruning_tdgr_setup_views_persistent_list              { tt_v1.8_25C_Nominal_25_func}
route_exp_design_mode_bottom_routing_layer                     1
route_exp_design_mode_top_routing_layer                        5
route_extract_third_party_compatible                           false
route_global_exp_timing_driven_std_delay                       37.6
route_re_insert_filler_cell_list                               {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
route_re_insert_filler_cell_list_from_file                     false
setActiveLogicViewMode -keepHighFanoutCriticalInsts            false
getAnalysisMode -monteCarlo                                    false
getDelayCalMode -enable_hier_save_restore_flow                 false
getDelayCalMode -engine                                        aae
getImportMode -config                                          true
get_power_analysis_mode -honor_net_activity_for_tcf            false
get_power_analysis_mode -honor_sublevel_activity               true
getAnalysisMode -monteCarlo                                    false
Hard fence disabled
**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
*** Starting place_detail (0:01:05 mem=2749.5M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 76.619%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2750.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moved 140 insts, mean move: 5.13 um, max move: 19.32 um 
	Max move on inst (u_ctrl_w_data_reg[20]): (423.66, 212.06) --> (442.98, 212.06)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2761.1MB
Summary Report:
Instances moved: 140 (out of 960 movable)
Instances flipped: 67
Mean displacement: 5.13 um
Max displacement: 19.32 um (Instance: u_ctrl_w_data_reg[20]) (423.66, 212.06) -> (442.98, 212.06)
	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: TLATX1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2761.6MB
*** Finished place_detail (0:01:06 mem=2761.6M) ***
ccopt_args: -outDir debug -prefix cts
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2793.3M, init mem=2793.8M)
*info: Placed = 962            (Fixed = 2)
*info: Unplaced = 0           
Placement Density:2.64%(16625/628509)
Placement Density (including fixed std cells):2.64%(16625/628509)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2794.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.2 real=0:00:00.2)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.2 real=0:00:00.2)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:06.3/0:01:09.4 (1.0), mem = 2796.9M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 14110
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1094 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0                 1 
[NR-eGR]   1  (Default)   1093 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.777940e+03um
[NR-eGR] Layer group 2: route 1093 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 1.402549e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        28( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]    met2 ( 2)         9( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    met3 ( 3)       292( 0.65%)        27( 0.06%)         3( 0.01%)   ( 0.72%) 
[NR-eGR]    met4 ( 4)        25( 0.06%)         5( 0.01%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       354( 0.15%)        32( 0.01%)         3( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2864um, number of vias: 272
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          4063  3185 
[NR-eGR]  met2  (2V)         48392  2205 
[NR-eGR]  met3  (3H)         62381   528 
[NR-eGR]  met4  (4V)         24593   274 
[NR-eGR]  met5  (5H)          2358     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       141786  6192 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 113140um
[NR-eGR] Total length: 141786um, number of vias: 6192
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.60 sec, Curr Mem: 2.68 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.48 sec, Real: 0.61 sec, Curr Mem: 2.67 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[PSP]    Load db... (mem=2.7M)
[PSP]    Read data from FE... (mem=2.7M)
[PSP]    Done Read data from FE (cpu=0.002s, mem=2.7M)

[PSP]    Done Load db (cpu=0.002s, mem=2.7M)

[PSP]    Constructing placeable region... (mem=2.7M)
[PSP]    Compute region effective width... (mem=2.7M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=2.7M)

[PSP]    Done Constructing placeable region (cpu=0.001s, mem=2.7M)

Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_clock_gating_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_logic_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_primary_delay_corner: tt_v1.8_25C_Nominal_25 (default: )
    cts_target_max_transition_time is set for at least one object
    cts_target_max_transition_time_sdc is set for at least one object
    cts_target_skew is set for at least one object
  No private non-default attributes
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 3 cells
Original list had 3 cells:
CLKBUFX8 CLKBUFX4 CLKBUFX2 
Library trimming was not able to trim any cells:
CLKBUFX8 CLKBUFX4 CLKBUFX2 
Library trimming inverters in power domain auto-default and half-corner tt_v1.8_25C_Nominal_25:both.late removed 0 of 4 cells
Original list had 4 cells:
CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
Library trimming was not able to trim any cells:
CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1 
**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type leaf. CTS will proceed using 0.599ns.
**WARN: (IMPCCOPT-2427):	The cts_target_maximum_transition_time 100.000ns is too high for delay_corner tt_v1.8_25C_Nominal_25 and delay_type late for clock_tree core_clock and net_type trunk. CTS will proceed using 0.599ns.
Clock tree balancer configuration for clock_tree core_clock:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
  No private non-default attributes
For power domain auto-default:
  Buffers:     CLKBUFX8 CLKBUFX4 CLKBUFX2
  Inverters:   CLKINVX8 CLKINVX4 CLKINVX2 CLKINVX1
  Unblocked area available for placement of any clock cells in power_domain auto-default: 628509.132um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: met4/met3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: met4/met3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner tt_v1.8_25C_Nominal_25:both, late and power domain auto-default:
  Slew time target (leaf):    0.600ns
  Slew time target (trunk):   0.600ns
  Slew time target (top):     100.000ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.183ns
  Buffer max distance: 2277.858um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=2277.858um, saturatedSlew=0.419ns, speed=4723.886um per ns, cellArea=9.197um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX8, fastest_considered_half_corner=tt_v1.8_25C_Nominal_25:both.late, optimalDrivingDistance=1965.116um, saturatedSlew=0.384ns, speed=5150.350um per ns, cellArea=8.722um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group core_clock/func:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       90
  Delay constrained sinks:     90
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner tt_v1.8_25C_Nominal_25:both.late:
  Skew target:                 0.183ns
Primary reporting skew groups are:
skew_group core_clock/func with 90 clock sinks
Found 0/0 (-nan%) clock tree instances with fixed placement status.


Constraint summary
==================

Transition constraints are active in the following delay corners:

tt_v1.8_25C_Nominal_25:both.late

Cap constraints are active in the following delay corners:

tt_v1.8_25C_Nominal_25:both.late

Transition constraint summary:

----------------------------------------------------------------------------------------------------------
Delay corner                                  Target (ns)    Num pins    Target source       Clock tree(s)
----------------------------------------------------------------------------------------------------------
tt_v1.8_25C_Nominal_25:both.late (primary)         -            -               -                  -
                    -                            0.150          86       liberty explicit    all
                    -                            0.500           4       liberty explicit    all
                    -                            0.600           2       tool modified       all
----------------------------------------------------------------------------------------------------------

Capacitance constraint summary:

------------------------------------------------------------------------------------------------------------------
Delay corner                                  Limit (pF)    Num nets    Target source                Clock tree(s)
------------------------------------------------------------------------------------------------------------------
tt_v1.8_25C_Nominal_25:both.late (primary)        -            -                    -                      -
                    -                           0.165          1        library_or_sdc_constraint    all
------------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.9 real=0:00:02.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1961.380um, total=1961.380um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Preplacing multi-input logics...
    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree core_clock...
          Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
          Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree core_clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2456.790um, total=3663.370um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX8: 6 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:01:09 mem=2822.3M) ***
Total net bbox length = 1.148e+05 (4.465e+04 7.020e+04) (ext = 2.657e+04)
Move report: Detail placement moved 6 insts, mean move: 3.99 um, max move: 6.90 um 
	Max move on inst (CTS_ccl_a_buf_00005): (216.66, 638.48) --> (223.56, 638.48)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2832.2MB
Summary Report:
Instances moved: 6 (out of 966 movable)
Instances flipped: 0
Mean displacement: 3.99 um
Max displacement: 6.90 um (Instance: CTS_ccl_a_buf_00005) (216.66, 638.48) -> (223.56, 638.48)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX8
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 1.148e+05 (4.464e+04 7.019e+04) (ext = 2.656e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2832.2MB
*** Finished place_detail (0:01:09 mem=2832.2M) ***
    ClockRefiner summary
    All clock instances: Moved 5, flipped 1 and cell swapped 0 (out of a total of 94).
    All Clock instances: Average move = 3.96um
    The largest move was 6.9 um for CTS_ccl_buf_00006.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [6.9,6.9)               2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
         6.9         (216.660,638.480)    (223.560,638.480)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX8) at (223.560,638.480), in power domain auto-default
         6.9         (216.660,638.480)    (209.760,638.480)    CTS_ccl_buf_00006 (a lib_cell CLKBUFX8) at (209.760,638.480), in power domain auto-default
         0           (559.858,653.480)    (559.858,653.480)    CTS_ccl_a_buf_00004 (a lib_cell CLKBUFX8) at (557.520,650.900), in power domain auto-default
         0           (219.382,640.040)    (219.382,640.040)    CTS_ccl_a_buf_00002 (a lib_cell CLKBUFX8) at (216.660,638.480), in power domain auto-default
         0           (275.118,653.480)    (275.118,653.480)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX8) at (272.780,650.900), in power domain auto-default
         0           (385.058,661.760)    (385.058,661.760)    CTS_ccl_a_buf_00001 (a lib_cell CLKBUFX8) at (382.720,659.180), in power domain auto-default
         0           (226.282,640.040)    (226.282,640.040)    CTS_ccl_a_buf_00005 (a lib_cell CLKBUFX8) at (223.560,638.480), in power domain auto-default
         0           (212.482,640.040)    (212.482,640.040)    CTS_ccl_buf_00006 (a lib_cell CLKBUFX8) at (209.760,638.480), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
    Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.176pF, leaf=0.537pF, total=0.713pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2933.680um, total=4146.240um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2450.810um, total=3657.390um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.117ns sd=0.027ns min=0.089ns max=0.144ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 1 <= 0.142ns, 1 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Clustering':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.372, avg=0.323, sd=0.015, skn=-0.953, kur=1.204], skew [0.081 vs 0.183], 100% {0.290, 0.372} (wid=0.031 ws=0.022) (gid=0.341 gs=0.062)
    Skew group summary after 'Clustering':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.372, avg=0.323, sd=0.015, skn=-0.953, kur=1.204], skew [0.081 vs 0.183], 100% {0.290, 0.372} (wid=0.031 ws=0.022) (gid=0.341 gs=0.062)
    Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  Removing clustering added virtual delays...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Removing clustering added virtual delays done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[PSP]    Started Early Global Route ( Curr Mem: 2.68 MB )
[PSP]    Started Early Global Route kernel ( Curr Mem: 2.68 MB )
[NR-eGR] Early global route reroute 7 out of 1100 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 11634 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 16696
[NR-eGR] #PG Blockages       : 11634
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1100 nets ( ignored 1093 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name  #Nets 
[NR-eGR] -----------------
[NR-eGR]   0            7 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 4.148280e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]    met1 ( 1)         1( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 4)         2( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 4201um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)            65    93 
[NR-eGR]  met2  (2V)           131    90 
[NR-eGR]  met3  (3H)          2154    47 
[NR-eGR]  met4  (4V)          1806     9 
[NR-eGR]  met5  (5H)            46     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         4201   239 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3661um
[NR-eGR] Total length: 4201um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4201um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          4110  3197 
[NR-eGR]  met2  (2V)         48486  2212 
[NR-eGR]  met3  (3H)         63241   469 
[NR-eGR]  met4  (4V)         24883   281 
[NR-eGR]  met5  (5H)          2402     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       143122  6159 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 114825um
[NR-eGR] Total length: 143122um, number of vias: 6159
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.39 sec, Real: 0.49 sec, Curr Mem: 2.69 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.40 sec, Real: 0.50 sec, Curr Mem: 2.68 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.7)
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
    Routing using eGR only done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=7)
  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:01:09.7/0:01:13.2 (1.0), mem = 2829.7M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  tt_v1.8_25C_Nominal_25_func
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.77 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 14206
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 393
[NR-eGR] Read 1100 nets ( ignored 7 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   1  (Default)   1093 
[NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.01% V. EstWL: 1.379572e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        26( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)       352( 0.79%)        40( 0.09%)         5( 0.01%)   ( 0.89%) 
[NR-eGR]    met4 ( 4)        16( 0.04%)         3( 0.01%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met5 ( 5)         9( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       404( 0.18%)        43( 0.02%)         5( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.50 sec, Curr Mem: 2.78 MB )
Early Global Route congestion estimation runtime: 0.50 seconds, mem = 2877.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2893.848M)
Start delay calculation (fullDC) (1 T). (MEM=2905.55)
Total number of fetched objects 1402
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2943.27 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2933.89 CPU=0:00:00.6 REAL=0:00:01.0)
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
SKP will use view:
  tt_v1.8_25C_Nominal_25_func
Iteration  9: Total net bbox = 1.044e+05 (3.83e+04 6.62e+04)
              Est.  stn bbox = 1.106e+05 (4.31e+04 6.75e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 2954.0M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.84 MB )
Iteration 10: Total net bbox = 1.053e+05 (3.84e+04 6.69e+04)
              Est.  stn bbox = 1.116e+05 (4.33e+04 6.82e+04)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 2990.5M
Iteration 11: Total net bbox = 1.068e+05 (3.96e+04 6.72e+04)
              Est.  stn bbox = 1.132e+05 (4.46e+04 6.86e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2957.0M
Move report: Timing Driven Placement moved 960 insts, mean move: 20.06 um, max move: 434.97 um 
	Max move on inst (prects_FE_RC_8_0): (29.90, 431.48) --> (213.19, 683.16)

Finished Incremental Placement (cpu=0:00:10.6, real=0:00:12.0, mem=2956.3M)
*** Starting place_detail (0:01:21 mem=2948.4M) ***
Total net bbox length = 1.097e+05 (4.125e+04 6.842e+04) (ext = 2.672e+04)
Move report: Detail placement moved 960 insts, mean move: 2.05 um, max move: 49.94 um 
	Max move on inst (prects_FE_OFC293_n_454): (410.59, 647.75) --> (459.54, 646.76)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2954.4MB
Summary Report:
Instances moved: 960 (out of 960 movable)
Instances flipped: 0
Mean displacement: 2.05 um
Max displacement: 49.94 um (Instance: prects_FE_OFC293_n_454) (410.591, 647.754) -> (459.54, 646.76)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 1.082e+05 (3.969e+04 6.851e+04) (ext = 2.671e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2954.4MB
*** Finished place_detail (0:01:21 mem=2954.4M) ***
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 14206
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 393
[NR-eGR] Read 1100 nets ( ignored 7 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   1  (Default)   1093 
[NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 1.371582e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)       270( 0.61%)        24( 0.05%)         3( 0.01%)   ( 0.67%) 
[NR-eGR]    met4 ( 4)        18( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met5 ( 5)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       316( 0.14%)        25( 0.01%)         3( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.48 sec, Curr Mem: 2.81 MB )
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 2951.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          4504  3233 
[NR-eGR]  met2  (2V)         52603  2302 
[NR-eGR]  met3  (3H)         62937   501 
[NR-eGR]  met4  (4V)         20161   291 
[NR-eGR]  met5  (5H)          2698     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       142903  6327 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 108201um
[NR-eGR] Total length: 142903um, number of vias: 6327
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.18 seconds, mem = 2902.0M

*** Finished incrementalPlace (cpu=0:00:11.9, real=0:00:13.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:12.0/0:00:13.7 (0.9), totSession cpu/real = 0:01:21.7/0:01:26.8 (0.9), mem = 2899.8M
    Congestion Repair done. (took cpu=0:00:12.1 real=0:00:13.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.7 real=0:00:14.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2892.590M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
    wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
    hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX8: 6 
  Primary reporting skew groups after clustering cong repair call:
    skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
  Skew group summary after clustering cong repair call:
    skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
  CongRepair After Initial Clustering done. (took cpu=0:00:12.8 real=0:00:14.6)
  Stage::Clustering done. (took cpu=0:00:13.5 real=0:00:15.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Removing longest path buffering':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Reducing delay of long paths': none
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing delay of long paths' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Skew group summary after 'Reducing delay of long paths':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:13.7 real=0:00:15.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Improving clock tree routing':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Improving subtree skew': none
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving subtree skew' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Skew group summary after 'Improving subtree skew':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Offloading subtrees by buffering': none
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Offloading subtrees by buffering' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 8 Succeeded: 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
            wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
            hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
            Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
          Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
             Bufs: CLKBUFX8: 6 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
            wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
            hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
            Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
          Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
             Bufs: CLKBUFX8: 6 
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        
        Virtual Delay Histogram:
        
        ----------------
        Histogram
        ----------------
        {103 <= 0.000ns}
        ----------------
        
        Virtual delay statistics:
        
        -------------------------------------------------------
        Mean     Min      Max      Std. Dev    Count      Total
        -------------------------------------------------------
        0.000    0.000    0.000     0.000      103.000    0.000
        -------------------------------------------------------
        
        Biggest Virtual delays:
        
        ---------------------------------------
        Virtual    Clock Tree    Pin    Pre-CTS
        Delay                           net
        ---------------------------------------
          (empty table)
        ---------------------------------------
        
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
            wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
            hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
            Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
          Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
             Bufs: CLKBUFX8: 6 
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
        wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
        hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
      Clock DAG net violations after 'Approximately balancing fragments step': none
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
         Bufs: CLKBUFX8: 6 
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after Approximately balancing fragments: none
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after Approximately balancing fragments {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after Approximately balancing fragments:
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
        wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
        hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
      Clock DAG net violations after 'Improving fragments clock skew': none
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
         Bufs: CLKBUFX8: 6 
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
      Skew group summary after 'Improving fragments clock skew':
        skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
          sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
          wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
          hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX8: 6 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Skew group summary after 'Approximately balancing step':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Skew group summary after 'Approximately balancing paths':
      skew_group core_clock/func: insertion delay [min=0.287, max=0.370, avg=0.318, sd=0.015, skn=-0.900, kur=1.486], skew [0.083 vs 0.183], 100% {0.287, 0.370} (wid=0.030 ws=0.022) (gid=0.339 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
    wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
    hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX8: 6 
  Primary reporting skew groups before polishing:
    skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
  Skew group summary before polishing:
    skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
  Merging balancing drivers for power...
    Tried: 8 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group core_clock/func: insertion delay [min=0.288, max=0.371], skew [0.083 vs 0.183]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.515pF, total=0.688pF
      wire lengths     : top=0.000um, trunk=1212.560um, leaf=2826.868um, total=4039.428um
      hp wire lengths  : top=0.000um, trunk=1206.580um, leaf=2326.220um, total=3532.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.092ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.301ns sd=0.000ns min=0.301ns max=0.301ns {0 <= 0.300ns, 1 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group core_clock/func: insertion delay [min=0.288, max=0.371, avg=0.320, sd=0.015, skn=-0.894, kur=1.499], skew [0.083 vs 0.183], 100% {0.288, 0.371} (wid=0.030 ws=0.022) (gid=0.341 gs=0.064)
    Skew group summary after 'Improving clock skew':
      skew_group core_clock/func: insertion delay [min=0.288, max=0.371, avg=0.320, sd=0.015, skn=-0.894, kur=1.499], skew [0.083 vs 0.183], 100% {0.288, 0.371} (wid=0.030 ws=0.022) (gid=0.341 gs=0.064)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
      wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
      hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
    Legalizer API calls during this step: 225 succeeded with high effort: 225 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.257pF fall=0.251pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
      wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
      hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.174pF, leaf=0.495pF, total=0.670pF
      wire lengths     : top=0.000um, trunk=1228.200um, leaf=2762.698um, total=3990.898um
      hp wire lengths  : top=0.000um, trunk=1219.000um, leaf=2267.800um, total=3486.800um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.600ns count=2 avg=0.052ns sd=0.057ns min=0.012ns max=0.093ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.278ns sd=0.000ns min=0.278ns max=0.278ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
    Skew group summary after 'Improving insertion delay':
      skew_group core_clock/func: insertion delay [min=0.290, max=0.362, avg=0.321, sd=0.015, skn=-1.148, kur=0.839], skew [0.072 vs 0.183], 100% {0.290, 0.362} (wid=0.030 ws=0.021) (gid=0.332 gs=0.055)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=0, computed=6, moveTooSmall=6, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, invalidLoc=0, worse=11, accepted=3
        Max accepted move=343.160um, total accepted move=403.880um, average move=134.626um
        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=2, computed=4, moveTooSmall=16, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, invalidLoc=0, worse=14, accepted=2
        Max accepted move=101.660um, total accepted move=117.760um, average move=58.880um
        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=2, computed=4, moveTooSmall=15, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, invalidLoc=0, worse=19, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=6, computed=0, moveTooSmall=19, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=7, filtered=0, permitted=6, cannotCompute=0, computed=6, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.186pF, leaf=0.429pF, total=0.614pF
        wire lengths     : top=0.000um, trunk=1300.880um, leaf=2366.409um, total=3667.289um
        hp wire lengths  : top=0.000um, trunk=1300.880um, leaf=1872.200um, total=3173.080um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.068ns min=0.011ns max=0.107ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.500ns count=1 avg=0.188ns sd=0.000ns min=0.188ns max=0.188ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX8: 6 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group core_clock/func: insertion delay [min=0.303, max=0.342, avg=0.333, sd=0.014, skn=-1.526, kur=0.497], skew [0.039 vs 0.183], 100% {0.303, 0.342} (wid=0.022 ws=0.014) (gid=0.328 gs=0.038)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group core_clock/func: insertion delay [min=0.303, max=0.342, avg=0.333, sd=0.014, skn=-1.526, kur=0.497], skew [0.039 vs 0.183], 100% {0.303, 0.342} (wid=0.022 ws=0.014) (gid=0.328 gs=0.038)
      Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 3 , Constraints Broken = 3 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.429pF, total=0.615pF
      wire lengths     : top=0.000um, trunk=1293.520um, leaf=2365.029um, total=3658.549um
      hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.112ns sd=0.028ns min=0.085ns max=0.138ns {1 <= 0.090ns, 1 <= 0.120ns, 1 <= 0.135ns, 1 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.188ns sd=0.000ns min=0.188ns max=0.188ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group core_clock/func: insertion delay [min=0.304, max=0.344, avg=0.334, sd=0.014, skn=-1.527, kur=0.498], skew [0.039 vs 0.183], 100% {0.304, 0.344} (wid=0.022 ws=0.013) (gid=0.329 gs=0.038)
    Skew group summary after 'Wire Opt OverFix':
      skew_group core_clock/func: insertion delay [min=0.304, max=0.344, avg=0.334, sd=0.014, skn=-1.527, kur=0.498], skew [0.039 vs 0.183], 100% {0.304, 0.344} (wid=0.022 ws=0.013) (gid=0.329 gs=0.038)
    Legalizer API calls during this step: 121 succeeded with high effort: 121 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
  Total capacitance is (rise=0.873pF fall=0.866pF), of which (rise=0.615pF fall=0.615pF) is wire, and (rise=0.257pF fall=0.251pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 8 clock instances and 0 clock sinks.
  Performing clock and sink only refine place with checks partially disabled for sinks.
*** Starting place_detail (0:01:23 mem=2895.0M) ***
Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2893.4MB
Summary Report:
Instances moved: 0 (out of 966 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2893.4MB
*** Finished place_detail (0:01:23 mem=2893.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 94).
  Restoring place_status_cts on 6 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.8 real=0:00:00.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         7 (unrouted=7, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[PSP]    Started Early Global Route ( Curr Mem: 2.70 MB )
[PSP]    Started Early Global Route kernel ( Curr Mem: 2.70 MB )
[NR-eGR] Early global route reroute 7 out of 1100 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 11634 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 16696
[NR-eGR] #PG Blockages       : 11634
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1100 nets ( ignored 1093 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name  #Nets 
[NR-eGR] -----------------
[NR-eGR]   0            7 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.651480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    met1 ( 1)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 4)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 3702um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)            22   100 
[NR-eGR]  met2  (2V)           193    92 
[NR-eGR]  met3  (3H)          1757    40 
[NR-eGR]  met4  (4V)          1708     7 
[NR-eGR]  met5  (5H)            22     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         3702   239 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3160um
[NR-eGR] Total length: 3702um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3702um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          4462  3240 
[NR-eGR]  met2  (2V)         52665  2304 
[NR-eGR]  met3  (3H)         62539   494 
[NR-eGR]  met4  (4V)         20063   289 
[NR-eGR]  met5  (5H)          2675     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       142404  6327 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 107827um
[NR-eGR] Total length: 142404um, number of vias: 6327
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 2.71 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.41 sec, Curr Mem: 2.70 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.6)
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
      Routing using eGR only done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=7)
  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.5 real=0:00:00.7)
    Clock implementation routing done.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 7 Attempted: 7 Successful: 7 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
        Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
          sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
          wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
          hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX8: 6 
        Primary reporting skew groups eGRPC initial state:
          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
        Skew group summary eGRPC initial state:
          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
        eGRPC Moving buffers...
          Modifying slew-target multiplier by 1
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Restoring slew-target multiplier
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
            wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
            hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
            Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX8: 6 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier by  Leaf:0.9 Trunk:0.9 Top:0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 5, numSkippedDueToCloseToSlewTarget = 2, numSkippedDueToCloseToSkewTarget = 0
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing Pass Summary 0, attempted = 5, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Restoring slew-target multiplier
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
            wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
            hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
            Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX8: 6 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
          Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
            sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
            wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
            wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
            hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
            Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
            Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX8: 6 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.040 vs 0.183]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
          sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
          wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.630pF
          wire lengths     : top=0.000um, trunk=1294.485um, leaf=2407.385um, total=3701.870um
          hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
          Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.029ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
          Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX8: 6 
        Primary reporting skew groups before routing clock trees:
          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
        Skew group summary before routing clock trees:
          skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.593, kur=0.599], skew [0.040 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.013) (gid=0.332 gs=0.039)
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 8 clock instances and 0 clock sinks.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:01:24 mem=2896.8M) ***
Total net bbox length = 1.078e+05 (3.934e+04 6.849e+04) (ext = 2.669e+04)
Move report: Detail placement moved 2 insts, mean move: 2.53 um, max move: 3.22 um 
	Max move on inst (g13374__8428): (620.54, 684.02) --> (623.76, 684.02)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2897.2MB
Summary Report:
Instances moved: 2 (out of 966 movable)
Instances flipped: 0
Mean displacement: 2.53 um
Max displacement: 3.22 um (Instance: g13374__8428) (620.54, 684.02) -> (623.76, 684.02)
	Length: 17 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 1.078e+05 (3.935e+04 6.849e+04) (ext = 2.669e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2897.2MB
*** Finished place_detail (0:01:24 mem=2897.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 94).
  Restoring place_status_cts on 6 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=7, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 7 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 7 nets for routing of which 7 have one or more fixed wires.
(ccopt eGR): Start to route 7 all nets
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[PSP]    Started Early Global Route ( Curr Mem: 2.70 MB )
[PSP]    Started Early Global Route kernel ( Curr Mem: 2.70 MB )
[NR-eGR] Early global route reroute 7 out of 1100 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 11634 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 16696
[NR-eGR] #PG Blockages       : 11634
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1100 nets ( ignored 1093 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name  #Nets 
[NR-eGR] -----------------
[NR-eGR]   0            7 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.651480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    met1 ( 1)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met4 ( 4)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         3( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 3702um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)            22   100 
[NR-eGR]  met2  (2V)           193    92 
[NR-eGR]  met3  (3H)          1757    40 
[NR-eGR]  met4  (4V)          1708     7 
[NR-eGR]  met5  (5H)            22     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total         3702   239 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3160um
[NR-eGR] Total length: 3702um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 3702um, number of vias: 239
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          4462  3240 
[NR-eGR]  met2  (2V)         52665  2304 
[NR-eGR]  met3  (3H)         62539   494 
[NR-eGR]  met4  (4V)         20063   289 
[NR-eGR]  met5  (5H)          2675     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       142404  6327 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 107837um
[NR-eGR] Total length: 142404um, number of vias: 6327
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.41 sec, Curr Mem: 2.71 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.33 sec, Real: 0.41 sec, Curr Mem: 2.70 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.6)
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |     met3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |     met4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 7 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Oct 10 16:10:18 2025
#
#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 7
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |         22|  100|
#  met2 ( 2V) |        193|   92|
#  met3 ( 3H) |       1757|   40|
#  met4 ( 4V) |       1708|    7|
#  met5 ( 5H) |         22|    0|
#-------------+-----------+-----+
#  Total      |       3702|  239|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 3173 um.
#Start routing data preparation on Fri Oct 10 16:10:18 2025
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer met3 
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
#Done pin access analysis.
# met1         H   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met2         V   Track-Pitch = 0.4600    Line-2-Via Pitch = 0.3400
# met3         H   Track-Pitch = 0.6100    Line-2-Via Pitch = 0.6100
# met4         V   Track-Pitch = 0.6150    Line-2-Via Pitch = 0.6150
# met5         H   Track-Pitch = 3.6600    Line-2-Via Pitch = 3.2000
#Bottom routing layer index=1(met1), bottom routing layer for shielding=1(met1), bottom shield layer=1(met1) top shield layer=5(met5)
#shield_bottom_stripe_layer=1(met1), shield_top_stripe_layer=5(met5)
#pin_access_rlayer=2(met2) num_routing_layer=5 top_routing_layer=5 top_ripin_layer=5
#shield_top_dpt_rlayer=-1 top_rlayer=5 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2915.45 (MB), peak = 2992.90 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer met3's pitch = 0.6150.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2928.12 (MB), peak = 2992.90 (MB)
#
#Connectivity extraction summary:
#7 routed net(s) are imported.
#351 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 358.
#
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2             860 ( 59.2%)
#          3             160 ( 11.0%)
#          4              17 (  1.2%)
#          5              14 (  1.0%)
#          6               9 (  0.6%)
#          7               8 (  0.6%)
#          8               6 (  0.4%)
#          9               3 (  0.2%)
#  10  -  19               8 (  0.6%)
#  20  -  29               8 (  0.6%)
#  30  -  39               3 (  0.2%)
#  40  -  49               4 (  0.3%)
#  60  -  69               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1452 nets, 1101 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  7 ( 0.6%)
#  Clock                                7
#  Tie-net                              1
#  Extra space                          7
#  Prefer layer range                   7
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#               met3             met4           7 (  0.6%)
#
#7 nets selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.64 (MB)
#Total memory = 2956.15 (MB)
#Peak memory = 2992.90 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:2.9 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 7
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |         22|  100|
#  met2 ( 2V) |        215|   90|
#  met3 ( 3H) |       1756|   33|
#  met4 ( 4V) |       1696|    3|
#  met5 ( 5H) |         17|    0|
#-------------+-----------+-----+
#  Total      |       3706|  226|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 3173 um.
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 47.96 (MB)
#Total memory = 2949.60 (MB)
#Peak memory = 2992.90 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2954.56 (MB), peak = 3043.62 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 7
#
#  Routing Statistics
#
#-------------+-----------+-----+
#  Layer      | Length(um)| Vias|
#-------------+-----------+-----+
#  poly ( 0H) |          0|    0|
#  met1 ( 1H) |          4|   98|
#  met2 ( 2V) |         66|   97|
#  met3 ( 3H) |       1818|   72|
#  met4 ( 4V) |       1816|    3|
#  met5 ( 5H) |         17|    0|
#-------------+-----------+-----+
#  Total      |       3719|  270|
#-------------+-----------+-----+
#
# Total half perimeter of net bounding box: 3173 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.20 (MB)
#Total memory = 2949.80 (MB)
#Peak memory = 3043.62 (MB)
#route_detail Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.20 (MB)
#Total memory = 2949.80 (MB)
#Peak memory = 3043.62 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 50.48 (MB)
#Total memory = 2947.67 (MB)
#Peak memory = 3043.62 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Oct 10 16:10:21 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  route_global_detail    | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:02|     00:00:02|         1.0|
#  (-) Signature          | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:02|     00:00:03|         1.0|
#-------------------------+---------+-------------+------------+
#
        NanoRoute done. (took cpu=0:00:02.5 real=0:00:02.5)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 7 net(s)
Set FIXED placed status on 6 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Started Early Global Route ( Curr Mem: 2.76 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.76 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 14206
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 486
[NR-eGR] Read 1100 nets ( ignored 7 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   1  (Default)   1093 
[NR-eGR] Layer group 1: route 1093 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.01% V. EstWL: 1.365910e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)       383( 0.86%)         5( 0.01%)         1( 0.00%)   ( 0.87%) 
[NR-eGR]    met4 ( 4)       114( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       519( 0.23%)         5( 0.00%)         1( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          3696  3162 
[NR-eGR]  met2  (2V)         55354  2505 
[NR-eGR]  met3  (3H)         64193   342 
[NR-eGR]  met4  (4V)         16636   116 
[NR-eGR]  met5  (5H)          1768     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       141647  6125 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 107837um
[NR-eGR] Total length: 141647um, number of vias: 6125
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.50 sec, Curr Mem: 2.76 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.51 sec, Curr Mem: 2.76 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.6 real=0:00:03.9)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top_lvl' of instances=968 and nets=1452 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2944.453M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
    wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
    hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX8: 6 
  Primary reporting skew groups after routing clock trees:
    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
  Skew group summary after routing clock trees:
    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
  CCOpt::Phase::Routing done. (took cpu=0:00:03.6 real=0:00:04.0)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
        wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
        hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX8: 6 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 7, tested: 7, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
        wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
        hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX8: 6 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group core_clock/func: insertion delay [min=0.305, max=0.346], skew [0.041 vs 0.183]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 7, nets tested: 7, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
      sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
      wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
      wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
      hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
      Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
      Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX8: 6 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Modifying slew-target multiplier by 1
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      Restoring slew-target multiplier
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
        sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
        wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
        wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
        hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
        Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
        Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX8: 6 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         7 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=7, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock:  1445 (unrouted=352, trialRouted=1093, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=351, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
  Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
    sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
    wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
    wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
    hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
    Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
    Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX8: 6 
  Primary reporting skew groups after post-conditioning:
    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
  Skew group summary after post-conditioning:
    skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                     6      125.690       0.033
  Inverters                   0        0.000       0.000
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                         6      125.690       0.033
  ---------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              90
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Port                  0
  Total                90
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1294.500
  Leaf      2424.595
  Total     3719.095
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1292.600
  Leaf        1875.880
  Total       3168.480
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.067    0.187    0.253
  Leaf     0.190    0.443    0.633
  Total    0.257    0.629    0.886
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.190     0.002       0.001      0.002    0.007
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.600       2       0.059       0.069      0.011    0.108    {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}         -
  Leaf        0.150       4       0.114       0.030      0.085    0.140    {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}         -
  Leaf        0.500       1       0.190       0.000      0.190    0.190    {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX8    buffer      6       125.690
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.305     0.346     0.041       0.183         0.014           0.003           0.337        0.015      -1.600      0.607      100% {0.305, 0.346}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                         Skew Group         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  tt_v1.8_25C_Nominal_25:both.late    core_clock/func    0.305     0.346     0.041       0.183         0.014           0.003           0.337        0.015      -1.600      0.607      100% {0.305, 0.346}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2979.65)
Total number of fetched objects 1402
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3004.69 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3004.69 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
	 Executing: set_clock_latency -source -early -min -rise -0.333903 [get_pins clk]
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
	 Executing: set_clock_latency -source -late -min -rise -0.333903 [get_pins clk]
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
	 Executing: set_clock_latency -source -early -min -fall -0.330812 [get_pins clk]
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
	 Executing: set_clock_latency -source -late -min -fall -0.330812 [get_pins clk]
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
	 Executing: set_clock_latency -source -early -max -rise -0.333903 [get_pins clk]
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.333903
	 Executing: set_clock_latency -source -late -max -rise -0.333903 [get_pins clk]
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
	 Executing: set_clock_latency -source -early -max -fall -0.330812 [get_pins clk]
	Clock: core_clock, View: tt_v1.8_25C_Nominal_25_func, Ideal Latency: 0, Propagated Latency: 0.330812
	 Executing: set_clock_latency -source -late -max -fall -0.330812 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=6, i=0, icg=0, dcg=0, l=0, total=6
  sink counts      : regular=90, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=90
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=125.690um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=125.690um^2
  cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.033pF
  sink capacitance : total=0.190pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.007pF
  wire capacitance : top=0.000pF, trunk=0.187pF, leaf=0.443pF, total=0.629pF
  wire lengths     : top=0.000um, trunk=1294.500um, leaf=2424.595um, total=3719.095um
  hp wire lengths  : top=0.000um, trunk=1292.600um, leaf=1875.880um, total=3168.480um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.600ns count=2 avg=0.059ns sd=0.069ns min=0.011ns max=0.108ns {2 <= 0.360ns, 0 <= 0.480ns, 0 <= 0.540ns, 0 <= 0.570ns, 0 <= 0.600ns}
  Leaf  : target=0.150ns count=4 avg=0.114ns sd=0.030ns min=0.085ns max=0.140ns {1 <= 0.090ns, 1 <= 0.120ns, 0 <= 0.135ns, 2 <= 0.142ns, 0 <= 0.150ns}
  Leaf  : target=0.500ns count=1 avg=0.190ns sd=0.000ns min=0.190ns max=0.190ns {1 <= 0.300ns, 0 <= 0.400ns, 0 <= 0.450ns, 0 <= 0.475ns, 0 <= 0.500ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX8: 6 
Primary reporting skew groups after update timingGraph:
  skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
Skew group summary after update timingGraph:
  skew_group core_clock/func: insertion delay [min=0.305, max=0.346, avg=0.337, sd=0.015, skn=-1.600, kur=0.607], skew [0.041 vs 0.183], 100% {0.305, 0.346} (wid=0.022 ws=0.014) (gid=0.332 gs=0.039)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
Runtime done. (took cpu=0:00:22.7 real=0:00:25.3)
Runtime Summary
===============
Clock Runtime:  (18%) Core CTS           4.74 (Init 2.18, Construction 0.77, Implementation 0.75, eGRPC 0.17, PostConditioning 0.12, Other 0.75)
Clock Runtime:  (18%) CTS services       4.59 (RefinePlace 0.50, EarlyGlobalClock 1.44, NanoRoute 2.52, ExtractRC 0.13, TimingAnalysis 0.00)
Clock Runtime:  (62%) Other CTS         15.88 (Init 0.86, CongRepair/EGR-DP 14.37, TimingUpdate 0.65, Other 0.00)
Clock Runtime: (100%) Total             25.22

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:21.9/0:00:24.6 (0.9), totSession cpu/real = 0:01:28.2/0:01:33.9 (0.9), mem = 2949.1M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2949.2M, totSessionCpu=0:01:28 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:28.4/0:01:34.1 (0.9), mem = 2949.3M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
      SynthesisEngine workers will not check out additional licenses.
**opt_design ... cpu = 0:00:01, real = 0:00:35, mem = 3011.7M, totSessionCpu=0:01:29 **
#optDebug: { P: 130 W: 9201 FE: standard PE: none LDR: 0.5}
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_skew_eco_route false
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
**INFO: Using Advanced Metric Collection system.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3006.8M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3023.55)
Total number of fetched objects 1402
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3048.31 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3048.31 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:31 mem=3061.5M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.198  | -0.124  | -0.198  |
|           TNS (ns):| -2.080  | -0.899  | -1.542  |
|    Violating Paths:|   32    |   15    |   22    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.020   |      2 (2)       |
|   max_tran     |      5 (9)       |   -0.112   |      5 (9)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.665%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:36, mem = 3038.4M, totSessionCpu=0:01:31 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.8/0:00:36.8 (0.1), totSession cpu/real = 0:01:31.2/0:02:10.9 (0.7), mem = 3037.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 65.0 20.0 50.0 ]
OPTC: view 50.0:65.0 [ 0.0500 ]
#optDebug: fT-E <X 2 0 0 1>
-opt_post_cts_congestion_repair false      # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -188.0 -useBottleneckAnalyzer -drvRatio 0.4
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:31.6/0:02:11.4 (0.7), mem = 3041.7M

Footprint cell information for calculating maxBufDist
*info: There are 7 candidate Buffer cells
*info: There are 9 candidate Inverter cells

Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          7 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:31.8/0:02:11.5 (0.7), mem = 3042.6M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.0/0:02:11.8 (0.7), mem = 3040.4M
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.7 (1.0), totSession cpu/real = 0:01:32.7/0:02:12.4 (0.7), mem = 3042.2M
*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.2M
*** Starting optimizing excluded clock nets MEM= 3042.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.3M) ***
*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.3M
*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:32.9/0:02:12.6 (0.7), mem = 3042.3M
*** Starting optimizing excluded clock nets MEM= 3042.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3042.3M) ***
*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.9/0:02:12.7 (0.7), mem = 3042.3M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:33.1/0:02:12.9 (0.7), mem = 3042.4M
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:33.6/0:02:13.4 (0.7), mem = 3043.2M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
[GPS-DRV] number of DCLS groups: 0; maxIter: 2
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:33.6/0:02:13.4 (0.7), mem = 3043.5M
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    44|    90|    -0.23|     9|     9|    -0.06|     0|     0|     0|     0|    -0.20|    -2.08|       0|       0|       0|  2.67%|          |         |
|    15|    15|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|      24|       0|      16|  2.80%| 0:00:01.0|  3087.7M|
|     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|       6|       0|       1|  2.84%| 0:00:00.0|  3092.6M|
|     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.20|    -2.11|       0|       0|       0|  2.84%| 0:00:00.0|  3092.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          7 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the gain is not enough.

SingleBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.

Resizing failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=3092.7M) ***

*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:35.4/0:02:15.2 (0.7), mem = 3061.8M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:07, real = 0:00:41, mem = 3061.8M, totSessionCpu=0:01:35 **
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:35.6/0:02:15.4 (0.7), mem = 3061.8M
*info: 7 clock nets excluded
*info: 48 no-driver nets excluded.
*info: 7 nets with fixed/cover wires excluded.
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
** GigaOpt Global Opt WNS Slack -0.199  TNS Slack -2.105 
+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  -0.199|  -2.105|    2.84%|   0:00:00.0| 3071.6M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
|  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|  -0.124|  -0.895|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|  -0.123|  -0.830|    2.84%|   0:00:00.0| 3085.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|  -0.082|  -0.740|    2.85%|   0:00:01.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
|  -0.082|  -0.740|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
|  -0.082|  -0.740|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[4]/SI             |
|  -0.082|  -0.579|    2.85%|   0:00:00.0| 3086.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.569|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.563|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.539|    2.85%|   0:00:00.0| 3086.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.082|  -0.539|    2.85%|   0:00:00.0| 3086.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3086.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=3086.8M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          7 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.082  TNS Slack -0.538 
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:37.8/0:02:17.6 (0.7), mem = 3073.5M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.082
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:38.2/0:02:18.0 (0.7), mem = 3071.6M
Reclaim Optimization WNS Slack -0.082  TNS Slack -0.538 Density 2.85
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.85%|        -|  -0.082|  -0.538|   0:00:00.0| 3075.7M|
|    2.85%|        0|  -0.082|  -0.539|   0:00:01.0| 3076.7M|
|    2.85%|        0|  -0.082|  -0.539|   0:00:00.0| 3076.7M|
|    2.71%|       44|  -0.082|  -0.539|   0:00:01.0| 3077.7M|
|    2.64%|       23|  -0.082|  -0.539|   0:00:00.0| 3078.5M|
|    2.64%|        0|  -0.082|  -0.539|   0:00:01.0| 3078.5M|
|    2.64%|        0|  -0.082|  -0.539|   0:00:00.0| 3078.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.082  TNS Slack -0.538 Density 2.64
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          7 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:41.4/0:02:21.3 (0.7), mem = 3078.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3076.39M, totSessionCpu=0:01:41).
Begin: GigaOpt DRV Optimization
[GPS-DRV] number of DCLS groups: 0; maxIter: 2
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:41.7/0:02:21.6 (0.7), mem = 3076.5M
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    22|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       0|       0|       0|  2.64%|          |         |
|    14|    14|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|      21|       0|       9|  2.68%| 0:00:00.0|  3088.6M|
|     7|     7|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       1|       0|       9|  2.71%| 0:00:00.0|  3088.8M|
|     5|     5|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -0.54|       1|       0|       1|  2.72%| 0:00:00.0|  3088.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          7 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.

SingleBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.

Resizing failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=3088.8M) ***

*** DrvOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:43.0/0:02:22.9 (0.7), mem = 3077.5M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.03min mem=3077.5M)
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.082  | -0.082  |  0.055  |
|           TNS (ns):| -0.539  | -0.539  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.714%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:15, real = 0:00:49, mem = 3077.5M, totSessionCpu=0:01:43 **
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 7 nets with fixed/cover wires excluded.
Info: 7 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:43.4/0:02:23.3 (0.7), mem = 3077.5M
*info: 7 clock nets excluded
*info: 48 no-driver nets excluded.
*info: 7 nets with fixed/cover wires excluded.
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
** GigaOpt Optimizer WNS Slack -0.082 TNS Slack -0.538 Density 2.72
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.055| 0.000|
|reg2reg   |-0.082|-0.538|
|HEPG      |-0.082|-0.538|
|All Paths |-0.082|-0.538|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.082ns TNS -0.539ns; HEPG WNS -0.082ns TNS -0.539ns; all paths WNS -0.082ns TNS -0.539ns; Real time 0:01:16
Active Path Group: reg2reg  
Info: pruned 4 cells for critical region restructuring (50% target).
Info: initial physical memory for 2 CRR processes is 910.97MB.
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  -0.082|   -0.082|  -0.538|   -0.538|    2.72%|   0:00:00.0| 3078.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[2]/SI             |
|  -0.029|   -0.029|  -0.074|   -0.074|    2.77%|   0:00:12.0| 3103.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
|  -0.029|   -0.029|  -0.067|   -0.067|    2.78%|   0:00:01.0| 3103.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
|  -0.029|   -0.029|  -0.067|   -0.067|    2.78%|   0:00:00.0| 3103.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.7M
Starting hold timing update
OPTC: user 20.0 (reset)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2404.57)
Total number of fetched objects 1427
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2273.95 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2273.95 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)

OptSummary:

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.172  |  0.135  | -0.172  |
|           TNS (ns):| -6.391  |  0.000  | -6.391  |
|    Violating Paths:|   45    |    0    |   45    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

Density: 2.777%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------
End of hold timing update
*** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), mem = 0.0M
*** QThread Job [begin] (WnsOpt #1 / clock_opt_design #1) : mem = 2.7M
Starting hold timing update
OPTC: user 20.0 (reset)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2404.57)
Total number of fetched objects 1427
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2273.95 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2273.95 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=0.0M)

OptSummary:

------------------------------------------------------------------
     Design Initial Hold Timing
------------------------------------------------------------------

Hold views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.172  |  0.135  | -0.172  |
|           TNS (ns):| -6.391  |  0.000  | -6.391  |
|    Violating Paths:|   45    |    0    |   45    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

Density: 2.777%
Routing Overflow: 0.11% H and 0.00% V
------------------------------------------------------------------
End of hold timing update
*** QThread Job [finish] (WnsOpt #1 / clock_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.2 (1.0), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 2 insts at #1 call
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  -0.004|   -0.004|  -0.004|   -0.004|    2.78%|   0:00:02.0| 3113.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[4]/SI             |
|  -0.004|   -0.004|  -0.004|   -0.004|    2.78%|   0:00:04.0| 3120.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[4]/SI             |
|   0.008|    0.008|   0.000|    0.000|    2.79%|   0:00:00.0| 3120.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[8]/D              |
|   0.013|    0.013|   0.000|    0.000|    2.79%|   0:00:03.0| 3120.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[8]/D              |
|   0.016|    0.016|   0.000|    0.000|    2.79%|   0:00:02.0| 3120.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
|   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:04.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
|   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:02.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:26.2 real=0:00:28.0 mem=3120.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:26.4 real=0:00:35.0 mem=3120.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.123|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.017ns TNS 0.000ns; all paths WNS 0.017ns TNS 0.000ns; Real time 0:01:51
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 2.80
** GigaOpt Optimizer WNS Slack 0.017 TNS Slack 0.000 Density 2.80
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.123|0.000|
|reg2reg   |0.017|0.000|
|HEPG      |0.017|0.000|
|All Paths |0.017|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.017ns TNS 0.000ns; HEPG WNS 0.017ns TNS 0.000ns; all paths WNS 0.017ns TNS 0.000ns; Real time 0:01:51
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|   0.017|    0.017|   0.000|    0.000|    2.80%|   0:00:00.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[1]/SI             |
|   0.024|    0.024|   0.000|    0.000|    2.80%|   0:00:02.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[1]/SI             |
|   0.029|    0.029|   0.000|    0.000|    2.80%|   0:00:03.0| 3120.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[6]/SI             |
|   0.029|    0.029|   0.000|    0.000|    2.81%|   0:00:07.0| 3123.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_r_ptr_reg[6]/SI             |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:12.0 mem=3123.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:12.0 mem=3123.1M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.124|0.000|
|reg2reg   |0.029|0.000|
|HEPG      |0.029|0.000|
|All Paths |0.029|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.029ns TNS 0.000ns; HEPG WNS 0.029ns TNS 0.000ns; all paths WNS 0.029ns TNS 0.000ns; Real time 0:02:03
** GigaOpt Optimizer WNS Slack 0.029 TNS Slack 0.000 Density 2.81
** GigaOpt Optimizer WNS Slack 0.029 TNS Slack 0.000 Density 2.81
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.124|0.000|
|reg2reg   |0.029|0.000|
|HEPG      |0.029|0.000|
|All Paths |0.029|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:38.6 real=0:00:47.0 mem=3123.1M) ***

*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:39.3/0:00:48.3 (0.8), totSession cpu/real = 0:02:22.7/0:03:11.6 (0.7), mem = 3084.0M
End: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
Info: 7 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:23.2/0:03:12.1 (0.7), mem = 3082.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.81%|        -|   0.000|   0.000|   0:00:00.0| 3086.0M|
|    2.72%|       34|   0.000|   0.000|   0:00:02.0| 3130.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.72
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:02.0) **
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:02:25.8/0:03:14.7 (0.7), mem = 3130.6M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=3085.87M, totSessionCpu=0:02:26).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 7 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
*** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:26.1/0:03:15.1 (0.7), mem = 3085.9M
Reclaim Optimization WNS Slack 0.009  TNS Slack 0.000 Density 2.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.72%|        -|   0.009|   0.000|   0:00:00.0| 3085.9M|
|    2.72%|        0|   0.009|   0.000|   0:00:00.0| 3086.9M|
|    2.72%|        0|   0.009|   0.000|   0:00:00.0| 3086.9M|
|    2.64%|       21|   0.009|   0.000|   0:00:01.0| 3087.4M|
|    2.64%|       10|   0.010|   0.000|   0:00:01.0| 3087.5M|
|    2.63%|        1|   0.010|   0.000|   0:00:00.0| 3087.6M|
|    2.63%|        0|   0.010|   0.000|   0:00:01.0| 3087.6M|
|    2.63%|        0|   0.010|   0.000|   0:00:00.0| 3087.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 2.63
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 25 skipped = 0, called in commitmove = 11, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** Starting place_detail (0:02:29 mem=3087.7M) ***
Total net bbox length = 1.143e+05 (4.208e+04 7.222e+04) (ext = 2.672e+04)
Move report: Detail placement moved 70 insts, mean move: 2.58 um, max move: 8.28 um 
	Max move on inst (cts_FE_OFC26_n): (796.72, 216.20) --> (796.72, 207.92)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3091.6MB
Summary Report:
Instances moved: 70 (out of 948 movable)
Instances flipped: 0
Mean displacement: 2.58 um
Max displacement: 8.28 um (Instance: cts_FE_OFC26_n) (796.72, 216.2) -> (796.72, 207.92)
	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: BUFX16
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 1.144e+05 (4.216e+04 7.228e+04) (ext = 2.672e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3091.6MB
*** Finished place_detail (0:02:29 mem=3091.6M) ***
*** maximum move = 8.28 um ***
*** Finished re-routing un-routed nets (3087.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=3087.0M) ***
*** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:02:29.5/0:03:18.4 (0.8), mem = 3087.0M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3085.45M, totSessionCpu=0:02:29).
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:29.8/0:03:18.7 (0.8), mem = 3085.4M
Starting local wire reclaim
*** Starting place_detail (0:02:30 mem=3085.4M) ***
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Timing cost in AAE based: 3424.3882627910552401
Call icdpEval cleanup ...
Move report: Detail placement moved 611 insts, mean move: 13.68 um, max move: 82.80 um 
	Max move on inst (cts_FE_OFC113_u_ctrl_state_2): (870.32, 638.48) --> (787.52, 638.48)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3102.8MB
Summary Report:
Instances moved: 611 (out of 948 movable)
Instances flipped: 1
Mean displacement: 13.68 um
Max displacement: 82.80 um (Instance: cts_FE_OFC113_u_ctrl_state_2) (870.32, 638.48) -> (787.52, 638.48)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX4
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 3102.8MB
*** Finished place_detail (0:02:32 mem=3102.8M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:02:31.6/0:03:20.6 (0.8), mem = 3092.0M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3068.96)
Total number of fetched objects 1390
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3094.68 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3094.68 CPU=0:00:00.4 REAL=0:00:00.0)
eGR doReRoute: optGuide
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 14021
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 486
[NR-eGR] Read 1088 nets ( ignored 7 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   1079 
[NR-eGR]   1                 2 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
[NR-eGR] Layer group 2: route 1079 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.05% H + 0.09% V. EstWL: 1.380069e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)               (9)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)         9( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    met2 ( 2)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    met3 ( 3)       292( 0.65%)        18( 0.04%)         1( 0.00%)   ( 0.70%) 
[NR-eGR]    met4 ( 4)       111( 0.26%)         0( 0.00%)         0( 0.00%)   ( 0.26%) 
[NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       415( 0.18%)        18( 0.01%)         1( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.09% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 48um, number of vias: 12
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          4106  3079 
[NR-eGR]  met2  (2V)         55079  2262 
[NR-eGR]  met3  (3H)         62050   333 
[NR-eGR]  met4  (4V)         18959   116 
[NR-eGR]  met5  (5H)          2496     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       142690  5790 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 109599um
[NR-eGR] Total length: 142690um, number of vias: 5790
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.64 sec, Curr Mem: 2.77 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.54 sec, Real: 0.64 sec, Curr Mem: 2.76 MB )
Extraction called for design 'top_lvl' of instances=956 and nets=1440 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3028.000M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.26   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:33.7/0:03:23.0 (0.8), mem = 3028.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:02:33.8/0:03:23.0 (0.8), mem = 3028.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3060.42)
Total number of fetched objects 1390
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3092.59 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3092.59 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:35 mem=3092.6M)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
*** DrvOpt #4 [begin] (clock_opt_design #1) : totSession cpu/real = 0:02:34.8/0:03:24.1 (0.8), mem = 3092.6M
Info: 7 nets with fixed/cover wires excluded.
Info: 9 clock nets excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    35|    57|    -0.18|     5|     5|    -0.05|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0|  2.63%|          |         |
|    27|    27|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|      47|       8|      20|  2.70%| 0:00:01.0|  3113.8M|
|    10|    10|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       4|       0|      22|  2.78%| 0:00:00.0|  3113.8M|
|     4|     4|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       4|       0|       2|  2.81%| 0:00:00.0|  3113.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |    CLK     |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          9 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 4 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because the gain is not enough.

SingleBuffering failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.

Resizing failure reasons
------------------------------------------------
*info:     4 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=3115.8M) ***

*** DrvOpt #4 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:36.1/0:03:25.4 (0.8), mem = 3093.8M
End: GigaOpt postEco DRV Optimization
**INFO: Triggering refine place with 0 non-legal commits and 12 dirty legal commits
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:02:36 mem=3093.8M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 74.209%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3093.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moved 34 insts, mean move: 6.26 um, max move: 20.70 um 
	Max move on inst (cts_FE_OFC172_n): (265.42, 216.20) --> (269.56, 199.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3098.4MB
Summary Report:
Instances moved: 34 (out of 1011 movable)
Instances flipped: 0
Mean displacement: 6.26 um
Max displacement: 20.70 um (Instance: cts_FE_OFC172_n) (265.42, 216.2) -> (269.56, 199.64)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3098.7MB
*** Finished place_detail (0:02:37 mem=3098.7M) ***
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco QFTNS optimization
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 1453 nets : 

Active setup views:
 tt_v1.8_25C_Nominal_25_func
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_lvl' of instances=1019 and nets=1503 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3027.883M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3057.2)
Total number of fetched objects 1453
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3084.03 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3084.03 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:38 mem=3084.0M)
OPTC: user 20.0 (reset)
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 14795
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 7
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 486
[NR-eGR] Read 1151 nets ( ignored 7 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 2 clock nets ( 2 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   1142 
[NR-eGR]   1                 2 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.968000e+01um
[NR-eGR] Layer group 2: route 1142 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.06% H + 0.08% V. EstWL: 1.381104e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        11( 0.03%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]    met2 ( 2)         5( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]    met3 ( 3)       217( 0.49%)       102( 0.23%)         9( 0.02%)         1( 0.00%)   ( 0.74%) 
[NR-eGR]    met4 ( 4)       116( 0.27%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]    met5 ( 5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       350( 0.15%)       103( 0.04%)         9( 0.00%)         1( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.08% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.53 sec, Curr Mem: 2.85 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.41 sec, Real: 0.54 sec, Curr Mem: 2.83 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.26   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.52 |          0.52 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 0.52 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   133.40   597.08   199.64   663.32 |        0.52   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir debug
**opt_design ... cpu = 0:01:10, real = 0:01:54, mem = 3072.8M, totSessionCpu=0:02:39 **

OptSummary:

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.007  |  0.007  |  0.081  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.811%
Routing Overflow: 0.12% H and 0.08% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |    -0.124 |   -0.198 |           |       -2 |        2.67 |      |       | 0:00:01  |        3038 |    5 |   2 |
| route_type_refinement   |           |          |           |          |             |      |       | 0:00:00  |        3040 |      |     |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        3042 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |      |       | 0:00:00  |        3042 |      |     |
| drv_fixing              |    -0.124 |   -0.199 |        -1 |       -2 |        2.84 |      |       | 0:00:02  |        3062 |    9 |   0 |
| global_opt              |           |   -0.082 |           |       -1 |        2.85 |      |       | 0:00:02  |        3073 |      |     |
| area_reclaiming         |    -0.082 |   -0.082 |        -1 |       -1 |        2.64 |      |       | 0:00:03  |        3076 |      |     |
| drv_fixing_2            |    -0.082 |   -0.082 |        -1 |       -1 |        2.71 |      |       | 0:00:02  |        3077 |    0 |   0 |
| wns_fixing              |     0.029 |    0.029 |         0 |        0 |        2.81 |      |       | 0:00:48  |        3123 |      |     |
| area_reclaiming_2       |     0.009 |    0.009 |         0 |        0 |        2.72 |      |       | 0:00:02  |        3086 |      |     |
| area_reclaiming_3       |     0.010 |    0.010 |         0 |        0 |        2.63 |      |       | 0:00:03  |        3085 |      |     |
| local_wire_reclaim      |           |          |           |          |             |      |       | 0:00:02  |        3092 |      |     |
| global_route            |           |          |           |          |             | 0.26 |  0.26 | 0:00:01  |        3028 |      |     |
| route_type_refinement_2 |           |          |           |          |             |      |       | 0:00:00  |        3028 |      |     |
| drv_eco_fixing          |     0.007 |    0.007 |         0 |        0 |        2.81 |      |       | 0:00:01  |        3094 |    4 |   0 |
| legalization            |           |          |           |          |             |      |       | 0:00:01  |        3091 |      |     |
| final_summary           |     0.007 |    0.007 |           |        0 |        2.81 | 0.52 |  0.52 | 0:00:04  |        3077 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
End: Collecting metrics
**opt_design ... cpu = 0:01:11, real = 0:01:57, mem = 3076.8M, totSessionCpu=0:02:39 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 982.78MB.
Info: Summary of CRR changes:
      - Timing transform commits:       4
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early...
Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late...
Clock tree timing engine global stage delay update for tt_v1.8_25C_Nominal_25:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          95.14            145          0.000 ns          0.007 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPPTN-1250         12  Pin placement has been enabled on metal ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-2231        1  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2427        2  The cts_target_maximum_transition_time %...
*** Message Summary: 16 warning(s), 0 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:01:35.2/0:02:25.4 (0.7), totSession cpu/real = 0:02:40.4/0:03:33.5 (0.8), mem = 3080.2M
Ending "clock_opt_design" (total cpu=0:01:35, real=0:02:25, peak res=3130.6M, current mem=3019.4M)
@flow 5: }
#@ End verbose flow_step implementation.cts.add_clock_tree
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         101.15            151          0.000 ns          0.007 ns  add_clock_tree
#@ Begin verbose flow_step implementation.cts.add_tieoffs
@flow 2: #- insert dedicated tieoff models
@flow 3: if {[get_db add_tieoffs_cells] ne "" } {
@@flow 4: delete_tieoffs
  Deleted 0 logical insts of cell TIEHI
  Deleted 0 logical insts of cell TIELO
@@flow 5: add_tieoffs -matching_power_domains true
Options: No distance constraint, No Fan-out constraint.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
Re-routed 1 nets
INFO: Total Number of Tie Cells (TIEHI) placed: 1  
INFO: Total Number of Tie Cells (TIELO) placed: 0  
@flow 6: }
#@ End verbose flow_step implementation.cts.add_tieoffs
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          12.59             12                                      add_tieoffs
#@ Begin verbose flow_step implementation.cts.block_finish
@flow 2: apply {{} {
    #- Make sure flow_report_name is reset from any reports executed during the flow
    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
    #- Set DB for handoff to Innovus
    if {[is_flow -inside flow:syn_opt]} {
      set_db flow_write_db_common true
    }
  
    #- Set value for SPEF output file generation
    if {[get_db flow_branch] ne ""} {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
    } else {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
    }
    set_db flow_spef_directory $out_dir
  
    #- Store non-default root attributes to metrics
    catch {report_obj -tcl} flow_root_config
    if {[dict exists $flow_root_config root:/]} {
      set flow_root_config [dict get $flow_root_config root:/]
    } elseif {[dict exists $flow_root_config root:]} {
      set flow_root_config [dict get $flow_root_config root:]
    } else {
    }
    foreach key [dict keys $flow_root_config] {
      if {[string length [dict get $flow_root_config $key]] > 200} {
        dict set flow_root_config $key "\[long value truncated\]"
      }
    }
    set_metric -name flow.root_config -value $flow_root_config
  }}
#@ End verbose flow_step implementation.cts.block_finish
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.85              7                                      block_finish
#% Begin save design ... (date=10/10 16:12:44, mem=3161.2M)
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C
% Begin Save ccopt configuration ... (date=10/10 16:12:44, mem=3161.2M)
% End Save ccopt configuration ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3161.6M, current mem=3161.6M)
% Begin Save netlist data ... (date=10/10 16:12:44, mem=3161.6M)
Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3161.6M, current mem=3161.6M)
Saving symbol-table file ...
Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.route.congmap.gz ...
% Begin Save AAE data ... (date=10/10 16:12:44, mem=3162.1M)
Saving AAE Data ...
% End Save AAE data ... (date=10/10 16:12:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=3222.6M, current mem=3164.4M)
Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=10/10 16:12:46, mem=3164.2M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:01.0, peak res=3164.7M, current mem=3164.7M)
Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:12:47 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3164.7M) ***
*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.bbox.lef
Saving Drc markers ...
... 404 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=10/10 16:12:47, mem=3164.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3165.1M, current mem=3165.1M)
% Begin Save routing data ... (date=10/10 16:12:47, mem=3165.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3166.3M) ***
% End Save routing data ... (date=10/10 16:12:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3165.3M, current mem=3165.3M)
Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3168.4M) ***
#Saving pin access data to file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.apa ...
#
Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.congmap.gz ...
Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.techData.gz' ...
Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/extraction/' ...
Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/cts.enc_2/top_lvl.congmap.gz ...
% Begin Save power constraints data ... (date=10/10 16:12:48, mem=3168.4M)
% End Save power constraints data ... (date=10/10 16:12:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=3168.4M, current mem=3168.4M)
Nominal_25C
Nominal_25C
Nominal_25C
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Generated self-contained design cts.enc_2
#% End save design ... (date=10/10 16:12:49, total cpu=0:00:03.6, real=0:00:05.0, peak res=3222.6M, current mem=3168.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
*** Message Summary: 3 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_db
#@ Begin verbose flow_step implementation.cts.write_output_screenshot
@flow 2: set inputstring [get_db flow_starting_db]
@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
@flow 4: set filename [file tail $stepname]
@flow 5: set rootname [file rootname $filename]
@flow 6: set outfile "./output/screenshots/${rootname}.gif"
@flow 7: # Define the directory name
@flow 8: set dirName "output/screenshots"
@flow 10: # Check if the directory exists
@flow 11: if {![file exists $dirName]} {...
@flow 15: } else {
@flow 16: puts "Directory '$dirName' already exists."
Directory 'output/screenshots' already exists.
@flow 17: }
@@flow 18: write_to_gif $outfile
#@ End verbose flow_step implementation.cts.write_output_screenshot
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.51              6                                      write_output_screenshot
#@ Begin verbose flow_step implementation.cts.schedule_cts_report_postcts
@@flow 2: schedule_flow -flow report_postcts -include_in_metrics
#@ End verbose flow_step implementation.cts.schedule_cts_report_postcts

Program version = 25.11-s102_1
Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
Starting time = Oct 10, 2025 16:09:37
Ending time = Oct 10, 2025 16:13:08

Run Flow Summary
---------------------

Steps run:  implementation.cts.block_start implementation.cts.init_innovus.init_innovus_yaml implementation.cts.init_innovus.init_innovus_user implementation.cts.add_clock_tree implementation.cts.add_tieoffs implementation.cts.block_finish implementation.cts.write_output_screenshot implementation.cts.schedule_cts_report_postcts

Step status:
     implementation.cts.block_start                            success
     implementation.cts.init_innovus.init_innovus_yaml         success
     implementation.cts.init_innovus.init_innovus_user         success
     implementation.cts.add_clock_tree                         success
     implementation.cts.add_tieoffs                            success
     implementation.cts.block_finish                           success
     implementation.cts.write_output_screenshot                success
     implementation.cts.schedule_cts_report_postcts            success

 ---------------------------------------------------------------------------------------------------- 
| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
|-------------+------------------+-------------------+-----------------------+-----------------------|
| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
| floorplan   | 0:02:26          | 0:02:32           |                       |                       |
| prects      | 0:02:31          | 0:03:24           |                    -0 |                -0.002 |
| cts         | 0:03:07          | 0:04:00           |                     0 |                 0.007 |
 ---------------------------------------------------------------------------------------------------- 
*** Message Summary: 168 warning(s), 4 error(s)


*** Memory Usage v#1 (Current mem = 3358.227M, initial mem = 917.242M) ***
--- Ending "Innovus" (totcpu=0:03:24, real=0:04:21, mem=3358.2M) ---
