
acc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a544  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800a6cc  0800a6cc  0001a6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a788  0800a788  0001a788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a790  0800a790  0001a790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a794  0800a794  0001a794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000088  20000000  0800a798  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000a2c  20000088  0800a820  00020088  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000ab4  0800a820  00020ab4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   00022deb  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004abe  00000000  00000000  00042ea3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001990  00000000  00000000  00047968  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001750  00000000  00000000  000492f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c955  00000000  00000000  0004aa48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00007d3f  00000000  00000000  0005739d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005f0dc  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006abc  00000000  00000000  0005f158  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a6b4 	.word	0x0800a6b4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	0800a6b4 	.word	0x0800a6b4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b97a 	b.w	80004d4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	468c      	mov	ip, r1
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	9e08      	ldr	r6, [sp, #32]
 8000204:	2b00      	cmp	r3, #0
 8000206:	d151      	bne.n	80002ac <__udivmoddi4+0xb4>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d96d      	bls.n	80002ea <__udivmoddi4+0xf2>
 800020e:	fab2 fe82 	clz	lr, r2
 8000212:	f1be 0f00 	cmp.w	lr, #0
 8000216:	d00b      	beq.n	8000230 <__udivmoddi4+0x38>
 8000218:	f1ce 0c20 	rsb	ip, lr, #32
 800021c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000220:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000224:	fa02 f70e 	lsl.w	r7, r2, lr
 8000228:	ea4c 0c05 	orr.w	ip, ip, r5
 800022c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000230:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000234:	0c25      	lsrs	r5, r4, #16
 8000236:	fbbc f8fa 	udiv	r8, ip, sl
 800023a:	fa1f f987 	uxth.w	r9, r7
 800023e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000242:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000246:	fb08 f309 	mul.w	r3, r8, r9
 800024a:	42ab      	cmp	r3, r5
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x6c>
 800024e:	19ed      	adds	r5, r5, r7
 8000250:	f108 32ff 	add.w	r2, r8, #4294967295
 8000254:	f080 8123 	bcs.w	800049e <__udivmoddi4+0x2a6>
 8000258:	42ab      	cmp	r3, r5
 800025a:	f240 8120 	bls.w	800049e <__udivmoddi4+0x2a6>
 800025e:	f1a8 0802 	sub.w	r8, r8, #2
 8000262:	443d      	add	r5, r7
 8000264:	1aed      	subs	r5, r5, r3
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb5 f0fa 	udiv	r0, r5, sl
 800026c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000270:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000274:	fb00 f909 	mul.w	r9, r0, r9
 8000278:	45a1      	cmp	r9, r4
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x98>
 800027c:	19e4      	adds	r4, r4, r7
 800027e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000282:	f080 810a 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000286:	45a1      	cmp	r9, r4
 8000288:	f240 8107 	bls.w	800049a <__udivmoddi4+0x2a2>
 800028c:	3802      	subs	r0, #2
 800028e:	443c      	add	r4, r7
 8000290:	eba4 0409 	sub.w	r4, r4, r9
 8000294:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000298:	2100      	movs	r1, #0
 800029a:	2e00      	cmp	r6, #0
 800029c:	d061      	beq.n	8000362 <__udivmoddi4+0x16a>
 800029e:	fa24 f40e 	lsr.w	r4, r4, lr
 80002a2:	2300      	movs	r3, #0
 80002a4:	6034      	str	r4, [r6, #0]
 80002a6:	6073      	str	r3, [r6, #4]
 80002a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d907      	bls.n	80002c0 <__udivmoddi4+0xc8>
 80002b0:	2e00      	cmp	r6, #0
 80002b2:	d054      	beq.n	800035e <__udivmoddi4+0x166>
 80002b4:	2100      	movs	r1, #0
 80002b6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ba:	4608      	mov	r0, r1
 80002bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c0:	fab3 f183 	clz	r1, r3
 80002c4:	2900      	cmp	r1, #0
 80002c6:	f040 808e 	bne.w	80003e6 <__udivmoddi4+0x1ee>
 80002ca:	42ab      	cmp	r3, r5
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xdc>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80fa 	bhi.w	80004c8 <__udivmoddi4+0x2d0>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb65 0503 	sbc.w	r5, r5, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	46ac      	mov	ip, r5
 80002de:	2e00      	cmp	r6, #0
 80002e0:	d03f      	beq.n	8000362 <__udivmoddi4+0x16a>
 80002e2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	b912      	cbnz	r2, 80002f2 <__udivmoddi4+0xfa>
 80002ec:	2701      	movs	r7, #1
 80002ee:	fbb7 f7f2 	udiv	r7, r7, r2
 80002f2:	fab7 fe87 	clz	lr, r7
 80002f6:	f1be 0f00 	cmp.w	lr, #0
 80002fa:	d134      	bne.n	8000366 <__udivmoddi4+0x16e>
 80002fc:	1beb      	subs	r3, r5, r7
 80002fe:	0c3a      	lsrs	r2, r7, #16
 8000300:	fa1f fc87 	uxth.w	ip, r7
 8000304:	2101      	movs	r1, #1
 8000306:	fbb3 f8f2 	udiv	r8, r3, r2
 800030a:	0c25      	lsrs	r5, r4, #16
 800030c:	fb02 3318 	mls	r3, r2, r8, r3
 8000310:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000314:	fb0c f308 	mul.w	r3, ip, r8
 8000318:	42ab      	cmp	r3, r5
 800031a:	d907      	bls.n	800032c <__udivmoddi4+0x134>
 800031c:	19ed      	adds	r5, r5, r7
 800031e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x132>
 8000324:	42ab      	cmp	r3, r5
 8000326:	f200 80d1 	bhi.w	80004cc <__udivmoddi4+0x2d4>
 800032a:	4680      	mov	r8, r0
 800032c:	1aed      	subs	r5, r5, r3
 800032e:	b2a3      	uxth	r3, r4
 8000330:	fbb5 f0f2 	udiv	r0, r5, r2
 8000334:	fb02 5510 	mls	r5, r2, r0, r5
 8000338:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800033c:	fb0c fc00 	mul.w	ip, ip, r0
 8000340:	45a4      	cmp	ip, r4
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x15c>
 8000344:	19e4      	adds	r4, r4, r7
 8000346:	f100 33ff 	add.w	r3, r0, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x15a>
 800034c:	45a4      	cmp	ip, r4
 800034e:	f200 80b8 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 8000352:	4618      	mov	r0, r3
 8000354:	eba4 040c 	sub.w	r4, r4, ip
 8000358:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800035c:	e79d      	b.n	800029a <__udivmoddi4+0xa2>
 800035e:	4631      	mov	r1, r6
 8000360:	4630      	mov	r0, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	f1ce 0420 	rsb	r4, lr, #32
 800036a:	fa05 f30e 	lsl.w	r3, r5, lr
 800036e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000372:	fa20 f804 	lsr.w	r8, r0, r4
 8000376:	0c3a      	lsrs	r2, r7, #16
 8000378:	fa25 f404 	lsr.w	r4, r5, r4
 800037c:	ea48 0803 	orr.w	r8, r8, r3
 8000380:	fbb4 f1f2 	udiv	r1, r4, r2
 8000384:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000388:	fb02 4411 	mls	r4, r2, r1, r4
 800038c:	fa1f fc87 	uxth.w	ip, r7
 8000390:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000394:	fb01 f30c 	mul.w	r3, r1, ip
 8000398:	42ab      	cmp	r3, r5
 800039a:	fa00 f40e 	lsl.w	r4, r0, lr
 800039e:	d909      	bls.n	80003b4 <__udivmoddi4+0x1bc>
 80003a0:	19ed      	adds	r5, r5, r7
 80003a2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003a6:	f080 808a 	bcs.w	80004be <__udivmoddi4+0x2c6>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	f240 8087 	bls.w	80004be <__udivmoddi4+0x2c6>
 80003b0:	3902      	subs	r1, #2
 80003b2:	443d      	add	r5, r7
 80003b4:	1aeb      	subs	r3, r5, r3
 80003b6:	fa1f f588 	uxth.w	r5, r8
 80003ba:	fbb3 f0f2 	udiv	r0, r3, r2
 80003be:	fb02 3310 	mls	r3, r2, r0, r3
 80003c2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003c6:	fb00 f30c 	mul.w	r3, r0, ip
 80003ca:	42ab      	cmp	r3, r5
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x1e6>
 80003ce:	19ed      	adds	r5, r5, r7
 80003d0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003d4:	d26f      	bcs.n	80004b6 <__udivmoddi4+0x2be>
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d96d      	bls.n	80004b6 <__udivmoddi4+0x2be>
 80003da:	3802      	subs	r0, #2
 80003dc:	443d      	add	r5, r7
 80003de:	1aeb      	subs	r3, r5, r3
 80003e0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e4:	e78f      	b.n	8000306 <__udivmoddi4+0x10e>
 80003e6:	f1c1 0720 	rsb	r7, r1, #32
 80003ea:	fa22 f807 	lsr.w	r8, r2, r7
 80003ee:	408b      	lsls	r3, r1
 80003f0:	fa05 f401 	lsl.w	r4, r5, r1
 80003f4:	ea48 0303 	orr.w	r3, r8, r3
 80003f8:	fa20 fe07 	lsr.w	lr, r0, r7
 80003fc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000400:	40fd      	lsrs	r5, r7
 8000402:	ea4e 0e04 	orr.w	lr, lr, r4
 8000406:	fbb5 f9fc 	udiv	r9, r5, ip
 800040a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800040e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000412:	fa1f f883 	uxth.w	r8, r3
 8000416:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800041a:	fb09 f408 	mul.w	r4, r9, r8
 800041e:	42ac      	cmp	r4, r5
 8000420:	fa02 f201 	lsl.w	r2, r2, r1
 8000424:	fa00 fa01 	lsl.w	sl, r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x244>
 800042a:	18ed      	adds	r5, r5, r3
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000430:	d243      	bcs.n	80004ba <__udivmoddi4+0x2c2>
 8000432:	42ac      	cmp	r4, r5
 8000434:	d941      	bls.n	80004ba <__udivmoddi4+0x2c2>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	441d      	add	r5, r3
 800043c:	1b2d      	subs	r5, r5, r4
 800043e:	fa1f fe8e 	uxth.w	lr, lr
 8000442:	fbb5 f0fc 	udiv	r0, r5, ip
 8000446:	fb0c 5510 	mls	r5, ip, r0, r5
 800044a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45a0      	cmp	r8, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x26e>
 8000456:	18e4      	adds	r4, r4, r3
 8000458:	f100 35ff 	add.w	r5, r0, #4294967295
 800045c:	d229      	bcs.n	80004b2 <__udivmoddi4+0x2ba>
 800045e:	45a0      	cmp	r8, r4
 8000460:	d927      	bls.n	80004b2 <__udivmoddi4+0x2ba>
 8000462:	3802      	subs	r0, #2
 8000464:	441c      	add	r4, r3
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba4 0408 	sub.w	r4, r4, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454c      	cmp	r4, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	464d      	mov	r5, r9
 8000478:	d315      	bcc.n	80004a6 <__udivmoddi4+0x2ae>
 800047a:	d012      	beq.n	80004a2 <__udivmoddi4+0x2aa>
 800047c:	b156      	cbz	r6, 8000494 <__udivmoddi4+0x29c>
 800047e:	ebba 030e 	subs.w	r3, sl, lr
 8000482:	eb64 0405 	sbc.w	r4, r4, r5
 8000486:	fa04 f707 	lsl.w	r7, r4, r7
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431f      	orrs	r7, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	6037      	str	r7, [r6, #0]
 8000492:	6074      	str	r4, [r6, #4]
 8000494:	2100      	movs	r1, #0
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	4618      	mov	r0, r3
 800049c:	e6f8      	b.n	8000290 <__udivmoddi4+0x98>
 800049e:	4690      	mov	r8, r2
 80004a0:	e6e0      	b.n	8000264 <__udivmoddi4+0x6c>
 80004a2:	45c2      	cmp	sl, r8
 80004a4:	d2ea      	bcs.n	800047c <__udivmoddi4+0x284>
 80004a6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004aa:	eb69 0503 	sbc.w	r5, r9, r3
 80004ae:	3801      	subs	r0, #1
 80004b0:	e7e4      	b.n	800047c <__udivmoddi4+0x284>
 80004b2:	4628      	mov	r0, r5
 80004b4:	e7d7      	b.n	8000466 <__udivmoddi4+0x26e>
 80004b6:	4640      	mov	r0, r8
 80004b8:	e791      	b.n	80003de <__udivmoddi4+0x1e6>
 80004ba:	4681      	mov	r9, r0
 80004bc:	e7be      	b.n	800043c <__udivmoddi4+0x244>
 80004be:	4601      	mov	r1, r0
 80004c0:	e778      	b.n	80003b4 <__udivmoddi4+0x1bc>
 80004c2:	3802      	subs	r0, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	e745      	b.n	8000354 <__udivmoddi4+0x15c>
 80004c8:	4608      	mov	r0, r1
 80004ca:	e708      	b.n	80002de <__udivmoddi4+0xe6>
 80004cc:	f1a8 0802 	sub.w	r8, r8, #2
 80004d0:	443d      	add	r5, r7
 80004d2:	e72b      	b.n	800032c <__udivmoddi4+0x134>

080004d4 <__aeabi_idiv0>:
 80004d4:	4770      	bx	lr
 80004d6:	bf00      	nop

080004d8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004de:	2300      	movs	r3, #0
 80004e0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e2:	4a0c      	ldr	r2, [pc, #48]	; (8000514 <HAL_Init+0x3c>)
 80004e4:	4b0b      	ldr	r3, [pc, #44]	; (8000514 <HAL_Init+0x3c>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80004ec:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004ee:	2003      	movs	r0, #3
 80004f0:	f000 f938 	bl	8000764 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004f4:	2000      	movs	r0, #0
 80004f6:	f000 f80f 	bl	8000518 <HAL_InitTick>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d002      	beq.n	8000506 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000500:	2301      	movs	r3, #1
 8000502:	71fb      	strb	r3, [r7, #7]
 8000504:	e001      	b.n	800050a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000506:	f009 fb67 	bl	8009bd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800050a:	79fb      	ldrb	r3, [r7, #7]
}
 800050c:	4618      	mov	r0, r3
 800050e:	3708      	adds	r7, #8
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40022000 	.word	0x40022000

08000518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000520:	2300      	movs	r3, #0
 8000522:	73fb      	strb	r3, [r7, #15]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000524:	4b0c      	ldr	r3, [pc, #48]	; (8000558 <HAL_InitTick+0x40>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a0c      	ldr	r2, [pc, #48]	; (800055c <HAL_InitTick+0x44>)
 800052a:	fba2 2303 	umull	r2, r3, r2, r3
 800052e:	099b      	lsrs	r3, r3, #6
 8000530:	4618      	mov	r0, r3
 8000532:	f000 f94c 	bl	80007ce <HAL_SYSTICK_Config>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d002      	beq.n	8000542 <HAL_InitTick+0x2a>
  {
    status = HAL_ERROR;
 800053c:	2301      	movs	r3, #1
 800053e:	73fb      	strb	r3, [r7, #15]
 8000540:	e005      	b.n	800054e <HAL_InitTick+0x36>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000542:	2200      	movs	r2, #0
 8000544:	6879      	ldr	r1, [r7, #4]
 8000546:	f04f 30ff 	mov.w	r0, #4294967295
 800054a:	f000 f916 	bl	800077a <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 800054e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000550:	4618      	mov	r0, r3
 8000552:	3710      	adds	r7, #16
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	20000020 	.word	0x20000020
 800055c:	10624dd3 	.word	0x10624dd3

08000560 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  uwTick++;
 8000564:	4b04      	ldr	r3, [pc, #16]	; (8000578 <HAL_IncTick+0x18>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	3301      	adds	r3, #1
 800056a:	4a03      	ldr	r2, [pc, #12]	; (8000578 <HAL_IncTick+0x18>)
 800056c:	6013      	str	r3, [r2, #0]
}
 800056e:	bf00      	nop
 8000570:	46bd      	mov	sp, r7
 8000572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000576:	4770      	bx	lr
 8000578:	200000bc 	.word	0x200000bc

0800057c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800057c:	b480      	push	{r7}
 800057e:	af00      	add	r7, sp, #0
  return uwTick;
 8000580:	4b03      	ldr	r3, [pc, #12]	; (8000590 <HAL_GetTick+0x14>)
 8000582:	681b      	ldr	r3, [r3, #0]
}
 8000584:	4618      	mov	r0, r3
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop
 8000590:	200000bc 	.word	0x200000bc

08000594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
 800059a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800059c:	f7ff ffee 	bl	800057c <HAL_GetTick>
 80005a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005ac:	d002      	beq.n	80005b4 <HAL_Delay+0x20>
  {
    wait++;
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	3301      	adds	r3, #1
 80005b2:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005b4:	bf00      	nop
 80005b6:	f7ff ffe1 	bl	800057c <HAL_GetTick>
 80005ba:	4602      	mov	r2, r0
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	1ad2      	subs	r2, r2, r3
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d3f7      	bcc.n	80005b6 <HAL_Delay+0x22>
  {
  }
}
 80005c6:	bf00      	nop
 80005c8:	3710      	adds	r7, #16
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	f003 0307 	and.w	r3, r3, #7
 80005de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005e0:	4b0c      	ldr	r3, [pc, #48]	; (8000614 <NVIC_SetPriorityGrouping+0x44>)
 80005e2:	68db      	ldr	r3, [r3, #12]
 80005e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005e6:	68ba      	ldr	r2, [r7, #8]
 80005e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005ec:	4013      	ands	r3, r2
 80005ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f4:	68bb      	ldr	r3, [r7, #8]
 80005f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000600:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000602:	4a04      	ldr	r2, [pc, #16]	; (8000614 <NVIC_SetPriorityGrouping+0x44>)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	60d3      	str	r3, [r2, #12]
}
 8000608:	bf00      	nop
 800060a:	3714      	adds	r7, #20
 800060c:	46bd      	mov	sp, r7
 800060e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000612:	4770      	bx	lr
 8000614:	e000ed00 	.word	0xe000ed00

08000618 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <NVIC_GetPriorityGrouping+0x18>)
 800061e:	68db      	ldr	r3, [r3, #12]
 8000620:	0a1b      	lsrs	r3, r3, #8
 8000622:	f003 0307 	and.w	r3, r3, #7
}
 8000626:	4618      	mov	r0, r3
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000634:	b480      	push	{r7}
 8000636:	b083      	sub	sp, #12
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800063e:	4909      	ldr	r1, [pc, #36]	; (8000664 <NVIC_EnableIRQ+0x30>)
 8000640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000644:	095b      	lsrs	r3, r3, #5
 8000646:	79fa      	ldrb	r2, [r7, #7]
 8000648:	f002 021f 	and.w	r2, r2, #31
 800064c:	2001      	movs	r0, #1
 800064e:	fa00 f202 	lsl.w	r2, r0, r2
 8000652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr
 8000662:	bf00      	nop
 8000664:	e000e100 	.word	0xe000e100

08000668 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	6039      	str	r1, [r7, #0]
 8000672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000678:	2b00      	cmp	r3, #0
 800067a:	da0b      	bge.n	8000694 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800067c:	490d      	ldr	r1, [pc, #52]	; (80006b4 <NVIC_SetPriority+0x4c>)
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	f003 030f 	and.w	r3, r3, #15
 8000684:	3b04      	subs	r3, #4
 8000686:	683a      	ldr	r2, [r7, #0]
 8000688:	b2d2      	uxtb	r2, r2
 800068a:	0112      	lsls	r2, r2, #4
 800068c:	b2d2      	uxtb	r2, r2
 800068e:	440b      	add	r3, r1
 8000690:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000692:	e009      	b.n	80006a8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000694:	4908      	ldr	r1, [pc, #32]	; (80006b8 <NVIC_SetPriority+0x50>)
 8000696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800069a:	683a      	ldr	r2, [r7, #0]
 800069c:	b2d2      	uxtb	r2, r2
 800069e:	0112      	lsls	r2, r2, #4
 80006a0:	b2d2      	uxtb	r2, r2
 80006a2:	440b      	add	r3, r1
 80006a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80006a8:	bf00      	nop
 80006aa:	370c      	adds	r7, #12
 80006ac:	46bd      	mov	sp, r7
 80006ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b2:	4770      	bx	lr
 80006b4:	e000ed00 	.word	0xe000ed00
 80006b8:	e000e100 	.word	0xe000e100

080006bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006bc:	b480      	push	{r7}
 80006be:	b089      	sub	sp, #36	; 0x24
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	60f8      	str	r0, [r7, #12]
 80006c4:	60b9      	str	r1, [r7, #8]
 80006c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	f003 0307 	and.w	r3, r3, #7
 80006ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	f1c3 0307 	rsb	r3, r3, #7
 80006d6:	2b04      	cmp	r3, #4
 80006d8:	bf28      	it	cs
 80006da:	2304      	movcs	r3, #4
 80006dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006de:	69fb      	ldr	r3, [r7, #28]
 80006e0:	3304      	adds	r3, #4
 80006e2:	2b06      	cmp	r3, #6
 80006e4:	d902      	bls.n	80006ec <NVIC_EncodePriority+0x30>
 80006e6:	69fb      	ldr	r3, [r7, #28]
 80006e8:	3b03      	subs	r3, #3
 80006ea:	e000      	b.n	80006ee <NVIC_EncodePriority+0x32>
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f0:	2201      	movs	r2, #1
 80006f2:	69bb      	ldr	r3, [r7, #24]
 80006f4:	fa02 f303 	lsl.w	r3, r2, r3
 80006f8:	1e5a      	subs	r2, r3, #1
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	401a      	ands	r2, r3
 80006fe:	697b      	ldr	r3, [r7, #20]
 8000700:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000702:	2101      	movs	r1, #1
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	fa01 f303 	lsl.w	r3, r1, r3
 800070a:	1e59      	subs	r1, r3, #1
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000710:	4313      	orrs	r3, r2
         );
}
 8000712:	4618      	mov	r0, r3
 8000714:	3724      	adds	r7, #36	; 0x24
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
	...

08000720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b082      	sub	sp, #8
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	3b01      	subs	r3, #1
 800072c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000730:	d301      	bcc.n	8000736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000732:	2301      	movs	r3, #1
 8000734:	e00f      	b.n	8000756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000736:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <SysTick_Config+0x40>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	3b01      	subs	r3, #1
 800073c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800073e:	210f      	movs	r1, #15
 8000740:	f04f 30ff 	mov.w	r0, #4294967295
 8000744:	f7ff ff90 	bl	8000668 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <SysTick_Config+0x40>)
 800074a:	2200      	movs	r2, #0
 800074c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800074e:	4b04      	ldr	r3, [pc, #16]	; (8000760 <SysTick_Config+0x40>)
 8000750:	2207      	movs	r2, #7
 8000752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000754:	2300      	movs	r3, #0
}
 8000756:	4618      	mov	r0, r3
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	e000e010 	.word	0xe000e010

08000764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
 800076a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800076c:	6878      	ldr	r0, [r7, #4]
 800076e:	f7ff ff2f 	bl	80005d0 <NVIC_SetPriorityGrouping>
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800077a:	b580      	push	{r7, lr}
 800077c:	b086      	sub	sp, #24
 800077e:	af00      	add	r7, sp, #0
 8000780:	4603      	mov	r3, r0
 8000782:	60b9      	str	r1, [r7, #8]
 8000784:	607a      	str	r2, [r7, #4]
 8000786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000788:	2300      	movs	r3, #0
 800078a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800078c:	f7ff ff44 	bl	8000618 <NVIC_GetPriorityGrouping>
 8000790:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	68b9      	ldr	r1, [r7, #8]
 8000796:	6978      	ldr	r0, [r7, #20]
 8000798:	f7ff ff90 	bl	80006bc <NVIC_EncodePriority>
 800079c:	4602      	mov	r2, r0
 800079e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a2:	4611      	mov	r1, r2
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff ff5f 	bl	8000668 <NVIC_SetPriority>
}
 80007aa:	bf00      	nop
 80007ac:	3718      	adds	r7, #24
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}

080007b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b2:	b580      	push	{r7, lr}
 80007b4:	b082      	sub	sp, #8
 80007b6:	af00      	add	r7, sp, #0
 80007b8:	4603      	mov	r3, r0
 80007ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f7ff ff37 	bl	8000634 <NVIC_EnableIRQ>
}
 80007c6:	bf00      	nop
 80007c8:	3708      	adds	r7, #8
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}

080007ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ce:	b580      	push	{r7, lr}
 80007d0:	b082      	sub	sp, #8
 80007d2:	af00      	add	r7, sp, #0
 80007d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f7ff ffa2 	bl	8000720 <SysTick_Config>
 80007dc:	4603      	mov	r3, r0
}
 80007de:	4618      	mov	r0, r3
 80007e0:	3708      	adds	r7, #8
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b087      	sub	sp, #28
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
 80007f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007f2:	2300      	movs	r3, #0
 80007f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007f6:	e17f      	b.n	8000af8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80007f8:	683b      	ldr	r3, [r7, #0]
 80007fa:	681a      	ldr	r2, [r3, #0]
 80007fc:	2101      	movs	r1, #1
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	fa01 f303 	lsl.w	r3, r1, r3
 8000804:	4013      	ands	r3, r2
 8000806:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	2b00      	cmp	r3, #0
 800080c:	f000 8171 	beq.w	8000af2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000810:	683b      	ldr	r3, [r7, #0]
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	2b02      	cmp	r3, #2
 8000816:	d003      	beq.n	8000820 <HAL_GPIO_Init+0x38>
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	2b12      	cmp	r3, #18
 800081e:	d123      	bne.n	8000868 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	08da      	lsrs	r2, r3, #3
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	3208      	adds	r2, #8
 8000828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800082c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800082e:	697b      	ldr	r3, [r7, #20]
 8000830:	f003 0307 	and.w	r3, r3, #7
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	220f      	movs	r2, #15
 8000838:	fa02 f303 	lsl.w	r3, r2, r3
 800083c:	43db      	mvns	r3, r3
 800083e:	693a      	ldr	r2, [r7, #16]
 8000840:	4013      	ands	r3, r2
 8000842:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	691a      	ldr	r2, [r3, #16]
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	009b      	lsls	r3, r3, #2
 8000850:	fa02 f303 	lsl.w	r3, r2, r3
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	4313      	orrs	r3, r2
 8000858:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	08da      	lsrs	r2, r3, #3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3208      	adds	r2, #8
 8000862:	6939      	ldr	r1, [r7, #16]
 8000864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	005b      	lsls	r3, r3, #1
 8000872:	2203      	movs	r2, #3
 8000874:	fa02 f303 	lsl.w	r3, r2, r3
 8000878:	43db      	mvns	r3, r3
 800087a:	693a      	ldr	r2, [r7, #16]
 800087c:	4013      	ands	r3, r2
 800087e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	f003 0203 	and.w	r2, r3, #3
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	005b      	lsls	r3, r3, #1
 800088c:	fa02 f303 	lsl.w	r3, r2, r3
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	4313      	orrs	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	693a      	ldr	r2, [r7, #16]
 800089a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d00b      	beq.n	80008bc <HAL_GPIO_Init+0xd4>
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	2b02      	cmp	r3, #2
 80008aa:	d007      	beq.n	80008bc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008b0:	2b11      	cmp	r3, #17
 80008b2:	d003      	beq.n	80008bc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008b4:	683b      	ldr	r3, [r7, #0]
 80008b6:	685b      	ldr	r3, [r3, #4]
 80008b8:	2b12      	cmp	r3, #18
 80008ba:	d130      	bne.n	800091e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	005b      	lsls	r3, r3, #1
 80008c6:	2203      	movs	r2, #3
 80008c8:	fa02 f303 	lsl.w	r3, r2, r3
 80008cc:	43db      	mvns	r3, r3
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	4013      	ands	r3, r2
 80008d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	68da      	ldr	r2, [r3, #12]
 80008d8:	697b      	ldr	r3, [r7, #20]
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	fa02 f303 	lsl.w	r3, r2, r3
 80008e0:	693a      	ldr	r2, [r7, #16]
 80008e2:	4313      	orrs	r3, r2
 80008e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	693a      	ldr	r2, [r7, #16]
 80008ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80008f2:	2201      	movs	r2, #1
 80008f4:	697b      	ldr	r3, [r7, #20]
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	693a      	ldr	r2, [r7, #16]
 80008fe:	4013      	ands	r3, r2
 8000900:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000902:	683b      	ldr	r3, [r7, #0]
 8000904:	685b      	ldr	r3, [r3, #4]
 8000906:	091b      	lsrs	r3, r3, #4
 8000908:	f003 0201 	and.w	r2, r3, #1
 800090c:	697b      	ldr	r3, [r7, #20]
 800090e:	fa02 f303 	lsl.w	r3, r2, r3
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	4313      	orrs	r3, r2
 8000916:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	685b      	ldr	r3, [r3, #4]
 8000922:	f003 0303 	and.w	r3, r3, #3
 8000926:	2b03      	cmp	r3, #3
 8000928:	d118      	bne.n	800095c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800092e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000930:	2201      	movs	r2, #1
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	43db      	mvns	r3, r3
 800093a:	693a      	ldr	r2, [r7, #16]
 800093c:	4013      	ands	r3, r2
 800093e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	08db      	lsrs	r3, r3, #3
 8000946:	f003 0201 	and.w	r2, r3, #1
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	fa02 f303 	lsl.w	r3, r2, r3
 8000950:	693a      	ldr	r2, [r7, #16]
 8000952:	4313      	orrs	r3, r2
 8000954:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	68db      	ldr	r3, [r3, #12]
 8000960:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	005b      	lsls	r3, r3, #1
 8000966:	2203      	movs	r2, #3
 8000968:	fa02 f303 	lsl.w	r3, r2, r3
 800096c:	43db      	mvns	r3, r3
 800096e:	693a      	ldr	r2, [r7, #16]
 8000970:	4013      	ands	r3, r2
 8000972:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000974:	683b      	ldr	r3, [r7, #0]
 8000976:	689a      	ldr	r2, [r3, #8]
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	4313      	orrs	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	693a      	ldr	r2, [r7, #16]
 800098a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000994:	2b00      	cmp	r3, #0
 8000996:	f000 80ac 	beq.w	8000af2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800099a:	4a5e      	ldr	r2, [pc, #376]	; (8000b14 <HAL_GPIO_Init+0x32c>)
 800099c:	4b5d      	ldr	r3, [pc, #372]	; (8000b14 <HAL_GPIO_Init+0x32c>)
 800099e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009a0:	f043 0301 	orr.w	r3, r3, #1
 80009a4:	6613      	str	r3, [r2, #96]	; 0x60
 80009a6:	4b5b      	ldr	r3, [pc, #364]	; (8000b14 <HAL_GPIO_Init+0x32c>)
 80009a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80009aa:	f003 0301 	and.w	r3, r3, #1
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009b2:	4a59      	ldr	r2, [pc, #356]	; (8000b18 <HAL_GPIO_Init+0x330>)
 80009b4:	697b      	ldr	r3, [r7, #20]
 80009b6:	089b      	lsrs	r3, r3, #2
 80009b8:	3302      	adds	r3, #2
 80009ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009be:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	f003 0303 	and.w	r3, r3, #3
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	220f      	movs	r2, #15
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	693a      	ldr	r2, [r7, #16]
 80009d2:	4013      	ands	r3, r2
 80009d4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009dc:	d025      	beq.n	8000a2a <HAL_GPIO_Init+0x242>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4a4e      	ldr	r2, [pc, #312]	; (8000b1c <HAL_GPIO_Init+0x334>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d01f      	beq.n	8000a26 <HAL_GPIO_Init+0x23e>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4a4d      	ldr	r2, [pc, #308]	; (8000b20 <HAL_GPIO_Init+0x338>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d019      	beq.n	8000a22 <HAL_GPIO_Init+0x23a>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a4c      	ldr	r2, [pc, #304]	; (8000b24 <HAL_GPIO_Init+0x33c>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d013      	beq.n	8000a1e <HAL_GPIO_Init+0x236>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a4b      	ldr	r2, [pc, #300]	; (8000b28 <HAL_GPIO_Init+0x340>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d00d      	beq.n	8000a1a <HAL_GPIO_Init+0x232>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a4a      	ldr	r2, [pc, #296]	; (8000b2c <HAL_GPIO_Init+0x344>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d007      	beq.n	8000a16 <HAL_GPIO_Init+0x22e>
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	4a49      	ldr	r2, [pc, #292]	; (8000b30 <HAL_GPIO_Init+0x348>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d101      	bne.n	8000a12 <HAL_GPIO_Init+0x22a>
 8000a0e:	2306      	movs	r3, #6
 8000a10:	e00c      	b.n	8000a2c <HAL_GPIO_Init+0x244>
 8000a12:	2307      	movs	r3, #7
 8000a14:	e00a      	b.n	8000a2c <HAL_GPIO_Init+0x244>
 8000a16:	2305      	movs	r3, #5
 8000a18:	e008      	b.n	8000a2c <HAL_GPIO_Init+0x244>
 8000a1a:	2304      	movs	r3, #4
 8000a1c:	e006      	b.n	8000a2c <HAL_GPIO_Init+0x244>
 8000a1e:	2303      	movs	r3, #3
 8000a20:	e004      	b.n	8000a2c <HAL_GPIO_Init+0x244>
 8000a22:	2302      	movs	r3, #2
 8000a24:	e002      	b.n	8000a2c <HAL_GPIO_Init+0x244>
 8000a26:	2301      	movs	r3, #1
 8000a28:	e000      	b.n	8000a2c <HAL_GPIO_Init+0x244>
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	697a      	ldr	r2, [r7, #20]
 8000a2e:	f002 0203 	and.w	r2, r2, #3
 8000a32:	0092      	lsls	r2, r2, #2
 8000a34:	4093      	lsls	r3, r2
 8000a36:	693a      	ldr	r2, [r7, #16]
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a3c:	4936      	ldr	r1, [pc, #216]	; (8000b18 <HAL_GPIO_Init+0x330>)
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	089b      	lsrs	r3, r3, #2
 8000a42:	3302      	adds	r3, #2
 8000a44:	693a      	ldr	r2, [r7, #16]
 8000a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000a4a:	4b3a      	ldr	r3, [pc, #232]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	43db      	mvns	r3, r3
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	4013      	ands	r3, r2
 8000a58:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
 8000a5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d003      	beq.n	8000a6e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000a66:	693a      	ldr	r2, [r7, #16]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	4313      	orrs	r3, r2
 8000a6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a6e:	4a31      	ldr	r2, [pc, #196]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000a70:	693b      	ldr	r3, [r7, #16]
 8000a72:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000a74:	4b2f      	ldr	r3, [pc, #188]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	43db      	mvns	r3, r3
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	4013      	ands	r3, r2
 8000a82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	685b      	ldr	r3, [r3, #4]
 8000a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d003      	beq.n	8000a98 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000a90:	693a      	ldr	r2, [r7, #16]
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	4313      	orrs	r3, r2
 8000a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000a98:	4a26      	ldr	r2, [pc, #152]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000a9a:	693b      	ldr	r3, [r7, #16]
 8000a9c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000a9e:	4b25      	ldr	r3, [pc, #148]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000aa0:	689b      	ldr	r3, [r3, #8]
 8000aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	43db      	mvns	r3, r3
 8000aa8:	693a      	ldr	r2, [r7, #16]
 8000aaa:	4013      	ands	r3, r2
 8000aac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	685b      	ldr	r3, [r3, #4]
 8000ab2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d003      	beq.n	8000ac2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000aba:	693a      	ldr	r2, [r7, #16]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	4313      	orrs	r3, r2
 8000ac0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ac2:	4a1c      	ldr	r2, [pc, #112]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000ac4:	693b      	ldr	r3, [r7, #16]
 8000ac6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ac8:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000aca:	68db      	ldr	r3, [r3, #12]
 8000acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	43db      	mvns	r3, r3
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d003      	beq.n	8000aec <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	4313      	orrs	r3, r2
 8000aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000aec:	4a11      	ldr	r2, [pc, #68]	; (8000b34 <HAL_GPIO_Init+0x34c>)
 8000aee:	693b      	ldr	r3, [r7, #16]
 8000af0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000af2:	697b      	ldr	r3, [r7, #20]
 8000af4:	3301      	adds	r3, #1
 8000af6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	697b      	ldr	r3, [r7, #20]
 8000afe:	fa22 f303 	lsr.w	r3, r2, r3
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	f47f ae78 	bne.w	80007f8 <HAL_GPIO_Init+0x10>
  }
}
 8000b08:	bf00      	nop
 8000b0a:	371c      	adds	r7, #28
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	40021000 	.word	0x40021000
 8000b18:	40010000 	.word	0x40010000
 8000b1c:	48000400 	.word	0x48000400
 8000b20:	48000800 	.word	0x48000800
 8000b24:	48000c00 	.word	0x48000c00
 8000b28:	48001000 	.word	0x48001000
 8000b2c:	48001400 	.word	0x48001400
 8000b30:	48001800 	.word	0x48001800
 8000b34:	40010400 	.word	0x40010400

08000b38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
 8000b40:	460b      	mov	r3, r1
 8000b42:	807b      	strh	r3, [r7, #2]
 8000b44:	4613      	mov	r3, r2
 8000b46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b48:	787b      	ldrb	r3, [r7, #1]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d003      	beq.n	8000b56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b4e:	887a      	ldrh	r2, [r7, #2]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b54:	e002      	b.n	8000b5c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b56:	887a      	ldrh	r2, [r7, #2]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8000b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b6a:	b08d      	sub	sp, #52	; 0x34
 8000b6c:	af0a      	add	r7, sp, #40	; 0x28
 8000b6e:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d101      	bne.n	8000b7a <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e048      	b.n	8000c0c <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8000b80:	b2db      	uxtb	r3, r3
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d106      	bne.n	8000b94 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f009 f9a8 	bl	8009ee4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	2203      	movs	r2, #3
 8000b98:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	f005 fd3b 	bl	800661c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	603b      	str	r3, [r7, #0]
 8000bac:	687e      	ldr	r6, [r7, #4]
 8000bae:	466d      	mov	r5, sp
 8000bb0:	f106 0410 	add.w	r4, r6, #16
 8000bb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000bb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000bbc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000bc0:	e885 0003 	stmia.w	r5, {r0, r1}
 8000bc4:	1d33      	adds	r3, r6, #4
 8000bc6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bc8:	6838      	ldr	r0, [r7, #0]
 8000bca:	f005 fcd4 	bl	8006576 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f005 fd32 	bl	800663e <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	603b      	str	r3, [r7, #0]
 8000be0:	687e      	ldr	r6, [r7, #4]
 8000be2:	466d      	mov	r5, sp
 8000be4:	f106 0410 	add.w	r4, r6, #16
 8000be8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000bec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000bf0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000bf4:	e885 0003 	stmia.w	r5, {r0, r1}
 8000bf8:	1d33      	adds	r3, r6, #4
 8000bfa:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000bfc:	6838      	ldr	r0, [r7, #0]
 8000bfe:	f005 fe41 	bl	8006884 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2201      	movs	r2, #1
 8000c06:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8000c0a:	2300      	movs	r3, #0
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000c14 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8000c14:	b590      	push	{r4, r7, lr}
 8000c16:	b089      	sub	sp, #36	; 0x24
 8000c18:	af04      	add	r7, sp, #16
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	4608      	mov	r0, r1
 8000c1e:	4611      	mov	r1, r2
 8000c20:	461a      	mov	r2, r3
 8000c22:	4603      	mov	r3, r0
 8000c24:	70fb      	strb	r3, [r7, #3]
 8000c26:	460b      	mov	r3, r1
 8000c28:	70bb      	strb	r3, [r7, #2]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d101      	bne.n	8000c3c <HAL_HCD_HC_Init+0x28>
 8000c38:	2302      	movs	r3, #2
 8000c3a:	e07f      	b.n	8000d3c <HAL_HCD_HC_Init+0x128>
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2201      	movs	r2, #1
 8000c40:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8000c44:	78fa      	ldrb	r2, [r7, #3]
 8000c46:	6879      	ldr	r1, [r7, #4]
 8000c48:	4613      	mov	r3, r2
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	4413      	add	r3, r2
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	440b      	add	r3, r1
 8000c52:	333d      	adds	r3, #61	; 0x3d
 8000c54:	2200      	movs	r2, #0
 8000c56:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8000c58:	78fa      	ldrb	r2, [r7, #3]
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	4413      	add	r3, r2
 8000c62:	00db      	lsls	r3, r3, #3
 8000c64:	440b      	add	r3, r1
 8000c66:	3338      	adds	r3, #56	; 0x38
 8000c68:	787a      	ldrb	r2, [r7, #1]
 8000c6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8000c6c:	78fa      	ldrb	r2, [r7, #3]
 8000c6e:	6879      	ldr	r1, [r7, #4]
 8000c70:	4613      	mov	r3, r2
 8000c72:	009b      	lsls	r3, r3, #2
 8000c74:	4413      	add	r3, r2
 8000c76:	00db      	lsls	r3, r3, #3
 8000c78:	440b      	add	r3, r1
 8000c7a:	3340      	adds	r3, #64	; 0x40
 8000c7c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8000c7e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8000c80:	78fa      	ldrb	r2, [r7, #3]
 8000c82:	6879      	ldr	r1, [r7, #4]
 8000c84:	4613      	mov	r3, r2
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	4413      	add	r3, r2
 8000c8a:	00db      	lsls	r3, r3, #3
 8000c8c:	440b      	add	r3, r1
 8000c8e:	3339      	adds	r3, #57	; 0x39
 8000c90:	78fa      	ldrb	r2, [r7, #3]
 8000c92:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8000c94:	78fa      	ldrb	r2, [r7, #3]
 8000c96:	6879      	ldr	r1, [r7, #4]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	4413      	add	r3, r2
 8000c9e:	00db      	lsls	r3, r3, #3
 8000ca0:	440b      	add	r3, r1
 8000ca2:	333f      	adds	r3, #63	; 0x3f
 8000ca4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000ca8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8000caa:	78fa      	ldrb	r2, [r7, #3]
 8000cac:	78bb      	ldrb	r3, [r7, #2]
 8000cae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000cb2:	b2d8      	uxtb	r0, r3
 8000cb4:	6879      	ldr	r1, [r7, #4]
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	4413      	add	r3, r2
 8000cbc:	00db      	lsls	r3, r3, #3
 8000cbe:	440b      	add	r3, r1
 8000cc0:	333a      	adds	r3, #58	; 0x3a
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8000cc6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	da0a      	bge.n	8000ce4 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8000cce:	78fa      	ldrb	r2, [r7, #3]
 8000cd0:	6879      	ldr	r1, [r7, #4]
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	00db      	lsls	r3, r3, #3
 8000cda:	440b      	add	r3, r1
 8000cdc:	333b      	adds	r3, #59	; 0x3b
 8000cde:	2201      	movs	r2, #1
 8000ce0:	701a      	strb	r2, [r3, #0]
 8000ce2:	e009      	b.n	8000cf8 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8000ce4:	78fa      	ldrb	r2, [r7, #3]
 8000ce6:	6879      	ldr	r1, [r7, #4]
 8000ce8:	4613      	mov	r3, r2
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	4413      	add	r3, r2
 8000cee:	00db      	lsls	r3, r3, #3
 8000cf0:	440b      	add	r3, r1
 8000cf2:	333b      	adds	r3, #59	; 0x3b
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8000cf8:	78fa      	ldrb	r2, [r7, #3]
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	4613      	mov	r3, r2
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	4413      	add	r3, r2
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	440b      	add	r3, r1
 8000d06:	333c      	adds	r3, #60	; 0x3c
 8000d08:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000d0c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6818      	ldr	r0, [r3, #0]
 8000d12:	787c      	ldrb	r4, [r7, #1]
 8000d14:	78ba      	ldrb	r2, [r7, #2]
 8000d16:	78f9      	ldrb	r1, [r7, #3]
 8000d18:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d1a:	9302      	str	r3, [sp, #8]
 8000d1c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000d20:	9301      	str	r3, [sp, #4]
 8000d22:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d26:	9300      	str	r3, [sp, #0]
 8000d28:	4623      	mov	r3, r4
 8000d2a:	f005 fed9 	bl	8006ae0 <USB_HC_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2200      	movs	r2, #0
 8000d36:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bd90      	pop	{r4, r7, pc}

08000d44 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8000d50:	2300      	movs	r3, #0
 8000d52:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8000d5a:	2b01      	cmp	r3, #1
 8000d5c:	d101      	bne.n	8000d62 <HAL_HCD_HC_Halt+0x1e>
 8000d5e:	2302      	movs	r3, #2
 8000d60:	e00f      	b.n	8000d82 <HAL_HCD_HC_Halt+0x3e>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	2201      	movs	r2, #1
 8000d66:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	78fa      	ldrb	r2, [r7, #3]
 8000d70:	4611      	mov	r1, r2
 8000d72:	4618      	mov	r0, r3
 8000d74:	f006 f8bf 	bl	8006ef6 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8000d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	4608      	mov	r0, r1
 8000d96:	4611      	mov	r1, r2
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	70fb      	strb	r3, [r7, #3]
 8000d9e:	460b      	mov	r3, r1
 8000da0:	70bb      	strb	r3, [r7, #2]
 8000da2:	4613      	mov	r3, r2
 8000da4:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 8000da6:	78fa      	ldrb	r2, [r7, #3]
 8000da8:	6879      	ldr	r1, [r7, #4]
 8000daa:	4613      	mov	r3, r2
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	4413      	add	r3, r2
 8000db0:	00db      	lsls	r3, r3, #3
 8000db2:	440b      	add	r3, r1
 8000db4:	333b      	adds	r3, #59	; 0x3b
 8000db6:	78ba      	ldrb	r2, [r7, #2]
 8000db8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8000dba:	78fa      	ldrb	r2, [r7, #3]
 8000dbc:	6879      	ldr	r1, [r7, #4]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	4413      	add	r3, r2
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	440b      	add	r3, r1
 8000dc8:	333f      	adds	r3, #63	; 0x3f
 8000dca:	787a      	ldrb	r2, [r7, #1]
 8000dcc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8000dce:	7c3b      	ldrb	r3, [r7, #16]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d10a      	bne.n	8000dea <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8000dd4:	78fa      	ldrb	r2, [r7, #3]
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	4613      	mov	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	4413      	add	r3, r2
 8000dde:	00db      	lsls	r3, r3, #3
 8000de0:	440b      	add	r3, r1
 8000de2:	3342      	adds	r3, #66	; 0x42
 8000de4:	2203      	movs	r2, #3
 8000de6:	701a      	strb	r2, [r3, #0]
 8000de8:	e009      	b.n	8000dfe <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000dea:	78fa      	ldrb	r2, [r7, #3]
 8000dec:	6879      	ldr	r1, [r7, #4]
 8000dee:	4613      	mov	r3, r2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	4413      	add	r3, r2
 8000df4:	00db      	lsls	r3, r3, #3
 8000df6:	440b      	add	r3, r1
 8000df8:	3342      	adds	r3, #66	; 0x42
 8000dfa:	2202      	movs	r2, #2
 8000dfc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8000dfe:	787b      	ldrb	r3, [r7, #1]
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	f200 80d6 	bhi.w	8000fb2 <HAL_HCD_HC_SubmitRequest+0x226>
 8000e06:	a201      	add	r2, pc, #4	; (adr r2, 8000e0c <HAL_HCD_HC_SubmitRequest+0x80>)
 8000e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0c:	08000e1d 	.word	0x08000e1d
 8000e10:	08000f9d 	.word	0x08000f9d
 8000e14:	08000e89 	.word	0x08000e89
 8000e18:	08000f13 	.word	0x08000f13
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8000e1c:	7c3b      	ldrb	r3, [r7, #16]
 8000e1e:	2b01      	cmp	r3, #1
 8000e20:	f040 80c9 	bne.w	8000fb6 <HAL_HCD_HC_SubmitRequest+0x22a>
 8000e24:	78bb      	ldrb	r3, [r7, #2]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	f040 80c5 	bne.w	8000fb6 <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8000e2c:	8b3b      	ldrh	r3, [r7, #24]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d109      	bne.n	8000e46 <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8000e32:	78fa      	ldrb	r2, [r7, #3]
 8000e34:	6879      	ldr	r1, [r7, #4]
 8000e36:	4613      	mov	r3, r2
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	4413      	add	r3, r2
 8000e3c:	00db      	lsls	r3, r3, #3
 8000e3e:	440b      	add	r3, r1
 8000e40:	3351      	adds	r3, #81	; 0x51
 8000e42:	2201      	movs	r2, #1
 8000e44:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000e46:	78fa      	ldrb	r2, [r7, #3]
 8000e48:	6879      	ldr	r1, [r7, #4]
 8000e4a:	4613      	mov	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	4413      	add	r3, r2
 8000e50:	00db      	lsls	r3, r3, #3
 8000e52:	440b      	add	r3, r1
 8000e54:	3351      	adds	r3, #81	; 0x51
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d10a      	bne.n	8000e72 <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000e5c:	78fa      	ldrb	r2, [r7, #3]
 8000e5e:	6879      	ldr	r1, [r7, #4]
 8000e60:	4613      	mov	r3, r2
 8000e62:	009b      	lsls	r3, r3, #2
 8000e64:	4413      	add	r3, r2
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	440b      	add	r3, r1
 8000e6a:	3342      	adds	r3, #66	; 0x42
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000e70:	e0a1      	b.n	8000fb6 <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000e72:	78fa      	ldrb	r2, [r7, #3]
 8000e74:	6879      	ldr	r1, [r7, #4]
 8000e76:	4613      	mov	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	4413      	add	r3, r2
 8000e7c:	00db      	lsls	r3, r3, #3
 8000e7e:	440b      	add	r3, r1
 8000e80:	3342      	adds	r3, #66	; 0x42
 8000e82:	2202      	movs	r2, #2
 8000e84:	701a      	strb	r2, [r3, #0]
      break;
 8000e86:	e096      	b.n	8000fb6 <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8000e88:	78bb      	ldrb	r3, [r7, #2]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d120      	bne.n	8000ed0 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000e8e:	78fa      	ldrb	r2, [r7, #3]
 8000e90:	6879      	ldr	r1, [r7, #4]
 8000e92:	4613      	mov	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	00db      	lsls	r3, r3, #3
 8000e9a:	440b      	add	r3, r1
 8000e9c:	3351      	adds	r3, #81	; 0x51
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d10a      	bne.n	8000eba <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000ea4:	78fa      	ldrb	r2, [r7, #3]
 8000ea6:	6879      	ldr	r1, [r7, #4]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	4413      	add	r3, r2
 8000eae:	00db      	lsls	r3, r3, #3
 8000eb0:	440b      	add	r3, r1
 8000eb2:	3342      	adds	r3, #66	; 0x42
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8000eb8:	e07e      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000eba:	78fa      	ldrb	r2, [r7, #3]
 8000ebc:	6879      	ldr	r1, [r7, #4]
 8000ebe:	4613      	mov	r3, r2
 8000ec0:	009b      	lsls	r3, r3, #2
 8000ec2:	4413      	add	r3, r2
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	440b      	add	r3, r1
 8000ec8:	3342      	adds	r3, #66	; 0x42
 8000eca:	2202      	movs	r2, #2
 8000ecc:	701a      	strb	r2, [r3, #0]
      break;
 8000ece:	e073      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000ed0:	78fa      	ldrb	r2, [r7, #3]
 8000ed2:	6879      	ldr	r1, [r7, #4]
 8000ed4:	4613      	mov	r3, r2
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	4413      	add	r3, r2
 8000eda:	00db      	lsls	r3, r3, #3
 8000edc:	440b      	add	r3, r1
 8000ede:	3350      	adds	r3, #80	; 0x50
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d10a      	bne.n	8000efc <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000ee6:	78fa      	ldrb	r2, [r7, #3]
 8000ee8:	6879      	ldr	r1, [r7, #4]
 8000eea:	4613      	mov	r3, r2
 8000eec:	009b      	lsls	r3, r3, #2
 8000eee:	4413      	add	r3, r2
 8000ef0:	00db      	lsls	r3, r3, #3
 8000ef2:	440b      	add	r3, r1
 8000ef4:	3342      	adds	r3, #66	; 0x42
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	701a      	strb	r2, [r3, #0]
      break;
 8000efa:	e05d      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000efc:	78fa      	ldrb	r2, [r7, #3]
 8000efe:	6879      	ldr	r1, [r7, #4]
 8000f00:	4613      	mov	r3, r2
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	4413      	add	r3, r2
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	440b      	add	r3, r1
 8000f0a:	3342      	adds	r3, #66	; 0x42
 8000f0c:	2202      	movs	r2, #2
 8000f0e:	701a      	strb	r2, [r3, #0]
      break;
 8000f10:	e052      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8000f12:	78bb      	ldrb	r3, [r7, #2]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d120      	bne.n	8000f5a <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8000f18:	78fa      	ldrb	r2, [r7, #3]
 8000f1a:	6879      	ldr	r1, [r7, #4]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	4413      	add	r3, r2
 8000f22:	00db      	lsls	r3, r3, #3
 8000f24:	440b      	add	r3, r1
 8000f26:	3351      	adds	r3, #81	; 0x51
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d10a      	bne.n	8000f44 <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f2e:	78fa      	ldrb	r2, [r7, #3]
 8000f30:	6879      	ldr	r1, [r7, #4]
 8000f32:	4613      	mov	r3, r2
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	4413      	add	r3, r2
 8000f38:	00db      	lsls	r3, r3, #3
 8000f3a:	440b      	add	r3, r1
 8000f3c:	3342      	adds	r3, #66	; 0x42
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8000f42:	e039      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f44:	78fa      	ldrb	r2, [r7, #3]
 8000f46:	6879      	ldr	r1, [r7, #4]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	009b      	lsls	r3, r3, #2
 8000f4c:	4413      	add	r3, r2
 8000f4e:	00db      	lsls	r3, r3, #3
 8000f50:	440b      	add	r3, r1
 8000f52:	3342      	adds	r3, #66	; 0x42
 8000f54:	2202      	movs	r2, #2
 8000f56:	701a      	strb	r2, [r3, #0]
      break;
 8000f58:	e02e      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8000f5a:	78fa      	ldrb	r2, [r7, #3]
 8000f5c:	6879      	ldr	r1, [r7, #4]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	4413      	add	r3, r2
 8000f64:	00db      	lsls	r3, r3, #3
 8000f66:	440b      	add	r3, r1
 8000f68:	3350      	adds	r3, #80	; 0x50
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10a      	bne.n	8000f86 <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f70:	78fa      	ldrb	r2, [r7, #3]
 8000f72:	6879      	ldr	r1, [r7, #4]
 8000f74:	4613      	mov	r3, r2
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	4413      	add	r3, r2
 8000f7a:	00db      	lsls	r3, r3, #3
 8000f7c:	440b      	add	r3, r1
 8000f7e:	3342      	adds	r3, #66	; 0x42
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
      break;
 8000f84:	e018      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8000f86:	78fa      	ldrb	r2, [r7, #3]
 8000f88:	6879      	ldr	r1, [r7, #4]
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	4413      	add	r3, r2
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	440b      	add	r3, r1
 8000f94:	3342      	adds	r3, #66	; 0x42
 8000f96:	2202      	movs	r2, #2
 8000f98:	701a      	strb	r2, [r3, #0]
      break;
 8000f9a:	e00d      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8000f9c:	78fa      	ldrb	r2, [r7, #3]
 8000f9e:	6879      	ldr	r1, [r7, #4]
 8000fa0:	4613      	mov	r3, r2
 8000fa2:	009b      	lsls	r3, r3, #2
 8000fa4:	4413      	add	r3, r2
 8000fa6:	00db      	lsls	r3, r3, #3
 8000fa8:	440b      	add	r3, r1
 8000faa:	3342      	adds	r3, #66	; 0x42
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
      break;
 8000fb0:	e002      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 8000fb2:	bf00      	nop
 8000fb4:	e000      	b.n	8000fb8 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 8000fb6:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8000fb8:	78fa      	ldrb	r2, [r7, #3]
 8000fba:	6879      	ldr	r1, [r7, #4]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	00db      	lsls	r3, r3, #3
 8000fc4:	440b      	add	r3, r1
 8000fc6:	3344      	adds	r3, #68	; 0x44
 8000fc8:	697a      	ldr	r2, [r7, #20]
 8000fca:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8000fcc:	78fa      	ldrb	r2, [r7, #3]
 8000fce:	8b39      	ldrh	r1, [r7, #24]
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	4413      	add	r3, r2
 8000fd8:	00db      	lsls	r3, r3, #3
 8000fda:	4403      	add	r3, r0
 8000fdc:	3348      	adds	r3, #72	; 0x48
 8000fde:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8000fe0:	78fa      	ldrb	r2, [r7, #3]
 8000fe2:	6879      	ldr	r1, [r7, #4]
 8000fe4:	4613      	mov	r3, r2
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	4413      	add	r3, r2
 8000fea:	00db      	lsls	r3, r3, #3
 8000fec:	440b      	add	r3, r1
 8000fee:	335c      	adds	r3, #92	; 0x5c
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8000ff4:	78fa      	ldrb	r2, [r7, #3]
 8000ff6:	6879      	ldr	r1, [r7, #4]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	4413      	add	r3, r2
 8000ffe:	00db      	lsls	r3, r3, #3
 8001000:	440b      	add	r3, r1
 8001002:	334c      	adds	r3, #76	; 0x4c
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001008:	78fa      	ldrb	r2, [r7, #3]
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	4613      	mov	r3, r2
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	4413      	add	r3, r2
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	440b      	add	r3, r1
 8001016:	3339      	adds	r3, #57	; 0x39
 8001018:	78fa      	ldrb	r2, [r7, #3]
 800101a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800101c:	78fa      	ldrb	r2, [r7, #3]
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4613      	mov	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	440b      	add	r3, r1
 800102a:	335d      	adds	r3, #93	; 0x5d
 800102c:	2200      	movs	r2, #0
 800102e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6818      	ldr	r0, [r3, #0]
 8001034:	78fa      	ldrb	r2, [r7, #3]
 8001036:	4613      	mov	r3, r2
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	3338      	adds	r3, #56	; 0x38
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	4413      	add	r3, r2
 8001044:	4619      	mov	r1, r3
 8001046:	f005 fe43 	bl	8006cd0 <USB_HC_StartXfer>
 800104a:	4603      	mov	r3, r0
}
 800104c:	4618      	mov	r0, r3
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	4618      	mov	r0, r3
 800106c:	f005 fbc7 	bl	80067fe <USB_GetMode>
 8001070:	4603      	mov	r3, r0
 8001072:	2b01      	cmp	r3, #1
 8001074:	f040 80f2 	bne.w	800125c <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4618      	mov	r0, r3
 800107e:	f005 fbab 	bl	80067d8 <USB_ReadInterrupts>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	f000 80e8 	beq.w	800125a <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4618      	mov	r0, r3
 8001090:	f005 fba2 	bl	80067d8 <USB_ReadInterrupts>
 8001094:	4603      	mov	r3, r0
 8001096:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800109a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800109e:	d104      	bne.n	80010aa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80010a8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4618      	mov	r0, r3
 80010b0:	f005 fb92 	bl	80067d8 <USB_ReadInterrupts>
 80010b4:	4603      	mov	r3, r0
 80010b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80010be:	d104      	bne.n	80010ca <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80010c8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4618      	mov	r0, r3
 80010d0:	f005 fb82 	bl	80067d8 <USB_ReadInterrupts>
 80010d4:	4603      	mov	r3, r0
 80010d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80010de:	d104      	bne.n	80010ea <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80010e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f005 fb72 	bl	80067d8 <USB_ReadInterrupts>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	2b02      	cmp	r3, #2
 80010fc:	d103      	bne.n	8001106 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2202      	movs	r2, #2
 8001104:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	f005 fb64 	bl	80067d8 <USB_ReadInterrupts>
 8001110:	4603      	mov	r3, r0
 8001112:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001116:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800111a:	d118      	bne.n	800114e <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001122:	461a      	mov	r2, r3
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8001130:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8001132:	6878      	ldr	r0, [r7, #4]
 8001134:	f008 ff50 	bl	8009fd8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	2101      	movs	r1, #1
 800113e:	4618      	mov	r0, r3
 8001140:	f005 fc46 	bl	80069d0 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800114c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4618      	mov	r0, r3
 8001154:	f005 fb40 	bl	80067d8 <USB_ReadInterrupts>
 8001158:	4603      	mov	r3, r0
 800115a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800115e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001162:	d102      	bne.n	800116a <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler(hhcd);
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f001 f8b5 	bl	80022d4 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4618      	mov	r0, r3
 8001170:	f005 fb32 	bl	80067d8 <USB_ReadInterrupts>
 8001174:	4603      	mov	r3, r0
 8001176:	f003 0308 	and.w	r3, r3, #8
 800117a:	2b08      	cmp	r3, #8
 800117c:	d106      	bne.n	800118c <HAL_HCD_IRQHandler+0x138>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f008 ff0e 	bl	8009fa0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	2208      	movs	r2, #8
 800118a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4618      	mov	r0, r3
 8001192:	f005 fb21 	bl	80067d8 <USB_ReadInterrupts>
 8001196:	4603      	mov	r3, r0
 8001198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800119c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80011a0:	d138      	bne.n	8001214 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f005 fe94 	bl	8006ed4 <USB_HC_ReadInterrupt>
 80011ac:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]
 80011b2:	e025      	b.n	8001200 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	68ba      	ldr	r2, [r7, #8]
 80011bc:	fa22 f303 	lsr.w	r3, r2, r3
 80011c0:	f003 0301 	and.w	r3, r3, #1
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d018      	beq.n	80011fa <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	015a      	lsls	r2, r3, #5
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	4413      	add	r3, r2
 80011d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80011da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80011de:	d106      	bne.n	80011ee <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	4619      	mov	r1, r3
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f000 f8b3 	bl	8001352 <HCD_HC_IN_IRQHandler>
 80011ec:	e005      	b.n	80011fa <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4619      	mov	r1, r3
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f000 fc4d 	bl	8001a94 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	3301      	adds	r3, #1
 80011fe:	617b      	str	r3, [r7, #20]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689a      	ldr	r2, [r3, #8]
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	429a      	cmp	r2, r3
 8001208:	d8d4      	bhi.n	80011b4 <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001212:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4618      	mov	r0, r3
 800121a:	f005 fadd 	bl	80067d8 <USB_ReadInterrupts>
 800121e:	4603      	mov	r3, r0
 8001220:	f003 0310 	and.w	r3, r3, #16
 8001224:	2b10      	cmp	r3, #16
 8001226:	d101      	bne.n	800122c <HAL_HCD_IRQHandler+0x1d8>
 8001228:	2301      	movs	r3, #1
 800122a:	e000      	b.n	800122e <HAL_HCD_IRQHandler+0x1da>
 800122c:	2300      	movs	r3, #0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d014      	beq.n	800125c <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	6812      	ldr	r2, [r2, #0]
 800123a:	6992      	ldr	r2, [r2, #24]
 800123c:	f022 0210 	bic.w	r2, r2, #16
 8001240:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f000 ff9a 	bl	800217c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	687a      	ldr	r2, [r7, #4]
 800124e:	6812      	ldr	r2, [r2, #0]
 8001250:	6992      	ldr	r2, [r2, #24]
 8001252:	f042 0210 	orr.w	r2, r2, #16
 8001256:	619a      	str	r2, [r3, #24]
 8001258:	e000      	b.n	800125c <HAL_HCD_IRQHandler+0x208>
      return;
 800125a:	bf00      	nop
    }
  }
}
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001262:	b580      	push	{r7, lr}
 8001264:	b082      	sub	sp, #8
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001270:	2b01      	cmp	r3, #1
 8001272:	d101      	bne.n	8001278 <HAL_HCD_Start+0x16>
 8001274:	2302      	movs	r3, #2
 8001276:	e013      	b.n	80012a0 <HAL_HCD_Start+0x3e>
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2201      	movs	r2, #1
 800127c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f005 f9b8 	bl	80065fa <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2101      	movs	r1, #1
 8001290:	4618      	mov	r0, r3
 8001292:	f005 fbd9 	bl	8006a48 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 800129e:	2300      	movs	r3, #0
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d101      	bne.n	80012be <HAL_HCD_Stop+0x16>
 80012ba:	2302      	movs	r3, #2
 80012bc:	e00d      	b.n	80012da <HAL_HCD_Stop+0x32>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2201      	movs	r2, #1
 80012c2:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4618      	mov	r0, r3
 80012cc:	f005 ff1c 	bl	8007108 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80012d8:	2300      	movs	r3, #0
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80012e2:	b480      	push	{r7}
 80012e4:	b083      	sub	sp, #12
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	6078      	str	r0, [r7, #4]
 80012ea:	460b      	mov	r3, r1
 80012ec:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80012ee:	78fa      	ldrb	r2, [r7, #3]
 80012f0:	6879      	ldr	r1, [r7, #4]
 80012f2:	4613      	mov	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4413      	add	r3, r2
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	440b      	add	r3, r1
 80012fc:	335c      	adds	r3, #92	; 0x5c
 80012fe:	781b      	ldrb	r3, [r3, #0]
}
 8001300:	4618      	mov	r0, r3
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr

0800130c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	460b      	mov	r3, r1
 8001316:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001318:	78fa      	ldrb	r2, [r7, #3]
 800131a:	6879      	ldr	r1, [r7, #4]
 800131c:	4613      	mov	r3, r2
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	00db      	lsls	r3, r3, #3
 8001324:	440b      	add	r3, r1
 8001326:	334c      	adds	r3, #76	; 0x4c
 8001328:	681b      	ldr	r3, [r3, #0]
}
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fbbb 	bl	8006abe <USB_GetCurrentFrame>
 8001348:	4603      	mov	r3, r0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b086      	sub	sp, #24
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
 800135a:	460b      	mov	r3, r1
 800135c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001368:	78fb      	ldrb	r3, [r7, #3]
 800136a:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	015a      	lsls	r2, r3, #5
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	4413      	add	r3, r2
 8001374:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 0304 	and.w	r3, r3, #4
 800137e:	2b04      	cmp	r3, #4
 8001380:	d11a      	bne.n	80013b8 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	015a      	lsls	r2, r3, #5
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	4413      	add	r3, r2
 800138a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800138e:	461a      	mov	r2, r3
 8001390:	2304      	movs	r3, #4
 8001392:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	015a      	lsls	r2, r3, #5
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	4413      	add	r3, r2
 800139c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013a0:	4619      	mov	r1, r3
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	015a      	lsls	r2, r3, #5
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	4413      	add	r3, r2
 80013aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	60cb      	str	r3, [r1, #12]
 80013b6:	e097      	b.n	80014e8 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	015a      	lsls	r2, r3, #5
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	4413      	add	r3, r2
 80013c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 0320 	and.w	r3, r3, #32
 80013ca:	2b20      	cmp	r3, #32
 80013cc:	d109      	bne.n	80013e2 <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	015a      	lsls	r2, r3, #5
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	4413      	add	r3, r2
 80013d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013da:	461a      	mov	r2, r3
 80013dc:	2320      	movs	r3, #32
 80013de:	6093      	str	r3, [r2, #8]
 80013e0:	e082      	b.n	80014e8 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	015a      	lsls	r2, r3, #5
 80013e6:	693b      	ldr	r3, [r7, #16]
 80013e8:	4413      	add	r3, r2
 80013ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	f003 0308 	and.w	r3, r3, #8
 80013f4:	2b08      	cmp	r3, #8
 80013f6:	d135      	bne.n	8001464 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	015a      	lsls	r2, r3, #5
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	4413      	add	r3, r2
 8001400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001404:	4619      	mov	r1, r3
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	015a      	lsls	r2, r3, #5
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	4413      	add	r3, r2
 800140e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	f043 0302 	orr.w	r3, r3, #2
 8001418:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800141a:	6879      	ldr	r1, [r7, #4]
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	4613      	mov	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4413      	add	r3, r2
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	440b      	add	r3, r1
 8001428:	335d      	adds	r3, #93	; 0x5d
 800142a:	2205      	movs	r2, #5
 800142c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	015a      	lsls	r2, r3, #5
 8001432:	693b      	ldr	r3, [r7, #16]
 8001434:	4413      	add	r3, r2
 8001436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800143a:	461a      	mov	r2, r3
 800143c:	2310      	movs	r3, #16
 800143e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	015a      	lsls	r2, r3, #5
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	4413      	add	r3, r2
 8001448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800144c:	461a      	mov	r2, r3
 800144e:	2308      	movs	r3, #8
 8001450:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	68fa      	ldr	r2, [r7, #12]
 8001458:	b2d2      	uxtb	r2, r2
 800145a:	4611      	mov	r1, r2
 800145c:	4618      	mov	r0, r3
 800145e:	f005 fd4a 	bl	8006ef6 <USB_HC_Halt>
 8001462:	e041      	b.n	80014e8 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	015a      	lsls	r2, r3, #5
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	4413      	add	r3, r2
 800146c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800147a:	d135      	bne.n	80014e8 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	015a      	lsls	r2, r3, #5
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	4413      	add	r3, r2
 8001484:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001488:	4619      	mov	r1, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	015a      	lsls	r2, r3, #5
 800148e:	693b      	ldr	r3, [r7, #16]
 8001490:	4413      	add	r3, r2
 8001492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001496:	68db      	ldr	r3, [r3, #12]
 8001498:	f043 0302 	orr.w	r3, r3, #2
 800149c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	68fa      	ldr	r2, [r7, #12]
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f005 fd24 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	015a      	lsls	r2, r3, #5
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	4413      	add	r3, r2
 80014b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014ba:	461a      	mov	r2, r3
 80014bc:	2310      	movs	r3, #16
 80014be:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80014c0:	6879      	ldr	r1, [r7, #4]
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	440b      	add	r3, r1
 80014ce:	335d      	adds	r3, #93	; 0x5d
 80014d0:	2208      	movs	r2, #8
 80014d2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	015a      	lsls	r2, r3, #5
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	4413      	add	r3, r2
 80014dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014e0:	461a      	mov	r2, r3
 80014e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014e6:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	015a      	lsls	r2, r3, #5
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4413      	add	r3, r2
 80014f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014fe:	d123      	bne.n	8001548 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	015a      	lsls	r2, r3, #5
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	4413      	add	r3, r2
 8001508:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800150c:	4619      	mov	r1, r3
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	015a      	lsls	r2, r3, #5
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	4413      	add	r3, r2
 8001516:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	68fa      	ldr	r2, [r7, #12]
 8001528:	b2d2      	uxtb	r2, r2
 800152a:	4611      	mov	r1, r2
 800152c:	4618      	mov	r0, r3
 800152e:	f005 fce2 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	015a      	lsls	r2, r3, #5
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	4413      	add	r3, r2
 800153a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800153e:	461a      	mov	r2, r3
 8001540:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001544:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001546:	e2a1      	b.n	8001a8c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	015a      	lsls	r2, r3, #5
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	4413      	add	r3, r2
 8001550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001554:	689b      	ldr	r3, [r3, #8]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	2b01      	cmp	r3, #1
 800155c:	f040 80c3 	bne.w	80016e6 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	691b      	ldr	r3, [r3, #16]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d01b      	beq.n	80015a0 <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001568:	6879      	ldr	r1, [r7, #4]
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	00db      	lsls	r3, r3, #3
 8001574:	440b      	add	r3, r1
 8001576:	3348      	adds	r3, #72	; 0x48
 8001578:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	0159      	lsls	r1, r3, #5
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	440b      	add	r3, r1
 8001582:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 800158c:	1ad1      	subs	r1, r2, r3
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	68fa      	ldr	r2, [r7, #12]
 8001592:	4613      	mov	r3, r2
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	4413      	add	r3, r2
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	4403      	add	r3, r0
 800159c:	334c      	adds	r3, #76	; 0x4c
 800159e:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	440b      	add	r3, r1
 80015ae:	335d      	adds	r3, #93	; 0x5d
 80015b0:	2201      	movs	r2, #1
 80015b2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80015b4:	6879      	ldr	r1, [r7, #4]
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	4613      	mov	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	440b      	add	r3, r1
 80015c2:	3358      	adds	r3, #88	; 0x58
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	015a      	lsls	r2, r3, #5
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	4413      	add	r3, r2
 80015d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80015d4:	461a      	mov	r2, r3
 80015d6:	2301      	movs	r3, #1
 80015d8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80015da:	6879      	ldr	r1, [r7, #4]
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	4613      	mov	r3, r2
 80015e0:	009b      	lsls	r3, r3, #2
 80015e2:	4413      	add	r3, r2
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	440b      	add	r3, r1
 80015e8:	333f      	adds	r3, #63	; 0x3f
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d00a      	beq.n	8001606 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80015f0:	6879      	ldr	r1, [r7, #4]
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	4613      	mov	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	440b      	add	r3, r1
 80015fe:	333f      	adds	r3, #63	; 0x3f
 8001600:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001602:	2b02      	cmp	r3, #2
 8001604:	d122      	bne.n	800164c <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	015a      	lsls	r2, r3, #5
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	4413      	add	r3, r2
 800160e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001612:	4619      	mov	r1, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	015a      	lsls	r2, r3, #5
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	4413      	add	r3, r2
 800161c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001620:	68db      	ldr	r3, [r3, #12]
 8001622:	f043 0302 	orr.w	r3, r3, #2
 8001626:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	68fa      	ldr	r2, [r7, #12]
 800162e:	b2d2      	uxtb	r2, r2
 8001630:	4611      	mov	r1, r2
 8001632:	4618      	mov	r0, r3
 8001634:	f005 fc5f 	bl	8006ef6 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	015a      	lsls	r2, r3, #5
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	4413      	add	r3, r2
 8001640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001644:	461a      	mov	r2, r3
 8001646:	2310      	movs	r3, #16
 8001648:	6093      	str	r3, [r2, #8]
 800164a:	e035      	b.n	80016b8 <HCD_HC_IN_IRQHandler+0x366>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	68fa      	ldr	r2, [r7, #12]
 8001650:	4613      	mov	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4413      	add	r3, r2
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	440b      	add	r3, r1
 800165a:	333f      	adds	r3, #63	; 0x3f
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	2b03      	cmp	r3, #3
 8001660:	d12a      	bne.n	80016b8 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	015a      	lsls	r2, r3, #5
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	4413      	add	r3, r2
 800166a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800166e:	4619      	mov	r1, r3
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	015a      	lsls	r2, r3, #5
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	4413      	add	r3, r2
 8001678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001682:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001684:	6879      	ldr	r1, [r7, #4]
 8001686:	68fa      	ldr	r2, [r7, #12]
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	00db      	lsls	r3, r3, #3
 8001690:	440b      	add	r3, r1
 8001692:	335c      	adds	r3, #92	; 0x5c
 8001694:	2201      	movs	r2, #1
 8001696:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	b2d8      	uxtb	r0, r3
 800169c:	6879      	ldr	r1, [r7, #4]
 800169e:	68fa      	ldr	r2, [r7, #12]
 80016a0:	4613      	mov	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	4413      	add	r3, r2
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	440b      	add	r3, r1
 80016aa:	335c      	adds	r3, #92	; 0x5c
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	461a      	mov	r2, r3
 80016b0:	4601      	mov	r1, r0
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f008 fc9e 	bl	8009ff4 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80016b8:	6879      	ldr	r1, [r7, #4]
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	4613      	mov	r3, r2
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	4413      	add	r3, r2
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	440b      	add	r3, r1
 80016c6:	3350      	adds	r3, #80	; 0x50
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	f083 0301 	eor.w	r3, r3, #1
 80016ce:	b2d8      	uxtb	r0, r3
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	68fa      	ldr	r2, [r7, #12]
 80016d4:	4613      	mov	r3, r2
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	440b      	add	r3, r1
 80016de:	3350      	adds	r3, #80	; 0x50
 80016e0:	4602      	mov	r2, r0
 80016e2:	701a      	strb	r2, [r3, #0]
}
 80016e4:	e1d2      	b.n	8001a8c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	015a      	lsls	r2, r3, #5
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	4413      	add	r3, r2
 80016ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	f040 80f2 	bne.w	80018e2 <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	015a      	lsls	r2, r3, #5
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	4413      	add	r3, r2
 8001706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800170a:	4619      	mov	r1, r3
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	015a      	lsls	r2, r3, #5
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	4413      	add	r3, r2
 8001714:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	f023 0302 	bic.w	r3, r3, #2
 800171e:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	335d      	adds	r3, #93	; 0x5d
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2b01      	cmp	r3, #1
 8001734:	d10a      	bne.n	800174c <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001736:	6879      	ldr	r1, [r7, #4]
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	4613      	mov	r3, r2
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	335c      	adds	r3, #92	; 0x5c
 8001746:	2201      	movs	r2, #1
 8001748:	701a      	strb	r2, [r3, #0]
 800174a:	e0b0      	b.n	80018ae <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800174c:	6879      	ldr	r1, [r7, #4]
 800174e:	68fa      	ldr	r2, [r7, #12]
 8001750:	4613      	mov	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	4413      	add	r3, r2
 8001756:	00db      	lsls	r3, r3, #3
 8001758:	440b      	add	r3, r1
 800175a:	335d      	adds	r3, #93	; 0x5d
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b05      	cmp	r3, #5
 8001760:	d10a      	bne.n	8001778 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	68fa      	ldr	r2, [r7, #12]
 8001766:	4613      	mov	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
 8001770:	335c      	adds	r3, #92	; 0x5c
 8001772:	2205      	movs	r2, #5
 8001774:	701a      	strb	r2, [r3, #0]
 8001776:	e09a      	b.n	80018ae <HCD_HC_IN_IRQHandler+0x55c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	4613      	mov	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	440b      	add	r3, r1
 8001786:	335d      	adds	r3, #93	; 0x5d
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b06      	cmp	r3, #6
 800178c:	d00a      	beq.n	80017a4 <HCD_HC_IN_IRQHandler+0x452>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800178e:	6879      	ldr	r1, [r7, #4]
 8001790:	68fa      	ldr	r2, [r7, #12]
 8001792:	4613      	mov	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	440b      	add	r3, r1
 800179c:	335d      	adds	r3, #93	; 0x5d
 800179e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80017a0:	2b08      	cmp	r3, #8
 80017a2:	d156      	bne.n	8001852 <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	68fa      	ldr	r2, [r7, #12]
 80017a8:	4613      	mov	r3, r2
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	4413      	add	r3, r2
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	440b      	add	r3, r1
 80017b2:	3358      	adds	r3, #88	; 0x58
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	1c59      	adds	r1, r3, #1
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	4403      	add	r3, r0
 80017c6:	3358      	adds	r3, #88	; 0x58
 80017c8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	4613      	mov	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	440b      	add	r3, r1
 80017d8:	3358      	adds	r3, #88	; 0x58
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b03      	cmp	r3, #3
 80017de:	d914      	bls.n	800180a <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80017e0:	6879      	ldr	r1, [r7, #4]
 80017e2:	68fa      	ldr	r2, [r7, #12]
 80017e4:	4613      	mov	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4413      	add	r3, r2
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	440b      	add	r3, r1
 80017ee:	3358      	adds	r3, #88	; 0x58
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80017f4:	6879      	ldr	r1, [r7, #4]
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	4613      	mov	r3, r2
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	4413      	add	r3, r2
 80017fe:	00db      	lsls	r3, r3, #3
 8001800:	440b      	add	r3, r1
 8001802:	335c      	adds	r3, #92	; 0x5c
 8001804:	2204      	movs	r2, #4
 8001806:	701a      	strb	r2, [r3, #0]
 8001808:	e009      	b.n	800181e <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	68fa      	ldr	r2, [r7, #12]
 800180e:	4613      	mov	r3, r2
 8001810:	009b      	lsls	r3, r3, #2
 8001812:	4413      	add	r3, r2
 8001814:	00db      	lsls	r3, r3, #3
 8001816:	440b      	add	r3, r1
 8001818:	335c      	adds	r3, #92	; 0x5c
 800181a:	2202      	movs	r2, #2
 800181c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	015a      	lsls	r2, r3, #5
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	4413      	add	r3, r2
 8001826:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001834:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800183c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	015a      	lsls	r2, r3, #5
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	4413      	add	r3, r2
 8001846:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800184a:	461a      	mov	r2, r3
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	e02d      	b.n	80018ae <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	4613      	mov	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4413      	add	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	440b      	add	r3, r1
 8001860:	335d      	adds	r3, #93	; 0x5d
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b03      	cmp	r3, #3
 8001866:	d122      	bne.n	80018ae <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001868:	6879      	ldr	r1, [r7, #4]
 800186a:	68fa      	ldr	r2, [r7, #12]
 800186c:	4613      	mov	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	440b      	add	r3, r1
 8001876:	335c      	adds	r3, #92	; 0x5c
 8001878:	2202      	movs	r2, #2
 800187a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	015a      	lsls	r2, r3, #5
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	4413      	add	r3, r2
 8001884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001892:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800189a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	015a      	lsls	r2, r3, #5
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	4413      	add	r3, r2
 80018a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018a8:	461a      	mov	r2, r3
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	015a      	lsls	r2, r3, #5
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	4413      	add	r3, r2
 80018b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018ba:	461a      	mov	r2, r3
 80018bc:	2302      	movs	r3, #2
 80018be:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	b2d8      	uxtb	r0, r3
 80018c4:	6879      	ldr	r1, [r7, #4]
 80018c6:	68fa      	ldr	r2, [r7, #12]
 80018c8:	4613      	mov	r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	4413      	add	r3, r2
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	440b      	add	r3, r1
 80018d2:	335c      	adds	r3, #92	; 0x5c
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	461a      	mov	r2, r3
 80018d8:	4601      	mov	r1, r0
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f008 fb8a 	bl	8009ff4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80018e0:	e0d4      	b.n	8001a8c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	015a      	lsls	r2, r3, #5
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	4413      	add	r3, r2
 80018ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018f4:	2b80      	cmp	r3, #128	; 0x80
 80018f6:	d13f      	bne.n	8001978 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	015a      	lsls	r2, r3, #5
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	4413      	add	r3, r2
 8001900:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001904:	4619      	mov	r1, r3
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	015a      	lsls	r2, r3, #5
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	4413      	add	r3, r2
 800190e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	f043 0302 	orr.w	r3, r3, #2
 8001918:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 800191a:	6879      	ldr	r1, [r7, #4]
 800191c:	68fa      	ldr	r2, [r7, #12]
 800191e:	4613      	mov	r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	4413      	add	r3, r2
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	440b      	add	r3, r1
 8001928:	3358      	adds	r3, #88	; 0x58
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	1c59      	adds	r1, r3, #1
 800192e:	6878      	ldr	r0, [r7, #4]
 8001930:	68fa      	ldr	r2, [r7, #12]
 8001932:	4613      	mov	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	00db      	lsls	r3, r3, #3
 800193a:	4403      	add	r3, r0
 800193c:	3358      	adds	r3, #88	; 0x58
 800193e:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001940:	6879      	ldr	r1, [r7, #4]
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	4613      	mov	r3, r2
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	4413      	add	r3, r2
 800194a:	00db      	lsls	r3, r3, #3
 800194c:	440b      	add	r3, r1
 800194e:	335d      	adds	r3, #93	; 0x5d
 8001950:	2206      	movs	r2, #6
 8001952:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	b2d2      	uxtb	r2, r2
 800195c:	4611      	mov	r1, r2
 800195e:	4618      	mov	r0, r3
 8001960:	f005 fac9 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	015a      	lsls	r2, r3, #5
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	4413      	add	r3, r2
 800196c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001970:	461a      	mov	r2, r3
 8001972:	2380      	movs	r3, #128	; 0x80
 8001974:	6093      	str	r3, [r2, #8]
}
 8001976:	e089      	b.n	8001a8c <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	015a      	lsls	r2, r3, #5
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	4413      	add	r3, r2
 8001980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f003 0310 	and.w	r3, r3, #16
 800198a:	2b10      	cmp	r3, #16
 800198c:	d17e      	bne.n	8001a8c <HCD_HC_IN_IRQHandler+0x73a>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800198e:	6879      	ldr	r1, [r7, #4]
 8001990:	68fa      	ldr	r2, [r7, #12]
 8001992:	4613      	mov	r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	4413      	add	r3, r2
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	440b      	add	r3, r1
 800199c:	333f      	adds	r3, #63	; 0x3f
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b03      	cmp	r3, #3
 80019a2:	d123      	bne.n	80019ec <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80019a4:	6879      	ldr	r1, [r7, #4]
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	4613      	mov	r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	4413      	add	r3, r2
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	440b      	add	r3, r1
 80019b2:	3358      	adds	r3, #88	; 0x58
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	015a      	lsls	r2, r3, #5
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	4413      	add	r3, r2
 80019c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019c4:	4619      	mov	r1, r3
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	015a      	lsls	r2, r3, #5
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	4413      	add	r3, r2
 80019ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f043 0302 	orr.w	r3, r3, #2
 80019d8:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	68fa      	ldr	r2, [r7, #12]
 80019e0:	b2d2      	uxtb	r2, r2
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f005 fa86 	bl	8006ef6 <USB_HC_Halt>
 80019ea:	e046      	b.n	8001a7a <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	00db      	lsls	r3, r3, #3
 80019f8:	440b      	add	r3, r1
 80019fa:	333f      	adds	r3, #63	; 0x3f
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d00a      	beq.n	8001a18 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001a02:	6879      	ldr	r1, [r7, #4]
 8001a04:	68fa      	ldr	r2, [r7, #12]
 8001a06:	4613      	mov	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	4413      	add	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	440b      	add	r3, r1
 8001a10:	333f      	adds	r3, #63	; 0x3f
 8001a12:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d130      	bne.n	8001a7a <HCD_HC_IN_IRQHandler+0x728>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8001a18:	6879      	ldr	r1, [r7, #4]
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	4413      	add	r3, r2
 8001a22:	00db      	lsls	r3, r3, #3
 8001a24:	440b      	add	r3, r1
 8001a26:	3358      	adds	r3, #88	; 0x58
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d122      	bne.n	8001a7a <HCD_HC_IN_IRQHandler+0x728>
        hhcd->hc[ch_num].state = HC_NAK;
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	68fa      	ldr	r2, [r7, #12]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	440b      	add	r3, r1
 8001a42:	335d      	adds	r3, #93	; 0x5d
 8001a44:	2203      	movs	r2, #3
 8001a46:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	015a      	lsls	r2, r3, #5
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	4413      	add	r3, r2
 8001a50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a54:	4619      	mov	r1, r3
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	015a      	lsls	r2, r3, #5
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	4413      	add	r3, r2
 8001a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	f043 0302 	orr.w	r3, r3, #2
 8001a68:	60cb      	str	r3, [r1, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	4611      	mov	r1, r2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f005 fa3e 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	015a      	lsls	r2, r3, #5
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	4413      	add	r3, r2
 8001a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001a86:	461a      	mov	r2, r3
 8001a88:	2310      	movs	r3, #16
 8001a8a:	6093      	str	r3, [r2, #8]
}
 8001a8c:	bf00      	nop
 8001a8e:	3718      	adds	r7, #24
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001aaa:	78fb      	ldrb	r3, [r7, #3]
 8001aac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	015a      	lsls	r2, r3, #5
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	f003 0304 	and.w	r3, r3, #4
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d11a      	bne.n	8001afa <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	015a      	lsls	r2, r3, #5
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	4413      	add	r3, r2
 8001acc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	015a      	lsls	r2, r3, #5
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	4413      	add	r3, r2
 8001ade:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	015a      	lsls	r2, r3, #5
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	4413      	add	r3, r2
 8001aec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	f043 0302 	orr.w	r3, r3, #2
 8001af6:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    /* ... */
  }
}
 8001af8:	e33c      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	015a      	lsls	r2, r3, #5
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	4413      	add	r3, r2
 8001b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f003 0320 	and.w	r3, r3, #32
 8001b0c:	2b20      	cmp	r3, #32
 8001b0e:	d142      	bne.n	8001b96 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	015a      	lsls	r2, r3, #5
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4413      	add	r3, r2
 8001b18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	2320      	movs	r3, #32
 8001b20:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8001b22:	6879      	ldr	r1, [r7, #4]
 8001b24:	68fa      	ldr	r2, [r7, #12]
 8001b26:	4613      	mov	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	4413      	add	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	440b      	add	r3, r1
 8001b30:	333d      	adds	r3, #61	; 0x3d
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	f040 831d 	bne.w	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
      hhcd->hc[ch_num].do_ping = 0U;
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	68fa      	ldr	r2, [r7, #12]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	4413      	add	r3, r2
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	440b      	add	r3, r1
 8001b48:	333d      	adds	r3, #61	; 0x3d
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001b4e:	6879      	ldr	r1, [r7, #4]
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	4613      	mov	r3, r2
 8001b54:	009b      	lsls	r3, r3, #2
 8001b56:	4413      	add	r3, r2
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	440b      	add	r3, r1
 8001b5c:	335c      	adds	r3, #92	; 0x5c
 8001b5e:	2202      	movs	r2, #2
 8001b60:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	015a      	lsls	r2, r3, #5
 8001b66:	693b      	ldr	r3, [r7, #16]
 8001b68:	4413      	add	r3, r2
 8001b6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b6e:	4619      	mov	r1, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	015a      	lsls	r2, r3, #5
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4413      	add	r3, r2
 8001b78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b7c:	68db      	ldr	r3, [r3, #12]
 8001b7e:	f043 0302 	orr.w	r3, r3, #2
 8001b82:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	4611      	mov	r1, r2
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f005 f9b1 	bl	8006ef6 <USB_HC_Halt>
}
 8001b94:	e2ee      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	015a      	lsls	r2, r3, #5
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba8:	2b40      	cmp	r3, #64	; 0x40
 8001baa:	d140      	bne.n	8001c2e <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	68fa      	ldr	r2, [r7, #12]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	4413      	add	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	440b      	add	r3, r1
 8001bba:	335d      	adds	r3, #93	; 0x5d
 8001bbc:	2204      	movs	r2, #4
 8001bbe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	440b      	add	r3, r1
 8001bce:	333d      	adds	r3, #61	; 0x3d
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001bd4:	6879      	ldr	r1, [r7, #4]
 8001bd6:	68fa      	ldr	r2, [r7, #12]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4413      	add	r3, r2
 8001bde:	00db      	lsls	r3, r3, #3
 8001be0:	440b      	add	r3, r1
 8001be2:	3358      	adds	r3, #88	; 0x58
 8001be4:	2200      	movs	r2, #0
 8001be6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	015a      	lsls	r2, r3, #5
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	4413      	add	r3, r2
 8001bf0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	015a      	lsls	r2, r3, #5
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	68fa      	ldr	r2, [r7, #12]
 8001c10:	b2d2      	uxtb	r2, r2
 8001c12:	4611      	mov	r1, r2
 8001c14:	4618      	mov	r0, r3
 8001c16:	f005 f96e 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	015a      	lsls	r2, r3, #5
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	4413      	add	r3, r2
 8001c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c26:	461a      	mov	r2, r3
 8001c28:	2340      	movs	r3, #64	; 0x40
 8001c2a:	6093      	str	r3, [r2, #8]
}
 8001c2c:	e2a2      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	015a      	lsls	r2, r3, #5
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	4413      	add	r3, r2
 8001c36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c44:	d123      	bne.n	8001c8e <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	015a      	lsls	r2, r3, #5
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c52:	4619      	mov	r1, r3
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	015a      	lsls	r2, r3, #5
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	f043 0302 	orr.w	r3, r3, #2
 8001c66:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68fa      	ldr	r2, [r7, #12]
 8001c6e:	b2d2      	uxtb	r2, r2
 8001c70:	4611      	mov	r1, r2
 8001c72:	4618      	mov	r0, r3
 8001c74:	f005 f93f 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	015a      	lsls	r2, r3, #5
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	4413      	add	r3, r2
 8001c80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c84:	461a      	mov	r2, r3
 8001c86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c8a:	6093      	str	r3, [r2, #8]
}
 8001c8c:	e272      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	015a      	lsls	r2, r3, #5
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	4413      	add	r3, r2
 8001c96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c9a:	689b      	ldr	r3, [r3, #8]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d136      	bne.n	8001d12 <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001ca4:	6879      	ldr	r1, [r7, #4]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	4413      	add	r3, r2
 8001cae:	00db      	lsls	r3, r3, #3
 8001cb0:	440b      	add	r3, r1
 8001cb2:	3358      	adds	r3, #88	; 0x58
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	015a      	lsls	r2, r3, #5
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	015a      	lsls	r2, r3, #5
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	4413      	add	r3, r2
 8001cce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f043 0302 	orr.w	r3, r3, #2
 8001cd8:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	4611      	mov	r1, r2
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f005 f906 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	015a      	lsls	r2, r3, #5
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	4413      	add	r3, r2
 8001cf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	2301      	movs	r3, #1
 8001cfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	68fa      	ldr	r2, [r7, #12]
 8001d00:	4613      	mov	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4413      	add	r3, r2
 8001d06:	00db      	lsls	r3, r3, #3
 8001d08:	440b      	add	r3, r1
 8001d0a:	335d      	adds	r3, #93	; 0x5d
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	701a      	strb	r2, [r3, #0]
}
 8001d10:	e230      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	015a      	lsls	r2, r3, #5
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	4413      	add	r3, r2
 8001d1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 0308 	and.w	r3, r3, #8
 8001d24:	2b08      	cmp	r3, #8
 8001d26:	d12c      	bne.n	8001d82 <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	015a      	lsls	r2, r3, #5
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	4413      	add	r3, r2
 8001d30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d34:	461a      	mov	r2, r3
 8001d36:	2308      	movs	r3, #8
 8001d38:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	015a      	lsls	r2, r3, #5
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	4413      	add	r3, r2
 8001d42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d46:	4619      	mov	r1, r3
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	015a      	lsls	r2, r3, #5
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	4413      	add	r3, r2
 8001d50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	f043 0302 	orr.w	r3, r3, #2
 8001d5a:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	b2d2      	uxtb	r2, r2
 8001d64:	4611      	mov	r1, r2
 8001d66:	4618      	mov	r0, r3
 8001d68:	f005 f8c5 	bl	8006ef6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	68fa      	ldr	r2, [r7, #12]
 8001d70:	4613      	mov	r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	4413      	add	r3, r2
 8001d76:	00db      	lsls	r3, r3, #3
 8001d78:	440b      	add	r3, r1
 8001d7a:	335d      	adds	r3, #93	; 0x5d
 8001d7c:	2205      	movs	r2, #5
 8001d7e:	701a      	strb	r2, [r3, #0]
}
 8001d80:	e1f8      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	015a      	lsls	r2, r3, #5
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	4413      	add	r3, r2
 8001d8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f003 0310 	and.w	r3, r3, #16
 8001d94:	2b10      	cmp	r3, #16
 8001d96:	d156      	bne.n	8001e46 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d98:	6879      	ldr	r1, [r7, #4]
 8001d9a:	68fa      	ldr	r2, [r7, #12]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	4413      	add	r3, r2
 8001da2:	00db      	lsls	r3, r3, #3
 8001da4:	440b      	add	r3, r1
 8001da6:	3358      	adds	r3, #88	; 0x58
 8001da8:	2200      	movs	r2, #0
 8001daa:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8001dac:	6879      	ldr	r1, [r7, #4]
 8001dae:	68fa      	ldr	r2, [r7, #12]
 8001db0:	4613      	mov	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	4413      	add	r3, r2
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	440b      	add	r3, r1
 8001dba:	335d      	adds	r3, #93	; 0x5d
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	009b      	lsls	r3, r3, #2
 8001dc8:	4413      	add	r3, r2
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	440b      	add	r3, r1
 8001dce:	333d      	adds	r3, #61	; 0x3d
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d114      	bne.n	8001e00 <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8001dd6:	6879      	ldr	r1, [r7, #4]
 8001dd8:	68fa      	ldr	r2, [r7, #12]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	009b      	lsls	r3, r3, #2
 8001dde:	4413      	add	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	440b      	add	r3, r1
 8001de4:	333c      	adds	r3, #60	; 0x3c
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d109      	bne.n	8001e00 <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	4613      	mov	r3, r2
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	440b      	add	r3, r1
 8001dfa:	333d      	adds	r3, #61	; 0x3d
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	015a      	lsls	r2, r3, #5
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	4413      	add	r3, r2
 8001e08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	015a      	lsls	r2, r3, #5
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4413      	add	r3, r2
 8001e16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	f043 0302 	orr.w	r3, r3, #2
 8001e20:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	b2d2      	uxtb	r2, r2
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f005 f862 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	015a      	lsls	r2, r3, #5
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	4413      	add	r3, r2
 8001e3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e3e:	461a      	mov	r2, r3
 8001e40:	2310      	movs	r3, #16
 8001e42:	6093      	str	r3, [r2, #8]
}
 8001e44:	e196      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	015a      	lsls	r2, r3, #5
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e52:	689b      	ldr	r3, [r3, #8]
 8001e54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e58:	2b80      	cmp	r3, #128	; 0x80
 8001e5a:	d12c      	bne.n	8001eb6 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	015a      	lsls	r2, r3, #5
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	4413      	add	r3, r2
 8001e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e68:	4619      	mov	r1, r3
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	015a      	lsls	r2, r3, #5
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	4413      	add	r3, r2
 8001e72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	f043 0302 	orr.w	r3, r3, #2
 8001e7c:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68fa      	ldr	r2, [r7, #12]
 8001e84:	b2d2      	uxtb	r2, r2
 8001e86:	4611      	mov	r1, r2
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f005 f834 	bl	8006ef6 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	68fa      	ldr	r2, [r7, #12]
 8001e92:	4613      	mov	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	00db      	lsls	r3, r3, #3
 8001e9a:	440b      	add	r3, r1
 8001e9c:	335d      	adds	r3, #93	; 0x5d
 8001e9e:	2206      	movs	r2, #6
 8001ea0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	015a      	lsls	r2, r3, #5
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eae:	461a      	mov	r2, r3
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	6093      	str	r3, [r2, #8]
}
 8001eb4:	e15e      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	015a      	lsls	r2, r3, #5
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ec8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ecc:	d136      	bne.n	8001f3c <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	015a      	lsls	r2, r3, #5
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eda:	4619      	mov	r1, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	015a      	lsls	r2, r3, #5
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	f043 0302 	orr.w	r3, r3, #2
 8001eee:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	b2d2      	uxtb	r2, r2
 8001ef8:	4611      	mov	r1, r2
 8001efa:	4618      	mov	r0, r3
 8001efc:	f004 fffb 	bl	8006ef6 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	015a      	lsls	r2, r3, #5
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4413      	add	r3, r2
 8001f08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	2310      	movs	r3, #16
 8001f10:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	015a      	lsls	r2, r3, #5
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4413      	add	r3, r2
 8001f1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f1e:	461a      	mov	r2, r3
 8001f20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f24:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	68fa      	ldr	r2, [r7, #12]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	440b      	add	r3, r1
 8001f34:	335d      	adds	r3, #93	; 0x5d
 8001f36:	2208      	movs	r2, #8
 8001f38:	701a      	strb	r2, [r3, #0]
}
 8001f3a:	e11b      	b.n	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	015a      	lsls	r2, r3, #5
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	4413      	add	r3, r2
 8001f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	f040 8110 	bne.w	8002174 <HCD_HC_OUT_IRQHandler+0x6e0>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	015a      	lsls	r2, r3, #5
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	4413      	add	r3, r2
 8001f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f60:	4619      	mov	r1, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	015a      	lsls	r2, r3, #5
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	4413      	add	r3, r2
 8001f6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	f023 0302 	bic.w	r3, r3, #2
 8001f74:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001f76:	6879      	ldr	r1, [r7, #4]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	4413      	add	r3, r2
 8001f80:	00db      	lsls	r3, r3, #3
 8001f82:	440b      	add	r3, r1
 8001f84:	335d      	adds	r3, #93	; 0x5d
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d12c      	bne.n	8001fe6 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8001f8c:	6879      	ldr	r1, [r7, #4]
 8001f8e:	68fa      	ldr	r2, [r7, #12]
 8001f90:	4613      	mov	r3, r2
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	440b      	add	r3, r1
 8001f9a:	335c      	adds	r3, #92	; 0x5c
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK)
 8001fa0:	6879      	ldr	r1, [r7, #4]
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	4413      	add	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	440b      	add	r3, r1
 8001fae:	333f      	adds	r3, #63	; 0x3f
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	f040 80c5 	bne.w	8002142 <HCD_HC_OUT_IRQHandler+0x6ae>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8001fb8:	6879      	ldr	r1, [r7, #4]
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	440b      	add	r3, r1
 8001fc6:	3351      	adds	r3, #81	; 0x51
 8001fc8:	781b      	ldrb	r3, [r3, #0]
 8001fca:	f083 0301 	eor.w	r3, r3, #1
 8001fce:	b2d8      	uxtb	r0, r3
 8001fd0:	6879      	ldr	r1, [r7, #4]
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	4413      	add	r3, r2
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	440b      	add	r3, r1
 8001fde:	3351      	adds	r3, #81	; 0x51
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	701a      	strb	r2, [r3, #0]
 8001fe4:	e0ad      	b.n	8002142 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001fe6:	6879      	ldr	r1, [r7, #4]
 8001fe8:	68fa      	ldr	r2, [r7, #12]
 8001fea:	4613      	mov	r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	4413      	add	r3, r2
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	440b      	add	r3, r1
 8001ff4:	335d      	adds	r3, #93	; 0x5d
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b03      	cmp	r3, #3
 8001ffa:	d10a      	bne.n	8002012 <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	68fa      	ldr	r2, [r7, #12]
 8002000:	4613      	mov	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	440b      	add	r3, r1
 800200a:	335c      	adds	r3, #92	; 0x5c
 800200c:	2202      	movs	r2, #2
 800200e:	701a      	strb	r2, [r3, #0]
 8002010:	e097      	b.n	8002142 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4613      	mov	r3, r2
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	4413      	add	r3, r2
 800201c:	00db      	lsls	r3, r3, #3
 800201e:	440b      	add	r3, r1
 8002020:	335d      	adds	r3, #93	; 0x5d
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b04      	cmp	r3, #4
 8002026:	d10a      	bne.n	800203e <HCD_HC_OUT_IRQHandler+0x5aa>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002028:	6879      	ldr	r1, [r7, #4]
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	4613      	mov	r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	4413      	add	r3, r2
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	440b      	add	r3, r1
 8002036:	335c      	adds	r3, #92	; 0x5c
 8002038:	2202      	movs	r2, #2
 800203a:	701a      	strb	r2, [r3, #0]
 800203c:	e081      	b.n	8002142 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	68fa      	ldr	r2, [r7, #12]
 8002042:	4613      	mov	r3, r2
 8002044:	009b      	lsls	r3, r3, #2
 8002046:	4413      	add	r3, r2
 8002048:	00db      	lsls	r3, r3, #3
 800204a:	440b      	add	r3, r1
 800204c:	335d      	adds	r3, #93	; 0x5d
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	2b05      	cmp	r3, #5
 8002052:	d10a      	bne.n	800206a <HCD_HC_OUT_IRQHandler+0x5d6>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002054:	6879      	ldr	r1, [r7, #4]
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	4613      	mov	r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	440b      	add	r3, r1
 8002062:	335c      	adds	r3, #92	; 0x5c
 8002064:	2205      	movs	r2, #5
 8002066:	701a      	strb	r2, [r3, #0]
 8002068:	e06b      	b.n	8002142 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	4613      	mov	r3, r2
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4413      	add	r3, r2
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	440b      	add	r3, r1
 8002078:	335d      	adds	r3, #93	; 0x5d
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	2b06      	cmp	r3, #6
 800207e:	d00a      	beq.n	8002096 <HCD_HC_OUT_IRQHandler+0x602>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002080:	6879      	ldr	r1, [r7, #4]
 8002082:	68fa      	ldr	r2, [r7, #12]
 8002084:	4613      	mov	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	440b      	add	r3, r1
 800208e:	335d      	adds	r3, #93	; 0x5d
 8002090:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002092:	2b08      	cmp	r3, #8
 8002094:	d155      	bne.n	8002142 <HCD_HC_OUT_IRQHandler+0x6ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002096:	6879      	ldr	r1, [r7, #4]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	4613      	mov	r3, r2
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	4413      	add	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	440b      	add	r3, r1
 80020a4:	3358      	adds	r3, #88	; 0x58
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	1c59      	adds	r1, r3, #1
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	68fa      	ldr	r2, [r7, #12]
 80020ae:	4613      	mov	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	4413      	add	r3, r2
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	4403      	add	r3, r0
 80020b8:	3358      	adds	r3, #88	; 0x58
 80020ba:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80020bc:	6879      	ldr	r1, [r7, #4]
 80020be:	68fa      	ldr	r2, [r7, #12]
 80020c0:	4613      	mov	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4413      	add	r3, r2
 80020c6:	00db      	lsls	r3, r3, #3
 80020c8:	440b      	add	r3, r1
 80020ca:	3358      	adds	r3, #88	; 0x58
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d914      	bls.n	80020fc <HCD_HC_OUT_IRQHandler+0x668>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	4613      	mov	r3, r2
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4413      	add	r3, r2
 80020dc:	00db      	lsls	r3, r3, #3
 80020de:	440b      	add	r3, r1
 80020e0:	3358      	adds	r3, #88	; 0x58
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	4613      	mov	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	00db      	lsls	r3, r3, #3
 80020f2:	440b      	add	r3, r1
 80020f4:	335c      	adds	r3, #92	; 0x5c
 80020f6:	2204      	movs	r2, #4
 80020f8:	701a      	strb	r2, [r3, #0]
 80020fa:	e009      	b.n	8002110 <HCD_HC_OUT_IRQHandler+0x67c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	68fa      	ldr	r2, [r7, #12]
 8002100:	4613      	mov	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4413      	add	r3, r2
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	440b      	add	r3, r1
 800210a:	335c      	adds	r3, #92	; 0x5c
 800210c:	2202      	movs	r2, #2
 800210e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	015a      	lsls	r2, r3, #5
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4413      	add	r3, r2
 8002118:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002126:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800212e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	015a      	lsls	r2, r3, #5
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	4413      	add	r3, r2
 8002138:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800213c:	461a      	mov	r2, r3
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	015a      	lsls	r2, r3, #5
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	4413      	add	r3, r2
 800214a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800214e:	461a      	mov	r2, r3
 8002150:	2302      	movs	r3, #2
 8002152:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	b2d8      	uxtb	r0, r3
 8002158:	6879      	ldr	r1, [r7, #4]
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	4613      	mov	r3, r2
 800215e:	009b      	lsls	r3, r3, #2
 8002160:	4413      	add	r3, r2
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	440b      	add	r3, r1
 8002166:	335c      	adds	r3, #92	; 0x5c
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	461a      	mov	r2, r3
 800216c:	4601      	mov	r1, r0
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f007 ff40 	bl	8009ff4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002174:	bf00      	nop
 8002176:	3718      	adds	r7, #24
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08a      	sub	sp, #40	; 0x28
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800218a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218c:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	f003 030f 	and.w	r3, r3, #15
 800219c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	0c5b      	lsrs	r3, r3, #17
 80021a2:	f003 030f 	and.w	r3, r3, #15
 80021a6:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80021b0:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d003      	beq.n	80021c0 <HCD_RXQLVL_IRQHandler+0x44>
 80021b8:	2b05      	cmp	r3, #5
 80021ba:	f000 8082 	beq.w	80022c2 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80021be:	e083      	b.n	80022c8 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d07f      	beq.n	80022c6 <HCD_RXQLVL_IRQHandler+0x14a>
 80021c6:	6879      	ldr	r1, [r7, #4]
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	440b      	add	r3, r1
 80021d4:	3344      	adds	r3, #68	; 0x44
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d074      	beq.n	80022c6 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6818      	ldr	r0, [r3, #0]
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4613      	mov	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	440b      	add	r3, r1
 80021ee:	3344      	adds	r3, #68	; 0x44
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	b292      	uxth	r2, r2
 80021f6:	4619      	mov	r1, r3
 80021f8:	f004 fac5 	bl	8006786 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	69ba      	ldr	r2, [r7, #24]
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	00db      	lsls	r3, r3, #3
 8002208:	440b      	add	r3, r1
 800220a:	3344      	adds	r3, #68	; 0x44
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	18d1      	adds	r1, r2, r3
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4613      	mov	r3, r2
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	00db      	lsls	r3, r3, #3
 800221e:	4403      	add	r3, r0
 8002220:	3344      	adds	r3, #68	; 0x44
 8002222:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002224:	6879      	ldr	r1, [r7, #4]
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4613      	mov	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	440b      	add	r3, r1
 8002232:	334c      	adds	r3, #76	; 0x4c
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	18d1      	adds	r1, r2, r3
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4403      	add	r3, r0
 8002248:	334c      	adds	r3, #76	; 0x4c
 800224a:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	015a      	lsls	r2, r3, #5
 8002250:	6a3b      	ldr	r3, [r7, #32]
 8002252:	4413      	add	r3, r2
 8002254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002258:	691a      	ldr	r2, [r3, #16]
 800225a:	4b1d      	ldr	r3, [pc, #116]	; (80022d0 <HCD_RXQLVL_IRQHandler+0x154>)
 800225c:	4013      	ands	r3, r2
 800225e:	2b00      	cmp	r3, #0
 8002260:	d031      	beq.n	80022c6 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	015a      	lsls	r2, r3, #5
 8002266:	6a3b      	ldr	r3, [r7, #32]
 8002268:	4413      	add	r3, r2
 800226a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002278:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002280:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	015a      	lsls	r2, r3, #5
 8002286:	6a3b      	ldr	r3, [r7, #32]
 8002288:	4413      	add	r3, r2
 800228a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800228e:	461a      	mov	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002294:	6879      	ldr	r1, [r7, #4]
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	440b      	add	r3, r1
 80022a2:	3350      	adds	r3, #80	; 0x50
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	f083 0301 	eor.w	r3, r3, #1
 80022aa:	b2d8      	uxtb	r0, r3
 80022ac:	6879      	ldr	r1, [r7, #4]
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	4613      	mov	r3, r2
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	4413      	add	r3, r2
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	440b      	add	r3, r1
 80022ba:	3350      	adds	r3, #80	; 0x50
 80022bc:	4602      	mov	r2, r0
 80022be:	701a      	strb	r2, [r3, #0]
      break;
 80022c0:	e001      	b.n	80022c6 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 80022c2:	bf00      	nop
 80022c4:	e000      	b.n	80022c8 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 80022c6:	bf00      	nop
  }
}
 80022c8:	bf00      	nop
 80022ca:	3728      	adds	r7, #40	; 0x28
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	1ff80000 	.word	0x1ff80000

080022d4 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002300:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	2b02      	cmp	r3, #2
 800230a:	d113      	bne.n	8002334 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	2b01      	cmp	r3, #1
 8002314:	d10a      	bne.n	800232c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	687a      	ldr	r2, [r7, #4]
 800231c:	6812      	ldr	r2, [r2, #0]
 800231e:	6992      	ldr	r2, [r2, #24]
 8002320:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002324:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f007 fe48 	bl	8009fbc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	f043 0302 	orr.w	r3, r3, #2
 8002332:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f003 0308 	and.w	r3, r3, #8
 800233a:	2b08      	cmp	r3, #8
 800233c:	d148      	bne.n	80023d0 <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	f043 0308 	orr.w	r3, r3, #8
 8002344:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b04      	cmp	r3, #4
 800234e:	d129      	bne.n	80023a4 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	2b02      	cmp	r3, #2
 8002356:	d113      	bne.n	8002380 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800235e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002362:	d106      	bne.n	8002372 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2102      	movs	r1, #2
 800236a:	4618      	mov	r0, r3
 800236c:	f004 fb30 	bl	80069d0 <USB_InitFSLSPClkSel>
 8002370:	e011      	b.n	8002396 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2101      	movs	r1, #1
 8002378:	4618      	mov	r0, r3
 800237a:	f004 fb29 	bl	80069d0 <USB_InitFSLSPClkSel>
 800237e:	e00a      	b.n	8002396 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	2b03      	cmp	r3, #3
 8002386:	d106      	bne.n	8002396 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8002388:	693b      	ldr	r3, [r7, #16]
 800238a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800238e:	461a      	mov	r2, r3
 8002390:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002394:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f007 fe3a 	bl	800a010 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f007 fe0d 	bl	8009fbc <HAL_HCD_Connect_Callback>
 80023a2:	e015      	b.n	80023d0 <HCD_Port_IRQHandler+0xfc>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f007 fe41 	bl	800a02c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023b0:	461a      	mov	r2, r3
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80023be:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	6812      	ldr	r2, [r2, #0]
 80023c8:	6992      	ldr	r2, [r2, #24]
 80023ca:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80023ce:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f003 0320 	and.w	r3, r3, #32
 80023d6:	2b20      	cmp	r3, #32
 80023d8:	d103      	bne.n	80023e2 <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	f043 0320 	orr.w	r3, r3, #32
 80023e0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80023e8:	461a      	mov	r2, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	6013      	str	r3, [r2, #0]
}
 80023ee:	bf00      	nop
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}

080023f6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b082      	sub	sp, #8
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d101      	bne.n	8002408 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e080      	b.n	800250a <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800240e:	b2db      	uxtb	r3, r3
 8002410:	2b00      	cmp	r3, #0
 8002412:	d106      	bne.n	8002422 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f006 f8ff 	bl	8008620 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2224      	movs	r2, #36	; 0x24
 8002426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6812      	ldr	r2, [r2, #0]
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	f022 0201 	bic.w	r2, r2, #1
 8002438:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6852      	ldr	r2, [r2, #4]
 8002442:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002446:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	6892      	ldr	r2, [r2, #8]
 8002452:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002456:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d107      	bne.n	8002470 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	687a      	ldr	r2, [r7, #4]
 8002466:	6892      	ldr	r2, [r2, #8]
 8002468:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800246c:	609a      	str	r2, [r3, #8]
 800246e:	e006      	b.n	800247e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	687a      	ldr	r2, [r7, #4]
 8002476:	6892      	ldr	r2, [r2, #8]
 8002478:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800247c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	2b02      	cmp	r3, #2
 8002484:	d104      	bne.n	8002490 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800248e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800249e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024a2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6812      	ldr	r2, [r2, #0]
 80024ac:	68d2      	ldr	r2, [r2, #12]
 80024ae:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024b2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	6911      	ldr	r1, [r2, #16]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	6952      	ldr	r2, [r2, #20]
 80024c0:	4311      	orrs	r1, r2
 80024c2:	687a      	ldr	r2, [r7, #4]
 80024c4:	6992      	ldr	r2, [r2, #24]
 80024c6:	0212      	lsls	r2, r2, #8
 80024c8:	430a      	orrs	r2, r1
 80024ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	69d1      	ldr	r1, [r2, #28]
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6a12      	ldr	r2, [r2, #32]
 80024d8:	430a      	orrs	r2, r1
 80024da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	6812      	ldr	r2, [r2, #0]
 80024e6:	f042 0201 	orr.w	r2, r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2220      	movs	r2, #32
 80024f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002512:	b480      	push	{r7}
 8002514:	b083      	sub	sp, #12
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
 800251a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002522:	b2db      	uxtb	r3, r3
 8002524:	2b20      	cmp	r3, #32
 8002526:	d138      	bne.n	800259a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800252e:	2b01      	cmp	r3, #1
 8002530:	d101      	bne.n	8002536 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002532:	2302      	movs	r3, #2
 8002534:	e032      	b.n	800259c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2224      	movs	r2, #36	; 0x24
 8002542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6812      	ldr	r2, [r2, #0]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	f022 0201 	bic.w	r2, r2, #1
 8002554:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002564:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	6812      	ldr	r2, [r2, #0]
 800256e:	6811      	ldr	r1, [r2, #0]
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	687a      	ldr	r2, [r7, #4]
 800257c:	6812      	ldr	r2, [r2, #0]
 800257e:	6812      	ldr	r2, [r2, #0]
 8002580:	f042 0201 	orr.w	r2, r2, #1
 8002584:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2220      	movs	r2, #32
 800258a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	e000      	b.n	800259c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800259a:	2302      	movs	r3, #2
  }
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b20      	cmp	r3, #32
 80025bc:	d139      	bne.n	8002632 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e033      	b.n	8002634 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2224      	movs	r2, #36	; 0x24
 80025d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	6812      	ldr	r2, [r2, #0]
 80025e4:	6812      	ldr	r2, [r2, #0]
 80025e6:	f022 0201 	bic.w	r2, r2, #1
 80025ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80025fa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	021b      	lsls	r3, r3, #8
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	4313      	orrs	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6812      	ldr	r2, [r2, #0]
 8002616:	6812      	ldr	r2, [r2, #0]
 8002618:	f042 0201 	orr.w	r2, r2, #1
 800261c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2220      	movs	r2, #32
 8002622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	e000      	b.n	8002634 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002632:	2302      	movs	r3, #2
  }
}
 8002634:	4618      	mov	r0, r3
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param  hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002648:	2300      	movs	r3, #0
 800264a:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]

  /* Check the LCD handle allocation */
  if(hlcd == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_LCD_Init+0x1a>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e0a8      	b.n	80027ac <HAL_LCD_Init+0x16c>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if(hlcd->State == HAL_LCD_STATE_RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d106      	bne.n	8002674 <HAL_LCD_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f006 f882 	bl	8008778 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2202      	movs	r2, #2
 8002678:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6812      	ldr	r2, [r2, #0]
 8002684:	6812      	ldr	r2, [r2, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800268c:	2300      	movs	r3, #0
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	e00a      	b.n	80026a8 <HAL_LCD_Init+0x68>
  {
    hlcd->Instance->RAM[counter] = 0;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3304      	adds	r3, #4
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	2200      	movs	r2, #0
 80026a0:	605a      	str	r2, [r3, #4]
  for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	3301      	adds	r3, #1
 80026a6:	60fb      	str	r3, [r7, #12]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b0f      	cmp	r3, #15
 80026ac:	d9f1      	bls.n	8002692 <HAL_LCD_Init+0x52>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	6892      	ldr	r2, [r2, #8]
 80026b8:	f042 0204 	orr.w	r2, r2, #4
 80026bc:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
   MODIFY_REG(hlcd->Instance->FCR, \
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	6859      	ldr	r1, [r3, #4]
 80026c8:	4b3a      	ldr	r3, [pc, #232]	; (80027b4 <HAL_LCD_Init+0x174>)
 80026ca:	400b      	ands	r3, r1
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	6848      	ldr	r0, [r1, #4]
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	6889      	ldr	r1, [r1, #8]
 80026d4:	4308      	orrs	r0, r1
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	6a89      	ldr	r1, [r1, #40]	; 0x28
 80026da:	4308      	orrs	r0, r1
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80026e0:	4308      	orrs	r0, r1
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	69c9      	ldr	r1, [r1, #28]
 80026e6:	4308      	orrs	r0, r1
 80026e8:	6879      	ldr	r1, [r7, #4]
 80026ea:	6a09      	ldr	r1, [r1, #32]
 80026ec:	4308      	orrs	r0, r1
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	6989      	ldr	r1, [r1, #24]
 80026f2:	4308      	orrs	r0, r1
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	6a49      	ldr	r1, [r1, #36]	; 0x24
 80026f8:	4301      	orrs	r1, r0
 80026fa:	430b      	orrs	r3, r1
 80026fc:	6053      	str	r3, [r2, #4]
       hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  LCD_WaitForSynchro(hlcd);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f94e 	bl	80029a0 <LCD_WaitForSynchro>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6812      	ldr	r2, [r2, #0]
 800270c:	6812      	ldr	r2, [r2, #0]
 800270e:	f022 01fe 	bic.w	r1, r2, #254	; 0xfe
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	68d0      	ldr	r0, [r2, #12]
 8002716:	687a      	ldr	r2, [r7, #4]
 8002718:	6912      	ldr	r2, [r2, #16]
 800271a:	4310      	orrs	r0, r2
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	6952      	ldr	r2, [r2, #20]
 8002720:	4310      	orrs	r0, r2
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002726:	4302      	orrs	r2, r0
 8002728:	430a      	orrs	r2, r1
 800272a:	601a      	str	r2, [r3, #0]
    (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
    (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	6812      	ldr	r2, [r2, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800273c:	f7fd ff1e 	bl	800057c <HAL_GetTick>
 8002740:	60b8      	str	r0, [r7, #8]

  /* Wait Until the LCD is enabled */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8002742:	e00c      	b.n	800275e <HAL_LCD_Init+0x11e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002744:	f7fd ff1a 	bl	800057c <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002752:	d904      	bls.n	800275e <HAL_LCD_Init+0x11e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2208      	movs	r2, #8
 8002758:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e026      	b.n	80027ac <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b01      	cmp	r3, #1
 800276a:	d1eb      	bne.n	8002744 <HAL_LCD_Init+0x104>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 800276c:	f7fd ff06 	bl	800057c <HAL_GetTick>
 8002770:	60b8      	str	r0, [r7, #8]

  /*!< Wait Until the LCD Booster is ready */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8002772:	e00c      	b.n	800278e <HAL_LCD_Init+0x14e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002774:	f7fd ff02 	bl	800057c <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002782:	d904      	bls.n	800278e <HAL_LCD_Init+0x14e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2210      	movs	r2, #16
 8002788:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e00e      	b.n	80027ac <HAL_LCD_Init+0x16c>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f003 0310 	and.w	r3, r3, #16
 8002798:	2b10      	cmp	r3, #16
 800279a:	d1eb      	bne.n	8002774 <HAL_LCD_Init+0x134>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State= HAL_LCD_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027aa:	2300      	movs	r3, #0
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	fc00000e 	.word	0xfc00000e

080027b8 <HAL_LCD_Write>:
  * @param  RAMRegisterMask: specifies the LCD RAM Register Data Mask.
  * @param  Data: specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
 80027c4:	603b      	str	r3, [r7, #0]
  uint32_t tickstart = 0x00;
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d005      	beq.n	80027e2 <HAL_LCD_Write+0x2a>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d144      	bne.n	800286c <HAL_LCD_Write+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if(hlcd->State == HAL_LCD_STATE_READY)
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d12a      	bne.n	8002844 <HAL_LCD_Write+0x8c>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d101      	bne.n	80027fc <HAL_LCD_Write+0x44>
 80027f8:	2302      	movs	r3, #2
 80027fa:	e038      	b.n	800286e <HAL_LCD_Write+0xb6>
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2202      	movs	r2, #2
 8002808:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 800280c:	f7fd feb6 	bl	800057c <HAL_GetTick>
 8002810:	6178      	str	r0, [r7, #20]

      /*!< Wait Until the LCD is ready */
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002812:	e010      	b.n	8002836 <HAL_LCD_Write+0x7e>
      {
        if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002814:	f7fd feb2 	bl	800057c <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002822:	d908      	bls.n	8002836 <HAL_LCD_Write+0x7e>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2202      	movs	r2, #2
 8002828:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	e01b      	b.n	800286e <HAL_LCD_Write+0xb6>
      while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b04      	cmp	r3, #4
 8002842:	d0e7      	beq.n	8002814 <HAL_LCD_Write+0x5c>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6819      	ldr	r1, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	3304      	adds	r3, #4
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	4413      	add	r3, r2
 8002854:	685a      	ldr	r2, [r3, #4]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	401a      	ands	r2, r3
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	431a      	orrs	r2, r3
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	3304      	adds	r3, #4
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	440b      	add	r3, r1
 8002866:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8002868:	2300      	movs	r3, #0
 800286a:	e000      	b.n	800286e <HAL_LCD_Write+0xb6>
  }
  else
  {
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
  }
}
 800286e:	4618      	mov	r0, r3
 8002870:	3718      	adds	r7, #24
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd: LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b084      	sub	sp, #16
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 800287e:	2300      	movs	r3, #0
 8002880:	60bb      	str	r3, [r7, #8]
  uint32_t counter = 0;
 8002882:	2300      	movs	r3, #0
 8002884:	60fb      	str	r3, [r7, #12]

  if((hlcd->State == HAL_LCD_STATE_READY) || (hlcd->State == HAL_LCD_STATE_BUSY))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b01      	cmp	r3, #1
 8002890:	d005      	beq.n	800289e <HAL_LCD_Clear+0x28>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d140      	bne.n	8002920 <HAL_LCD_Clear+0xaa>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d101      	bne.n	80028ac <HAL_LCD_Clear+0x36>
 80028a8:	2302      	movs	r3, #2
 80028aa:	e03a      	b.n	8002922 <HAL_LCD_Clear+0xac>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2201      	movs	r2, #1
 80028b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2202      	movs	r2, #2
 80028b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80028bc:	f7fd fe5e 	bl	800057c <HAL_GetTick>
 80028c0:	60b8      	str	r0, [r7, #8]

    /*!< Wait Until the LCD is ready */
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80028c2:	e010      	b.n	80028e6 <HAL_LCD_Clear+0x70>
    {
      if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80028c4:	f7fd fe5a 	bl	800057c <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028d2:	d908      	bls.n	80028e6 <HAL_LCD_Clear+0x70>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2202      	movs	r2, #2
 80028d8:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e01d      	b.n	8002922 <HAL_LCD_Clear+0xac>
    while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	2b04      	cmp	r3, #4
 80028f2:	d0e7      	beq.n	80028c4 <HAL_LCD_Clear+0x4e>
      }
    }
    /* Clear the LCD_RAM registers */
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	e00a      	b.n	8002910 <HAL_LCD_Clear+0x9a>
    {
      hlcd->Instance->RAM[counter] = 0;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	3304      	adds	r3, #4
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	4413      	add	r3, r2
 8002906:	2200      	movs	r2, #0
 8002908:	605a      	str	r2, [r3, #4]
    for(counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3301      	adds	r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b0f      	cmp	r3, #15
 8002914:	d9f1      	bls.n	80028fa <HAL_LCD_Clear+0x84>
    }

    /* Update the LCD display */
    HAL_LCD_UpdateDisplayRequest(hlcd);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f807 	bl	800292a <HAL_LCD_UpdateDisplayRequest>

    return HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	e000      	b.n	8002922 <HAL_LCD_Clear+0xac>
  }
  else
  {
    return HAL_ERROR;
 8002920:	2301      	movs	r3, #1
  }
}
 8002922:	4618      	mov	r0, r3
 8002924:	3710      	adds	r7, #16
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}

0800292a <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	b084      	sub	sp, #16
 800292e:	af00      	add	r7, sp, #0
 8002930:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2208      	movs	r2, #8
 800293c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	6812      	ldr	r2, [r2, #0]
 8002946:	6892      	ldr	r2, [r2, #8]
 8002948:	f042 0204 	orr.w	r2, r2, #4
 800294c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800294e:	f7fd fe15 	bl	800057c <HAL_GetTick>
 8002952:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002954:	e010      	b.n	8002978 <HAL_LCD_UpdateDisplayRequest+0x4e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 8002956:	f7fd fe11 	bl	800057c <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002964:	d908      	bls.n	8002978 <HAL_LCD_UpdateDisplayRequest+0x4e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2204      	movs	r2, #4
 800296a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8002974:	2303      	movs	r3, #3
 8002976:	e00f      	b.n	8002998 <HAL_LCD_UpdateDisplayRequest+0x6e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b08      	cmp	r3, #8
 8002984:	d1e7      	bne.n	8002956 <HAL_LCD_UpdateDisplayRequest+0x2c>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3710      	adds	r7, #16
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0x00;
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]

  /* Get timeout */
  tickstart = HAL_GetTick();
 80029ac:	f7fd fde6 	bl	800057c <HAL_GetTick>
 80029b0:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80029b2:	e00c      	b.n	80029ce <LCD_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > LCD_TIMEOUT_VALUE)
 80029b4:	f7fd fde2 	bl	800057c <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029c2:	d904      	bls.n	80029ce <LCD_WaitForSynchro+0x2e>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e007      	b.n	80029de <LCD_WaitForSynchro+0x3e>
  while(__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 0320 	and.w	r3, r3, #32
 80029d8:	2b20      	cmp	r3, #32
 80029da:	d1eb      	bne.n	80029b4 <LCD_WaitForSynchro+0x14>
    }
  }

  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029ec:	4a05      	ldr	r2, [pc, #20]	; (8002a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029ee:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f6:	6013      	str	r3, [r2, #0]
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40007000 	.word	0x40007000

08002a08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a0c:	4b04      	ldr	r3, [pc, #16]	; (8002a20 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	40007000 	.word	0x40007000

08002a24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a32:	d130      	bne.n	8002a96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a34:	4b23      	ldr	r3, [pc, #140]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a40:	d038      	beq.n	8002ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a42:	4a20      	ldr	r2, [pc, #128]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a44:	4b1f      	ldr	r3, [pc, #124]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a52:	4b1d      	ldr	r3, [pc, #116]	; (8002ac8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2232      	movs	r2, #50	; 0x32
 8002a58:	fb02 f303 	mul.w	r3, r2, r3
 8002a5c:	4a1b      	ldr	r2, [pc, #108]	; (8002acc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a62:	0c9b      	lsrs	r3, r3, #18
 8002a64:	3301      	adds	r3, #1
 8002a66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a68:	e002      	b.n	8002a70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a70:	4b14      	ldr	r3, [pc, #80]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a7c:	d102      	bne.n	8002a84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1f2      	bne.n	8002a6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a84:	4b0f      	ldr	r3, [pc, #60]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a90:	d110      	bne.n	8002ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e00f      	b.n	8002ab6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a96:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aa2:	d007      	beq.n	8002ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002aa4:	4a07      	ldr	r2, [pc, #28]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aa6:	4b07      	ldr	r3, [pc, #28]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002aae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ab2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40007000 	.word	0x40007000
 8002ac8:	20000020 	.word	0x20000020
 8002acc:	431bde83 	.word	0x431bde83

08002ad0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002ad4:	4a05      	ldr	r2, [pc, #20]	; (8002aec <HAL_PWREx_EnableVddUSB+0x1c>)
 8002ad6:	4b05      	ldr	r3, [pc, #20]	; (8002aec <HAL_PWREx_EnableVddUSB+0x1c>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ade:	6053      	str	r3, [r2, #4]
}
 8002ae0:	bf00      	nop
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	40007000 	.word	0x40007000

08002af0 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af02      	add	r7, sp, #8
 8002af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002af8:	f7fd fd40 	bl	800057c <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e06f      	b.n	8002be8 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d101      	bne.n	8002b18 <HAL_QSPI_Init+0x28>
 8002b14:	2302      	movs	r3, #2
 8002b16:	e067      	b.n	8002be8 <HAL_QSPI_Init+0xf8>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b26:	b2db      	uxtb	r3, r3
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d10b      	bne.n	8002b44 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2200      	movs	r2, #0
 8002b30:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f006 f90b 	bl	8008d50 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8002b3a:	f241 3188 	movw	r1, #5000	; 0x1388
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 f858 	bl	8002bf4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6812      	ldr	r2, [r2, #0]
 8002b4c:	6812      	ldr	r2, [r2, #0]
 8002b4e:	f422 6170 	bic.w	r1, r2, #3840	; 0xf00
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6892      	ldr	r2, [r2, #8]
 8002b56:	3a01      	subs	r2, #1
 8002b58:	0212      	lsls	r2, r2, #8
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	9300      	str	r3, [sp, #0]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2200      	movs	r2, #0
 8002b68:	2120      	movs	r1, #32
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	f000 f850 	bl	8002c10 <QSPI_WaitFlagStateUntilTimeout>
 8002b70:	4603      	mov	r3, r0
 8002b72:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8002b74:	7afb      	ldrb	r3, [r7, #11]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d131      	bne.n	8002bde <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002b88:	f023 0310 	bic.w	r3, r3, #16
 8002b8c:	6879      	ldr	r1, [r7, #4]
 8002b8e:	6849      	ldr	r1, [r1, #4]
 8002b90:	0608      	lsls	r0, r1, #24
 8002b92:	6879      	ldr	r1, [r7, #4]
 8002b94:	68c9      	ldr	r1, [r1, #12]
 8002b96:	4301      	orrs	r1, r0
 8002b98:	430b      	orrs	r3, r1
 8002b9a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	6859      	ldr	r1, [r3, #4]
 8002ba6:	4b12      	ldr	r3, [pc, #72]	; (8002bf0 <HAL_QSPI_Init+0x100>)
 8002ba8:	400b      	ands	r3, r1
 8002baa:	6879      	ldr	r1, [r7, #4]
 8002bac:	6909      	ldr	r1, [r1, #16]
 8002bae:	0408      	lsls	r0, r1, #16
 8002bb0:	6879      	ldr	r1, [r7, #4]
 8002bb2:	6949      	ldr	r1, [r1, #20]
 8002bb4:	4308      	orrs	r0, r1
 8002bb6:	6879      	ldr	r1, [r7, #4]
 8002bb8:	6989      	ldr	r1, [r1, #24]
 8002bba:	4301      	orrs	r1, r0
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	6812      	ldr	r2, [r2, #0]
 8002bc8:	6812      	ldr	r2, [r2, #0]
 8002bca:	f042 0201 	orr.w	r2, r2, #1
 8002bce:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8002be6:	7afb      	ldrb	r3, [r7, #11]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3710      	adds	r7, #16
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	ffe0f8fe 	.word	0xffe0f8fe

08002bf4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	683a      	ldr	r2, [r7, #0]
 8002c02:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	60f8      	str	r0, [r7, #12]
 8002c18:	60b9      	str	r1, [r7, #8]
 8002c1a:	603b      	str	r3, [r7, #0]
 8002c1c:	4613      	mov	r3, r2
 8002c1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002c20:	e01a      	b.n	8002c58 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c28:	d016      	beq.n	8002c58 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c2a:	f7fd fca7 	bl	800057c <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	1ad2      	subs	r2, r2, r3
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d802      	bhi.n	8002c40 <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d10b      	bne.n	8002c58 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	2204      	movs	r2, #4
 8002c44:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4c:	f043 0201 	orr.w	r2, r3, #1
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e00e      	b.n	8002c76 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	689a      	ldr	r2, [r3, #8]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	4013      	ands	r3, r2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	bf14      	ite	ne
 8002c66:	2301      	movne	r3, #1
 8002c68:	2300      	moveq	r3, #0
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	79fb      	ldrb	r3, [r7, #7]
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d1d6      	bne.n	8002c22 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
	...

08002c80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b088      	sub	sp, #32
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_oscsource;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e353      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c92:	4ba3      	ldr	r3, [pc, #652]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	f003 030c 	and.w	r3, r3, #12
 8002c9a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c9c:	4ba0      	ldr	r3, [pc, #640]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	f003 0303 	and.w	r3, r3, #3
 8002ca4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0310 	and.w	r3, r3, #16
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	f000 80df 	beq.w	8002e72 <HAL_RCC_OscConfig+0x1f2>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d007      	beq.n	8002cca <HAL_RCC_OscConfig+0x4a>
 8002cba:	69bb      	ldr	r3, [r7, #24]
 8002cbc:	2b0c      	cmp	r3, #12
 8002cbe:	f040 8086 	bne.w	8002dce <HAL_RCC_OscConfig+0x14e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	f040 8082 	bne.w	8002dce <HAL_RCC_OscConfig+0x14e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cca:	4b95      	ldr	r3, [pc, #596]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0302 	and.w	r3, r3, #2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d005      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x62>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e32b      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a1a      	ldr	r2, [r3, #32]
 8002ce6:	4b8e      	ldr	r3, [pc, #568]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0308 	and.w	r3, r3, #8
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d004      	beq.n	8002cfc <HAL_RCC_OscConfig+0x7c>
 8002cf2:	4b8b      	ldr	r3, [pc, #556]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cfa:	e005      	b.n	8002d08 <HAL_RCC_OscConfig+0x88>
 8002cfc:	4b88      	ldr	r3, [pc, #544]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d02:	091b      	lsrs	r3, r3, #4
 8002d04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d923      	bls.n	8002d54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 fccb 	bl	80036ac <RCC_SetFlashLatencyFromMSIRange>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e30c      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d20:	4a7f      	ldr	r2, [pc, #508]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d22:	4b7f      	ldr	r3, [pc, #508]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f043 0308 	orr.w	r3, r3, #8
 8002d2a:	6013      	str	r3, [r2, #0]
 8002d2c:	497c      	ldr	r1, [pc, #496]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d2e:	4b7c      	ldr	r3, [pc, #496]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d3e:	4978      	ldr	r1, [pc, #480]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d40:	4b77      	ldr	r3, [pc, #476]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	69db      	ldr	r3, [r3, #28]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	604b      	str	r3, [r1, #4]
 8002d52:	e022      	b.n	8002d9a <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d54:	4a72      	ldr	r2, [pc, #456]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d56:	4b72      	ldr	r3, [pc, #456]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f043 0308 	orr.w	r3, r3, #8
 8002d5e:	6013      	str	r3, [r2, #0]
 8002d60:	496f      	ldr	r1, [pc, #444]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d62:	4b6f      	ldr	r3, [pc, #444]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d72:	496b      	ldr	r1, [pc, #428]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d74:	4b6a      	ldr	r3, [pc, #424]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	69db      	ldr	r3, [r3, #28]
 8002d80:	021b      	lsls	r3, r3, #8
 8002d82:	4313      	orrs	r3, r2
 8002d84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f000 fc8e 	bl	80036ac <RCC_SetFlashLatencyFromMSIRange>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e2cf      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d9a:	f000 fbb3 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8002d9e:	4601      	mov	r1, r0
 8002da0:	4b5f      	ldr	r3, [pc, #380]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	091b      	lsrs	r3, r3, #4
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	4a5e      	ldr	r2, [pc, #376]	; (8002f24 <HAL_RCC_OscConfig+0x2a4>)
 8002dac:	5cd3      	ldrb	r3, [r2, r3]
 8002dae:	f003 031f 	and.w	r3, r3, #31
 8002db2:	fa21 f303 	lsr.w	r3, r1, r3
 8002db6:	4a5c      	ldr	r2, [pc, #368]	; (8002f28 <HAL_RCC_OscConfig+0x2a8>)
 8002db8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002dba:	2000      	movs	r0, #0
 8002dbc:	f7fd fbac 	bl	8000518 <HAL_InitTick>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d052      	beq.n	8002e70 <HAL_RCC_OscConfig+0x1f0>
        {
          return status;
 8002dca:	7bfb      	ldrb	r3, [r7, #15]
 8002dcc:	e2b5      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d032      	beq.n	8002e3c <HAL_RCC_OscConfig+0x1bc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002dd6:	4a52      	ldr	r2, [pc, #328]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002dd8:	4b51      	ldr	r3, [pc, #324]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f043 0301 	orr.w	r3, r3, #1
 8002de0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002de2:	f7fd fbcb 	bl	800057c <HAL_GetTick>
 8002de6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002de8:	e008      	b.n	8002dfc <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dea:	f7fd fbc7 	bl	800057c <HAL_GetTick>
 8002dee:	4602      	mov	r2, r0
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	1ad3      	subs	r3, r2, r3
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0x17c>
          {
            return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e29e      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dfc:	4b48      	ldr	r3, [pc, #288]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d0f0      	beq.n	8002dea <HAL_RCC_OscConfig+0x16a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e08:	4a45      	ldr	r2, [pc, #276]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e0a:	4b45      	ldr	r3, [pc, #276]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f043 0308 	orr.w	r3, r3, #8
 8002e12:	6013      	str	r3, [r2, #0]
 8002e14:	4942      	ldr	r1, [pc, #264]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e16:	4b42      	ldr	r3, [pc, #264]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e26:	493e      	ldr	r1, [pc, #248]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e28:	4b3d      	ldr	r3, [pc, #244]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69db      	ldr	r3, [r3, #28]
 8002e34:	021b      	lsls	r3, r3, #8
 8002e36:	4313      	orrs	r3, r2
 8002e38:	604b      	str	r3, [r1, #4]
 8002e3a:	e01a      	b.n	8002e72 <HAL_RCC_OscConfig+0x1f2>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e3c:	4a38      	ldr	r2, [pc, #224]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e3e:	4b38      	ldr	r3, [pc, #224]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 0301 	bic.w	r3, r3, #1
 8002e46:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e48:	f7fd fb98 	bl	800057c <HAL_GetTick>
 8002e4c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e4e:	e008      	b.n	8002e62 <HAL_RCC_OscConfig+0x1e2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e50:	f7fd fb94 	bl	800057c <HAL_GetTick>
 8002e54:	4602      	mov	r2, r0
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	1ad3      	subs	r3, r2, r3
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d901      	bls.n	8002e62 <HAL_RCC_OscConfig+0x1e2>
          {
            return HAL_TIMEOUT;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	e26b      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e62:	4b2f      	ldr	r3, [pc, #188]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d1f0      	bne.n	8002e50 <HAL_RCC_OscConfig+0x1d0>
 8002e6e:	e000      	b.n	8002e72 <HAL_RCC_OscConfig+0x1f2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e70:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d072      	beq.n	8002f64 <HAL_RCC_OscConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d005      	beq.n	8002e90 <HAL_RCC_OscConfig+0x210>
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	2b0c      	cmp	r3, #12
 8002e88:	d10e      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x228>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d10b      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x228>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e90:	4b23      	ldr	r3, [pc, #140]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d062      	beq.n	8002f62 <HAL_RCC_OscConfig+0x2e2>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d15e      	bne.n	8002f62 <HAL_RCC_OscConfig+0x2e2>
      {
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e248      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eb0:	d106      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x240>
 8002eb2:	4a1b      	ldr	r2, [pc, #108]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002eb4:	4b1a      	ldr	r3, [pc, #104]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	e01d      	b.n	8002efc <HAL_RCC_OscConfig+0x27c>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ec8:	d10c      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x264>
 8002eca:	4a15      	ldr	r2, [pc, #84]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ecc:	4b14      	ldr	r3, [pc, #80]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	4a12      	ldr	r2, [pc, #72]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ed8:	4b11      	ldr	r3, [pc, #68]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ee0:	6013      	str	r3, [r2, #0]
 8002ee2:	e00b      	b.n	8002efc <HAL_RCC_OscConfig+0x27c>
 8002ee4:	4a0e      	ldr	r2, [pc, #56]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ee6:	4b0e      	ldr	r3, [pc, #56]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002eee:	6013      	str	r3, [r2, #0]
 8002ef0:	4a0b      	ldr	r2, [pc, #44]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <HAL_RCC_OscConfig+0x2a0>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002efa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d01a      	beq.n	8002f3a <HAL_RCC_OscConfig+0x2ba>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f04:	f7fd fb3a 	bl	800057c <HAL_GetTick>
 8002f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f0a:	e00f      	b.n	8002f2c <HAL_RCC_OscConfig+0x2ac>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f0c:	f7fd fb36 	bl	800057c <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b64      	cmp	r3, #100	; 0x64
 8002f18:	d908      	bls.n	8002f2c <HAL_RCC_OscConfig+0x2ac>
          {
            return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e20d      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
 8002f1e:	bf00      	nop
 8002f20:	40021000 	.word	0x40021000
 8002f24:	0800a718 	.word	0x0800a718
 8002f28:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f2c:	4bae      	ldr	r3, [pc, #696]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d0e9      	beq.n	8002f0c <HAL_RCC_OscConfig+0x28c>
 8002f38:	e014      	b.n	8002f64 <HAL_RCC_OscConfig+0x2e4>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3a:	f7fd fb1f 	bl	800057c <HAL_GetTick>
 8002f3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x2d4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f42:	f7fd fb1b 	bl	800057c <HAL_GetTick>
 8002f46:	4602      	mov	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b64      	cmp	r3, #100	; 0x64
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x2d4>
          {
            return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e1f2      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f54:	4ba4      	ldr	r3, [pc, #656]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f0      	bne.n	8002f42 <HAL_RCC_OscConfig+0x2c2>
 8002f60:	e000      	b.n	8002f64 <HAL_RCC_OscConfig+0x2e4>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f62:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d060      	beq.n	8003032 <HAL_RCC_OscConfig+0x3b2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d005      	beq.n	8002f82 <HAL_RCC_OscConfig+0x302>
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	2b0c      	cmp	r3, #12
 8002f7a:	d119      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x330>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d116      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x330>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f82:	4b99      	ldr	r3, [pc, #612]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d005      	beq.n	8002f9a <HAL_RCC_OscConfig+0x31a>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCC_OscConfig+0x31a>
      {
        return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e1cf      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f9a:	4993      	ldr	r1, [pc, #588]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002f9c:	4b92      	ldr	r3, [pc, #584]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	061b      	lsls	r3, r3, #24
 8002faa:	4313      	orrs	r3, r2
 8002fac:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fae:	e040      	b.n	8003032 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d023      	beq.n	8003000 <HAL_RCC_OscConfig+0x380>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fb8:	4a8b      	ldr	r2, [pc, #556]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002fba:	4b8b      	ldr	r3, [pc, #556]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc4:	f7fd fada 	bl	800057c <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fcc:	f7fd fad6 	bl	800057c <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e1ad      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fde:	4b82      	ldr	r3, [pc, #520]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0x34c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fea:	497f      	ldr	r1, [pc, #508]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002fec:	4b7e      	ldr	r3, [pc, #504]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	061b      	lsls	r3, r3, #24
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	604b      	str	r3, [r1, #4]
 8002ffe:	e018      	b.n	8003032 <HAL_RCC_OscConfig+0x3b2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003000:	4a79      	ldr	r2, [pc, #484]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003002:	4b79      	ldr	r3, [pc, #484]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800300a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300c:	f7fd fab6 	bl	800057c <HAL_GetTick>
 8003010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003012:	e008      	b.n	8003026 <HAL_RCC_OscConfig+0x3a6>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003014:	f7fd fab2 	bl	800057c <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d901      	bls.n	8003026 <HAL_RCC_OscConfig+0x3a6>
          {
            return HAL_TIMEOUT;
 8003022:	2303      	movs	r3, #3
 8003024:	e189      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003026:	4b70      	ldr	r3, [pc, #448]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1f0      	bne.n	8003014 <HAL_RCC_OscConfig+0x394>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f003 0308 	and.w	r3, r3, #8
 800303a:	2b00      	cmp	r3, #0
 800303c:	d03c      	beq.n	80030b8 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	695b      	ldr	r3, [r3, #20]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d01c      	beq.n	8003080 <HAL_RCC_OscConfig+0x400>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003046:	4a68      	ldr	r2, [pc, #416]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003048:	4b67      	ldr	r3, [pc, #412]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 800304a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800304e:	f043 0301 	orr.w	r3, r3, #1
 8003052:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003056:	f7fd fa91 	bl	800057c <HAL_GetTick>
 800305a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800305c:	e008      	b.n	8003070 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800305e:	f7fd fa8d 	bl	800057c <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	693b      	ldr	r3, [r7, #16]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e164      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003070:	4b5d      	ldr	r3, [pc, #372]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003072:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0ef      	beq.n	800305e <HAL_RCC_OscConfig+0x3de>
 800307e:	e01b      	b.n	80030b8 <HAL_RCC_OscConfig+0x438>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003080:	4a59      	ldr	r2, [pc, #356]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003082:	4b59      	ldr	r3, [pc, #356]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003084:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003088:	f023 0301 	bic.w	r3, r3, #1
 800308c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003090:	f7fd fa74 	bl	800057c <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003098:	f7fd fa70 	bl	800057c <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e147      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030aa:	4b4f      	ldr	r3, [pc, #316]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 80030ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d1ef      	bne.n	8003098 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0304 	and.w	r3, r3, #4
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 80a5 	beq.w	8003210 <HAL_RCC_OscConfig+0x590>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030c6:	2300      	movs	r3, #0
 80030c8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030ca:	4b47      	ldr	r3, [pc, #284]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 80030cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d10d      	bne.n	80030f2 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030d6:	4a44      	ldr	r2, [pc, #272]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 80030d8:	4b43      	ldr	r3, [pc, #268]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 80030da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e0:	6593      	str	r3, [r2, #88]	; 0x58
 80030e2:	4b41      	ldr	r3, [pc, #260]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 80030e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ea:	60bb      	str	r3, [r7, #8]
 80030ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030ee:	2301      	movs	r3, #1
 80030f0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030f2:	4b3e      	ldr	r3, [pc, #248]	; (80031ec <HAL_RCC_OscConfig+0x56c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d118      	bne.n	8003130 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030fe:	4a3b      	ldr	r2, [pc, #236]	; (80031ec <HAL_RCC_OscConfig+0x56c>)
 8003100:	4b3a      	ldr	r3, [pc, #232]	; (80031ec <HAL_RCC_OscConfig+0x56c>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003108:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800310a:	f7fd fa37 	bl	800057c <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003112:	f7fd fa33 	bl	800057c <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e10a      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003124:	4b31      	ldr	r3, [pc, #196]	; (80031ec <HAL_RCC_OscConfig+0x56c>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312c:	2b00      	cmp	r3, #0
 800312e:	d0f0      	beq.n	8003112 <HAL_RCC_OscConfig+0x492>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	689b      	ldr	r3, [r3, #8]
 8003134:	2b01      	cmp	r3, #1
 8003136:	d108      	bne.n	800314a <HAL_RCC_OscConfig+0x4ca>
 8003138:	4a2b      	ldr	r2, [pc, #172]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 800313a:	4b2b      	ldr	r3, [pc, #172]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 800313c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003148:	e024      	b.n	8003194 <HAL_RCC_OscConfig+0x514>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	2b05      	cmp	r3, #5
 8003150:	d110      	bne.n	8003174 <HAL_RCC_OscConfig+0x4f4>
 8003152:	4a25      	ldr	r2, [pc, #148]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003154:	4b24      	ldr	r3, [pc, #144]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003156:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800315a:	f043 0304 	orr.w	r3, r3, #4
 800315e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003162:	4a21      	ldr	r2, [pc, #132]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003164:	4b20      	ldr	r3, [pc, #128]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003166:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003172:	e00f      	b.n	8003194 <HAL_RCC_OscConfig+0x514>
 8003174:	4a1c      	ldr	r2, [pc, #112]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003176:	4b1c      	ldr	r3, [pc, #112]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003178:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800317c:	f023 0301 	bic.w	r3, r3, #1
 8003180:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003184:	4a18      	ldr	r2, [pc, #96]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003186:	4b18      	ldr	r3, [pc, #96]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 8003188:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800318c:	f023 0304 	bic.w	r3, r3, #4
 8003190:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d016      	beq.n	80031ca <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800319c:	f7fd f9ee 	bl	800057c <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031a2:	e00a      	b.n	80031ba <HAL_RCC_OscConfig+0x53a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031a4:	f7fd f9ea 	bl	800057c <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x53a>
        {
          return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e0bf      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ba:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <HAL_RCC_OscConfig+0x568>)
 80031bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031c0:	f003 0302 	and.w	r3, r3, #2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d0ed      	beq.n	80031a4 <HAL_RCC_OscConfig+0x524>
 80031c8:	e019      	b.n	80031fe <HAL_RCC_OscConfig+0x57e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ca:	f7fd f9d7 	bl	800057c <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031d0:	e00e      	b.n	80031f0 <HAL_RCC_OscConfig+0x570>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d2:	f7fd f9d3 	bl	800057c <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d905      	bls.n	80031f0 <HAL_RCC_OscConfig+0x570>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e0a8      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
 80031e8:	40021000 	.word	0x40021000
 80031ec:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031f0:	4b54      	ldr	r3, [pc, #336]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80031f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1e9      	bne.n	80031d2 <HAL_RCC_OscConfig+0x552>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031fe:	7ffb      	ldrb	r3, [r7, #31]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d105      	bne.n	8003210 <HAL_RCC_OscConfig+0x590>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003204:	4a4f      	ldr	r2, [pc, #316]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 8003206:	4b4f      	ldr	r3, [pc, #316]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 8003208:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800320a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800320e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003214:	2b00      	cmp	r3, #0
 8003216:	f000 808f 	beq.w	8003338 <HAL_RCC_OscConfig+0x6b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	2b0c      	cmp	r3, #12
 800321e:	f000 8089 	beq.w	8003334 <HAL_RCC_OscConfig+0x6b4>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003226:	2b02      	cmp	r3, #2
 8003228:	d156      	bne.n	80032d8 <HAL_RCC_OscConfig+0x658>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800322a:	4a46      	ldr	r2, [pc, #280]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 800322c:	4b45      	ldr	r3, [pc, #276]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003234:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003236:	f7fd f9a1 	bl	800057c <HAL_GetTick>
 800323a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800323c:	e008      	b.n	8003250 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800323e:	f7fd f99d 	bl	800057c <HAL_GetTick>
 8003242:	4602      	mov	r2, r0
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	1ad3      	subs	r3, r2, r3
 8003248:	2b02      	cmp	r3, #2
 800324a:	d901      	bls.n	8003250 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e074      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003250:	4b3c      	ldr	r3, [pc, #240]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003258:	2b00      	cmp	r3, #0
 800325a:	d1f0      	bne.n	800323e <HAL_RCC_OscConfig+0x5be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800325c:	4939      	ldr	r1, [pc, #228]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	3b01      	subs	r3, #1
 8003264:	011a      	lsls	r2, r3, #4
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800326a:	021b      	lsls	r3, r3, #8
 800326c:	431a      	orrs	r2, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003272:	091b      	lsrs	r3, r3, #4
 8003274:	045b      	lsls	r3, r3, #17
 8003276:	431a      	orrs	r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003282:	085b      	lsrs	r3, r3, #1
 8003284:	3b01      	subs	r3, #1
 8003286:	055b      	lsls	r3, r3, #21
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	085b      	lsrs	r3, r3, #1
 8003290:	3b01      	subs	r3, #1
 8003292:	065b      	lsls	r3, r3, #25
 8003294:	4313      	orrs	r3, r2
 8003296:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003298:	4a2a      	ldr	r2, [pc, #168]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 800329a:	4b2a      	ldr	r3, [pc, #168]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032a4:	4a27      	ldr	r2, [pc, #156]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032a6:	4b27      	ldr	r3, [pc, #156]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b0:	f7fd f964 	bl	800057c <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x64a>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b8:	f7fd f960 	bl	800057c <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x64a>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e037      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ca:	4b1e      	ldr	r3, [pc, #120]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d0f0      	beq.n	80032b8 <HAL_RCC_OscConfig+0x638>
 80032d6:	e02f      	b.n	8003338 <HAL_RCC_OscConfig+0x6b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d8:	4a1a      	ldr	r2, [pc, #104]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032da:	4b1a      	ldr	r3, [pc, #104]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80032e2:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80032e4:	4b17      	ldr	r3, [pc, #92]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d105      	bne.n	80032fc <HAL_RCC_OscConfig+0x67c>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80032f0:	4a14      	ldr	r2, [pc, #80]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032f2:	4b14      	ldr	r3, [pc, #80]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	f023 0303 	bic.w	r3, r3, #3
 80032fa:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032fc:	4a11      	ldr	r2, [pc, #68]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 80032fe:	4b11      	ldr	r3, [pc, #68]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003306:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800330a:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800330c:	f7fd f936 	bl	800057c <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x6a6>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003314:	f7fd f932 	bl	800057c <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e009      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003326:	4b07      	ldr	r3, [pc, #28]	; (8003344 <HAL_RCC_OscConfig+0x6c4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1f0      	bne.n	8003314 <HAL_RCC_OscConfig+0x694>
 8003332:	e001      	b.n	8003338 <HAL_RCC_OscConfig+0x6b8>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e000      	b.n	800333a <HAL_RCC_OscConfig+0x6ba>
    }
  }
  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	3720      	adds	r7, #32
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40021000 	.word	0x40021000

08003348 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d101      	bne.n	800335c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0c6      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800335c:	4b65      	ldr	r3, [pc, #404]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f003 0207 	and.w	r2, r3, #7
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d210      	bcs.n	800338c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800336a:	4962      	ldr	r1, [pc, #392]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 800336c:	4b61      	ldr	r3, [pc, #388]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f023 0207 	bic.w	r2, r3, #7
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	4313      	orrs	r3, r2
 8003378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800337a:	4b5e      	ldr	r3, [pc, #376]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0207 	and.w	r2, r3, #7
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	429a      	cmp	r2, r3
 8003386:	d001      	beq.n	800338c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0ae      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0301 	and.w	r3, r3, #1
 8003394:	2b00      	cmp	r3, #0
 8003396:	d04c      	beq.n	8003432 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2b03      	cmp	r3, #3
 800339e:	d107      	bne.n	80033b0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033a0:	4b55      	ldr	r3, [pc, #340]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d121      	bne.n	80033f0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e09c      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d107      	bne.n	80033c8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80033b8:	4b4f      	ldr	r3, [pc, #316]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d115      	bne.n	80033f0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e090      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d107      	bne.n	80033e0 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033d0:	4b49      	ldr	r3, [pc, #292]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d109      	bne.n	80033f0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e084      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033e0:	4b45      	ldr	r3, [pc, #276]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d101      	bne.n	80033f0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e07c      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033f0:	4941      	ldr	r1, [pc, #260]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80033f2:	4b41      	ldr	r3, [pc, #260]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	f023 0203 	bic.w	r2, r3, #3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	4313      	orrs	r3, r2
 8003400:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003402:	f7fd f8bb 	bl	800057c <HAL_GetTick>
 8003406:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003408:	e00a      	b.n	8003420 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800340a:	f7fd f8b7 	bl	800057c <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	f241 3288 	movw	r2, #5000	; 0x1388
 8003418:	4293      	cmp	r3, r2
 800341a:	d901      	bls.n	8003420 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	e064      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003420:	4b35      	ldr	r3, [pc, #212]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 020c 	and.w	r2, r3, #12
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	429a      	cmp	r2, r3
 8003430:	d1eb      	bne.n	800340a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d008      	beq.n	8003450 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800343e:	492e      	ldr	r1, [pc, #184]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 8003440:	4b2d      	ldr	r3, [pc, #180]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 8003442:	689b      	ldr	r3, [r3, #8]
 8003444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	4313      	orrs	r3, r2
 800344e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003450:	4b28      	ldr	r3, [pc, #160]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0207 	and.w	r2, r3, #7
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	429a      	cmp	r2, r3
 800345c:	d910      	bls.n	8003480 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345e:	4925      	ldr	r1, [pc, #148]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 8003460:	4b24      	ldr	r3, [pc, #144]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f023 0207 	bic.w	r2, r3, #7
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	4313      	orrs	r3, r2
 800346c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800346e:	4b21      	ldr	r3, [pc, #132]	; (80034f4 <HAL_RCC_ClockConfig+0x1ac>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0207 	and.w	r2, r3, #7
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	429a      	cmp	r2, r3
 800347a:	d001      	beq.n	8003480 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	e034      	b.n	80034ea <HAL_RCC_ClockConfig+0x1a2>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0304 	and.w	r3, r3, #4
 8003488:	2b00      	cmp	r3, #0
 800348a:	d008      	beq.n	800349e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800348c:	491a      	ldr	r1, [pc, #104]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 800348e:	4b1a      	ldr	r3, [pc, #104]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	4313      	orrs	r3, r2
 800349c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0308 	and.w	r3, r3, #8
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d009      	beq.n	80034be <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034aa:	4913      	ldr	r1, [pc, #76]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80034ac:	4b12      	ldr	r3, [pc, #72]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	691b      	ldr	r3, [r3, #16]
 80034b8:	00db      	lsls	r3, r3, #3
 80034ba:	4313      	orrs	r3, r2
 80034bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034be:	f000 f821 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80034c2:	4601      	mov	r1, r0
 80034c4:	4b0c      	ldr	r3, [pc, #48]	; (80034f8 <HAL_RCC_ClockConfig+0x1b0>)
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	091b      	lsrs	r3, r3, #4
 80034ca:	f003 030f 	and.w	r3, r3, #15
 80034ce:	4a0b      	ldr	r2, [pc, #44]	; (80034fc <HAL_RCC_ClockConfig+0x1b4>)
 80034d0:	5cd3      	ldrb	r3, [r2, r3]
 80034d2:	f003 031f 	and.w	r3, r3, #31
 80034d6:	fa21 f303 	lsr.w	r3, r1, r3
 80034da:	4a09      	ldr	r2, [pc, #36]	; (8003500 <HAL_RCC_ClockConfig+0x1b8>)
 80034dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80034de:	2000      	movs	r0, #0
 80034e0:	f7fd f81a 	bl	8000518 <HAL_InitTick>
 80034e4:	4603      	mov	r3, r0
 80034e6:	72fb      	strb	r3, [r7, #11]

  return status;
 80034e8:	7afb      	ldrb	r3, [r7, #11]
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	40022000 	.word	0x40022000
 80034f8:	40021000 	.word	0x40021000
 80034fc:	0800a718 	.word	0x0800a718
 8003500:	20000020 	.word	0x20000020

08003504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003504:	b480      	push	{r7}
 8003506:	b089      	sub	sp, #36	; 0x24
 8003508:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	2300      	movs	r3, #0
 8003510:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003512:	4b46      	ldr	r3, [pc, #280]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 030c 	and.w	r3, r3, #12
 800351a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800351c:	4b43      	ldr	r3, [pc, #268]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f003 0303 	and.w	r3, r3, #3
 8003524:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d005      	beq.n	8003538 <HAL_RCC_GetSysClockFreq+0x34>
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	2b0c      	cmp	r3, #12
 8003530:	d121      	bne.n	8003576 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d11e      	bne.n	8003576 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003538:	4b3c      	ldr	r3, [pc, #240]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d107      	bne.n	8003554 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003544:	4b39      	ldr	r3, [pc, #228]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 8003546:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800354a:	0a1b      	lsrs	r3, r3, #8
 800354c:	f003 030f 	and.w	r3, r3, #15
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	e005      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003554:	4b35      	ldr	r3, [pc, #212]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	091b      	lsrs	r3, r3, #4
 800355a:	f003 030f 	and.w	r3, r3, #15
 800355e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003560:	4a33      	ldr	r2, [pc, #204]	; (8003630 <HAL_RCC_GetSysClockFreq+0x12c>)
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003568:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10d      	bne.n	800358c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003574:	e00a      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	2b04      	cmp	r3, #4
 800357a:	d102      	bne.n	8003582 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800357c:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <HAL_RCC_GetSysClockFreq+0x130>)
 800357e:	61bb      	str	r3, [r7, #24]
 8003580:	e004      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	2b08      	cmp	r3, #8
 8003586:	d101      	bne.n	800358c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003588:	4b2b      	ldr	r3, [pc, #172]	; (8003638 <HAL_RCC_GetSysClockFreq+0x134>)
 800358a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	2b0c      	cmp	r3, #12
 8003590:	d145      	bne.n	800361e <HAL_RCC_GetSysClockFreq+0x11a>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003592:	4b26      	ldr	r3, [pc, #152]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	60bb      	str	r3, [r7, #8]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800359c:	4b23      	ldr	r3, [pc, #140]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	091b      	lsrs	r3, r3, #4
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	3301      	adds	r3, #1
 80035a8:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b02      	cmp	r3, #2
 80035ae:	d002      	beq.n	80035b6 <HAL_RCC_GetSysClockFreq+0xb2>
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d00d      	beq.n	80035d0 <HAL_RCC_GetSysClockFreq+0xcc>
 80035b4:	e019      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0xe6>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035b6:	4a1f      	ldr	r2, [pc, #124]	; (8003634 <HAL_RCC_GetSysClockFreq+0x130>)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80035be:	4a1b      	ldr	r2, [pc, #108]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 80035c0:	68d2      	ldr	r2, [r2, #12]
 80035c2:	0a12      	lsrs	r2, r2, #8
 80035c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80035c8:	fb02 f303 	mul.w	r3, r2, r3
 80035cc:	617b      	str	r3, [r7, #20]
      break;
 80035ce:	e019      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035d0:	4a19      	ldr	r2, [pc, #100]	; (8003638 <HAL_RCC_GetSysClockFreq+0x134>)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d8:	4a14      	ldr	r2, [pc, #80]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 80035da:	68d2      	ldr	r2, [r2, #12]
 80035dc:	0a12      	lsrs	r2, r2, #8
 80035de:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80035e2:	fb02 f303 	mul.w	r3, r2, r3
 80035e6:	617b      	str	r3, [r7, #20]
      break;
 80035e8:	e00c      	b.n	8003604 <HAL_RCC_GetSysClockFreq+0x100>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80035ea:	69fa      	ldr	r2, [r7, #28]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f2:	4a0e      	ldr	r2, [pc, #56]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 80035f4:	68d2      	ldr	r2, [r2, #12]
 80035f6:	0a12      	lsrs	r2, r2, #8
 80035f8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80035fc:	fb02 f303 	mul.w	r3, r2, r3
 8003600:	617b      	str	r3, [r7, #20]
      break;
 8003602:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003604:	4b09      	ldr	r3, [pc, #36]	; (800362c <HAL_RCC_GetSysClockFreq+0x128>)
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	0e5b      	lsrs	r3, r3, #25
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	3301      	adds	r3, #1
 8003610:	005b      	lsls	r3, r3, #1
 8003612:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco/pllr;
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	fbb2 f3f3 	udiv	r3, r2, r3
 800361c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800361e:	69bb      	ldr	r3, [r7, #24]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3724      	adds	r7, #36	; 0x24
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	40021000 	.word	0x40021000
 8003630:	0800a730 	.word	0x0800a730
 8003634:	00f42400 	.word	0x00f42400
 8003638:	007a1200 	.word	0x007a1200

0800363c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003640:	4b03      	ldr	r3, [pc, #12]	; (8003650 <HAL_RCC_GetHCLKFreq+0x14>)
 8003642:	681b      	ldr	r3, [r3, #0]
}
 8003644:	4618      	mov	r0, r3
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	20000020 	.word	0x20000020

08003654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003658:	f7ff fff0 	bl	800363c <HAL_RCC_GetHCLKFreq>
 800365c:	4601      	mov	r1, r0
 800365e:	4b06      	ldr	r3, [pc, #24]	; (8003678 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	0a1b      	lsrs	r3, r3, #8
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	4a04      	ldr	r2, [pc, #16]	; (800367c <HAL_RCC_GetPCLK1Freq+0x28>)
 800366a:	5cd3      	ldrb	r3, [r2, r3]
 800366c:	f003 031f 	and.w	r3, r3, #31
 8003670:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003674:	4618      	mov	r0, r3
 8003676:	bd80      	pop	{r7, pc}
 8003678:	40021000 	.word	0x40021000
 800367c:	0800a728 	.word	0x0800a728

08003680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003684:	f7ff ffda 	bl	800363c <HAL_RCC_GetHCLKFreq>
 8003688:	4601      	mov	r1, r0
 800368a:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	0adb      	lsrs	r3, r3, #11
 8003690:	f003 0307 	and.w	r3, r3, #7
 8003694:	4a04      	ldr	r2, [pc, #16]	; (80036a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003696:	5cd3      	ldrb	r3, [r2, r3]
 8003698:	f003 031f 	and.w	r3, r3, #31
 800369c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	40021000 	.word	0x40021000
 80036a8:	0800a728 	.word	0x0800a728

080036ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b086      	sub	sp, #24
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036b4:	2300      	movs	r3, #0
 80036b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036b8:	4b2a      	ldr	r3, [pc, #168]	; (8003764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d003      	beq.n	80036cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036c4:	f7ff f9a0 	bl	8002a08 <HAL_PWREx_GetVoltageRange>
 80036c8:	6178      	str	r0, [r7, #20]
 80036ca:	e014      	b.n	80036f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036cc:	4a25      	ldr	r2, [pc, #148]	; (8003764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ce:	4b25      	ldr	r3, [pc, #148]	; (8003764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036d6:	6593      	str	r3, [r2, #88]	; 0x58
 80036d8:	4b22      	ldr	r3, [pc, #136]	; (8003764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036e0:	60fb      	str	r3, [r7, #12]
 80036e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036e4:	f7ff f990 	bl	8002a08 <HAL_PWREx_GetVoltageRange>
 80036e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036ea:	4a1e      	ldr	r2, [pc, #120]	; (8003764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ec:	4b1d      	ldr	r3, [pc, #116]	; (8003764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036fc:	d10b      	bne.n	8003716 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b80      	cmp	r3, #128	; 0x80
 8003702:	d919      	bls.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2ba0      	cmp	r3, #160	; 0xa0
 8003708:	d902      	bls.n	8003710 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800370a:	2302      	movs	r3, #2
 800370c:	613b      	str	r3, [r7, #16]
 800370e:	e013      	b.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003710:	2301      	movs	r3, #1
 8003712:	613b      	str	r3, [r7, #16]
 8003714:	e010      	b.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2b80      	cmp	r3, #128	; 0x80
 800371a:	d902      	bls.n	8003722 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800371c:	2303      	movs	r3, #3
 800371e:	613b      	str	r3, [r7, #16]
 8003720:	e00a      	b.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b80      	cmp	r3, #128	; 0x80
 8003726:	d102      	bne.n	800372e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003728:	2302      	movs	r3, #2
 800372a:	613b      	str	r3, [r7, #16]
 800372c:	e004      	b.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b70      	cmp	r3, #112	; 0x70
 8003732:	d101      	bne.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003734:	2301      	movs	r3, #1
 8003736:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003738:	490b      	ldr	r1, [pc, #44]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800373a:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f023 0207 	bic.w	r2, r3, #7
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4313      	orrs	r3, r2
 8003746:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003748:	4b07      	ldr	r3, [pc, #28]	; (8003768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0207 	and.w	r2, r3, #7
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	429a      	cmp	r2, r3
 8003754:	d001      	beq.n	800375a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e000      	b.n	800375c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800375a:	2300      	movs	r3, #0
}
 800375c:	4618      	mov	r0, r3
 800375e:	3718      	adds	r7, #24
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40021000 	.word	0x40021000
 8003768:	40022000 	.word	0x40022000

0800376c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003774:	2300      	movs	r3, #0
 8003776:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003778:	2300      	movs	r3, #0
 800377a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003784:	2b00      	cmp	r3, #0
 8003786:	d03f      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800378c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003790:	d01c      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003792:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003796:	d802      	bhi.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00e      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800379c:	e01f      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x72>
 800379e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037a2:	d003      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x40>
 80037a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037a8:	d01c      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80037aa:	e018      	b.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037ac:	4a85      	ldr	r2, [pc, #532]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037ae:	4b85      	ldr	r3, [pc, #532]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037b8:	e015      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3304      	adds	r3, #4
 80037be:	2100      	movs	r1, #0
 80037c0:	4618      	mov	r0, r3
 80037c2:	f000 ff41 	bl	8004648 <RCCEx_PLLSAI1_Config>
 80037c6:	4603      	mov	r3, r0
 80037c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037ca:	e00c      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	3320      	adds	r3, #32
 80037d0:	2100      	movs	r1, #0
 80037d2:	4618      	mov	r0, r3
 80037d4:	f001 f828 	bl	8004828 <RCCEx_PLLSAI2_Config>
 80037d8:	4603      	mov	r3, r0
 80037da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037dc:	e003      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	74fb      	strb	r3, [r7, #19]
      break;
 80037e2:	e000      	b.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80037e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037e6:	7cfb      	ldrb	r3, [r7, #19]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10b      	bne.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037ec:	4975      	ldr	r1, [pc, #468]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037ee:	4b75      	ldr	r3, [pc, #468]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037fc:	4313      	orrs	r3, r2
 80037fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003802:	e001      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003804:	7cfb      	ldrb	r3, [r7, #19]
 8003806:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d03f      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003818:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800381c:	d01c      	beq.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800381e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003822:	d802      	bhi.n	800382a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8003824:	2b00      	cmp	r3, #0
 8003826:	d00e      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8003828:	e01f      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800382a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800382e:	d003      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8003830:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003834:	d01c      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8003836:	e018      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003838:	4a62      	ldr	r2, [pc, #392]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800383a:	4b62      	ldr	r3, [pc, #392]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003842:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003844:	e015      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3304      	adds	r3, #4
 800384a:	2100      	movs	r1, #0
 800384c:	4618      	mov	r0, r3
 800384e:	f000 fefb 	bl	8004648 <RCCEx_PLLSAI1_Config>
 8003852:	4603      	mov	r3, r0
 8003854:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003856:	e00c      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3320      	adds	r3, #32
 800385c:	2100      	movs	r1, #0
 800385e:	4618      	mov	r0, r3
 8003860:	f000 ffe2 	bl	8004828 <RCCEx_PLLSAI2_Config>
 8003864:	4603      	mov	r3, r0
 8003866:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003868:	e003      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	74fb      	strb	r3, [r7, #19]
      break;
 800386e:	e000      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003870:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003872:	7cfb      	ldrb	r3, [r7, #19]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10b      	bne.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003878:	4952      	ldr	r1, [pc, #328]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800387a:	4b52      	ldr	r3, [pc, #328]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800387c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003880:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003888:	4313      	orrs	r3, r2
 800388a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800388e:	e001      	b.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003890:	7cfb      	ldrb	r3, [r7, #19]
 8003892:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 80a0 	beq.w	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038a2:	2300      	movs	r3, #0
 80038a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038a6:	4b47      	ldr	r3, [pc, #284]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80038b6:	2300      	movs	r3, #0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d00d      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038bc:	4a41      	ldr	r2, [pc, #260]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038be:	4b41      	ldr	r3, [pc, #260]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038c6:	6593      	str	r3, [r2, #88]	; 0x58
 80038c8:	4b3e      	ldr	r3, [pc, #248]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d0:	60bb      	str	r3, [r7, #8]
 80038d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038d4:	2301      	movs	r3, #1
 80038d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038d8:	4a3b      	ldr	r2, [pc, #236]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038da:	4b3b      	ldr	r3, [pc, #236]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038e4:	f7fc fe4a 	bl	800057c <HAL_GetTick>
 80038e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038ea:	e009      	b.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038ec:	f7fc fe46 	bl	800057c <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d902      	bls.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	74fb      	strb	r3, [r7, #19]
        break;
 80038fe:	e005      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003900:	4b31      	ldr	r3, [pc, #196]	; (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0ef      	beq.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800390c:	7cfb      	ldrb	r3, [r7, #19]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d15c      	bne.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003912:	4b2c      	ldr	r3, [pc, #176]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003914:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003918:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800391c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d01f      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	429a      	cmp	r2, r3
 800392e:	d019      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003930:	4b24      	ldr	r3, [pc, #144]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003932:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003936:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800393a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800393c:	4a21      	ldr	r2, [pc, #132]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800393e:	4b21      	ldr	r3, [pc, #132]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003940:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003948:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800394c:	4a1d      	ldr	r2, [pc, #116]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800394e:	4b1d      	ldr	r3, [pc, #116]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003954:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003958:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800395c:	4a19      	ldr	r2, [pc, #100]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d016      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800396e:	f7fc fe05 	bl	800057c <HAL_GetTick>
 8003972:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003974:	e00b      	b.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003976:	f7fc fe01 	bl	800057c <HAL_GetTick>
 800397a:	4602      	mov	r2, r0
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	1ad3      	subs	r3, r2, r3
 8003980:	f241 3288 	movw	r2, #5000	; 0x1388
 8003984:	4293      	cmp	r3, r2
 8003986:	d902      	bls.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	74fb      	strb	r3, [r7, #19]
            break;
 800398c:	e006      	b.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800398e:	4b0d      	ldr	r3, [pc, #52]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0ec      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800399c:	7cfb      	ldrb	r3, [r7, #19]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d10c      	bne.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039a2:	4908      	ldr	r1, [pc, #32]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80039a4:	4b07      	ldr	r3, [pc, #28]	; (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80039a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039b4:	4313      	orrs	r3, r2
 80039b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039ba:	e009      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039bc:	7cfb      	ldrb	r3, [r7, #19]
 80039be:	74bb      	strb	r3, [r7, #18]
 80039c0:	e006      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80039c2:	bf00      	nop
 80039c4:	40021000 	.word	0x40021000
 80039c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039cc:	7cfb      	ldrb	r3, [r7, #19]
 80039ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039d0:	7c7b      	ldrb	r3, [r7, #17]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d105      	bne.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039d6:	4a9e      	ldr	r2, [pc, #632]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039d8:	4b9d      	ldr	r3, [pc, #628]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0301 	and.w	r3, r3, #1
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00a      	beq.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039ee:	4998      	ldr	r1, [pc, #608]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039f0:	4b97      	ldr	r3, [pc, #604]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f6:	f023 0203 	bic.w	r2, r3, #3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039fe:	4313      	orrs	r3, r2
 8003a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d00a      	beq.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a10:	498f      	ldr	r1, [pc, #572]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a12:	4b8f      	ldr	r3, [pc, #572]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a18:	f023 020c 	bic.w	r2, r3, #12
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0304 	and.w	r3, r3, #4
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00a      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a32:	4987      	ldr	r1, [pc, #540]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a34:	4b86      	ldr	r3, [pc, #536]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a3a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	4313      	orrs	r3, r2
 8003a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0308 	and.w	r3, r3, #8
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00a      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a54:	497e      	ldr	r1, [pc, #504]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a56:	4b7e      	ldr	r3, [pc, #504]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a64:	4313      	orrs	r3, r2
 8003a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0310 	and.w	r3, r3, #16
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00a      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a76:	4976      	ldr	r1, [pc, #472]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a78:	4b75      	ldr	r3, [pc, #468]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a86:	4313      	orrs	r3, r2
 8003a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a98:	496d      	ldr	r1, [pc, #436]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a9a:	4b6d      	ldr	r3, [pc, #436]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aa0:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00a      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003aba:	4965      	ldr	r1, [pc, #404]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003abc:	4b64      	ldr	r3, [pc, #400]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003abe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aca:	4313      	orrs	r3, r2
 8003acc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00a      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003adc:	495c      	ldr	r1, [pc, #368]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003ade:	4b5c      	ldr	r3, [pc, #368]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aec:	4313      	orrs	r3, r2
 8003aee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00a      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003afe:	4954      	ldr	r1, [pc, #336]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b00:	4b53      	ldr	r3, [pc, #332]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b06:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00a      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b20:	494b      	ldr	r1, [pc, #300]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b22:	4b4b      	ldr	r3, [pc, #300]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b42:	4943      	ldr	r1, [pc, #268]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b44:	4b42      	ldr	r3, [pc, #264]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b52:	4313      	orrs	r3, r2
 8003b54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d028      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b64:	493a      	ldr	r1, [pc, #232]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b66:	4b3a      	ldr	r3, [pc, #232]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b74:	4313      	orrs	r3, r2
 8003b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b82:	d106      	bne.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b84:	4a32      	ldr	r2, [pc, #200]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b86:	4b32      	ldr	r3, [pc, #200]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003b88:	68db      	ldr	r3, [r3, #12]
 8003b8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b8e:	60d3      	str	r3, [r2, #12]
 8003b90:	e011      	b.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b9a:	d10c      	bne.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fd50 	bl	8004648 <RCCEx_PLLSAI1_Config>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003bac:	7cfb      	ldrb	r3, [r7, #19]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8003bb2:	7cfb      	ldrb	r3, [r7, #19]
 8003bb4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d028      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bc2:	4923      	ldr	r1, [pc, #140]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003bc4:	4b22      	ldr	r3, [pc, #136]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003be0:	d106      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003be2:	4a1b      	ldr	r2, [pc, #108]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003be4:	4b1a      	ldr	r3, [pc, #104]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bec:	60d3      	str	r3, [r2, #12]
 8003bee:	e011      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bf4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	3304      	adds	r3, #4
 8003bfe:	2101      	movs	r1, #1
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 fd21 	bl	8004648 <RCCEx_PLLSAI1_Config>
 8003c06:	4603      	mov	r3, r0
 8003c08:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c0a:	7cfb      	ldrb	r3, [r7, #19]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003c10:	7cfb      	ldrb	r3, [r7, #19]
 8003c12:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d02b      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c20:	490b      	ldr	r1, [pc, #44]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c22:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c28:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c30:	4313      	orrs	r3, r2
 8003c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c3e:	d109      	bne.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c40:	4a03      	ldr	r2, [pc, #12]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c42:	4b03      	ldr	r3, [pc, #12]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c4a:	60d3      	str	r3, [r2, #12]
 8003c4c:	e014      	b.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8003c4e:	bf00      	nop
 8003c50:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c58:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c5c:	d10c      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	3304      	adds	r3, #4
 8003c62:	2101      	movs	r1, #1
 8003c64:	4618      	mov	r0, r3
 8003c66:	f000 fcef 	bl	8004648 <RCCEx_PLLSAI1_Config>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c6e:	7cfb      	ldrb	r3, [r7, #19]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d001      	beq.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8003c74:	7cfb      	ldrb	r3, [r7, #19]
 8003c76:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d02f      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c84:	492b      	ldr	r1, [pc, #172]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c86:	4b2b      	ldr	r3, [pc, #172]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c8c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c94:	4313      	orrs	r3, r2
 8003c96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c9e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ca2:	d10d      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	3304      	adds	r3, #4
 8003ca8:	2102      	movs	r1, #2
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 fccc 	bl	8004648 <RCCEx_PLLSAI1_Config>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cb4:	7cfb      	ldrb	r3, [r7, #19]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d014      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003cba:	7cfb      	ldrb	r3, [r7, #19]
 8003cbc:	74bb      	strb	r3, [r7, #18]
 8003cbe:	e011      	b.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cc4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003cc8:	d10c      	bne.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	3320      	adds	r3, #32
 8003cce:	2102      	movs	r1, #2
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 fda9 	bl	8004828 <RCCEx_PLLSAI2_Config>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cda:	7cfb      	ldrb	r3, [r7, #19]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8003ce0:	7cfb      	ldrb	r3, [r7, #19]
 8003ce2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d00a      	beq.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cf0:	4910      	ldr	r1, [pc, #64]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cf2:	4b10      	ldr	r3, [pc, #64]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf8:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d00:	4313      	orrs	r3, r2
 8003d02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00b      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d12:	4908      	ldr	r1, [pc, #32]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d14:	4b07      	ldr	r3, [pc, #28]	; (8003d34 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d24:	4313      	orrs	r3, r2
 8003d26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d2a:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3718      	adds	r7, #24
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	40021000 	.word	0x40021000

08003d38 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b088      	sub	sp, #32
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003d4a:	d137      	bne.n	8003dbc <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003d4c:	4bb8      	ldr	r3, [pc, #736]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d56:	617b      	str	r3, [r7, #20]

    switch(srcclk)
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d5e:	d014      	beq.n	8003d8a <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8003d60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d64:	d01e      	beq.n	8003da4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 8003d66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d6a:	d001      	beq.n	8003d70 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8003d6c:	f000 bc53 	b.w	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8003d70:	4baf      	ldr	r3, [pc, #700]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	f040 8446 	bne.w	800460c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8003d80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d84:	61fb      	str	r3, [r7, #28]
      break;
 8003d86:	f000 bc41 	b.w	800460c <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8003d8a:	4ba9      	ldr	r3, [pc, #676]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d90:	f003 0302 	and.w	r3, r3, #2
 8003d94:	2b02      	cmp	r3, #2
 8003d96:	f040 843b 	bne.w	8004610 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
        frequency = LSI_VALUE;
 8003d9a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003d9e:	61fb      	str	r3, [r7, #28]
      break;
 8003da0:	f000 bc36 	b.w	8004610 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003da4:	4ba2      	ldr	r3, [pc, #648]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003db0:	f040 8430 	bne.w	8004614 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 8003db4:	4b9f      	ldr	r3, [pc, #636]	; (8004034 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003db6:	61fb      	str	r3, [r7, #28]
      break;
 8003db8:	f000 bc2c 	b.w	8004614 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dbc:	4b9c      	ldr	r3, [pc, #624]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	f003 0303 	and.w	r3, r3, #3
 8003dc4:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d023      	beq.n	8003e14 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8003dcc:	2b03      	cmp	r3, #3
 8003dce:	d02e      	beq.n	8003e2e <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d139      	bne.n	8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003dd4:	4b96      	ldr	r3, [pc, #600]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d116      	bne.n	8003e0e <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003de0:	4b93      	ldr	r3, [pc, #588]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d005      	beq.n	8003df8 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 8003dec:	4b90      	ldr	r3, [pc, #576]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	091b      	lsrs	r3, r3, #4
 8003df2:	f003 030f 	and.w	r3, r3, #15
 8003df6:	e005      	b.n	8003e04 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 8003df8:	4b8d      	ldr	r3, [pc, #564]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003dfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dfe:	0a1b      	lsrs	r3, r3, #8
 8003e00:	f003 030f 	and.w	r3, r3, #15
 8003e04:	4a8c      	ldr	r2, [pc, #560]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e0a:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003e0c:	e01f      	b.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61bb      	str	r3, [r7, #24]
      break;
 8003e12:	e01c      	b.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8003e14:	4b86      	ldr	r3, [pc, #536]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e20:	d102      	bne.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 8003e22:	4b86      	ldr	r3, [pc, #536]	; (800403c <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 8003e24:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003e26:	e012      	b.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	61bb      	str	r3, [r7, #24]
      break;
 8003e2c:	e00f      	b.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8003e2e:	4b80      	ldr	r3, [pc, #512]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e3a:	d102      	bne.n	8003e42 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8003e3c:	4b80      	ldr	r3, [pc, #512]	; (8004040 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8003e3e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8003e40:	e005      	b.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61bb      	str	r3, [r7, #24]
      break;
 8003e46:	e002      	b.n	8003e4e <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	61bb      	str	r3, [r7, #24]
      break;
 8003e4c:	bf00      	nop
    }

    switch(PeriphClk)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e54:	f000 8337 	beq.w	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8003e58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e5c:	d825      	bhi.n	8003eaa <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8003e5e:	2b10      	cmp	r3, #16
 8003e60:	f000 81df 	beq.w	8004222 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8003e64:	2b10      	cmp	r3, #16
 8003e66:	d80f      	bhi.n	8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8003e68:	2b02      	cmp	r3, #2
 8003e6a:	f000 8128 	beq.w	80040be <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d803      	bhi.n	8003e7a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	f000 80ec 	beq.w	8004050 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8003e78:	e3cd      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8003e7a:	2b04      	cmp	r3, #4
 8003e7c:	f000 8169 	beq.w	8004152 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	f000 819a 	beq.w	80041ba <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 8003e86:	e3c6      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8003e88:	2b40      	cmp	r3, #64	; 0x40
 8003e8a:	f000 82b3 	beq.w	80043f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8003e8e:	2b40      	cmp	r3, #64	; 0x40
 8003e90:	d803      	bhi.n	8003e9a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 8003e92:	2b20      	cmp	r3, #32
 8003e94:	f000 81fd 	beq.w	8004292 <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8003e98:	e3bd      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8003e9a:	2b80      	cmp	r3, #128	; 0x80
 8003e9c:	f000 82cd 	beq.w	800443a <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8003ea0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ea4:	f000 82ec 	beq.w	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8003ea8:	e3b5      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8003eaa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003eae:	f000 822d 	beq.w	800430c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8003eb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003eb6:	d811      	bhi.n	8003edc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8003eb8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ebc:	d021      	beq.n	8003f02 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 8003ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ec2:	d804      	bhi.n	8003ece <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8003ec4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ec8:	f000 833e 	beq.w	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 8003ecc:	e3a3      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8003ece:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ed2:	d01d      	beq.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 8003ed4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003ed8:	d021      	beq.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8003eda:	e39c      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8003edc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee0:	f000 8277 	beq.w	80043d2 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 8003ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ee8:	d804      	bhi.n	8003ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8003eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eee:	f000 8371 	beq.w	80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 8003ef2:	e390      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8003ef4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003ef8:	d011      	beq.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8003efa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003efe:	d00e      	beq.n	8003f1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 8003f00:	e389      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8003f02:	69b9      	ldr	r1, [r7, #24]
 8003f04:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003f08:	f000 fd68 	bl	80049dc <RCCEx_GetSAIxPeriphCLKFreq>
 8003f0c:	61f8      	str	r0, [r7, #28]
      break;
 8003f0e:	e382      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8003f10:	69b9      	ldr	r1, [r7, #24]
 8003f12:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003f16:	f000 fd61 	bl	80049dc <RCCEx_GetSAIxPeriphCLKFreq>
 8003f1a:	61f8      	str	r0, [r7, #28]
      break;
 8003f1c:	e37b      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8003f1e:	4b44      	ldr	r3, [pc, #272]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f24:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8003f28:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f30:	d023      	beq.n	8003f7a <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 8003f32:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8003f36:	d003      	beq.n	8003f40 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8003f38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f3c:	d04a      	beq.n	8003fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8003f3e:	e086      	b.n	800404e <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8003f40:	4b3b      	ldr	r3, [pc, #236]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d17b      	bne.n	8004044 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8003f4c:	4b38      	ldr	r3, [pc, #224]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0308 	and.w	r3, r3, #8
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d005      	beq.n	8003f64 <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8003f58:	4b35      	ldr	r3, [pc, #212]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	091b      	lsrs	r3, r3, #4
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	e005      	b.n	8003f70 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 8003f64:	4b32      	ldr	r3, [pc, #200]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f6a:	0a1b      	lsrs	r3, r3, #8
 8003f6c:	f003 030f 	and.w	r3, r3, #15
 8003f70:	4a31      	ldr	r2, [pc, #196]	; (8004038 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003f72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f76:	61fb      	str	r3, [r7, #28]
          break;
 8003f78:	e064      	b.n	8004044 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8003f7a:	4b2d      	ldr	r3, [pc, #180]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f82:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003f86:	d15f      	bne.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8003f88:	4b29      	ldr	r3, [pc, #164]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f94:	d158      	bne.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003f96:	4b26      	ldr	r3, [pc, #152]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	091b      	lsrs	r3, r3, #4
 8003f9c:	f003 0307 	and.w	r3, r3, #7
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	69ba      	ldr	r2, [r7, #24]
 8003fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fa8:	61bb      	str	r3, [r7, #24]
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8003faa:	4b21      	ldr	r3, [pc, #132]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	0a1b      	lsrs	r3, r3, #8
 8003fb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fb4:	60fb      	str	r3, [r7, #12]
              frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 8003fb6:	69bb      	ldr	r3, [r7, #24]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	fb02 f203 	mul.w	r2, r2, r3
 8003fbe:	4b1c      	ldr	r3, [pc, #112]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	0d5b      	lsrs	r3, r3, #21
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	3301      	adds	r3, #1
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd0:	61fb      	str	r3, [r7, #28]
          break;
 8003fd2:	e039      	b.n	8004048 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8003fd4:	4b16      	ldr	r3, [pc, #88]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003fdc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fe0:	d134      	bne.n	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8003fe2:	4b13      	ldr	r3, [pc, #76]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fee:	d12d      	bne.n	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8003ff0:	4b0f      	ldr	r3, [pc, #60]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	091b      	lsrs	r3, r3, #4
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004002:	61bb      	str	r3, [r7, #24]
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004004:	4b0a      	ldr	r3, [pc, #40]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004006:	691b      	ldr	r3, [r3, #16]
 8004008:	0a1b      	lsrs	r3, r3, #8
 800400a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800400e:	60fb      	str	r3, [r7, #12]
              frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U);
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	fb02 f203 	mul.w	r2, r2, r3
 8004018:	4b05      	ldr	r3, [pc, #20]	; (8004030 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800401a:	691b      	ldr	r3, [r3, #16]
 800401c:	0d5b      	lsrs	r3, r3, #21
 800401e:	f003 0303 	and.w	r3, r3, #3
 8004022:	3301      	adds	r3, #1
 8004024:	005b      	lsls	r3, r3, #1
 8004026:	fbb2 f3f3 	udiv	r3, r2, r3
 800402a:	61fb      	str	r3, [r7, #28]
          break;
 800402c:	e00e      	b.n	800404c <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 800402e:	bf00      	nop
 8004030:	40021000 	.word	0x40021000
 8004034:	0003d090 	.word	0x0003d090
 8004038:	0800a730 	.word	0x0800a730
 800403c:	00f42400 	.word	0x00f42400
 8004040:	007a1200 	.word	0x007a1200
          break;
 8004044:	bf00      	nop
 8004046:	e2e6      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8004048:	bf00      	nop
 800404a:	e2e4      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800404c:	bf00      	nop
        break;
 800404e:	e2e2      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004050:	4bac      	ldr	r3, [pc, #688]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	2b03      	cmp	r3, #3
 8004060:	d827      	bhi.n	80040b2 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8004062:	a201      	add	r2, pc, #4	; (adr r2, 8004068 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8004064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004068:	08004079 	.word	0x08004079
 800406c:	08004081 	.word	0x08004081
 8004070:	08004089 	.word	0x08004089
 8004074:	0800409d 	.word	0x0800409d
          frequency = HAL_RCC_GetPCLK2Freq();
 8004078:	f7ff fb02 	bl	8003680 <HAL_RCC_GetPCLK2Freq>
 800407c:	61f8      	str	r0, [r7, #28]
          break;
 800407e:	e01d      	b.n	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8004080:	f7ff fa40 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8004084:	61f8      	str	r0, [r7, #28]
          break;
 8004086:	e019      	b.n	80040bc <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004088:	4b9e      	ldr	r3, [pc, #632]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004090:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004094:	d10f      	bne.n	80040b6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 8004096:	4b9c      	ldr	r3, [pc, #624]	; (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8004098:	61fb      	str	r3, [r7, #28]
          break;
 800409a:	e00c      	b.n	80040b6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800409c:	4b99      	ldr	r3, [pc, #612]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a2:	f003 0302 	and.w	r3, r3, #2
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d107      	bne.n	80040ba <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 80040aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040ae:	61fb      	str	r3, [r7, #28]
          break;
 80040b0:	e003      	b.n	80040ba <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 80040b2:	bf00      	nop
 80040b4:	e2af      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80040b6:	bf00      	nop
 80040b8:	e2ad      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80040ba:	bf00      	nop
        break;
 80040bc:	e2ab      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80040be:	4b91      	ldr	r3, [pc, #580]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80040c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c4:	f003 030c 	and.w	r3, r3, #12
 80040c8:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	2b0c      	cmp	r3, #12
 80040ce:	d83a      	bhi.n	8004146 <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 80040d0:	a201      	add	r2, pc, #4	; (adr r2, 80040d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80040d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d6:	bf00      	nop
 80040d8:	0800410d 	.word	0x0800410d
 80040dc:	08004147 	.word	0x08004147
 80040e0:	08004147 	.word	0x08004147
 80040e4:	08004147 	.word	0x08004147
 80040e8:	08004115 	.word	0x08004115
 80040ec:	08004147 	.word	0x08004147
 80040f0:	08004147 	.word	0x08004147
 80040f4:	08004147 	.word	0x08004147
 80040f8:	0800411d 	.word	0x0800411d
 80040fc:	08004147 	.word	0x08004147
 8004100:	08004147 	.word	0x08004147
 8004104:	08004147 	.word	0x08004147
 8004108:	08004131 	.word	0x08004131
          frequency = HAL_RCC_GetPCLK1Freq();
 800410c:	f7ff faa2 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8004110:	61f8      	str	r0, [r7, #28]
          break;
 8004112:	e01d      	b.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 8004114:	f7ff f9f6 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8004118:	61f8      	str	r0, [r7, #28]
          break;
 800411a:	e019      	b.n	8004150 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800411c:	4b79      	ldr	r3, [pc, #484]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004124:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004128:	d10f      	bne.n	800414a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 800412a:	4b77      	ldr	r3, [pc, #476]	; (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 800412c:	61fb      	str	r3, [r7, #28]
          break;
 800412e:	e00c      	b.n	800414a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004130:	4b74      	ldr	r3, [pc, #464]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b02      	cmp	r3, #2
 800413c:	d107      	bne.n	800414e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 800413e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004142:	61fb      	str	r3, [r7, #28]
          break;
 8004144:	e003      	b.n	800414e <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 8004146:	bf00      	nop
 8004148:	e265      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800414a:	bf00      	nop
 800414c:	e263      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800414e:	bf00      	nop
        break;
 8004150:	e261      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004152:	4b6c      	ldr	r3, [pc, #432]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004154:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004158:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800415c:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2b10      	cmp	r3, #16
 8004162:	d00d      	beq.n	8004180 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 8004164:	2b10      	cmp	r3, #16
 8004166:	d802      	bhi.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8004168:	2b00      	cmp	r3, #0
 800416a:	d005      	beq.n	8004178 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 800416c:	e024      	b.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 800416e:	2b20      	cmp	r3, #32
 8004170:	d00a      	beq.n	8004188 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8004172:	2b30      	cmp	r3, #48	; 0x30
 8004174:	d012      	beq.n	800419c <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 8004176:	e01f      	b.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004178:	f7ff fa6c 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800417c:	61f8      	str	r0, [r7, #28]
          break;
 800417e:	e01b      	b.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8004180:	f7ff f9c0 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8004184:	61f8      	str	r0, [r7, #28]
          break;
 8004186:	e017      	b.n	80041b8 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004188:	4b5e      	ldr	r3, [pc, #376]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004194:	d10d      	bne.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 8004196:	4b5c      	ldr	r3, [pc, #368]	; (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8004198:	61fb      	str	r3, [r7, #28]
          break;
 800419a:	e00a      	b.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800419c:	4b59      	ldr	r3, [pc, #356]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800419e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d105      	bne.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 80041aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041ae:	61fb      	str	r3, [r7, #28]
          break;
 80041b0:	e001      	b.n	80041b6 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 80041b2:	bf00      	nop
 80041b4:	e22f      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80041b6:	bf00      	nop
        break;
 80041b8:	e22d      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80041ba:	4b52      	ldr	r3, [pc, #328]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80041bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041c0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80041c4:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	2b40      	cmp	r3, #64	; 0x40
 80041ca:	d00d      	beq.n	80041e8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 80041cc:	2b40      	cmp	r3, #64	; 0x40
 80041ce:	d802      	bhi.n	80041d6 <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d005      	beq.n	80041e0 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 80041d4:	e024      	b.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 80041d6:	2b80      	cmp	r3, #128	; 0x80
 80041d8:	d00a      	beq.n	80041f0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 80041da:	2bc0      	cmp	r3, #192	; 0xc0
 80041dc:	d012      	beq.n	8004204 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 80041de:	e01f      	b.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80041e0:	f7ff fa38 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80041e4:	61f8      	str	r0, [r7, #28]
          break;
 80041e6:	e01b      	b.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 80041e8:	f7ff f98c 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80041ec:	61f8      	str	r0, [r7, #28]
          break;
 80041ee:	e017      	b.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80041f0:	4b44      	ldr	r3, [pc, #272]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80041fc:	d10d      	bne.n	800421a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 80041fe:	4b42      	ldr	r3, [pc, #264]	; (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8004200:	61fb      	str	r3, [r7, #28]
          break;
 8004202:	e00a      	b.n	800421a <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004204:	4b3f      	ldr	r3, [pc, #252]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b02      	cmp	r3, #2
 8004210:	d105      	bne.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 8004212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004216:	61fb      	str	r3, [r7, #28]
          break;
 8004218:	e001      	b.n	800421e <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 800421a:	bf00      	nop
 800421c:	e1fb      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800421e:	bf00      	nop
        break;
 8004220:	e1f9      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004222:	4b38      	ldr	r3, [pc, #224]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004224:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004228:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800422c:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004234:	d010      	beq.n	8004258 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 8004236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800423a:	d802      	bhi.n	8004242 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800423c:	2b00      	cmp	r3, #0
 800423e:	d007      	beq.n	8004250 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8004240:	e026      	b.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 8004242:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004246:	d00b      	beq.n	8004260 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8004248:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800424c:	d012      	beq.n	8004274 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 800424e:	e01f      	b.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004250:	f7ff fa00 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8004254:	61f8      	str	r0, [r7, #28]
          break;
 8004256:	e01b      	b.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8004258:	f7ff f954 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 800425c:	61f8      	str	r0, [r7, #28]
          break;
 800425e:	e017      	b.n	8004290 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004260:	4b28      	ldr	r3, [pc, #160]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004268:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800426c:	d10d      	bne.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 800426e:	4b26      	ldr	r3, [pc, #152]	; (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8004270:	61fb      	str	r3, [r7, #28]
          break;
 8004272:	e00a      	b.n	800428a <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004274:	4b23      	ldr	r3, [pc, #140]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b02      	cmp	r3, #2
 8004280:	d105      	bne.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 8004282:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004286:	61fb      	str	r3, [r7, #28]
          break;
 8004288:	e001      	b.n	800428e <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 800428a:	bf00      	nop
 800428c:	e1c3      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800428e:	bf00      	nop
        break;
 8004290:	e1c1      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004292:	4b1c      	ldr	r3, [pc, #112]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8004294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004298:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800429c:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042a4:	d010      	beq.n	80042c8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042aa:	d802      	bhi.n	80042b2 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d007      	beq.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 80042b0:	e026      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 80042b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80042b6:	d00b      	beq.n	80042d0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 80042b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80042bc:	d012      	beq.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 80042be:	e01f      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80042c0:	f7ff f9c8 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80042c4:	61f8      	str	r0, [r7, #28]
          break;
 80042c6:	e01b      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 80042c8:	f7ff f91c 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80042cc:	61f8      	str	r0, [r7, #28]
          break;
 80042ce:	e017      	b.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80042d0:	4b0c      	ldr	r3, [pc, #48]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042dc:	d10d      	bne.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 80042de:	4b0a      	ldr	r3, [pc, #40]	; (8004308 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80042e0:	61fb      	str	r3, [r7, #28]
          break;
 80042e2:	e00a      	b.n	80042fa <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80042e4:	4b07      	ldr	r3, [pc, #28]	; (8004304 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80042e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042ea:	f003 0302 	and.w	r3, r3, #2
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d105      	bne.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 80042f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042f6:	61fb      	str	r3, [r7, #28]
          break;
 80042f8:	e001      	b.n	80042fe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 80042fa:	bf00      	nop
 80042fc:	e18b      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80042fe:	bf00      	nop
        break;
 8004300:	e189      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8004302:	bf00      	nop
 8004304:	40021000 	.word	0x40021000
 8004308:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800430c:	4bae      	ldr	r3, [pc, #696]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004312:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004316:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800431e:	d02f      	beq.n	8004380 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8004320:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004324:	d003      	beq.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8004326:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800432a:	d004      	beq.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 800432c:	e050      	b.n	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 800432e:	f7ff f8e9 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8004332:	61f8      	str	r0, [r7, #28]
          break;
 8004334:	e04c      	b.n	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8004336:	4ba4      	ldr	r3, [pc, #656]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800433e:	2b00      	cmp	r3, #0
 8004340:	d043      	beq.n	80043ca <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004342:	4ba1      	ldr	r3, [pc, #644]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	091b      	lsrs	r3, r3, #4
 8004348:	f003 0307 	and.w	r3, r3, #7
 800434c:	3301      	adds	r3, #1
 800434e:	69ba      	ldr	r2, [r7, #24]
 8004350:	fbb2 f3f3 	udiv	r3, r2, r3
 8004354:	61bb      	str	r3, [r7, #24]
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004356:	4b9c      	ldr	r3, [pc, #624]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	0a1b      	lsrs	r3, r3, #8
 800435c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004360:	60fb      	str	r3, [r7, #12]
            frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U);
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	fb02 f203 	mul.w	r2, r2, r3
 800436a:	4b97      	ldr	r3, [pc, #604]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	0e5b      	lsrs	r3, r3, #25
 8004370:	f003 0303 	and.w	r3, r3, #3
 8004374:	3301      	adds	r3, #1
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	fbb2 f3f3 	udiv	r3, r2, r3
 800437c:	61fb      	str	r3, [r7, #28]
          break;
 800437e:	e024      	b.n	80043ca <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8004380:	4b91      	ldr	r3, [pc, #580]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004388:	2b00      	cmp	r3, #0
 800438a:	d020      	beq.n	80043ce <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800438c:	4b8e      	ldr	r3, [pc, #568]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	091b      	lsrs	r3, r3, #4
 8004392:	f003 0307 	and.w	r3, r3, #7
 8004396:	3301      	adds	r3, #1
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	fbb2 f3f3 	udiv	r3, r2, r3
 800439e:	61bb      	str	r3, [r7, #24]
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80043a0:	4b89      	ldr	r3, [pc, #548]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80043a2:	695b      	ldr	r3, [r3, #20]
 80043a4:	0a1b      	lsrs	r3, r3, #8
 80043a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80043aa:	60fb      	str	r3, [r7, #12]
            frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U);
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	fb02 f203 	mul.w	r2, r2, r3
 80043b4:	4b84      	ldr	r3, [pc, #528]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	0e5b      	lsrs	r3, r3, #25
 80043ba:	f003 0303 	and.w	r3, r3, #3
 80043be:	3301      	adds	r3, #1
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c6:	61fb      	str	r3, [r7, #28]
          break;
 80043c8:	e001      	b.n	80043ce <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 80043ca:	bf00      	nop
 80043cc:	e123      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80043ce:	bf00      	nop
        break;
 80043d0:	e121      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80043d2:	4b7d      	ldr	r3, [pc, #500]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80043d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80043dc:	617b      	str	r3, [r7, #20]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80043de:	697b      	ldr	r3, [r7, #20]
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d103      	bne.n	80043ec <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 80043e4:	f7ff f94c 	bl	8003680 <HAL_RCC_GetPCLK2Freq>
 80043e8:	61f8      	str	r0, [r7, #28]
        break;
 80043ea:	e114      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 80043ec:	f7ff f88a 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80043f0:	61f8      	str	r0, [r7, #28]
        break;
 80043f2:	e110      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80043f4:	4b74      	ldr	r3, [pc, #464]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80043f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043fa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80043fe:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004406:	d009      	beq.n	800441c <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8004408:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800440c:	d00a      	beq.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 800440e:	2b00      	cmp	r3, #0
 8004410:	d000      	beq.n	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8004412:	e011      	b.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004414:	f7ff f91e 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8004418:	61f8      	str	r0, [r7, #28]
          break;
 800441a:	e00d      	b.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 800441c:	f7ff f872 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8004420:	61f8      	str	r0, [r7, #28]
          break;
 8004422:	e009      	b.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004424:	4b68      	ldr	r3, [pc, #416]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800442c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004430:	d101      	bne.n	8004436 <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8004432:	4b66      	ldr	r3, [pc, #408]	; (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8004434:	61fb      	str	r3, [r7, #28]
          break;
 8004436:	bf00      	nop
        break;
 8004438:	e0ed      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800443a:	4b63      	ldr	r3, [pc, #396]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800443c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004440:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004444:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8004446:	697b      	ldr	r3, [r7, #20]
 8004448:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800444c:	d009      	beq.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800444e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004452:	d00a      	beq.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8004454:	2b00      	cmp	r3, #0
 8004456:	d000      	beq.n	800445a <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8004458:	e011      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 800445a:	f7ff f8fb 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800445e:	61f8      	str	r0, [r7, #28]
          break;
 8004460:	e00d      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8004462:	f7ff f84f 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8004466:	61f8      	str	r0, [r7, #28]
          break;
 8004468:	e009      	b.n	800447e <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800446a:	4b57      	ldr	r3, [pc, #348]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004472:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004476:	d101      	bne.n	800447c <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8004478:	4b54      	ldr	r3, [pc, #336]	; (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 800447a:	61fb      	str	r3, [r7, #28]
          break;
 800447c:	bf00      	nop
        break;
 800447e:	e0ca      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004480:	4b51      	ldr	r3, [pc, #324]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004486:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800448a:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004492:	d009      	beq.n	80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8004494:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004498:	d00a      	beq.n	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 800449a:	2b00      	cmp	r3, #0
 800449c:	d000      	beq.n	80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 800449e:	e011      	b.n	80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80044a0:	f7ff f8d8 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80044a4:	61f8      	str	r0, [r7, #28]
          break;
 80044a6:	e00d      	b.n	80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 80044a8:	f7ff f82c 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80044ac:	61f8      	str	r0, [r7, #28]
          break;
 80044ae:	e009      	b.n	80044c4 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80044b0:	4b45      	ldr	r3, [pc, #276]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044bc:	d101      	bne.n	80044c2 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 80044be:	4b43      	ldr	r3, [pc, #268]	; (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80044c0:	61fb      	str	r3, [r7, #28]
          break;
 80044c2:	bf00      	nop
        break;
 80044c4:	e0a7      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80044c6:	4b40      	ldr	r3, [pc, #256]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80044c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044cc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80044d0:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044d8:	d010      	beq.n	80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 80044da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80044de:	d802      	bhi.n	80044e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d007      	beq.n	80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 80044e4:	e02f      	b.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 80044e6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80044ea:	d012      	beq.n	8004512 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 80044ec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80044f0:	d019      	beq.n	8004526 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 80044f2:	e028      	b.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 80044f4:	f7ff f8ae 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80044f8:	61f8      	str	r0, [r7, #28]
          break;
 80044fa:	e024      	b.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80044fc:	4b32      	ldr	r3, [pc, #200]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80044fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004502:	f003 0302 	and.w	r3, r3, #2
 8004506:	2b02      	cmp	r3, #2
 8004508:	d118      	bne.n	800453c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
            frequency = LSI_VALUE;
 800450a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800450e:	61fb      	str	r3, [r7, #28]
          break;
 8004510:	e014      	b.n	800453c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004512:	4b2d      	ldr	r3, [pc, #180]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800451a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800451e:	d10f      	bne.n	8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8004520:	4b2a      	ldr	r3, [pc, #168]	; (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8004522:	61fb      	str	r3, [r7, #28]
          break;
 8004524:	e00c      	b.n	8004540 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004526:	4b28      	ldr	r3, [pc, #160]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004528:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b02      	cmp	r3, #2
 8004532:	d107      	bne.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8004534:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004538:	61fb      	str	r3, [r7, #28]
          break;
 800453a:	e003      	b.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 800453c:	bf00      	nop
 800453e:	e06a      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8004540:	bf00      	nop
 8004542:	e068      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8004544:	bf00      	nop
        break;
 8004546:	e066      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8004548:	4b1f      	ldr	r3, [pc, #124]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 800454a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004552:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800455a:	d010      	beq.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 800455c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004560:	d802      	bhi.n	8004568 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d007      	beq.n	8004576 <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8004566:	e034      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8004568:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800456c:	d012      	beq.n	8004594 <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 800456e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004572:	d019      	beq.n	80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8004574:	e02d      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004576:	f7ff f86d 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800457a:	61f8      	str	r0, [r7, #28]
          break;
 800457c:	e029      	b.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800457e:	4b12      	ldr	r3, [pc, #72]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004580:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004584:	f003 0302 	and.w	r3, r3, #2
 8004588:	2b02      	cmp	r3, #2
 800458a:	d118      	bne.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
            frequency = LSI_VALUE;
 800458c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8004590:	61fb      	str	r3, [r7, #28]
          break;
 8004592:	e014      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004594:	4b0c      	ldr	r3, [pc, #48]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800459c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045a0:	d10f      	bne.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 80045a2:	4b0a      	ldr	r3, [pc, #40]	; (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 80045a4:	61fb      	str	r3, [r7, #28]
          break;
 80045a6:	e00c      	b.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80045a8:	4b07      	ldr	r3, [pc, #28]	; (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80045aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d10c      	bne.n	80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 80045b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045ba:	61fb      	str	r3, [r7, #28]
          break;
 80045bc:	e008      	b.n	80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 80045be:	bf00      	nop
 80045c0:	e029      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80045c2:	bf00      	nop
 80045c4:	e027      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80045c6:	bf00      	nop
 80045c8:	40021000 	.word	0x40021000
 80045cc:	00f42400 	.word	0x00f42400
          break;
 80045d0:	bf00      	nop
        break;
 80045d2:	e020      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 80045d4:	4b12      	ldr	r3, [pc, #72]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80045d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80045de:	617b      	str	r3, [r7, #20]
        switch(srcclk)
 80045e0:	697b      	ldr	r3, [r7, #20]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d003      	beq.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 80045e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ea:	d004      	beq.n	80045f6 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 80045ec:	e00d      	b.n	800460a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 80045ee:	f7ff f831 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 80045f2:	61f8      	str	r0, [r7, #28]
          break;
 80045f4:	e009      	b.n	800460a <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80045f6:	4b0a      	ldr	r3, [pc, #40]	; (8004620 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004602:	d101      	bne.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8004604:	4b07      	ldr	r3, [pc, #28]	; (8004624 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8004606:	61fb      	str	r3, [r7, #28]
          break;
 8004608:	bf00      	nop
        break;
 800460a:	e004      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 800460c:	bf00      	nop
 800460e:	e002      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8004610:	bf00      	nop
 8004612:	e000      	b.n	8004616 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8004614:	bf00      	nop
    }
  }

  return(frequency);
 8004616:	69fb      	ldr	r3, [r7, #28]
}
 8004618:	4618      	mov	r0, r3
 800461a:	3720      	adds	r7, #32
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40021000 	.word	0x40021000
 8004624:	00f42400 	.word	0x00f42400

08004628 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004628:	b480      	push	{r7}
 800462a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800462c:	4a05      	ldr	r2, [pc, #20]	; (8004644 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800462e:	4b05      	ldr	r3, [pc, #20]	; (8004644 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f043 0304 	orr.w	r3, r3, #4
 8004636:	6013      	str	r3, [r2, #0]
}
 8004638:	bf00      	nop
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	40021000 	.word	0x40021000

08004648 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004656:	4b73      	ldr	r3, [pc, #460]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	f003 0303 	and.w	r3, r3, #3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d018      	beq.n	8004694 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004662:	4b70      	ldr	r3, [pc, #448]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	f003 0203 	and.w	r2, r3, #3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	429a      	cmp	r2, r3
 8004670:	d10d      	bne.n	800468e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
       ||
 8004676:	2b00      	cmp	r3, #0
 8004678:	d009      	beq.n	800468e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800467a:	4b6a      	ldr	r3, [pc, #424]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 800467c:	68db      	ldr	r3, [r3, #12]
 800467e:	091b      	lsrs	r3, r3, #4
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	1c5a      	adds	r2, r3, #1
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	685b      	ldr	r3, [r3, #4]
       ||
 800468a:	429a      	cmp	r2, r3
 800468c:	d044      	beq.n	8004718 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	73fb      	strb	r3, [r7, #15]
 8004692:	e041      	b.n	8004718 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b02      	cmp	r3, #2
 800469a:	d00c      	beq.n	80046b6 <RCCEx_PLLSAI1_Config+0x6e>
 800469c:	2b03      	cmp	r3, #3
 800469e:	d013      	beq.n	80046c8 <RCCEx_PLLSAI1_Config+0x80>
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d120      	bne.n	80046e6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80046a4:	4b5f      	ldr	r3, [pc, #380]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0302 	and.w	r3, r3, #2
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d11d      	bne.n	80046ec <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046b4:	e01a      	b.n	80046ec <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80046b6:	4b5b      	ldr	r3, [pc, #364]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d116      	bne.n	80046f0 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80046c6:	e013      	b.n	80046f0 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80046c8:	4b56      	ldr	r3, [pc, #344]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10f      	bne.n	80046f4 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80046d4:	4b53      	ldr	r3, [pc, #332]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d109      	bne.n	80046f4 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80046e0:	2301      	movs	r3, #1
 80046e2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80046e4:	e006      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	73fb      	strb	r3, [r7, #15]
      break;
 80046ea:	e004      	b.n	80046f6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80046ec:	bf00      	nop
 80046ee:	e002      	b.n	80046f6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80046f0:	bf00      	nop
 80046f2:	e000      	b.n	80046f6 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80046f4:	bf00      	nop
    }

    if(status == HAL_OK)
 80046f6:	7bfb      	ldrb	r3, [r7, #15]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10d      	bne.n	8004718 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80046fc:	4849      	ldr	r0, [pc, #292]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80046fe:	4b49      	ldr	r3, [pc, #292]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6819      	ldr	r1, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	3b01      	subs	r3, #1
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	430b      	orrs	r3, r1
 8004714:	4313      	orrs	r3, r2
 8004716:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004718:	7bfb      	ldrb	r3, [r7, #15]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d17d      	bne.n	800481a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800471e:	4a41      	ldr	r2, [pc, #260]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004720:	4b40      	ldr	r3, [pc, #256]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004728:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800472a:	f7fb ff27 	bl	800057c <HAL_GetTick>
 800472e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004730:	e009      	b.n	8004746 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004732:	f7fb ff23 	bl	800057c <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d902      	bls.n	8004746 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	73fb      	strb	r3, [r7, #15]
        break;
 8004744:	e005      	b.n	8004752 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004746:	4b37      	ldr	r3, [pc, #220]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d1ef      	bne.n	8004732 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004752:	7bfb      	ldrb	r3, [r7, #15]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d160      	bne.n	800481a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d111      	bne.n	8004782 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800475e:	4831      	ldr	r0, [pc, #196]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004760:	4b30      	ldr	r3, [pc, #192]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800476c:	687a      	ldr	r2, [r7, #4]
 800476e:	6892      	ldr	r2, [r2, #8]
 8004770:	0211      	lsls	r1, r2, #8
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	68d2      	ldr	r2, [r2, #12]
 8004776:	0912      	lsrs	r2, r2, #4
 8004778:	0452      	lsls	r2, r2, #17
 800477a:	430a      	orrs	r2, r1
 800477c:	4313      	orrs	r3, r2
 800477e:	6103      	str	r3, [r0, #16]
 8004780:	e027      	b.n	80047d2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d112      	bne.n	80047ae <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004788:	4826      	ldr	r0, [pc, #152]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 800478a:	4b26      	ldr	r3, [pc, #152]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004792:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	6892      	ldr	r2, [r2, #8]
 800479a:	0211      	lsls	r1, r2, #8
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6912      	ldr	r2, [r2, #16]
 80047a0:	0852      	lsrs	r2, r2, #1
 80047a2:	3a01      	subs	r2, #1
 80047a4:	0552      	lsls	r2, r2, #21
 80047a6:	430a      	orrs	r2, r1
 80047a8:	4313      	orrs	r3, r2
 80047aa:	6103      	str	r3, [r0, #16]
 80047ac:	e011      	b.n	80047d2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80047ae:	481d      	ldr	r0, [pc, #116]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047b0:	4b1c      	ldr	r3, [pc, #112]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80047b8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6892      	ldr	r2, [r2, #8]
 80047c0:	0211      	lsls	r1, r2, #8
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	6952      	ldr	r2, [r2, #20]
 80047c6:	0852      	lsrs	r2, r2, #1
 80047c8:	3a01      	subs	r2, #1
 80047ca:	0652      	lsls	r2, r2, #25
 80047cc:	430a      	orrs	r2, r1
 80047ce:	4313      	orrs	r3, r2
 80047d0:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80047d2:	4a14      	ldr	r2, [pc, #80]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047d4:	4b13      	ldr	r3, [pc, #76]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047dc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047de:	f7fb fecd 	bl	800057c <HAL_GetTick>
 80047e2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047e4:	e009      	b.n	80047fa <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047e6:	f7fb fec9 	bl	800057c <HAL_GetTick>
 80047ea:	4602      	mov	r2, r0
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	1ad3      	subs	r3, r2, r3
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d902      	bls.n	80047fa <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 80047f4:	2303      	movs	r3, #3
 80047f6:	73fb      	strb	r3, [r7, #15]
          break;
 80047f8:	e005      	b.n	8004806 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80047fa:	4b0a      	ldr	r3, [pc, #40]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0ef      	beq.n	80047e6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004806:	7bfb      	ldrb	r3, [r7, #15]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d106      	bne.n	800481a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800480c:	4905      	ldr	r1, [pc, #20]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 800480e:	4b05      	ldr	r3, [pc, #20]	; (8004824 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004810:	691a      	ldr	r2, [r3, #16]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	4313      	orrs	r3, r2
 8004818:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800481a:	7bfb      	ldrb	r3, [r7, #15]
}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40021000 	.word	0x40021000

08004828 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004832:	2300      	movs	r3, #0
 8004834:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004836:	4b68      	ldr	r3, [pc, #416]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f003 0303 	and.w	r3, r3, #3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d018      	beq.n	8004874 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004842:	4b65      	ldr	r3, [pc, #404]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f003 0203 	and.w	r2, r3, #3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d10d      	bne.n	800486e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
       ||
 8004856:	2b00      	cmp	r3, #0
 8004858:	d009      	beq.n	800486e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800485a:	4b5f      	ldr	r3, [pc, #380]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	091b      	lsrs	r3, r3, #4
 8004860:	f003 0307 	and.w	r3, r3, #7
 8004864:	1c5a      	adds	r2, r3, #1
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685b      	ldr	r3, [r3, #4]
       ||
 800486a:	429a      	cmp	r2, r3
 800486c:	d044      	beq.n	80048f8 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	73fb      	strb	r3, [r7, #15]
 8004872:	e041      	b.n	80048f8 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2b02      	cmp	r3, #2
 800487a:	d00c      	beq.n	8004896 <RCCEx_PLLSAI2_Config+0x6e>
 800487c:	2b03      	cmp	r3, #3
 800487e:	d013      	beq.n	80048a8 <RCCEx_PLLSAI2_Config+0x80>
 8004880:	2b01      	cmp	r3, #1
 8004882:	d120      	bne.n	80048c6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004884:	4b54      	ldr	r3, [pc, #336]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 0302 	and.w	r3, r3, #2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d11d      	bne.n	80048cc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004894:	e01a      	b.n	80048cc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004896:	4b50      	ldr	r3, [pc, #320]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d116      	bne.n	80048d0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048a6:	e013      	b.n	80048d0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048a8:	4b4b      	ldr	r3, [pc, #300]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d10f      	bne.n	80048d4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048b4:	4b48      	ldr	r3, [pc, #288]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d109      	bne.n	80048d4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80048c4:	e006      	b.n	80048d4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	73fb      	strb	r3, [r7, #15]
      break;
 80048ca:	e004      	b.n	80048d6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80048cc:	bf00      	nop
 80048ce:	e002      	b.n	80048d6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80048d0:	bf00      	nop
 80048d2:	e000      	b.n	80048d6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80048d4:	bf00      	nop
    }

    if(status == HAL_OK)
 80048d6:	7bfb      	ldrb	r3, [r7, #15]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10d      	bne.n	80048f8 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80048dc:	483e      	ldr	r0, [pc, #248]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048de:	4b3e      	ldr	r3, [pc, #248]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80048e0:	68db      	ldr	r3, [r3, #12]
 80048e2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6819      	ldr	r1, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	430b      	orrs	r3, r1
 80048f4:	4313      	orrs	r3, r2
 80048f6:	60c3      	str	r3, [r0, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d167      	bne.n	80049ce <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048fe:	4a36      	ldr	r2, [pc, #216]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004900:	4b35      	ldr	r3, [pc, #212]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004908:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800490a:	f7fb fe37 	bl	800057c <HAL_GetTick>
 800490e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004910:	e009      	b.n	8004926 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004912:	f7fb fe33 	bl	800057c <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b02      	cmp	r3, #2
 800491e:	d902      	bls.n	8004926 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	73fb      	strb	r3, [r7, #15]
        break;
 8004924:	e005      	b.n	8004932 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004926:	4b2c      	ldr	r3, [pc, #176]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1ef      	bne.n	8004912 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004932:	7bfb      	ldrb	r3, [r7, #15]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d14a      	bne.n	80049ce <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d111      	bne.n	8004962 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800493e:	4826      	ldr	r0, [pc, #152]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004940:	4b25      	ldr	r3, [pc, #148]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004948:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	6892      	ldr	r2, [r2, #8]
 8004950:	0211      	lsls	r1, r2, #8
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	68d2      	ldr	r2, [r2, #12]
 8004956:	0912      	lsrs	r2, r2, #4
 8004958:	0452      	lsls	r2, r2, #17
 800495a:	430a      	orrs	r2, r1
 800495c:	4313      	orrs	r3, r2
 800495e:	6143      	str	r3, [r0, #20]
 8004960:	e011      	b.n	8004986 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004962:	481d      	ldr	r0, [pc, #116]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004964:	4b1c      	ldr	r3, [pc, #112]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800496c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6892      	ldr	r2, [r2, #8]
 8004974:	0211      	lsls	r1, r2, #8
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6912      	ldr	r2, [r2, #16]
 800497a:	0852      	lsrs	r2, r2, #1
 800497c:	3a01      	subs	r2, #1
 800497e:	0652      	lsls	r2, r2, #25
 8004980:	430a      	orrs	r2, r1
 8004982:	4313      	orrs	r3, r2
 8004984:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004986:	4a14      	ldr	r2, [pc, #80]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004988:	4b13      	ldr	r3, [pc, #76]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004990:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004992:	f7fb fdf3 	bl	800057c <HAL_GetTick>
 8004996:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004998:	e009      	b.n	80049ae <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800499a:	f7fb fdef 	bl	800057c <HAL_GetTick>
 800499e:	4602      	mov	r2, r0
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	1ad3      	subs	r3, r2, r3
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d902      	bls.n	80049ae <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 80049a8:	2303      	movs	r3, #3
 80049aa:	73fb      	strb	r3, [r7, #15]
          break;
 80049ac:	e005      	b.n	80049ba <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80049ae:	4b0a      	ldr	r3, [pc, #40]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d0ef      	beq.n	800499a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d106      	bne.n	80049ce <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80049c0:	4905      	ldr	r1, [pc, #20]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80049c2:	4b05      	ldr	r3, [pc, #20]	; (80049d8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80049c4:	695a      	ldr	r2, [r3, #20]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	695b      	ldr	r3, [r3, #20]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80049ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}
 80049d8:	40021000 	.word	0x40021000

080049dc <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80049dc:	b480      	push	{r7}
 80049de:	b089      	sub	sp, #36	; 0x24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80049e6:	2300      	movs	r3, #0
 80049e8:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80049ea:	2300      	movs	r3, #0
 80049ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049f8:	d10c      	bne.n	8004a14 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80049fa:	4b62      	ldr	r3, [pc, #392]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80049fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a00:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004a04:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a0c:	d112      	bne.n	8004a34 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004a0e:	4b5e      	ldr	r3, [pc, #376]	; (8004b88 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8004a10:	61fb      	str	r3, [r7, #28]
 8004a12:	e00f      	b.n	8004a34 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a1a:	d10b      	bne.n	8004a34 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8004a1c:	4b59      	ldr	r3, [pc, #356]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004a1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a22:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 8004a26:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8004a28:	69bb      	ldr	r3, [r7, #24]
 8004a2a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004a2e:	d101      	bne.n	8004a34 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8004a30:	4b55      	ldr	r3, [pc, #340]	; (8004b88 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 8004a32:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	f040 809c 	bne.w	8004b74 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a46:	d003      	beq.n	8004a50 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8004a48:	69bb      	ldr	r3, [r7, #24]
 8004a4a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004a4e:	d12d      	bne.n	8004aac <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8004a50:	4b4c      	ldr	r3, [pc, #304]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 808b 	beq.w	8004b74 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004a5e:	4b49      	ldr	r3, [pc, #292]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	091b      	lsrs	r3, r3, #4
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	3301      	adds	r3, #1
 8004a6a:	693a      	ldr	r2, [r7, #16]
 8004a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a70:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004a72:	4b44      	ldr	r3, [pc, #272]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	0a1b      	lsrs	r3, r3, #8
 8004a78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a7c:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d10a      	bne.n	8004a9a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 8004a84:	4b3f      	ldr	r3, [pc, #252]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004a86:	68db      	ldr	r3, [r3, #12]
 8004a88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d002      	beq.n	8004a96 <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8004a90:	2311      	movs	r3, #17
 8004a92:	617b      	str	r3, [r7, #20]
 8004a94:	e001      	b.n	8004a9a <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 8004a96:	2307      	movs	r3, #7
 8004a98:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	68fa      	ldr	r2, [r7, #12]
 8004a9e:	fb02 f203 	mul.w	r2, r2, r3
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa8:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8004aaa:	e063      	b.n	8004b74 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d12c      	bne.n	8004b0c <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 8004ab2:	4b34      	ldr	r3, [pc, #208]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d05a      	beq.n	8004b74 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004abe:	4b31      	ldr	r3, [pc, #196]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	091b      	lsrs	r3, r3, #4
 8004ac4:	f003 0307 	and.w	r3, r3, #7
 8004ac8:	3301      	adds	r3, #1
 8004aca:	693a      	ldr	r2, [r7, #16]
 8004acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad0:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004ad2:	4b2c      	ldr	r3, [pc, #176]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	0a1b      	lsrs	r3, r3, #8
 8004ad8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004adc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10a      	bne.n	8004afa <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8004ae4:	4b27      	ldr	r3, [pc, #156]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 8004af0:	2311      	movs	r3, #17
 8004af2:	617b      	str	r3, [r7, #20]
 8004af4:	e001      	b.n	8004afa <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 8004af6:	2307      	movs	r3, #7
 8004af8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	68fa      	ldr	r2, [r7, #12]
 8004afe:	fb02 f203 	mul.w	r2, r2, r3
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b08:	61fb      	str	r3, [r7, #28]
 8004b0a:	e033      	b.n	8004b74 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b12:	d003      	beq.n	8004b1c <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b1a:	d12b      	bne.n	8004b74 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 8004b1c:	4b19      	ldr	r3, [pc, #100]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004b1e:	695b      	ldr	r3, [r3, #20]
 8004b20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d025      	beq.n	8004b74 <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004b28:	4b16      	ldr	r3, [pc, #88]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	091b      	lsrs	r3, r3, #4
 8004b2e:	f003 0307 	and.w	r3, r3, #7
 8004b32:	3301      	adds	r3, #1
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b3a:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8004b3c:	4b11      	ldr	r3, [pc, #68]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004b3e:	695b      	ldr	r3, [r3, #20]
 8004b40:	0a1b      	lsrs	r3, r3, #8
 8004b42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b46:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10a      	bne.n	8004b64 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8004b4e:	4b0d      	ldr	r3, [pc, #52]	; (8004b84 <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 8004b5a:	2311      	movs	r3, #17
 8004b5c:	617b      	str	r3, [r7, #20]
 8004b5e:	e001      	b.n	8004b64 <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8004b60:	2307      	movs	r3, #7
 8004b62:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	fb02 f203 	mul.w	r2, r2, r3
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b72:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8004b74:	69fb      	ldr	r3, [r7, #28]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3724      	adds	r7, #36	; 0x24
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40021000 	.word	0x40021000
 8004b88:	001fff68 	.word	0x001fff68

08004b8c <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b088      	sub	sp, #32
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e14a      	b.n	8004e34 <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8004ba4:	b2db      	uxtb	r3, r3
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d106      	bne.n	8004bb8 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f004 f996 	bl	8008ee4 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 f94d 	bl	8004e58 <SAI_Disable>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e135      	b.n	8004e34 <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2202      	movs	r2, #2
 8004bcc:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	2b01      	cmp	r3, #1
 8004bd6:	d007      	beq.n	8004be8 <HAL_SAI_Init+0x5c>
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d302      	bcc.n	8004be2 <HAL_SAI_Init+0x56>
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d006      	beq.n	8004bee <HAL_SAI_Init+0x62>
 8004be0:	e008      	b.n	8004bf4 <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 8004be2:	2300      	movs	r3, #0
 8004be4:	61fb      	str	r3, [r7, #28]
      break;
 8004be6:	e008      	b.n	8004bfa <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 8004be8:	2310      	movs	r3, #16
 8004bea:	61fb      	str	r3, [r7, #28]
      break;
 8004bec:	e005      	b.n	8004bfa <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 8004bee:	2320      	movs	r3, #32
 8004bf0:	61fb      	str	r3, [r7, #28]
      break;
 8004bf2:	e002      	b.n	8004bfa <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	61fb      	str	r3, [r7, #28]
      break;
 8004bf8:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	2b03      	cmp	r3, #3
 8004c00:	d81d      	bhi.n	8004c3e <HAL_SAI_Init+0xb2>
 8004c02:	a201      	add	r2, pc, #4	; (adr r2, 8004c08 <HAL_SAI_Init+0x7c>)
 8004c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c08:	08004c19 	.word	0x08004c19
 8004c0c:	08004c1f 	.word	0x08004c1f
 8004c10:	08004c27 	.word	0x08004c27
 8004c14:	08004c2f 	.word	0x08004c2f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	617b      	str	r3, [r7, #20]
      break;
 8004c1c:	e012      	b.n	8004c44 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8004c1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c22:	617b      	str	r3, [r7, #20]
      break;
 8004c24:	e00e      	b.n	8004c44 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004c26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004c2a:	617b      	str	r3, [r7, #20]
      break;
 8004c2c:	e00a      	b.n	8004c44 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8004c2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004c32:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	f043 0301 	orr.w	r3, r3, #1
 8004c3a:	61fb      	str	r3, [r7, #28]
      break;
 8004c3c:	e002      	b.n	8004c44 <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	617b      	str	r3, [r7, #20]
      break;
 8004c42:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a7c      	ldr	r2, [pc, #496]	; (8004e3c <HAL_SAI_Init+0x2b0>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d004      	beq.n	8004c58 <HAL_SAI_Init+0xcc>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a7b      	ldr	r2, [pc, #492]	; (8004e40 <HAL_SAI_Init+0x2b4>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d103      	bne.n	8004c60 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8004c58:	4a7a      	ldr	r2, [pc, #488]	; (8004e44 <HAL_SAI_Init+0x2b8>)
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	6013      	str	r3, [r2, #0]
 8004c5e:	e002      	b.n	8004c66 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8004c60:	4a79      	ldr	r2, [pc, #484]	; (8004e48 <HAL_SAI_Init+0x2bc>)
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d038      	beq.n	8004ce0 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a72      	ldr	r2, [pc, #456]	; (8004e3c <HAL_SAI_Init+0x2b0>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d004      	beq.n	8004c82 <HAL_SAI_Init+0xf6>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a70      	ldr	r2, [pc, #448]	; (8004e40 <HAL_SAI_Init+0x2b4>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d105      	bne.n	8004c8e <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8004c82:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004c86:	f7ff f857 	bl	8003d38 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c8a:	6138      	str	r0, [r7, #16]
 8004c8c:	e004      	b.n	8004c98 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8004c8e:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004c92:	f7ff f851 	bl	8003d38 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c96:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8004c98:	693a      	ldr	r2, [r7, #16]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4413      	add	r3, r2
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	69db      	ldr	r3, [r3, #28]
 8004ca8:	025b      	lsls	r3, r3, #9
 8004caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cae:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4a66      	ldr	r2, [pc, #408]	; (8004e4c <HAL_SAI_Init+0x2c0>)
 8004cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb8:	08da      	lsrs	r2, r3, #3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8004cbe:	68f9      	ldr	r1, [r7, #12]
 8004cc0:	4b62      	ldr	r3, [pc, #392]	; (8004e4c <HAL_SAI_Init+0x2c0>)
 8004cc2:	fba3 2301 	umull	r2, r3, r3, r1
 8004cc6:	08da      	lsrs	r2, r3, #3
 8004cc8:	4613      	mov	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	1aca      	subs	r2, r1, r3
 8004cd2:	2a08      	cmp	r2, #8
 8004cd4:	d904      	bls.n	8004ce0 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d003      	beq.n	8004cf0 <HAL_SAI_Init+0x164>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	2b02      	cmp	r3, #2
 8004cee:	d109      	bne.n	8004d04 <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d101      	bne.n	8004cfc <HAL_SAI_Init+0x170>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	e001      	b.n	8004d00 <HAL_SAI_Init+0x174>
 8004cfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d00:	61bb      	str	r3, [r7, #24]
 8004d02:	e008      	b.n	8004d16 <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d102      	bne.n	8004d12 <HAL_SAI_Init+0x186>
 8004d0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d10:	e000      	b.n	8004d14 <HAL_SAI_Init+0x188>
 8004d12:	2300      	movs	r3, #0
 8004d14:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	6819      	ldr	r1, [r3, #0]
 8004d20:	4b4b      	ldr	r3, [pc, #300]	; (8004e50 <HAL_SAI_Init+0x2c4>)
 8004d22:	400b      	ands	r3, r1
 8004d24:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6812      	ldr	r2, [r2, #0]
 8004d2e:	6811      	ldr	r1, [r2, #0]
 8004d30:	687a      	ldr	r2, [r7, #4]
 8004d32:	6850      	ldr	r0, [r2, #4]
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004d38:	4310      	orrs	r0, r2
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	6b52      	ldr	r2, [r2, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d3e:	4310      	orrs	r0, r2
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8004d40:	687a      	ldr	r2, [r7, #4]
 8004d42:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004d44:	4310      	orrs	r0, r2
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4310      	orrs	r0, r2
                          ckstr_bits | syncen_bits |                             \
 8004d4a:	697a      	ldr	r2, [r7, #20]
 8004d4c:	4310      	orrs	r0, r2
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	6a52      	ldr	r2, [r2, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8004d52:	4310      	orrs	r0, r2
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d54:	687a      	ldr	r2, [r7, #4]
 8004d56:	6912      	ldr	r2, [r2, #16]
 8004d58:	4310      	orrs	r0, r2
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	6952      	ldr	r2, [r2, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8004d5e:	4310      	orrs	r0, r2
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6a12      	ldr	r2, [r2, #32]
 8004d64:	0512      	lsls	r2, r2, #20
 8004d66:	4302      	orrs	r2, r0
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8004d68:	430a      	orrs	r2, r1
 8004d6a:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004d7a:	f023 030f 	bic.w	r3, r3, #15
 8004d7e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	6812      	ldr	r2, [r2, #0]
 8004d88:	6851      	ldr	r1, [r2, #4]
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	6990      	ldr	r0, [r2, #24]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004d92:	4310      	orrs	r0, r2
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004d98:	4302      	orrs	r2, r0
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	6899      	ldr	r1, [r3, #8]
 8004da8:	4b2a      	ldr	r3, [pc, #168]	; (8004e54 <HAL_SAI_Init+0x2c8>)
 8004daa:	400b      	ands	r3, r1
 8004dac:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6812      	ldr	r2, [r2, #0]
 8004db6:	6891      	ldr	r1, [r2, #8]
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004dbc:	1e50      	subs	r0, r2, #1
                           hsai->FrameInit.FSOffset |
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6d12      	ldr	r2, [r2, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004dc2:	4310      	orrs	r0, r2
                           hsai->FrameInit.FSDefinition |
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6c92      	ldr	r2, [r2, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 8004dc8:	4310      	orrs	r0, r2
                           hsai->FrameInit.FSPolarity   |
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 8004dce:	4310      	orrs	r0, r2
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8004dd0:	687a      	ldr	r2, [r7, #4]
 8004dd2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004dd4:	3a01      	subs	r2, #1
 8004dd6:	0212      	lsls	r2, r2, #8
                           hsai->FrameInit.FSPolarity   |
 8004dd8:	4302      	orrs	r2, r0
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68d9      	ldr	r1, [r3, #12]
 8004de8:	f24f 0320 	movw	r3, #61472	; 0xf020
 8004dec:	400b      	ands	r3, r1
 8004dee:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	687a      	ldr	r2, [r7, #4]
 8004df6:	6812      	ldr	r2, [r2, #0]
 8004df8:	68d1      	ldr	r1, [r2, #12]
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8004dfe:	687a      	ldr	r2, [r7, #4]
 8004e00:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004e02:	4310      	orrs	r0, r2
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004e04:	687a      	ldr	r2, [r7, #4]
 8004e06:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004e08:	0412      	lsls	r2, r2, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004e0a:	4310      	orrs	r0, r2
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004e10:	3a01      	subs	r2, #1
 8004e12:	0212      	lsls	r2, r2, #8
 8004e14:	4302      	orrs	r2, r0
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8004e16:	430a      	orrs	r2, r1
 8004e18:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8004e32:	2300      	movs	r3, #0
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3720      	adds	r7, #32
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	40015404 	.word	0x40015404
 8004e40:	40015424 	.word	0x40015424
 8004e44:	40015400 	.word	0x40015400
 8004e48:	40015800 	.word	0x40015800
 8004e4c:	cccccccd 	.word	0xcccccccd
 8004e50:	ff05c010 	.word	0xff05c010
 8004e54:	fff88000 	.word	0xfff88000

08004e58 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8004e58:	b490      	push	{r4, r7}
 8004e5a:	b084      	sub	sp, #16
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8004e60:	4b15      	ldr	r3, [pc, #84]	; (8004eb8 <SAI_Disable+0x60>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4a15      	ldr	r2, [pc, #84]	; (8004ebc <SAI_Disable+0x64>)
 8004e66:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6a:	0b1b      	lsrs	r3, r3, #12
 8004e6c:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	6812      	ldr	r2, [r2, #0]
 8004e7a:	6812      	ldr	r2, [r2, #0]
 8004e7c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004e80:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8004e82:	2c00      	cmp	r4, #0
 8004e84:	d10a      	bne.n	8004e9c <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e8c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	73fb      	strb	r3, [r7, #15]
      break;
 8004e9a:	e007      	b.n	8004eac <SAI_Disable+0x54>
    }
    count--;
 8004e9c:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1ea      	bne.n	8004e82 <SAI_Disable+0x2a>

  return status;
 8004eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3710      	adds	r7, #16
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bc90      	pop	{r4, r7}
 8004eb6:	4770      	bx	lr
 8004eb8:	20000020 	.word	0x20000020
 8004ebc:	95cbec1b 	.word	0x95cbec1b

08004ec0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e07a      	b.n	8004fc8 <HAL_SPI_Init+0x108>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d106      	bne.n	8004ef2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f004 f8af 	bl	8009050 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2202      	movs	r2, #2
 8004ef6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	6812      	ldr	r2, [r2, #0]
 8004f02:	6812      	ldr	r2, [r2, #0]
 8004f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f08:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f12:	d902      	bls.n	8004f1a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004f14:	2300      	movs	r3, #0
 8004f16:	60fb      	str	r3, [r7, #12]
 8004f18:	e002      	b.n	8004f20 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004f1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f1e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004f28:	d007      	beq.n	8004f3a <HAL_SPI_Init+0x7a>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f32:	d002      	beq.n	8004f3a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2200      	movs	r2, #0
 8004f38:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10b      	bne.n	8004f5a <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004f4a:	d903      	bls.n	8004f54 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2202      	movs	r2, #2
 8004f50:	631a      	str	r2, [r3, #48]	; 0x30
 8004f52:	e002      	b.n	8004f5a <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	687a      	ldr	r2, [r7, #4]
 8004f60:	6851      	ldr	r1, [r2, #4]
 8004f62:	687a      	ldr	r2, [r7, #4]
 8004f64:	6892      	ldr	r2, [r2, #8]
 8004f66:	4311      	orrs	r1, r2
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6912      	ldr	r2, [r2, #16]
 8004f6c:	4311      	orrs	r1, r2
 8004f6e:	687a      	ldr	r2, [r7, #4]
 8004f70:	6952      	ldr	r2, [r2, #20]
 8004f72:	4311      	orrs	r1, r2
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	6992      	ldr	r2, [r2, #24]
 8004f78:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004f7c:	4311      	orrs	r1, r2
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	69d2      	ldr	r2, [r2, #28]
 8004f82:	4311      	orrs	r1, r2
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6a12      	ldr	r2, [r2, #32]
 8004f88:	4311      	orrs	r1, r2
 8004f8a:	687a      	ldr	r2, [r7, #4]
 8004f8c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004f8e:	430a      	orrs	r2, r1
 8004f90:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	687a      	ldr	r2, [r7, #4]
 8004f98:	6992      	ldr	r2, [r2, #24]
 8004f9a:	0c12      	lsrs	r2, r2, #16
 8004f9c:	f002 0104 	and.w	r1, r2, #4
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004fa4:	4311      	orrs	r1, r2
 8004fa6:	687a      	ldr	r2, [r7, #4]
 8004fa8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004faa:	4311      	orrs	r1, r2
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	68d2      	ldr	r2, [r2, #12]
 8004fb0:	4311      	orrs	r1, r2
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	430a      	orrs	r2, r1
 8004fb6:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004fc6:	2300      	movs	r3, #0
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	3710      	adds	r7, #16
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}

08004fd0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	60f8      	str	r0, [r7, #12]
 8004fd8:	60b9      	str	r1, [r7, #8]
 8004fda:	603b      	str	r3, [r7, #0]
 8004fdc:	4613      	mov	r3, r2
 8004fde:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004fea:	2b01      	cmp	r3, #1
 8004fec:	d101      	bne.n	8004ff2 <HAL_SPI_Transmit+0x22>
 8004fee:	2302      	movs	r3, #2
 8004ff0:	e14e      	b.n	8005290 <HAL_SPI_Transmit+0x2c0>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ffa:	f7fb fabf 	bl	800057c <HAL_GetTick>
 8004ffe:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005000:	88fb      	ldrh	r3, [r7, #6]
 8005002:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800500a:	b2db      	uxtb	r3, r3
 800500c:	2b01      	cmp	r3, #1
 800500e:	d002      	beq.n	8005016 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005010:	2302      	movs	r3, #2
 8005012:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005014:	e133      	b.n	800527e <HAL_SPI_Transmit+0x2ae>
  }

  if ((pData == NULL) || (Size == 0U))
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d002      	beq.n	8005022 <HAL_SPI_Transmit+0x52>
 800501c:	88fb      	ldrh	r3, [r7, #6]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d102      	bne.n	8005028 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005026:	e12a      	b.n	800527e <HAL_SPI_Transmit+0x2ae>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2203      	movs	r2, #3
 800502c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	2200      	movs	r2, #0
 8005034:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	68ba      	ldr	r2, [r7, #8]
 800503a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	88fa      	ldrh	r2, [r7, #6]
 8005040:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	88fa      	ldrh	r2, [r7, #6]
 8005046:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2200      	movs	r2, #0
 8005052:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2200      	movs	r2, #0
 8005062:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2200      	movs	r2, #0
 8005068:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005072:	d107      	bne.n	8005084 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	6812      	ldr	r2, [r2, #0]
 800507e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005082:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800508e:	2b40      	cmp	r3, #64	; 0x40
 8005090:	d007      	beq.n	80050a2 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	6812      	ldr	r2, [r2, #0]
 800509a:	6812      	ldr	r2, [r2, #0]
 800509c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80050a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80050aa:	d94b      	bls.n	8005144 <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	685b      	ldr	r3, [r3, #4]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d002      	beq.n	80050ba <HAL_SPI_Transmit+0xea>
 80050b4:	8afb      	ldrh	r3, [r7, #22]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d13e      	bne.n	8005138 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80050c2:	8812      	ldrh	r2, [r2, #0]
 80050c4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ca:	1c9a      	adds	r2, r3, #2
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29a      	uxth	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80050de:	e02b      	b.n	8005138 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d112      	bne.n	8005114 <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80050f6:	8812      	ldrh	r2, [r2, #0]
 80050f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fe:	1c9a      	adds	r2, r3, #2
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005108:	b29b      	uxth	r3, r3
 800510a:	3b01      	subs	r3, #1
 800510c:	b29a      	uxth	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005112:	e011      	b.n	8005138 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005114:	f7fb fa32 	bl	800057c <HAL_GetTick>
 8005118:	4602      	mov	r2, r0
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	1ad2      	subs	r2, r2, r3
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	429a      	cmp	r2, r3
 8005122:	d303      	bcc.n	800512c <HAL_SPI_Transmit+0x15c>
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	f1b3 3fff 	cmp.w	r3, #4294967295
 800512a:	d102      	bne.n	8005132 <HAL_SPI_Transmit+0x162>
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d102      	bne.n	8005138 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005136:	e0a2      	b.n	800527e <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800513c:	b29b      	uxth	r3, r3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1ce      	bne.n	80050e0 <HAL_SPI_Transmit+0x110>
 8005142:	e07c      	b.n	800523e <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d002      	beq.n	8005152 <HAL_SPI_Transmit+0x182>
 800514c:	8afb      	ldrh	r3, [r7, #22]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d170      	bne.n	8005234 <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005156:	b29b      	uxth	r3, r3
 8005158:	2b01      	cmp	r3, #1
 800515a:	d912      	bls.n	8005182 <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005164:	8812      	ldrh	r2, [r2, #0]
 8005166:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516c:	1c9a      	adds	r2, r3, #2
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005176:	b29b      	uxth	r3, r3
 8005178:	3b02      	subs	r3, #2
 800517a:	b29a      	uxth	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005180:	e058      	b.n	8005234 <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	330c      	adds	r3, #12
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800518c:	7812      	ldrb	r2, [r2, #0]
 800518e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80051a8:	e044      	b.n	8005234 <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f003 0302 	and.w	r3, r3, #2
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d12b      	bne.n	8005210 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051bc:	b29b      	uxth	r3, r3
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d912      	bls.n	80051e8 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051ca:	8812      	ldrh	r2, [r2, #0]
 80051cc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d2:	1c9a      	adds	r2, r3, #2
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80051dc:	b29b      	uxth	r3, r3
 80051de:	3b02      	subs	r3, #2
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80051e6:	e025      	b.n	8005234 <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	330c      	adds	r3, #12
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051f2:	7812      	ldrb	r2, [r2, #0]
 80051f4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005204:	b29b      	uxth	r3, r3
 8005206:	3b01      	subs	r3, #1
 8005208:	b29a      	uxth	r2, r3
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800520e:	e011      	b.n	8005234 <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005210:	f7fb f9b4 	bl	800057c <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	1ad2      	subs	r2, r2, r3
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	429a      	cmp	r2, r3
 800521e:	d303      	bcc.n	8005228 <HAL_SPI_Transmit+0x258>
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005226:	d102      	bne.n	800522e <HAL_SPI_Transmit+0x25e>
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d102      	bne.n	8005234 <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005232:	e024      	b.n	800527e <HAL_SPI_Transmit+0x2ae>
    while (hspi->TxXferCount > 0U)
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005238:	b29b      	uxth	r3, r3
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1b5      	bne.n	80051aa <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800523e:	69ba      	ldr	r2, [r7, #24]
 8005240:	6839      	ldr	r1, [r7, #0]
 8005242:	68f8      	ldr	r0, [r7, #12]
 8005244:	f000 fc8c 	bl	8005b60 <SPI_EndRxTxTransaction>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d002      	beq.n	8005254 <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2220      	movs	r2, #32
 8005252:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d10a      	bne.n	8005272 <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800525c:	2300      	movs	r3, #0
 800525e:	613b      	str	r3, [r7, #16]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	613b      	str	r3, [r7, #16]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	613b      	str	r3, [r7, #16]
 8005270:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005276:	2b00      	cmp	r3, #0
 8005278:	d001      	beq.n	800527e <HAL_SPI_Transmit+0x2ae>
  {
    errorcode = HAL_ERROR;
 800527a:	2301      	movs	r3, #1
 800527c:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800528e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3720      	adds	r7, #32
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b088      	sub	sp, #32
 800529c:	af02      	add	r7, sp, #8
 800529e:	60f8      	str	r0, [r7, #12]
 80052a0:	60b9      	str	r1, [r7, #8]
 80052a2:	603b      	str	r3, [r7, #0]
 80052a4:	4613      	mov	r3, r2
 80052a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052a8:	2300      	movs	r3, #0
 80052aa:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052b4:	d112      	bne.n	80052dc <HAL_SPI_Receive+0x44>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10e      	bne.n	80052dc <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2204      	movs	r2, #4
 80052c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80052c6:	88fa      	ldrh	r2, [r7, #6]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	9300      	str	r3, [sp, #0]
 80052cc:	4613      	mov	r3, r2
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	68b9      	ldr	r1, [r7, #8]
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f000 f905 	bl	80054e2 <HAL_SPI_TransmitReceive>
 80052d8:	4603      	mov	r3, r0
 80052da:	e0fe      	b.n	80054da <HAL_SPI_Receive+0x242>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d101      	bne.n	80052ea <HAL_SPI_Receive+0x52>
 80052e6:	2302      	movs	r3, #2
 80052e8:	e0f7      	b.n	80054da <HAL_SPI_Receive+0x242>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052f2:	f7fb f943 	bl	800057c <HAL_GetTick>
 80052f6:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b01      	cmp	r3, #1
 8005302:	d002      	beq.n	800530a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005304:	2302      	movs	r3, #2
 8005306:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005308:	e0de      	b.n	80054c8 <HAL_SPI_Receive+0x230>
  }

  if ((pData == NULL) || (Size == 0U))
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d002      	beq.n	8005316 <HAL_SPI_Receive+0x7e>
 8005310:	88fb      	ldrh	r3, [r7, #6]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d102      	bne.n	800531c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	75fb      	strb	r3, [r7, #23]
    goto error;
 800531a:	e0d5      	b.n	80054c8 <HAL_SPI_Receive+0x230>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2204      	movs	r2, #4
 8005320:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	68ba      	ldr	r2, [r7, #8]
 800532e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	88fa      	ldrh	r2, [r7, #6]
 8005334:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	88fa      	ldrh	r2, [r7, #6]
 800533c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005366:	d908      	bls.n	800537a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	6812      	ldr	r2, [r2, #0]
 8005370:	6852      	ldr	r2, [r2, #4]
 8005372:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005376:	605a      	str	r2, [r3, #4]
 8005378:	e007      	b.n	800538a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	68fa      	ldr	r2, [r7, #12]
 8005380:	6812      	ldr	r2, [r2, #0]
 8005382:	6852      	ldr	r2, [r2, #4]
 8005384:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005388:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005392:	d107      	bne.n	80053a4 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	6812      	ldr	r2, [r2, #0]
 800539c:	6812      	ldr	r2, [r2, #0]
 800539e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80053a2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ae:	2b40      	cmp	r3, #64	; 0x40
 80053b0:	d007      	beq.n	80053c2 <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	6812      	ldr	r2, [r2, #0]
 80053ba:	6812      	ldr	r2, [r2, #0]
 80053bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053c0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	68db      	ldr	r3, [r3, #12]
 80053c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053ca:	d866      	bhi.n	800549a <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80053cc:	e02f      	b.n	800542e <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	f003 0301 	and.w	r3, r3, #1
 80053d8:	2b01      	cmp	r3, #1
 80053da:	d116      	bne.n	800540a <HAL_SPI_Receive+0x172>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	6812      	ldr	r2, [r2, #0]
 80053e4:	320c      	adds	r2, #12
 80053e6:	7812      	ldrb	r2, [r2, #0]
 80053e8:	b2d2      	uxtb	r2, r2
 80053ea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f0:	1c5a      	adds	r2, r3, #1
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	3b01      	subs	r3, #1
 8005400:	b29a      	uxth	r2, r3
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005408:	e011      	b.n	800542e <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800540a:	f7fb f8b7 	bl	800057c <HAL_GetTick>
 800540e:	4602      	mov	r2, r0
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	1ad2      	subs	r2, r2, r3
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	429a      	cmp	r2, r3
 8005418:	d303      	bcc.n	8005422 <HAL_SPI_Receive+0x18a>
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005420:	d102      	bne.n	8005428 <HAL_SPI_Receive+0x190>
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d102      	bne.n	800542e <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800542c:	e04c      	b.n	80054c8 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005434:	b29b      	uxth	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1c9      	bne.n	80053ce <HAL_SPI_Receive+0x136>
 800543a:	e034      	b.n	80054a6 <HAL_SPI_Receive+0x20e>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b01      	cmp	r3, #1
 8005448:	d115      	bne.n	8005476 <HAL_SPI_Receive+0x1de>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	6812      	ldr	r2, [r2, #0]
 8005452:	68d2      	ldr	r2, [r2, #12]
 8005454:	b292      	uxth	r2, r2
 8005456:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545c:	1c9a      	adds	r2, r3, #2
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005468:	b29b      	uxth	r3, r3
 800546a:	3b01      	subs	r3, #1
 800546c:	b29a      	uxth	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005474:	e011      	b.n	800549a <HAL_SPI_Receive+0x202>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005476:	f7fb f881 	bl	800057c <HAL_GetTick>
 800547a:	4602      	mov	r2, r0
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	1ad2      	subs	r2, r2, r3
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	429a      	cmp	r2, r3
 8005484:	d303      	bcc.n	800548e <HAL_SPI_Receive+0x1f6>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548c:	d102      	bne.n	8005494 <HAL_SPI_Receive+0x1fc>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d102      	bne.n	800549a <HAL_SPI_Receive+0x202>
        {
          errorcode = HAL_TIMEOUT;
 8005494:	2303      	movs	r3, #3
 8005496:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005498:	e016      	b.n	80054c8 <HAL_SPI_Receive+0x230>
    while (hspi->RxXferCount > 0U)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1ca      	bne.n	800543c <HAL_SPI_Receive+0x1a4>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	6839      	ldr	r1, [r7, #0]
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f000 fb00 	bl	8005ab0 <SPI_EndRxTransaction>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d002      	beq.n	80054bc <HAL_SPI_Receive+0x224>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2220      	movs	r2, #32
 80054ba:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d001      	beq.n	80054c8 <HAL_SPI_Receive+0x230>
  {
    errorcode = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80054d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}

080054e2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b08a      	sub	sp, #40	; 0x28
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	60f8      	str	r0, [r7, #12]
 80054ea:	60b9      	str	r1, [r7, #8]
 80054ec:	607a      	str	r2, [r7, #4]
 80054ee:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054f0:	2301      	movs	r3, #1
 80054f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054f4:	2300      	movs	r3, #0
 80054f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005500:	2b01      	cmp	r3, #1
 8005502:	d101      	bne.n	8005508 <HAL_SPI_TransmitReceive+0x26>
 8005504:	2302      	movs	r3, #2
 8005506:	e1f8      	b.n	80058fa <HAL_SPI_TransmitReceive+0x418>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005510:	f7fb f834 	bl	800057c <HAL_GetTick>
 8005514:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800551c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005524:	887b      	ldrh	r3, [r7, #2]
 8005526:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005528:	887b      	ldrh	r3, [r7, #2]
 800552a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800552c:	7efb      	ldrb	r3, [r7, #27]
 800552e:	2b01      	cmp	r3, #1
 8005530:	d00e      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x6e>
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005538:	d106      	bne.n	8005548 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d102      	bne.n	8005548 <HAL_SPI_TransmitReceive+0x66>
 8005542:	7efb      	ldrb	r3, [r7, #27]
 8005544:	2b04      	cmp	r3, #4
 8005546:	d003      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005548:	2302      	movs	r3, #2
 800554a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800554e:	e1ca      	b.n	80058e6 <HAL_SPI_TransmitReceive+0x404>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d005      	beq.n	8005562 <HAL_SPI_TransmitReceive+0x80>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d002      	beq.n	8005562 <HAL_SPI_TransmitReceive+0x80>
 800555c:	887b      	ldrh	r3, [r7, #2]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d103      	bne.n	800556a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005562:	2301      	movs	r3, #1
 8005564:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005568:	e1bd      	b.n	80058e6 <HAL_SPI_TransmitReceive+0x404>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005570:	b2db      	uxtb	r3, r3
 8005572:	2b04      	cmp	r3, #4
 8005574:	d003      	beq.n	800557e <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2205      	movs	r2, #5
 800557a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	887a      	ldrh	r2, [r7, #2]
 800558e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	887a      	ldrh	r2, [r7, #2]
 8005596:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	887a      	ldrh	r2, [r7, #2]
 80055a4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	887a      	ldrh	r2, [r7, #2]
 80055aa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055c0:	d802      	bhi.n	80055c8 <HAL_SPI_TransmitReceive+0xe6>
 80055c2:	8a3b      	ldrh	r3, [r7, #16]
 80055c4:	2b01      	cmp	r3, #1
 80055c6:	d908      	bls.n	80055da <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	6812      	ldr	r2, [r2, #0]
 80055d0:	6852      	ldr	r2, [r2, #4]
 80055d2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80055d6:	605a      	str	r2, [r3, #4]
 80055d8:	e007      	b.n	80055ea <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	6812      	ldr	r2, [r2, #0]
 80055e2:	6852      	ldr	r2, [r2, #4]
 80055e4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80055e8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055f4:	2b40      	cmp	r3, #64	; 0x40
 80055f6:	d007      	beq.n	8005608 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	6812      	ldr	r2, [r2, #0]
 8005600:	6812      	ldr	r2, [r2, #0]
 8005602:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005606:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005610:	d97c      	bls.n	800570c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d002      	beq.n	8005620 <HAL_SPI_TransmitReceive+0x13e>
 800561a:	8a7b      	ldrh	r3, [r7, #18]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d169      	bne.n	80056f4 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005628:	8812      	ldrh	r2, [r2, #0]
 800562a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005630:	1c9a      	adds	r2, r3, #2
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800563a:	b29b      	uxth	r3, r3
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005644:	e056      	b.n	80056f4 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	f003 0302 	and.w	r3, r3, #2
 8005650:	2b02      	cmp	r3, #2
 8005652:	d11b      	bne.n	800568c <HAL_SPI_TransmitReceive+0x1aa>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d016      	beq.n	800568c <HAL_SPI_TransmitReceive+0x1aa>
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	2b01      	cmp	r3, #1
 8005662:	d113      	bne.n	800568c <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68fa      	ldr	r2, [r7, #12]
 800566a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800566c:	8812      	ldrh	r2, [r2, #0]
 800566e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005674:	1c9a      	adds	r2, r3, #2
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800567e:	b29b      	uxth	r3, r3
 8005680:	3b01      	subs	r3, #1
 8005682:	b29a      	uxth	r2, r3
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005688:	2300      	movs	r3, #0
 800568a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	f003 0301 	and.w	r3, r3, #1
 8005696:	2b01      	cmp	r3, #1
 8005698:	d11c      	bne.n	80056d4 <HAL_SPI_TransmitReceive+0x1f2>
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d016      	beq.n	80056d4 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	6812      	ldr	r2, [r2, #0]
 80056ae:	68d2      	ldr	r2, [r2, #12]
 80056b0:	b292      	uxth	r2, r2
 80056b2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b8:	1c9a      	adds	r2, r3, #2
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056c4:	b29b      	uxth	r3, r3
 80056c6:	3b01      	subs	r3, #1
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80056d0:	2301      	movs	r3, #1
 80056d2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80056d4:	f7fa ff52 	bl	800057c <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	1ad2      	subs	r2, r2, r3
 80056de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d307      	bcc.n	80056f4 <HAL_SPI_TransmitReceive+0x212>
 80056e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ea:	d003      	beq.n	80056f4 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80056f2:	e0f8      	b.n	80058e6 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d1a3      	bne.n	8005646 <HAL_SPI_TransmitReceive+0x164>
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005704:	b29b      	uxth	r3, r3
 8005706:	2b00      	cmp	r3, #0
 8005708:	d19d      	bne.n	8005646 <HAL_SPI_TransmitReceive+0x164>
 800570a:	e0de      	b.n	80058ca <HAL_SPI_TransmitReceive+0x3e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d003      	beq.n	800571c <HAL_SPI_TransmitReceive+0x23a>
 8005714:	8a7b      	ldrh	r3, [r7, #18]
 8005716:	2b01      	cmp	r3, #1
 8005718:	f040 80ca 	bne.w	80058b0 <HAL_SPI_TransmitReceive+0x3ce>
    {
      if (hspi->TxXferCount > 1U)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005720:	b29b      	uxth	r3, r3
 8005722:	2b01      	cmp	r3, #1
 8005724:	d912      	bls.n	800574c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800572e:	8812      	ldrh	r2, [r2, #0]
 8005730:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005736:	1c9a      	adds	r2, r3, #2
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005740:	b29b      	uxth	r3, r3
 8005742:	3b02      	subs	r3, #2
 8005744:	b29a      	uxth	r2, r3
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	87da      	strh	r2, [r3, #62]	; 0x3e
 800574a:	e0b1      	b.n	80058b0 <HAL_SPI_TransmitReceive+0x3ce>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	330c      	adds	r3, #12
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005756:	7812      	ldrb	r2, [r2, #0]
 8005758:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575e:	1c5a      	adds	r2, r3, #1
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005768:	b29b      	uxth	r3, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005772:	e09d      	b.n	80058b0 <HAL_SPI_TransmitReceive+0x3ce>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	f003 0302 	and.w	r3, r3, #2
 800577e:	2b02      	cmp	r3, #2
 8005780:	d134      	bne.n	80057ec <HAL_SPI_TransmitReceive+0x30a>
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005786:	b29b      	uxth	r3, r3
 8005788:	2b00      	cmp	r3, #0
 800578a:	d02f      	beq.n	80057ec <HAL_SPI_TransmitReceive+0x30a>
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	2b01      	cmp	r3, #1
 8005790:	d12c      	bne.n	80057ec <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005796:	b29b      	uxth	r3, r3
 8005798:	2b01      	cmp	r3, #1
 800579a:	d912      	bls.n	80057c2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80057a4:	8812      	ldrh	r2, [r2, #0]
 80057a6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057ac:	1c9a      	adds	r2, r3, #2
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	3b02      	subs	r3, #2
 80057ba:	b29a      	uxth	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	87da      	strh	r2, [r3, #62]	; 0x3e
 80057c0:	e012      	b.n	80057e8 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	330c      	adds	r3, #12
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80057cc:	7812      	ldrb	r2, [r2, #0]
 80057ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d4:	1c5a      	adds	r2, r3, #1
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057de:	b29b      	uxth	r3, r3
 80057e0:	3b01      	subs	r3, #1
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057e8:	2300      	movs	r3, #0
 80057ea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d147      	bne.n	800588a <HAL_SPI_TransmitReceive+0x3a8>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005800:	b29b      	uxth	r3, r3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d041      	beq.n	800588a <HAL_SPI_TransmitReceive+0x3a8>
      {
        if (hspi->RxXferCount > 1U)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800580c:	b29b      	uxth	r3, r3
 800580e:	2b01      	cmp	r3, #1
 8005810:	d923      	bls.n	800585a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	6812      	ldr	r2, [r2, #0]
 800581a:	68d2      	ldr	r2, [r2, #12]
 800581c:	b292      	uxth	r2, r2
 800581e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005824:	1c9a      	adds	r2, r3, #2
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005830:	b29b      	uxth	r3, r3
 8005832:	3b02      	subs	r3, #2
 8005834:	b29a      	uxth	r2, r3
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005842:	b29b      	uxth	r3, r3
 8005844:	2b01      	cmp	r3, #1
 8005846:	d81e      	bhi.n	8005886 <HAL_SPI_TransmitReceive+0x3a4>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68fa      	ldr	r2, [r7, #12]
 800584e:	6812      	ldr	r2, [r2, #0]
 8005850:	6852      	ldr	r2, [r2, #4]
 8005852:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005856:	605a      	str	r2, [r3, #4]
 8005858:	e015      	b.n	8005886 <HAL_SPI_TransmitReceive+0x3a4>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	6812      	ldr	r2, [r2, #0]
 8005862:	320c      	adds	r2, #12
 8005864:	7812      	ldrb	r2, [r2, #0]
 8005866:	b2d2      	uxtb	r2, r2
 8005868:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586e:	1c5a      	adds	r2, r3, #1
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800587a:	b29b      	uxth	r3, r3
 800587c:	3b01      	subs	r3, #1
 800587e:	b29a      	uxth	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005886:	2301      	movs	r3, #1
 8005888:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800588a:	f7fa fe77 	bl	800057c <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	1ad2      	subs	r2, r2, r3
 8005894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005896:	429a      	cmp	r2, r3
 8005898:	d303      	bcc.n	80058a2 <HAL_SPI_TransmitReceive+0x3c0>
 800589a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800589c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a0:	d102      	bne.n	80058a8 <HAL_SPI_TransmitReceive+0x3c6>
 80058a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d103      	bne.n	80058b0 <HAL_SPI_TransmitReceive+0x3ce>
      {
        errorcode = HAL_TIMEOUT;
 80058a8:	2303      	movs	r3, #3
 80058aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80058ae:	e01a      	b.n	80058e6 <HAL_SPI_TransmitReceive+0x404>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f47f af5c 	bne.w	8005774 <HAL_SPI_TransmitReceive+0x292>
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80058c2:	b29b      	uxth	r3, r3
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	f47f af55 	bne.w	8005774 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80058ca:	69fa      	ldr	r2, [r7, #28]
 80058cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058ce:	68f8      	ldr	r0, [r7, #12]
 80058d0:	f000 f946 	bl	8005b60 <SPI_EndRxTxTransaction>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d005      	beq.n	80058e6 <HAL_SPI_TransmitReceive+0x404>
  {
    errorcode = HAL_ERROR;
 80058da:	2301      	movs	r3, #1
 80058dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2220      	movs	r2, #32
 80058e4:	661a      	str	r2, [r3, #96]	; 0x60
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2201      	movs	r2, #1
 80058ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80058f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3728      	adds	r7, #40	; 0x28
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b084      	sub	sp, #16
 8005906:	af00      	add	r7, sp, #0
 8005908:	60f8      	str	r0, [r7, #12]
 800590a:	60b9      	str	r1, [r7, #8]
 800590c:	603b      	str	r3, [r7, #0]
 800590e:	4613      	mov	r3, r2
 8005910:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005912:	e04c      	b.n	80059ae <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005914:	683b      	ldr	r3, [r7, #0]
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591a:	d048      	beq.n	80059ae <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800591c:	f7fa fe2e 	bl	800057c <HAL_GetTick>
 8005920:	4602      	mov	r2, r0
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	1ad2      	subs	r2, r2, r3
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	429a      	cmp	r2, r3
 800592a:	d202      	bcs.n	8005932 <SPI_WaitFlagStateUntilTimeout+0x30>
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d13d      	bne.n	80059ae <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	68fa      	ldr	r2, [r7, #12]
 8005938:	6812      	ldr	r2, [r2, #0]
 800593a:	6852      	ldr	r2, [r2, #4]
 800593c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005940:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800594a:	d111      	bne.n	8005970 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005954:	d004      	beq.n	8005960 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800595e:	d107      	bne.n	8005970 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	6812      	ldr	r2, [r2, #0]
 8005968:	6812      	ldr	r2, [r2, #0]
 800596a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800596e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005978:	d10f      	bne.n	800599a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68fa      	ldr	r2, [r7, #12]
 8005980:	6812      	ldr	r2, [r2, #0]
 8005982:	6812      	ldr	r2, [r2, #0]
 8005984:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005988:	601a      	str	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	6812      	ldr	r2, [r2, #0]
 8005992:	6812      	ldr	r2, [r2, #0]
 8005994:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005998:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e00f      	b.n	80059ce <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	689a      	ldr	r2, [r3, #8]
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	401a      	ands	r2, r3
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	bf0c      	ite	eq
 80059be:	2301      	moveq	r3, #1
 80059c0:	2300      	movne	r3, #0
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	461a      	mov	r2, r3
 80059c6:	79fb      	ldrb	r3, [r7, #7]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d1a3      	bne.n	8005914 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}

080059d6 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059d6:	b580      	push	{r7, lr}
 80059d8:	b084      	sub	sp, #16
 80059da:	af00      	add	r7, sp, #0
 80059dc:	60f8      	str	r0, [r7, #12]
 80059de:	60b9      	str	r1, [r7, #8]
 80059e0:	607a      	str	r2, [r7, #4]
 80059e2:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80059e4:	e057      	b.n	8005a96 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80059ec:	d106      	bne.n	80059fc <SPI_WaitFifoStateUntilTimeout+0x26>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d103      	bne.n	80059fc <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	330c      	adds	r3, #12
 80059fa:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a02:	d048      	beq.n	8005a96 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005a04:	f7fa fdba 	bl	800057c <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	1ad2      	subs	r2, r2, r3
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d202      	bcs.n	8005a1a <SPI_WaitFifoStateUntilTimeout+0x44>
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d13d      	bne.n	8005a96 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	6812      	ldr	r2, [r2, #0]
 8005a22:	6852      	ldr	r2, [r2, #4]
 8005a24:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a28:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a32:	d111      	bne.n	8005a58 <SPI_WaitFifoStateUntilTimeout+0x82>
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a3c:	d004      	beq.n	8005a48 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a46:	d107      	bne.n	8005a58 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68fa      	ldr	r2, [r7, #12]
 8005a4e:	6812      	ldr	r2, [r2, #0]
 8005a50:	6812      	ldr	r2, [r2, #0]
 8005a52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a56:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a60:	d10f      	bne.n	8005a82 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	6812      	ldr	r2, [r2, #0]
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a70:	601a      	str	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	6812      	ldr	r2, [r2, #0]
 8005a7a:	6812      	ldr	r2, [r2, #0]
 8005a7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a80:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e008      	b.n	8005aa8 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	689a      	ldr	r2, [r3, #8]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	401a      	ands	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d19f      	bne.n	80059e6 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b086      	sub	sp, #24
 8005ab4:	af02      	add	r7, sp, #8
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ac4:	d111      	bne.n	8005aea <SPI_EndRxTransaction+0x3a>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ace:	d004      	beq.n	8005ada <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ad8:	d107      	bne.n	8005aea <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	6812      	ldr	r2, [r2, #0]
 8005ae2:	6812      	ldr	r2, [r2, #0]
 8005ae4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ae8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2200      	movs	r2, #0
 8005af2:	2180      	movs	r1, #128	; 0x80
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f7ff ff04 	bl	8005902 <SPI_WaitFlagStateUntilTimeout>
 8005afa:	4603      	mov	r3, r0
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d007      	beq.n	8005b10 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b04:	f043 0220 	orr.w	r2, r3, #32
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e023      	b.n	8005b58 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b18:	d11d      	bne.n	8005b56 <SPI_EndRxTransaction+0xa6>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b22:	d004      	beq.n	8005b2e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b2c:	d113      	bne.n	8005b56 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	9300      	str	r3, [sp, #0]
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f7ff ff4b 	bl	80059d6 <SPI_WaitFifoStateUntilTimeout>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d007      	beq.n	8005b56 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b4a:	f043 0220 	orr.w	r2, r3, #32
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005b52:	2303      	movs	r3, #3
 8005b54:	e000      	b.n	8005b58 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b086      	sub	sp, #24
 8005b64:	af02      	add	r7, sp, #8
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	9300      	str	r3, [sp, #0]
 8005b70:	68bb      	ldr	r3, [r7, #8]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f7ff ff2c 	bl	80059d6 <SPI_WaitFifoStateUntilTimeout>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d007      	beq.n	8005b94 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b88:	f043 0220 	orr.w	r2, r3, #32
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005b90:	2303      	movs	r3, #3
 8005b92:	e027      	b.n	8005be4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	9300      	str	r3, [sp, #0]
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2180      	movs	r1, #128	; 0x80
 8005b9e:	68f8      	ldr	r0, [r7, #12]
 8005ba0:	f7ff feaf 	bl	8005902 <SPI_WaitFlagStateUntilTimeout>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d007      	beq.n	8005bba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bae:	f043 0220 	orr.w	r2, r3, #32
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e014      	b.n	8005be4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	9300      	str	r3, [sp, #0]
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	f7ff ff05 	bl	80059d6 <SPI_WaitFifoStateUntilTimeout>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d007      	beq.n	8005be2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bd6:	f043 0220 	orr.w	r2, r3, #32
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e000      	b.n	8005be4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b082      	sub	sp, #8
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	e043      	b.n	8005c86 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f004 f8ce 	bl	8009db4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2224      	movs	r2, #36	; 0x24
 8005c1c:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6812      	ldr	r2, [r2, #0]
 8005c28:	6812      	ldr	r2, [r2, #0]
 8005c2a:	f022 0201 	bic.w	r2, r2, #1
 8005c2e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 f82d 	bl	8005c90 <UART_SetConfig>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d101      	bne.n	8005c40 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e022      	b.n	8005c86 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 fb5f 	bl	800630c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	6812      	ldr	r2, [r2, #0]
 8005c56:	6852      	ldr	r2, [r2, #4]
 8005c58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	6812      	ldr	r2, [r2, #0]
 8005c66:	6892      	ldr	r2, [r2, #8]
 8005c68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c6c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	687a      	ldr	r2, [r7, #4]
 8005c74:	6812      	ldr	r2, [r2, #0]
 8005c76:	6812      	ldr	r2, [r2, #0]
 8005c78:	f042 0201 	orr.w	r2, r2, #1
 8005c7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 fbe6 	bl	8006450 <UART_CheckIdleState>
 8005c84:	4603      	mov	r3, r0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3708      	adds	r7, #8
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005c94:	b088      	sub	sp, #32
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	61fb      	str	r3, [r7, #28]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8005c9e:	2310      	movs	r3, #16
 8005ca0:	76fb      	strb	r3, [r7, #27]
  uint16_t brrtemp                    = 0x0000U;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	817b      	strh	r3, [r7, #10]
  uint32_t usartdiv                   = 0x00000000U;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005caa:	2300      	movs	r3, #0
 8005cac:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	689a      	ldr	r2, [r3, #8]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	431a      	orrs	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	695b      	ldr	r3, [r3, #20]
 8005cc0:	431a      	orrs	r2, r3
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	69db      	ldr	r3, [r3, #28]
 8005cc6:	4313      	orrs	r3, r2
 8005cc8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	6819      	ldr	r1, [r3, #0]
 8005cd4:	4baa      	ldr	r3, [pc, #680]	; (8005f80 <UART_SetConfig+0x2f0>)
 8005cd6:	400b      	ands	r3, r1
 8005cd8:	69f9      	ldr	r1, [r7, #28]
 8005cda:	430b      	orrs	r3, r1
 8005cdc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	6812      	ldr	r2, [r2, #0]
 8005ce6:	6852      	ldr	r2, [r2, #4]
 8005ce8:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	68d2      	ldr	r2, [r2, #12]
 8005cf0:	430a      	orrs	r2, r1
 8005cf2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4aa1      	ldr	r2, [pc, #644]	; (8005f84 <UART_SetConfig+0x2f4>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d004      	beq.n	8005d0e <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6a1b      	ldr	r3, [r3, #32]
 8005d08:	69fa      	ldr	r2, [r7, #28]
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	6812      	ldr	r2, [r2, #0]
 8005d16:	6892      	ldr	r2, [r2, #8]
 8005d18:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8005d1c:	69fa      	ldr	r2, [r7, #28]
 8005d1e:	430a      	orrs	r2, r1
 8005d20:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a98      	ldr	r2, [pc, #608]	; (8005f88 <UART_SetConfig+0x2f8>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d121      	bne.n	8005d70 <UART_SetConfig+0xe0>
 8005d2c:	4b97      	ldr	r3, [pc, #604]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d32:	f003 0303 	and.w	r3, r3, #3
 8005d36:	2b03      	cmp	r3, #3
 8005d38:	d816      	bhi.n	8005d68 <UART_SetConfig+0xd8>
 8005d3a:	a201      	add	r2, pc, #4	; (adr r2, 8005d40 <UART_SetConfig+0xb0>)
 8005d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d40:	08005d51 	.word	0x08005d51
 8005d44:	08005d5d 	.word	0x08005d5d
 8005d48:	08005d57 	.word	0x08005d57
 8005d4c:	08005d63 	.word	0x08005d63
 8005d50:	2301      	movs	r3, #1
 8005d52:	76fb      	strb	r3, [r7, #27]
 8005d54:	e0e4      	b.n	8005f20 <UART_SetConfig+0x290>
 8005d56:	2302      	movs	r3, #2
 8005d58:	76fb      	strb	r3, [r7, #27]
 8005d5a:	e0e1      	b.n	8005f20 <UART_SetConfig+0x290>
 8005d5c:	2304      	movs	r3, #4
 8005d5e:	76fb      	strb	r3, [r7, #27]
 8005d60:	e0de      	b.n	8005f20 <UART_SetConfig+0x290>
 8005d62:	2308      	movs	r3, #8
 8005d64:	76fb      	strb	r3, [r7, #27]
 8005d66:	e0db      	b.n	8005f20 <UART_SetConfig+0x290>
 8005d68:	2310      	movs	r3, #16
 8005d6a:	76fb      	strb	r3, [r7, #27]
 8005d6c:	bf00      	nop
 8005d6e:	e0d7      	b.n	8005f20 <UART_SetConfig+0x290>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a86      	ldr	r2, [pc, #536]	; (8005f90 <UART_SetConfig+0x300>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d134      	bne.n	8005de4 <UART_SetConfig+0x154>
 8005d7a:	4b84      	ldr	r3, [pc, #528]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005d7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d80:	f003 030c 	and.w	r3, r3, #12
 8005d84:	2b0c      	cmp	r3, #12
 8005d86:	d829      	bhi.n	8005ddc <UART_SetConfig+0x14c>
 8005d88:	a201      	add	r2, pc, #4	; (adr r2, 8005d90 <UART_SetConfig+0x100>)
 8005d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8e:	bf00      	nop
 8005d90:	08005dc5 	.word	0x08005dc5
 8005d94:	08005ddd 	.word	0x08005ddd
 8005d98:	08005ddd 	.word	0x08005ddd
 8005d9c:	08005ddd 	.word	0x08005ddd
 8005da0:	08005dd1 	.word	0x08005dd1
 8005da4:	08005ddd 	.word	0x08005ddd
 8005da8:	08005ddd 	.word	0x08005ddd
 8005dac:	08005ddd 	.word	0x08005ddd
 8005db0:	08005dcb 	.word	0x08005dcb
 8005db4:	08005ddd 	.word	0x08005ddd
 8005db8:	08005ddd 	.word	0x08005ddd
 8005dbc:	08005ddd 	.word	0x08005ddd
 8005dc0:	08005dd7 	.word	0x08005dd7
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	76fb      	strb	r3, [r7, #27]
 8005dc8:	e0aa      	b.n	8005f20 <UART_SetConfig+0x290>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	76fb      	strb	r3, [r7, #27]
 8005dce:	e0a7      	b.n	8005f20 <UART_SetConfig+0x290>
 8005dd0:	2304      	movs	r3, #4
 8005dd2:	76fb      	strb	r3, [r7, #27]
 8005dd4:	e0a4      	b.n	8005f20 <UART_SetConfig+0x290>
 8005dd6:	2308      	movs	r3, #8
 8005dd8:	76fb      	strb	r3, [r7, #27]
 8005dda:	e0a1      	b.n	8005f20 <UART_SetConfig+0x290>
 8005ddc:	2310      	movs	r3, #16
 8005dde:	76fb      	strb	r3, [r7, #27]
 8005de0:	bf00      	nop
 8005de2:	e09d      	b.n	8005f20 <UART_SetConfig+0x290>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a6a      	ldr	r2, [pc, #424]	; (8005f94 <UART_SetConfig+0x304>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d120      	bne.n	8005e30 <UART_SetConfig+0x1a0>
 8005dee:	4b67      	ldr	r3, [pc, #412]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005df0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005df4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005df8:	2b10      	cmp	r3, #16
 8005dfa:	d00f      	beq.n	8005e1c <UART_SetConfig+0x18c>
 8005dfc:	2b10      	cmp	r3, #16
 8005dfe:	d802      	bhi.n	8005e06 <UART_SetConfig+0x176>
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d005      	beq.n	8005e10 <UART_SetConfig+0x180>
 8005e04:	e010      	b.n	8005e28 <UART_SetConfig+0x198>
 8005e06:	2b20      	cmp	r3, #32
 8005e08:	d005      	beq.n	8005e16 <UART_SetConfig+0x186>
 8005e0a:	2b30      	cmp	r3, #48	; 0x30
 8005e0c:	d009      	beq.n	8005e22 <UART_SetConfig+0x192>
 8005e0e:	e00b      	b.n	8005e28 <UART_SetConfig+0x198>
 8005e10:	2300      	movs	r3, #0
 8005e12:	76fb      	strb	r3, [r7, #27]
 8005e14:	e084      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e16:	2302      	movs	r3, #2
 8005e18:	76fb      	strb	r3, [r7, #27]
 8005e1a:	e081      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e1c:	2304      	movs	r3, #4
 8005e1e:	76fb      	strb	r3, [r7, #27]
 8005e20:	e07e      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e22:	2308      	movs	r3, #8
 8005e24:	76fb      	strb	r3, [r7, #27]
 8005e26:	e07b      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e28:	2310      	movs	r3, #16
 8005e2a:	76fb      	strb	r3, [r7, #27]
 8005e2c:	bf00      	nop
 8005e2e:	e077      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a58      	ldr	r2, [pc, #352]	; (8005f98 <UART_SetConfig+0x308>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d120      	bne.n	8005e7c <UART_SetConfig+0x1ec>
 8005e3a:	4b54      	ldr	r3, [pc, #336]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e40:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005e44:	2b40      	cmp	r3, #64	; 0x40
 8005e46:	d00f      	beq.n	8005e68 <UART_SetConfig+0x1d8>
 8005e48:	2b40      	cmp	r3, #64	; 0x40
 8005e4a:	d802      	bhi.n	8005e52 <UART_SetConfig+0x1c2>
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d005      	beq.n	8005e5c <UART_SetConfig+0x1cc>
 8005e50:	e010      	b.n	8005e74 <UART_SetConfig+0x1e4>
 8005e52:	2b80      	cmp	r3, #128	; 0x80
 8005e54:	d005      	beq.n	8005e62 <UART_SetConfig+0x1d2>
 8005e56:	2bc0      	cmp	r3, #192	; 0xc0
 8005e58:	d009      	beq.n	8005e6e <UART_SetConfig+0x1de>
 8005e5a:	e00b      	b.n	8005e74 <UART_SetConfig+0x1e4>
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	76fb      	strb	r3, [r7, #27]
 8005e60:	e05e      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e62:	2302      	movs	r3, #2
 8005e64:	76fb      	strb	r3, [r7, #27]
 8005e66:	e05b      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e68:	2304      	movs	r3, #4
 8005e6a:	76fb      	strb	r3, [r7, #27]
 8005e6c:	e058      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e6e:	2308      	movs	r3, #8
 8005e70:	76fb      	strb	r3, [r7, #27]
 8005e72:	e055      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e74:	2310      	movs	r3, #16
 8005e76:	76fb      	strb	r3, [r7, #27]
 8005e78:	bf00      	nop
 8005e7a:	e051      	b.n	8005f20 <UART_SetConfig+0x290>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a46      	ldr	r2, [pc, #280]	; (8005f9c <UART_SetConfig+0x30c>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d124      	bne.n	8005ed0 <UART_SetConfig+0x240>
 8005e86:	4b41      	ldr	r3, [pc, #260]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e94:	d012      	beq.n	8005ebc <UART_SetConfig+0x22c>
 8005e96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e9a:	d802      	bhi.n	8005ea2 <UART_SetConfig+0x212>
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d007      	beq.n	8005eb0 <UART_SetConfig+0x220>
 8005ea0:	e012      	b.n	8005ec8 <UART_SetConfig+0x238>
 8005ea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ea6:	d006      	beq.n	8005eb6 <UART_SetConfig+0x226>
 8005ea8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005eac:	d009      	beq.n	8005ec2 <UART_SetConfig+0x232>
 8005eae:	e00b      	b.n	8005ec8 <UART_SetConfig+0x238>
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	76fb      	strb	r3, [r7, #27]
 8005eb4:	e034      	b.n	8005f20 <UART_SetConfig+0x290>
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	76fb      	strb	r3, [r7, #27]
 8005eba:	e031      	b.n	8005f20 <UART_SetConfig+0x290>
 8005ebc:	2304      	movs	r3, #4
 8005ebe:	76fb      	strb	r3, [r7, #27]
 8005ec0:	e02e      	b.n	8005f20 <UART_SetConfig+0x290>
 8005ec2:	2308      	movs	r3, #8
 8005ec4:	76fb      	strb	r3, [r7, #27]
 8005ec6:	e02b      	b.n	8005f20 <UART_SetConfig+0x290>
 8005ec8:	2310      	movs	r3, #16
 8005eca:	76fb      	strb	r3, [r7, #27]
 8005ecc:	bf00      	nop
 8005ece:	e027      	b.n	8005f20 <UART_SetConfig+0x290>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a2b      	ldr	r2, [pc, #172]	; (8005f84 <UART_SetConfig+0x2f4>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d123      	bne.n	8005f22 <UART_SetConfig+0x292>
 8005eda:	4b2c      	ldr	r3, [pc, #176]	; (8005f8c <UART_SetConfig+0x2fc>)
 8005edc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ee0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ee4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ee8:	d012      	beq.n	8005f10 <UART_SetConfig+0x280>
 8005eea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005eee:	d802      	bhi.n	8005ef6 <UART_SetConfig+0x266>
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d007      	beq.n	8005f04 <UART_SetConfig+0x274>
 8005ef4:	e012      	b.n	8005f1c <UART_SetConfig+0x28c>
 8005ef6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005efa:	d006      	beq.n	8005f0a <UART_SetConfig+0x27a>
 8005efc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005f00:	d009      	beq.n	8005f16 <UART_SetConfig+0x286>
 8005f02:	e00b      	b.n	8005f1c <UART_SetConfig+0x28c>
 8005f04:	2300      	movs	r3, #0
 8005f06:	76fb      	strb	r3, [r7, #27]
 8005f08:	e00a      	b.n	8005f20 <UART_SetConfig+0x290>
 8005f0a:	2302      	movs	r3, #2
 8005f0c:	76fb      	strb	r3, [r7, #27]
 8005f0e:	e007      	b.n	8005f20 <UART_SetConfig+0x290>
 8005f10:	2304      	movs	r3, #4
 8005f12:	76fb      	strb	r3, [r7, #27]
 8005f14:	e004      	b.n	8005f20 <UART_SetConfig+0x290>
 8005f16:	2308      	movs	r3, #8
 8005f18:	76fb      	strb	r3, [r7, #27]
 8005f1a:	e001      	b.n	8005f20 <UART_SetConfig+0x290>
 8005f1c:	2310      	movs	r3, #16
 8005f1e:	76fb      	strb	r3, [r7, #27]
 8005f20:	bf00      	nop

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a17      	ldr	r2, [pc, #92]	; (8005f84 <UART_SetConfig+0x2f4>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	f040 80ee 	bne.w	800610a <UART_SetConfig+0x47a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f2e:	7efb      	ldrb	r3, [r7, #27]
 8005f30:	2b08      	cmp	r3, #8
 8005f32:	d837      	bhi.n	8005fa4 <UART_SetConfig+0x314>
 8005f34:	a201      	add	r2, pc, #4	; (adr r2, 8005f3c <UART_SetConfig+0x2ac>)
 8005f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f3a:	bf00      	nop
 8005f3c:	08005f61 	.word	0x08005f61
 8005f40:	08005fa5 	.word	0x08005fa5
 8005f44:	08005f69 	.word	0x08005f69
 8005f48:	08005fa5 	.word	0x08005fa5
 8005f4c:	08005f6f 	.word	0x08005f6f
 8005f50:	08005fa5 	.word	0x08005fa5
 8005f54:	08005fa5 	.word	0x08005fa5
 8005f58:	08005fa5 	.word	0x08005fa5
 8005f5c:	08005f77 	.word	0x08005f77
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8005f60:	f7fd fb78 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8005f64:	60f8      	str	r0, [r7, #12]
#endif
        break;
 8005f66:	e020      	b.n	8005faa <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8005f68:	4b0d      	ldr	r3, [pc, #52]	; (8005fa0 <UART_SetConfig+0x310>)
 8005f6a:	60fb      	str	r3, [r7, #12]
#endif
        break;
 8005f6c:	e01d      	b.n	8005faa <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8005f6e:	f7fd fac9 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8005f72:	60f8      	str	r0, [r7, #12]
#endif
        break;
 8005f74:	e019      	b.n	8005faa <UART_SetConfig+0x31a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8005f76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f7a:	60fb      	str	r3, [r7, #12]
#endif
        break;
 8005f7c:	e015      	b.n	8005faa <UART_SetConfig+0x31a>
 8005f7e:	bf00      	nop
 8005f80:	efff69f3 	.word	0xefff69f3
 8005f84:	40008000 	.word	0x40008000
 8005f88:	40013800 	.word	0x40013800
 8005f8c:	40021000 	.word	0x40021000
 8005f90:	40004400 	.word	0x40004400
 8005f94:	40004800 	.word	0x40004800
 8005f98:	40004c00 	.word	0x40004c00
 8005f9c:	40005000 	.word	0x40005000
 8005fa0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	74fb      	strb	r3, [r7, #19]
        break;
 8005fa8:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 819e 	beq.w	80062ee <UART_SetConfig+0x65e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	441a      	add	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d805      	bhi.n	8005fce <UART_SetConfig+0x33e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate)))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d202      	bcs.n	8005fd4 <UART_SetConfig+0x344>
      {
        ret = HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	74fb      	strb	r3, [r7, #19]
 8005fd2:	e18c      	b.n	80062ee <UART_SetConfig+0x65e>
      }
      else
      {
        switch (clocksource)
 8005fd4:	7efb      	ldrb	r3, [r7, #27]
 8005fd6:	2b08      	cmp	r3, #8
 8005fd8:	f200 8084 	bhi.w	80060e4 <UART_SetConfig+0x454>
 8005fdc:	a201      	add	r2, pc, #4	; (adr r2, 8005fe4 <UART_SetConfig+0x354>)
 8005fde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fe2:	bf00      	nop
 8005fe4:	08006009 	.word	0x08006009
 8005fe8:	080060e5 	.word	0x080060e5
 8005fec:	08006049 	.word	0x08006049
 8005ff0:	080060e5 	.word	0x080060e5
 8005ff4:	0800607d 	.word	0x0800607d
 8005ff8:	080060e5 	.word	0x080060e5
 8005ffc:	080060e5 	.word	0x080060e5
 8006000:	080060e5 	.word	0x080060e5
 8006004:	080060bb 	.word	0x080060bb
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006008:	f7fd fb24 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 800600c:	4603      	mov	r3, r0
 800600e:	f04f 0400 	mov.w	r4, #0
 8006012:	ea4f 2904 	mov.w	r9, r4, lsl #8
 8006016:	ea49 6913 	orr.w	r9, r9, r3, lsr #24
 800601a:	ea4f 2803 	mov.w	r8, r3, lsl #8
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	085b      	lsrs	r3, r3, #1
 8006024:	f04f 0400 	mov.w	r4, #0
 8006028:	eb18 0003 	adds.w	r0, r8, r3
 800602c:	eb49 0104 	adc.w	r1, r9, r4
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f04f 0400 	mov.w	r4, #0
 8006038:	461a      	mov	r2, r3
 800603a:	4623      	mov	r3, r4
 800603c:	f7fa f8c4 	bl	80001c8 <__aeabi_uldivmod>
 8006040:	4603      	mov	r3, r0
 8006042:	460c      	mov	r4, r1
 8006044:	617b      	str	r3, [r7, #20]
#endif
            break;
 8006046:	e050      	b.n	80060ea <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	085b      	lsrs	r3, r3, #1
 800604e:	f04f 0400 	mov.w	r4, #0
 8006052:	49ad      	ldr	r1, [pc, #692]	; (8006308 <UART_SetConfig+0x678>)
 8006054:	f04f 0200 	mov.w	r2, #0
 8006058:	eb13 0801 	adds.w	r8, r3, r1
 800605c:	eb44 0902 	adc.w	r9, r4, r2
 8006060:	4640      	mov	r0, r8
 8006062:	4649      	mov	r1, r9
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	f04f 0400 	mov.w	r4, #0
 800606c:	461a      	mov	r2, r3
 800606e:	4623      	mov	r3, r4
 8006070:	f7fa f8aa 	bl	80001c8 <__aeabi_uldivmod>
 8006074:	4603      	mov	r3, r0
 8006076:	460c      	mov	r4, r1
 8006078:	617b      	str	r3, [r7, #20]
#endif
            break;
 800607a:	e036      	b.n	80060ea <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800607c:	f7fd fa42 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 8006080:	4603      	mov	r3, r0
 8006082:	461a      	mov	r2, r3
 8006084:	f04f 0300 	mov.w	r3, #0
 8006088:	021d      	lsls	r5, r3, #8
 800608a:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 800608e:	0214      	lsls	r4, r2, #8
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	085b      	lsrs	r3, r3, #1
 8006096:	461a      	mov	r2, r3
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	18a0      	adds	r0, r4, r2
 800609e:	eb45 0103 	adc.w	r1, r5, r3
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	f04f 0400 	mov.w	r4, #0
 80060aa:	461a      	mov	r2, r3
 80060ac:	4623      	mov	r3, r4
 80060ae:	f7fa f88b 	bl	80001c8 <__aeabi_uldivmod>
 80060b2:	4603      	mov	r3, r0
 80060b4:	460c      	mov	r4, r1
 80060b6:	617b      	str	r3, [r7, #20]
#endif
            break;
 80060b8:	e017      	b.n	80060ea <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	085b      	lsrs	r3, r3, #1
 80060c0:	f04f 0400 	mov.w	r4, #0
 80060c4:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80060c8:	f144 0100 	adc.w	r1, r4, #0
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f04f 0400 	mov.w	r4, #0
 80060d4:	461a      	mov	r2, r3
 80060d6:	4623      	mov	r3, r4
 80060d8:	f7fa f876 	bl	80001c8 <__aeabi_uldivmod>
 80060dc:	4603      	mov	r3, r0
 80060de:	460c      	mov	r4, r1
 80060e0:	617b      	str	r3, [r7, #20]
#endif
            break;
 80060e2:	e002      	b.n	80060ea <UART_SetConfig+0x45a>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	74fb      	strb	r3, [r7, #19]
            break;
 80060e8:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80060f0:	d308      	bcc.n	8006104 <UART_SetConfig+0x474>
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060f8:	d204      	bcs.n	8006104 <UART_SetConfig+0x474>
        {
          huart->Instance->BRR = usartdiv;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	697a      	ldr	r2, [r7, #20]
 8006100:	60da      	str	r2, [r3, #12]
 8006102:	e0f4      	b.n	80062ee <UART_SetConfig+0x65e>
        }
        else
        {
          ret = HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	74fb      	strb	r3, [r7, #19]
 8006108:	e0f1      	b.n	80062ee <UART_SetConfig+0x65e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006112:	d17e      	bne.n	8006212 <UART_SetConfig+0x582>
  {
    switch (clocksource)
 8006114:	7efb      	ldrb	r3, [r7, #27]
 8006116:	2b08      	cmp	r3, #8
 8006118:	d85b      	bhi.n	80061d2 <UART_SetConfig+0x542>
 800611a:	a201      	add	r2, pc, #4	; (adr r2, 8006120 <UART_SetConfig+0x490>)
 800611c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006120:	08006145 	.word	0x08006145
 8006124:	08006163 	.word	0x08006163
 8006128:	08006181 	.word	0x08006181
 800612c:	080061d3 	.word	0x080061d3
 8006130:	0800619d 	.word	0x0800619d
 8006134:	080061d3 	.word	0x080061d3
 8006138:	080061d3 	.word	0x080061d3
 800613c:	080061d3 	.word	0x080061d3
 8006140:	080061bb 	.word	0x080061bb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006144:	f7fd fa86 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8006148:	4603      	mov	r3, r0
 800614a:	005a      	lsls	r2, r3, #1
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	085b      	lsrs	r3, r3, #1
 8006152:	441a      	add	r2, r3
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	fbb2 f3f3 	udiv	r3, r2, r3
 800615c:	b29b      	uxth	r3, r3
 800615e:	617b      	str	r3, [r7, #20]
#endif
        break;
 8006160:	e03a      	b.n	80061d8 <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006162:	f7fd fa8d 	bl	8003680 <HAL_RCC_GetPCLK2Freq>
 8006166:	4603      	mov	r3, r0
 8006168:	005a      	lsls	r2, r3, #1
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	085b      	lsrs	r3, r3, #1
 8006170:	441a      	add	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	fbb2 f3f3 	udiv	r3, r2, r3
 800617a:	b29b      	uxth	r3, r3
 800617c:	617b      	str	r3, [r7, #20]
#endif
        break;
 800617e:	e02b      	b.n	80061d8 <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	085b      	lsrs	r3, r3, #1
 8006186:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800618a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	6852      	ldr	r2, [r2, #4]
 8006192:	fbb3 f3f2 	udiv	r3, r3, r2
 8006196:	b29b      	uxth	r3, r3
 8006198:	617b      	str	r3, [r7, #20]
#endif
        break;
 800619a:	e01d      	b.n	80061d8 <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800619c:	f7fd f9b2 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 80061a0:	4603      	mov	r3, r0
 80061a2:	005a      	lsls	r2, r3, #1
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	085b      	lsrs	r3, r3, #1
 80061aa:	441a      	add	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b4:	b29b      	uxth	r3, r3
 80061b6:	617b      	str	r3, [r7, #20]
#endif
        break;
 80061b8:	e00e      	b.n	80061d8 <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	085b      	lsrs	r3, r3, #1
 80061c0:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	617b      	str	r3, [r7, #20]
#endif
        break;
 80061d0:	e002      	b.n	80061d8 <UART_SetConfig+0x548>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	74fb      	strb	r3, [r7, #19]
        break;
 80061d6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	2b0f      	cmp	r3, #15
 80061dc:	d916      	bls.n	800620c <UART_SetConfig+0x57c>
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061e4:	d212      	bcs.n	800620c <UART_SetConfig+0x57c>
    {
      brrtemp = usartdiv & 0xFFF0U;
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	b29b      	uxth	r3, r3
 80061ea:	f023 030f 	bic.w	r3, r3, #15
 80061ee:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	085b      	lsrs	r3, r3, #1
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	f003 0307 	and.w	r3, r3, #7
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	897b      	ldrh	r3, [r7, #10]
 80061fe:	4313      	orrs	r3, r2
 8006200:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	897a      	ldrh	r2, [r7, #10]
 8006208:	60da      	str	r2, [r3, #12]
 800620a:	e070      	b.n	80062ee <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 800620c:	2301      	movs	r3, #1
 800620e:	74fb      	strb	r3, [r7, #19]
 8006210:	e06d      	b.n	80062ee <UART_SetConfig+0x65e>
    }
  }
  else
  {
    switch (clocksource)
 8006212:	7efb      	ldrb	r3, [r7, #27]
 8006214:	2b08      	cmp	r3, #8
 8006216:	d859      	bhi.n	80062cc <UART_SetConfig+0x63c>
 8006218:	a201      	add	r2, pc, #4	; (adr r2, 8006220 <UART_SetConfig+0x590>)
 800621a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800621e:	bf00      	nop
 8006220:	08006245 	.word	0x08006245
 8006224:	08006261 	.word	0x08006261
 8006228:	0800627d 	.word	0x0800627d
 800622c:	080062cd 	.word	0x080062cd
 8006230:	08006299 	.word	0x08006299
 8006234:	080062cd 	.word	0x080062cd
 8006238:	080062cd 	.word	0x080062cd
 800623c:	080062cd 	.word	0x080062cd
 8006240:	080062b5 	.word	0x080062b5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006244:	f7fd fa06 	bl	8003654 <HAL_RCC_GetPCLK1Freq>
 8006248:	4602      	mov	r2, r0
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	085b      	lsrs	r3, r3, #1
 8006250:	441a      	add	r2, r3
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	fbb2 f3f3 	udiv	r3, r2, r3
 800625a:	b29b      	uxth	r3, r3
 800625c:	617b      	str	r3, [r7, #20]
#endif
        break;
 800625e:	e038      	b.n	80062d2 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006260:	f7fd fa0e 	bl	8003680 <HAL_RCC_GetPCLK2Freq>
 8006264:	4602      	mov	r2, r0
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	085b      	lsrs	r3, r3, #1
 800626c:	441a      	add	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	fbb2 f3f3 	udiv	r3, r2, r3
 8006276:	b29b      	uxth	r3, r3
 8006278:	617b      	str	r3, [r7, #20]
#endif
        break;
 800627a:	e02a      	b.n	80062d2 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	085b      	lsrs	r3, r3, #1
 8006282:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8006286:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	6852      	ldr	r2, [r2, #4]
 800628e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006292:	b29b      	uxth	r3, r3
 8006294:	617b      	str	r3, [r7, #20]
#endif
        break;
 8006296:	e01c      	b.n	80062d2 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006298:	f7fd f934 	bl	8003504 <HAL_RCC_GetSysClockFreq>
 800629c:	4602      	mov	r2, r0
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	685b      	ldr	r3, [r3, #4]
 80062a2:	085b      	lsrs	r3, r3, #1
 80062a4:	441a      	add	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	617b      	str	r3, [r7, #20]
#endif
        break;
 80062b2:	e00e      	b.n	80062d2 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	085b      	lsrs	r3, r3, #1
 80062ba:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	617b      	str	r3, [r7, #20]
#endif
        break;
 80062ca:	e002      	b.n	80062d2 <UART_SetConfig+0x642>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	74fb      	strb	r3, [r7, #19]
        break;
 80062d0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2b0f      	cmp	r3, #15
 80062d6:	d908      	bls.n	80062ea <UART_SetConfig+0x65a>
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80062de:	d204      	bcs.n	80062ea <UART_SetConfig+0x65a>
    {
      huart->Instance->BRR = usartdiv;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	697a      	ldr	r2, [r7, #20]
 80062e6:	60da      	str	r2, [r3, #12]
 80062e8:	e001      	b.n	80062ee <UART_SetConfig+0x65e>
    }
    else
    {
      ret = HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2200      	movs	r2, #0
 80062f8:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80062fa:	7cfb      	ldrb	r3, [r7, #19]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3720      	adds	r7, #32
 8006300:	46bd      	mov	sp, r7
 8006302:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006306:	bf00      	nop
 8006308:	f4240000 	.word	0xf4240000

0800630c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006318:	f003 0301 	and.w	r3, r3, #1
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00a      	beq.n	8006336 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	6812      	ldr	r2, [r2, #0]
 8006328:	6852      	ldr	r2, [r2, #4]
 800632a:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006332:	430a      	orrs	r2, r1
 8006334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00a      	beq.n	8006358 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6812      	ldr	r2, [r2, #0]
 800634a:	6852      	ldr	r2, [r2, #4]
 800634c:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8006350:	687a      	ldr	r2, [r7, #4]
 8006352:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006354:	430a      	orrs	r2, r1
 8006356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800635c:	f003 0304 	and.w	r3, r3, #4
 8006360:	2b00      	cmp	r3, #0
 8006362:	d00a      	beq.n	800637a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	6812      	ldr	r2, [r2, #0]
 800636c:	6852      	ldr	r2, [r2, #4]
 800636e:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006376:	430a      	orrs	r2, r1
 8006378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800637e:	f003 0308 	and.w	r3, r3, #8
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00a      	beq.n	800639c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	6812      	ldr	r2, [r2, #0]
 800638e:	6852      	ldr	r2, [r2, #4]
 8006390:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8006394:	687a      	ldr	r2, [r7, #4]
 8006396:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006398:	430a      	orrs	r2, r1
 800639a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a0:	f003 0310 	and.w	r3, r3, #16
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00a      	beq.n	80063be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	687a      	ldr	r2, [r7, #4]
 80063ae:	6812      	ldr	r2, [r2, #0]
 80063b0:	6892      	ldr	r2, [r2, #8]
 80063b2:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80063ba:	430a      	orrs	r2, r1
 80063bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c2:	f003 0320 	and.w	r3, r3, #32
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00a      	beq.n	80063e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	6812      	ldr	r2, [r2, #0]
 80063d2:	6892      	ldr	r2, [r2, #8]
 80063d4:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80063dc:	430a      	orrs	r2, r1
 80063de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d01a      	beq.n	8006422 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	6812      	ldr	r2, [r2, #0]
 80063f4:	6852      	ldr	r2, [r2, #4]
 80063f6:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80063fe:	430a      	orrs	r2, r1
 8006400:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006406:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800640a:	d10a      	bne.n	8006422 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	687a      	ldr	r2, [r7, #4]
 8006412:	6812      	ldr	r2, [r2, #0]
 8006414:	6852      	ldr	r2, [r2, #4]
 8006416:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800641e:	430a      	orrs	r2, r1
 8006420:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800642a:	2b00      	cmp	r3, #0
 800642c:	d00a      	beq.n	8006444 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	6812      	ldr	r2, [r2, #0]
 8006436:	6852      	ldr	r2, [r2, #4]
 8006438:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8006440:	430a      	orrs	r2, r1
 8006442:	605a      	str	r2, [r3, #4]
  }
}
 8006444:	bf00      	nop
 8006446:	370c      	adds	r7, #12
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr

08006450 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af02      	add	r7, sp, #8
 8006456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006458:	2300      	movs	r3, #0
 800645a:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	675a      	str	r2, [r3, #116]	; 0x74

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006462:	f7fa f88b 	bl	800057c <HAL_GetTick>
 8006466:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f003 0308 	and.w	r3, r3, #8
 8006472:	2b08      	cmp	r3, #8
 8006474:	d10e      	bne.n	8006494 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006476:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800647a:	9300      	str	r3, [sp, #0]
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 f82c 	bl	80064e2 <UART_WaitOnFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e022      	b.n	80064da <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0304 	and.w	r3, r3, #4
 800649e:	2b04      	cmp	r3, #4
 80064a0:	d10e      	bne.n	80064c0 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064a2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80064a6:	9300      	str	r3, [sp, #0]
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 f816 	bl	80064e2 <UART_WaitOnFlagUntilTimeout>
 80064b6:	4603      	mov	r3, r0
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d001      	beq.n	80064c0 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80064bc:	2303      	movs	r3, #3
 80064be:	e00c      	b.n	80064da <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2220      	movs	r2, #32
 80064c4:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
  huart->RxState = HAL_UART_STATE_READY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2220      	movs	r2, #32
 80064cc:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3710      	adds	r7, #16
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b084      	sub	sp, #16
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	60f8      	str	r0, [r7, #12]
 80064ea:	60b9      	str	r1, [r7, #8]
 80064ec:	603b      	str	r3, [r7, #0]
 80064ee:	4613      	mov	r3, r2
 80064f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064f2:	e02c      	b.n	800654e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fa:	d028      	beq.n	800654e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d007      	beq.n	8006512 <UART_WaitOnFlagUntilTimeout+0x30>
 8006502:	f7fa f83b 	bl	800057c <HAL_GetTick>
 8006506:	4602      	mov	r2, r0
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	1ad2      	subs	r2, r2, r3
 800650c:	69bb      	ldr	r3, [r7, #24]
 800650e:	429a      	cmp	r2, r3
 8006510:	d91d      	bls.n	800654e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	68fa      	ldr	r2, [r7, #12]
 8006518:	6812      	ldr	r2, [r2, #0]
 800651a:	6812      	ldr	r2, [r2, #0]
 800651c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006520:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	6812      	ldr	r2, [r2, #0]
 800652a:	6892      	ldr	r2, [r2, #8]
 800652c:	f022 0201 	bic.w	r2, r2, #1
 8006530:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2220      	movs	r2, #32
 8006536:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	2220      	movs	r2, #32
 800653e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	2200      	movs	r2, #0
 8006546:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	e00f      	b.n	800656e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	69da      	ldr	r2, [r3, #28]
 8006554:	68bb      	ldr	r3, [r7, #8]
 8006556:	401a      	ands	r2, r3
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	429a      	cmp	r2, r3
 800655c:	bf0c      	ite	eq
 800655e:	2301      	moveq	r3, #1
 8006560:	2300      	movne	r3, #0
 8006562:	b2db      	uxtb	r3, r3
 8006564:	461a      	mov	r2, r3
 8006566:	79fb      	ldrb	r3, [r7, #7]
 8006568:	429a      	cmp	r2, r3
 800656a:	d0c3      	beq.n	80064f4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800656c:	2300      	movs	r3, #0
}
 800656e:	4618      	mov	r0, r3
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}

08006576 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006576:	b084      	sub	sp, #16
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	f107 0014 	add.w	r0, r7, #20
 8006584:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800658a:	2b01      	cmp	r3, #1
 800658c:	d120      	bne.n	80065d0 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006592:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80065a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80065b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d105      	bne.n	80065c8 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	68db      	ldr	r3, [r3, #12]
 80065c0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    (void)USB_CoreReset(USBx);
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 f927 	bl	800681c <USB_CoreReset>
 80065ce:	e00c      	b.n	80065ea <USB_CoreInit+0x74>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    (void)USB_CoreReset(USBx);
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 f91d 	bl	800681c <USB_CoreReset>

    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80065e8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3708      	adds	r7, #8
 80065f0:	46bd      	mov	sp, r7
 80065f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065f6:	b004      	add	sp, #16
 80065f8:	4770      	bx	lr

080065fa <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80065fa:	b480      	push	{r7}
 80065fc:	b083      	sub	sp, #12
 80065fe:	af00      	add	r7, sp, #0
 8006600:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f043 0201 	orr.w	r2, r3, #1
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr

0800661c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800661c:	b480      	push	{r7}
 800661e:	b083      	sub	sp, #12
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	689b      	ldr	r3, [r3, #8]
 8006628:	f023 0201 	bic.w	r2, r3, #1
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	370c      	adds	r7, #12
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr

0800663e <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800663e:	b580      	push	{r7, lr}
 8006640:	b082      	sub	sp, #8
 8006642:	af00      	add	r7, sp, #0
 8006644:	6078      	str	r0, [r7, #4]
 8006646:	460b      	mov	r3, r1
 8006648:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006656:	78fb      	ldrb	r3, [r7, #3]
 8006658:	2b01      	cmp	r3, #1
 800665a:	d106      	bne.n	800666a <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	60da      	str	r2, [r3, #12]
 8006668:	e00b      	b.n	8006682 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800666a:	78fb      	ldrb	r3, [r7, #3]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d106      	bne.n	800667e <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	60da      	str	r2, [r3, #12]
 800667c:	e001      	b.n	8006682 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e003      	b.n	800668a <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006682:	2032      	movs	r0, #50	; 0x32
 8006684:	f7f9 ff86 	bl	8000594 <HAL_Delay>

  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3708      	adds	r7, #8
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}
	...

08006694 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006694:	b480      	push	{r7}
 8006696:	b085      	sub	sp, #20
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
 800669c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800669e:	2300      	movs	r3, #0
 80066a0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	019b      	lsls	r3, r3, #6
 80066a6:	f043 0220 	orr.w	r2, r3, #32
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	3301      	adds	r3, #1
 80066b2:	60fb      	str	r3, [r7, #12]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	4a09      	ldr	r2, [pc, #36]	; (80066dc <USB_FlushTxFifo+0x48>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d901      	bls.n	80066c0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80066bc:	2303      	movs	r3, #3
 80066be:	e006      	b.n	80066ce <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	691b      	ldr	r3, [r3, #16]
 80066c4:	f003 0320 	and.w	r3, r3, #32
 80066c8:	2b20      	cmp	r3, #32
 80066ca:	d0f0      	beq.n	80066ae <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80066cc:	2300      	movs	r3, #0
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3714      	adds	r7, #20
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr
 80066da:	bf00      	nop
 80066dc:	00030d40 	.word	0x00030d40

080066e0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b085      	sub	sp, #20
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80066e8:	2300      	movs	r3, #0
 80066ea:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2210      	movs	r2, #16
 80066f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	3301      	adds	r3, #1
 80066f6:	60fb      	str	r3, [r7, #12]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	4a09      	ldr	r2, [pc, #36]	; (8006720 <USB_FlushRxFifo+0x40>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d901      	bls.n	8006704 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006700:	2303      	movs	r3, #3
 8006702:	e006      	b.n	8006712 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	f003 0310 	and.w	r3, r3, #16
 800670c:	2b10      	cmp	r3, #16
 800670e:	d0f0      	beq.n	80066f2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3714      	adds	r7, #20
 8006716:	46bd      	mov	sp, r7
 8006718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop
 8006720:	00030d40 	.word	0x00030d40

08006724 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8006724:	b480      	push	{r7}
 8006726:	b089      	sub	sp, #36	; 0x24
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	4611      	mov	r1, r2
 8006730:	461a      	mov	r2, r3
 8006732:	460b      	mov	r3, r1
 8006734:	71fb      	strb	r3, [r7, #7]
 8006736:	4613      	mov	r3, r2
 8006738:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8006742:	88bb      	ldrh	r3, [r7, #4]
 8006744:	3303      	adds	r3, #3
 8006746:	089b      	lsrs	r3, r3, #2
 8006748:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800674a:	2300      	movs	r3, #0
 800674c:	61bb      	str	r3, [r7, #24]
 800674e:	e00f      	b.n	8006770 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 8006750:	79fb      	ldrb	r3, [r7, #7]
 8006752:	031a      	lsls	r2, r3, #12
 8006754:	697b      	ldr	r3, [r7, #20]
 8006756:	4413      	add	r3, r2
 8006758:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800675c:	461a      	mov	r2, r3
 800675e:	69fb      	ldr	r3, [r7, #28]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	6013      	str	r3, [r2, #0]
    pSrc++;
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	3304      	adds	r3, #4
 8006768:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	3301      	adds	r3, #1
 800676e:	61bb      	str	r3, [r7, #24]
 8006770:	69ba      	ldr	r2, [r7, #24]
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	429a      	cmp	r2, r3
 8006776:	d3eb      	bcc.n	8006750 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3724      	adds	r7, #36	; 0x24
 800677e:	46bd      	mov	sp, r7
 8006780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006784:	4770      	bx	lr

08006786 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006786:	b480      	push	{r7}
 8006788:	b089      	sub	sp, #36	; 0x24
 800678a:	af00      	add	r7, sp, #0
 800678c:	60f8      	str	r0, [r7, #12]
 800678e:	60b9      	str	r1, [r7, #8]
 8006790:	4613      	mov	r3, r2
 8006792:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800679c:	88fb      	ldrh	r3, [r7, #6]
 800679e:	3303      	adds	r3, #3
 80067a0:	089b      	lsrs	r3, r3, #2
 80067a2:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80067a4:	2300      	movs	r3, #0
 80067a6:	61bb      	str	r3, [r7, #24]
 80067a8:	e00b      	b.n	80067c2 <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	601a      	str	r2, [r3, #0]
    pDest++;
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	3304      	adds	r3, #4
 80067ba:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	3301      	adds	r3, #1
 80067c0:	61bb      	str	r3, [r7, #24]
 80067c2:	69ba      	ldr	r2, [r7, #24]
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d3ef      	bcc.n	80067aa <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80067ca:	69fb      	ldr	r3, [r7, #28]
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3724      	adds	r7, #36	; 0x24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d6:	4770      	bx	lr

080067d8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	4013      	ands	r3, r2
 80067ee:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80067f0:	68fb      	ldr	r3, [r7, #12]
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3714      	adds	r7, #20
 80067f6:	46bd      	mov	sp, r7
 80067f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fc:	4770      	bx	lr

080067fe <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80067fe:	b480      	push	{r7}
 8006800:	b083      	sub	sp, #12
 8006802:	af00      	add	r7, sp, #0
 8006804:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	695b      	ldr	r3, [r3, #20]
 800680a:	f003 0301 	and.w	r3, r3, #1
}
 800680e:	4618      	mov	r0, r3
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
	...

0800681c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8006824:	2300      	movs	r3, #0
 8006826:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	3301      	adds	r3, #1
 800682c:	60fb      	str	r3, [r7, #12]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	4a13      	ldr	r2, [pc, #76]	; (8006880 <USB_CoreReset+0x64>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d901      	bls.n	800683a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	e01b      	b.n	8006872 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	2b00      	cmp	r3, #0
 8006840:	daf2      	bge.n	8006828 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006842:	2300      	movs	r3, #0
 8006844:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	f043 0201 	orr.w	r2, r3, #1
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	3301      	adds	r3, #1
 8006856:	60fb      	str	r3, [r7, #12]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4a09      	ldr	r2, [pc, #36]	; (8006880 <USB_CoreReset+0x64>)
 800685c:	4293      	cmp	r3, r2
 800685e:	d901      	bls.n	8006864 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e006      	b.n	8006872 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	691b      	ldr	r3, [r3, #16]
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	2b01      	cmp	r3, #1
 800686e:	d0f0      	beq.n	8006852 <USB_CoreReset+0x36>

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3714      	adds	r7, #20
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr
 800687e:	bf00      	nop
 8006880:	00030d40 	.word	0x00030d40

08006884 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006884:	b084      	sub	sp, #16
 8006886:	b580      	push	{r7, lr}
 8006888:	b084      	sub	sp, #16
 800688a:	af00      	add	r7, sp, #0
 800688c:	6078      	str	r0, [r7, #4]
 800688e:	f107 001c 	add.w	r0, r7, #28
 8006892:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80068a0:	461a      	mov	r2, r3
 80068a2:	2300      	movs	r3, #0
 80068a4:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068aa:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable the FS/LS support mode only */
  if ((cfg.speed == USB_OTG_SPEED_FULL) && (USBx != USB_OTG_FS))
 80068be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d10f      	bne.n	80068e4 <USB_HostInit+0x60>
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80068ca:	d00b      	beq.n	80068e4 <USB_HostInit+0x60>
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068d2:	461a      	mov	r2, r3
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f043 0304 	orr.w	r3, r3, #4
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	e00a      	b.n	80068fa <USB_HostInit+0x76>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068ea:	461a      	mov	r2, r3
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f023 0304 	bic.w	r3, r3, #4
 80068f8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 80068fa:	2110      	movs	r1, #16
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7ff fec9 	bl	8006694 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f7ff feec 	bl	80066e0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006908:	2300      	movs	r3, #0
 800690a:	60fb      	str	r3, [r7, #12]
 800690c:	e015      	b.n	800693a <USB_HostInit+0xb6>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	015a      	lsls	r2, r3, #5
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	4413      	add	r3, r2
 8006916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800691a:	461a      	mov	r2, r3
 800691c:	f04f 33ff 	mov.w	r3, #4294967295
 8006920:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	015a      	lsls	r2, r3, #5
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	4413      	add	r3, r2
 800692a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800692e:	461a      	mov	r2, r3
 8006930:	2300      	movs	r3, #0
 8006932:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	3301      	adds	r3, #1
 8006938:	60fb      	str	r3, [r7, #12]
 800693a:	6a3a      	ldr	r2, [r7, #32]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	429a      	cmp	r2, r3
 8006940:	d8e5      	bhi.n	800690e <USB_HostInit+0x8a>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8006942:	2101      	movs	r1, #1
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 f87f 	bl	8006a48 <USB_DriveVbus>

  HAL_Delay(200U);
 800694a:	20c8      	movs	r0, #200	; 0xc8
 800694c:	f7f9 fe22 	bl	8000594 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2200      	movs	r2, #0
 8006954:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f04f 32ff 	mov.w	r2, #4294967295
 800695c:	615a      	str	r2, [r3, #20]

  if (USBx == USB_OTG_FS)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006964:	d10a      	bne.n	800697c <USB_HostInit+0xf8>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2280      	movs	r2, #128	; 0x80
 800696a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4a13      	ldr	r2, [pc, #76]	; (80069bc <USB_HostInit+0x138>)
 8006970:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	4a12      	ldr	r2, [pc, #72]	; (80069c0 <USB_HostInit+0x13c>)
 8006976:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800697a:	e00a      	b.n	8006992 <USB_HostInit+0x10e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006982:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	4a0f      	ldr	r2, [pc, #60]	; (80069c4 <USB_HostInit+0x140>)
 8006988:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	4a0e      	ldr	r2, [pc, #56]	; (80069c8 <USB_HostInit+0x144>)
 800698e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	f043 0210 	orr.w	r2, r3, #16
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	699a      	ldr	r2, [r3, #24]
 80069a2:	4b0a      	ldr	r3, [pc, #40]	; (80069cc <USB_HostInit+0x148>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3710      	adds	r7, #16
 80069b0:	46bd      	mov	sp, r7
 80069b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80069b6:	b004      	add	sp, #16
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	00600080 	.word	0x00600080
 80069c0:	004000e0 	.word	0x004000e0
 80069c4:	01000200 	.word	0x01000200
 80069c8:	00e00300 	.word	0x00e00300
 80069cc:	a3200008 	.word	0xa3200008

080069d0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b085      	sub	sp, #20
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	460b      	mov	r3, r1
 80069da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069e6:	461a      	mov	r2, r3
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f023 0303 	bic.w	r3, r3, #3
 80069f4:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80069fc:	4619      	mov	r1, r3
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	78fb      	ldrb	r3, [r7, #3]
 8006a08:	f003 0303 	and.w	r3, r3, #3
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8006a10:	78fb      	ldrb	r3, [r7, #3]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d107      	bne.n	8006a26 <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8006a22:	6053      	str	r3, [r2, #4]
 8006a24:	e009      	b.n	8006a3a <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 8006a26:	78fb      	ldrb	r3, [r7, #3]
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	d106      	bne.n	8006a3a <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a32:	461a      	mov	r2, r3
 8006a34:	f241 7370 	movw	r3, #6000	; 0x1770
 8006a38:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3714      	adds	r7, #20
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b085      	sub	sp, #20
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	460b      	mov	r3, r1
 8006a52:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006a6c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d10a      	bne.n	8006a8e <USB_DriveVbus+0x46>
 8006a78:	78fb      	ldrb	r3, [r7, #3]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d107      	bne.n	8006a8e <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a84:	461a      	mov	r2, r3
 8006a86:	68bb      	ldr	r3, [r7, #8]
 8006a88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006a8c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a98:	d10a      	bne.n	8006ab0 <USB_DriveVbus+0x68>
 8006a9a:	78fb      	ldrb	r3, [r7, #3]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d107      	bne.n	8006ab0 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006aae:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3714      	adds	r7, #20
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b085      	sub	sp, #20
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ad0:	689b      	ldr	r3, [r3, #8]
 8006ad2:	b29b      	uxth	r3, r3
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	3714      	adds	r7, #20
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b087      	sub	sp, #28
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	4608      	mov	r0, r1
 8006aea:	4611      	mov	r1, r2
 8006aec:	461a      	mov	r2, r3
 8006aee:	4603      	mov	r3, r0
 8006af0:	70fb      	strb	r3, [r7, #3]
 8006af2:	460b      	mov	r3, r1
 8006af4:	70bb      	strb	r3, [r7, #2]
 8006af6:	4613      	mov	r3, r2
 8006af8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006afa:	2300      	movs	r3, #0
 8006afc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8006b02:	78fb      	ldrb	r3, [r7, #3]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b0e:	461a      	mov	r2, r3
 8006b10:	f04f 33ff 	mov.w	r3, #4294967295
 8006b14:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006b16:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006b1a:	2b03      	cmp	r3, #3
 8006b1c:	d86a      	bhi.n	8006bf4 <USB_HC_Init+0x114>
 8006b1e:	a201      	add	r2, pc, #4	; (adr r2, 8006b24 <USB_HC_Init+0x44>)
 8006b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b24:	08006b35 	.word	0x08006b35
 8006b28:	08006bb5 	.word	0x08006bb5
 8006b2c:	08006b35 	.word	0x08006b35
 8006b30:	08006b75 	.word	0x08006b75
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b34:	78fb      	ldrb	r3, [r7, #3]
 8006b36:	015a      	lsls	r2, r3, #5
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4413      	add	r3, r2
 8006b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b40:	461a      	mov	r2, r3
 8006b42:	f240 439d 	movw	r3, #1181	; 0x49d
 8006b46:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006b48:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	da54      	bge.n	8006bfa <USB_HC_Init+0x11a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006b50:	78fb      	ldrb	r3, [r7, #3]
 8006b52:	015a      	lsls	r2, r3, #5
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	4413      	add	r3, r2
 8006b58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	78fb      	ldrb	r3, [r7, #3]
 8006b60:	015a      	lsls	r2, r3, #5
 8006b62:	68bb      	ldr	r3, [r7, #8]
 8006b64:	4413      	add	r3, r2
 8006b66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b70:	60cb      	str	r3, [r1, #12]
      }
      break;
 8006b72:	e042      	b.n	8006bfa <USB_HC_Init+0x11a>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b74:	78fb      	ldrb	r3, [r7, #3]
 8006b76:	015a      	lsls	r2, r3, #5
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	4413      	add	r3, r2
 8006b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b80:	461a      	mov	r2, r3
 8006b82:	f240 639d 	movw	r3, #1693	; 0x69d
 8006b86:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006b88:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	da36      	bge.n	8006bfe <USB_HC_Init+0x11e>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006b90:	78fb      	ldrb	r3, [r7, #3]
 8006b92:	015a      	lsls	r2, r3, #5
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	4413      	add	r3, r2
 8006b98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006b9c:	4619      	mov	r1, r3
 8006b9e:	78fb      	ldrb	r3, [r7, #3]
 8006ba0:	015a      	lsls	r2, r3, #5
 8006ba2:	68bb      	ldr	r3, [r7, #8]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006baa:	68db      	ldr	r3, [r3, #12]
 8006bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006bb0:	60cb      	str	r3, [r1, #12]
      }

      break;
 8006bb2:	e024      	b.n	8006bfe <USB_HC_Init+0x11e>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006bb4:	78fb      	ldrb	r3, [r7, #3]
 8006bb6:	015a      	lsls	r2, r3, #5
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	4413      	add	r3, r2
 8006bbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	f240 2325 	movw	r3, #549	; 0x225
 8006bc6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006bc8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	da18      	bge.n	8006c02 <USB_HC_Init+0x122>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006bd0:	78fb      	ldrb	r3, [r7, #3]
 8006bd2:	015a      	lsls	r2, r3, #5
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	4413      	add	r3, r2
 8006bd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bdc:	4619      	mov	r1, r3
 8006bde:	78fb      	ldrb	r3, [r7, #3]
 8006be0:	015a      	lsls	r2, r3, #5
 8006be2:	68bb      	ldr	r3, [r7, #8]
 8006be4:	4413      	add	r3, r2
 8006be6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8006bf0:	60cb      	str	r3, [r1, #12]
      }
      break;
 8006bf2:	e006      	b.n	8006c02 <USB_HC_Init+0x122>

    default:
      ret = HAL_ERROR;
 8006bf4:	2301      	movs	r3, #1
 8006bf6:	75fb      	strb	r3, [r7, #23]
      break;
 8006bf8:	e004      	b.n	8006c04 <USB_HC_Init+0x124>
      break;
 8006bfa:	bf00      	nop
 8006bfc:	e002      	b.n	8006c04 <USB_HC_Init+0x124>
      break;
 8006bfe:	bf00      	nop
 8006c00:	e000      	b.n	8006c04 <USB_HC_Init+0x124>
      break;
 8006c02:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c12:	699a      	ldr	r2, [r3, #24]
 8006c14:	78fb      	ldrb	r3, [r7, #3]
 8006c16:	f003 030f 	and.w	r3, r3, #15
 8006c1a:	2101      	movs	r1, #1
 8006c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c20:	4313      	orrs	r3, r2
 8006c22:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	699b      	ldr	r3, [r3, #24]
 8006c28:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006c30:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	da03      	bge.n	8006c40 <USB_HC_Init+0x160>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006c38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c3c:	613b      	str	r3, [r7, #16]
 8006c3e:	e001      	b.n	8006c44 <USB_HC_Init+0x164>
  }
  else
  {
    HCcharEpDir = 0U;
 8006c40:	2300      	movs	r3, #0
 8006c42:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8006c44:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d103      	bne.n	8006c54 <USB_HC_Init+0x174>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006c4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c50:	60fb      	str	r3, [r7, #12]
 8006c52:	e001      	b.n	8006c58 <USB_HC_Init+0x178>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006c54:	2300      	movs	r3, #0
 8006c56:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c58:	78fb      	ldrb	r3, [r7, #3]
 8006c5a:	015a      	lsls	r2, r3, #5
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	4413      	add	r3, r2
 8006c60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006c64:	4619      	mov	r1, r3
 8006c66:	787b      	ldrb	r3, [r7, #1]
 8006c68:	059b      	lsls	r3, r3, #22
 8006c6a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006c6e:	78bb      	ldrb	r3, [r7, #2]
 8006c70:	02db      	lsls	r3, r3, #11
 8006c72:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c76:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006c78:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006c7c:	049b      	lsls	r3, r3, #18
 8006c7e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006c82:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006c84:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006c86:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006c8a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c94:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8006c96:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006c9a:	2b03      	cmp	r3, #3
 8006c9c:	d110      	bne.n	8006cc0 <USB_HC_Init+0x1e0>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8006c9e:	78fb      	ldrb	r3, [r7, #3]
 8006ca0:	015a      	lsls	r2, r3, #5
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006caa:	4619      	mov	r1, r3
 8006cac:	78fb      	ldrb	r3, [r7, #3]
 8006cae:	015a      	lsls	r2, r3, #5
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	4413      	add	r3, r2
 8006cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006cbe:	600b      	str	r3, [r1, #0]
  }

  return ret;
 8006cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	371c      	adds	r7, #28
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop

08006cd0 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b088      	sub	sp, #32
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
 8006cd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	785b      	ldrb	r3, [r3, #1]
 8006ce2:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8006ce4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ce8:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d018      	beq.n	8006d24 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	691b      	ldr	r3, [r3, #16]
 8006cf6:	683a      	ldr	r2, [r7, #0]
 8006cf8:	8912      	ldrh	r2, [r2, #8]
 8006cfa:	4413      	add	r3, r2
 8006cfc:	3b01      	subs	r3, #1
 8006cfe:	683a      	ldr	r2, [r7, #0]
 8006d00:	8912      	ldrh	r2, [r2, #8]
 8006d02:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d06:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8006d08:	8bfa      	ldrh	r2, [r7, #30]
 8006d0a:	8a7b      	ldrh	r3, [r7, #18]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d90b      	bls.n	8006d28 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8006d10:	8a7b      	ldrh	r3, [r7, #18]
 8006d12:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006d14:	8bfb      	ldrh	r3, [r7, #30]
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	8912      	ldrh	r2, [r2, #8]
 8006d1a:	fb02 f203 	mul.w	r2, r2, r3
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	611a      	str	r2, [r3, #16]
 8006d22:	e001      	b.n	8006d28 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8006d24:	2301      	movs	r3, #1
 8006d26:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	78db      	ldrb	r3, [r3, #3]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d006      	beq.n	8006d3e <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8006d30:	8bfb      	ldrh	r3, [r7, #30]
 8006d32:	683a      	ldr	r2, [r7, #0]
 8006d34:	8912      	ldrh	r2, [r2, #8]
 8006d36:	fb02 f203 	mul.w	r2, r2, r3
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d3e:	697b      	ldr	r3, [r7, #20]
 8006d40:	015a      	lsls	r2, r3, #5
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	4413      	add	r3, r2
 8006d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	691b      	ldr	r3, [r3, #16]
 8006d50:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006d54:	8bfb      	ldrh	r3, [r7, #30]
 8006d56:	04d9      	lsls	r1, r3, #19
 8006d58:	4b5c      	ldr	r3, [pc, #368]	; (8006ecc <USB_HC_StartXfer+0x1fc>)
 8006d5a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d5c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	7a9b      	ldrb	r3, [r3, #10]
 8006d62:	075b      	lsls	r3, r3, #29
 8006d64:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006d68:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8006d6a:	6103      	str	r3, [r0, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006d6c:	69bb      	ldr	r3, [r7, #24]
 8006d6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f003 0301 	and.w	r3, r3, #1
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	bf0c      	ite	eq
 8006d7c:	2301      	moveq	r3, #1
 8006d7e:	2300      	movne	r3, #0
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	015a      	lsls	r2, r3, #5
 8006d88:	69bb      	ldr	r3, [r7, #24]
 8006d8a:	4413      	add	r3, r2
 8006d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d90:	4619      	mov	r1, r3
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	015a      	lsls	r2, r3, #5
 8006d96:	69bb      	ldr	r3, [r7, #24]
 8006d98:	4413      	add	r3, r2
 8006d9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006da4:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	015a      	lsls	r2, r3, #5
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	4413      	add	r3, r2
 8006dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006db2:	4619      	mov	r1, r3
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dc0:	681a      	ldr	r2, [r3, #0]
 8006dc2:	7c7b      	ldrb	r3, [r7, #17]
 8006dc4:	075b      	lsls	r3, r3, #29
 8006dc6:	4313      	orrs	r3, r2
 8006dc8:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	015a      	lsls	r2, r3, #5
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a3d      	ldr	r2, [pc, #244]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006dda:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ddc:	4b3c      	ldr	r3, [pc, #240]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006de4:	4a3a      	ldr	r2, [pc, #232]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006de6:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	78db      	ldrb	r3, [r3, #3]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d006      	beq.n	8006dfe <USB_HC_StartXfer+0x12e>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8006df0:	4b37      	ldr	r3, [pc, #220]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006df8:	4a35      	ldr	r2, [pc, #212]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006dfa:	6013      	str	r3, [r2, #0]
 8006dfc:	e005      	b.n	8006e0a <USB_HC_StartXfer+0x13a>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8006dfe:	4b34      	ldr	r3, [pc, #208]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006e06:	4a32      	ldr	r2, [pc, #200]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006e08:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006e0a:	4b31      	ldr	r3, [pc, #196]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e12:	4a2f      	ldr	r2, [pc, #188]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006e14:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	015a      	lsls	r2, r3, #5
 8006e1a:	69bb      	ldr	r3, [r7, #24]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006e22:	461a      	mov	r2, r3
 8006e24:	4b2a      	ldr	r3, [pc, #168]	; (8006ed0 <USB_HC_StartXfer+0x200>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8006e2a:	683b      	ldr	r3, [r7, #0]
 8006e2c:	78db      	ldrb	r3, [r3, #3]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d147      	bne.n	8006ec2 <USB_HC_StartXfer+0x1f2>
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d043      	beq.n	8006ec2 <USB_HC_StartXfer+0x1f2>
    {
      switch (hc->ep_type)
 8006e3a:	683b      	ldr	r3, [r7, #0]
 8006e3c:	79db      	ldrb	r3, [r3, #7]
 8006e3e:	2b03      	cmp	r3, #3
 8006e40:	d830      	bhi.n	8006ea4 <USB_HC_StartXfer+0x1d4>
 8006e42:	a201      	add	r2, pc, #4	; (adr r2, 8006e48 <USB_HC_StartXfer+0x178>)
 8006e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e48:	08006e59 	.word	0x08006e59
 8006e4c:	08006e7d 	.word	0x08006e7d
 8006e50:	08006e59 	.word	0x08006e59
 8006e54:	08006e7d 	.word	0x08006e7d
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	691b      	ldr	r3, [r3, #16]
 8006e5c:	3303      	adds	r3, #3
 8006e5e:	089b      	lsrs	r3, r3, #2
 8006e60:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006e62:	89fa      	ldrh	r2, [r7, #14]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e68:	b29b      	uxth	r3, r3
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d91c      	bls.n	8006ea8 <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	699b      	ldr	r3, [r3, #24]
 8006e72:	f043 0220 	orr.w	r2, r3, #32
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	619a      	str	r2, [r3, #24]
          }
          break;
 8006e7a:	e015      	b.n	8006ea8 <USB_HC_StartXfer+0x1d8>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	691b      	ldr	r3, [r3, #16]
 8006e80:	3303      	adds	r3, #3
 8006e82:	089b      	lsrs	r3, r3, #2
 8006e84:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006e86:	89fa      	ldrh	r2, [r7, #14]
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d90a      	bls.n	8006eac <USB_HC_StartXfer+0x1dc>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	699b      	ldr	r3, [r3, #24]
 8006e9a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	619a      	str	r2, [r3, #24]
          }
          break;
 8006ea2:	e003      	b.n	8006eac <USB_HC_StartXfer+0x1dc>

        default:
          break;
 8006ea4:	bf00      	nop
 8006ea6:	e002      	b.n	8006eae <USB_HC_StartXfer+0x1de>
          break;
 8006ea8:	bf00      	nop
 8006eaa:	e000      	b.n	8006eae <USB_HC_StartXfer+0x1de>
          break;
 8006eac:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	68d9      	ldr	r1, [r3, #12]
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	785a      	ldrb	r2, [r3, #1]
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	691b      	ldr	r3, [r3, #16]
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f7ff fc31 	bl	8006724 <USB_WritePacket>
    }

  return HAL_OK;
 8006ec2:	2300      	movs	r3, #0
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3720      	adds	r7, #32
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}
 8006ecc:	1ff80000 	.word	0x1ff80000
 8006ed0:	200000a4 	.word	0x200000a4

08006ed4 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ee6:	695b      	ldr	r3, [r3, #20]
 8006ee8:	b29b      	uxth	r3, r3
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3714      	adds	r7, #20
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef4:	4770      	bx	lr

08006ef6 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8006ef6:	b480      	push	{r7}
 8006ef8:	b087      	sub	sp, #28
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
 8006efe:	460b      	mov	r3, r1
 8006f00:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8006f06:	78fb      	ldrb	r3, [r7, #3]
 8006f08:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	015a      	lsls	r2, r3, #5
 8006f12:	693b      	ldr	r3, [r7, #16]
 8006f14:	4413      	add	r3, r2
 8006f16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	0c9b      	lsrs	r3, r3, #18
 8006f1e:	f003 0303 	and.w	r3, r3, #3
 8006f22:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d002      	beq.n	8006f30 <USB_HC_Halt+0x3a>
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d171      	bne.n	8007014 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	015a      	lsls	r2, r3, #5
 8006f34:	693b      	ldr	r3, [r7, #16]
 8006f36:	4413      	add	r3, r2
 8006f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	015a      	lsls	r2, r3, #5
 8006f42:	693b      	ldr	r3, [r7, #16]
 8006f44:	4413      	add	r3, r2
 8006f46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f50:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f56:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d146      	bne.n	8006fec <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	015a      	lsls	r2, r3, #5
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	4413      	add	r3, r2
 8006f66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f6a:	4619      	mov	r1, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	015a      	lsls	r2, r3, #5
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	4413      	add	r3, r2
 8006f74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006f7e:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	015a      	lsls	r2, r3, #5
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	4413      	add	r3, r2
 8006f88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f8c:	4619      	mov	r1, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	015a      	lsls	r2, r3, #5
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	4413      	add	r3, r2
 8006f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006fa0:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	015a      	lsls	r2, r3, #5
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	4413      	add	r3, r2
 8006faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fae:	4619      	mov	r1, r3
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	015a      	lsls	r2, r3, #5
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	4413      	add	r3, r2
 8006fb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006fc2:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	617b      	str	r3, [r7, #20]
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fd0:	d81e      	bhi.n	8007010 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	015a      	lsls	r2, r3, #5
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	4413      	add	r3, r2
 8006fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fe4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fe8:	d0ec      	beq.n	8006fc4 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006fea:	e086      	b.n	80070fa <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	015a      	lsls	r2, r3, #5
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	015a      	lsls	r2, r3, #5
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	4413      	add	r3, r2
 8007002:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800700c:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800700e:	e074      	b.n	80070fa <USB_HC_Halt+0x204>
          break;
 8007010:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007012:	e072      	b.n	80070fa <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	015a      	lsls	r2, r3, #5
 8007018:	693b      	ldr	r3, [r7, #16]
 800701a:	4413      	add	r3, r2
 800701c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007020:	4619      	mov	r1, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	015a      	lsls	r2, r3, #5
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	4413      	add	r3, r2
 800702a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007034:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007042:	2b00      	cmp	r3, #0
 8007044:	d146      	bne.n	80070d4 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	015a      	lsls	r2, r3, #5
 800704a:	693b      	ldr	r3, [r7, #16]
 800704c:	4413      	add	r3, r2
 800704e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007052:	4619      	mov	r1, r3
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	015a      	lsls	r2, r3, #5
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	4413      	add	r3, r2
 800705c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007066:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	015a      	lsls	r2, r3, #5
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	4413      	add	r3, r2
 8007070:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007074:	4619      	mov	r1, r3
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	015a      	lsls	r2, r3, #5
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	4413      	add	r3, r2
 800707e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007088:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	015a      	lsls	r2, r3, #5
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	4413      	add	r3, r2
 8007092:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007096:	4619      	mov	r1, r3
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	693b      	ldr	r3, [r7, #16]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80070aa:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	3301      	adds	r3, #1
 80070b0:	617b      	str	r3, [r7, #20]
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80070b8:	d81e      	bhi.n	80070f8 <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	015a      	lsls	r2, r3, #5
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	4413      	add	r3, r2
 80070c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80070cc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80070d0:	d0ec      	beq.n	80070ac <USB_HC_Halt+0x1b6>
 80070d2:	e012      	b.n	80070fa <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070e0:	4619      	mov	r1, r3
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	015a      	lsls	r2, r3, #5
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	4413      	add	r3, r2
 80070ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80070f4:	600b      	str	r3, [r1, #0]
 80070f6:	e000      	b.n	80070fa <USB_HC_Halt+0x204>
          break;
 80070f8:	bf00      	nop
    }
  }

  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	371c      	adds	r7, #28
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr

08007108 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b086      	sub	sp, #24
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8007114:	2300      	movs	r3, #0
 8007116:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	f7ff fa7f 	bl	800661c <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800711e:	2110      	movs	r1, #16
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f7ff fab7 	bl	8006694 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f7ff fada 	bl	80066e0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800712c:	2300      	movs	r3, #0
 800712e:	613b      	str	r3, [r7, #16]
 8007130:	e01f      	b.n	8007172 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	015a      	lsls	r2, r3, #5
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	4413      	add	r3, r2
 800713a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007142:	68bb      	ldr	r3, [r7, #8]
 8007144:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007148:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007150:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007158:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	015a      	lsls	r2, r3, #5
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	4413      	add	r3, r2
 8007162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007166:	461a      	mov	r2, r3
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	3301      	adds	r3, #1
 8007170:	613b      	str	r3, [r7, #16]
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	2b0f      	cmp	r3, #15
 8007176:	d9dc      	bls.n	8007132 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007178:	2300      	movs	r3, #0
 800717a:	613b      	str	r3, [r7, #16]
 800717c:	e034      	b.n	80071e8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	015a      	lsls	r2, r3, #5
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	4413      	add	r3, r2
 8007186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007194:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800719c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80071a4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	015a      	lsls	r2, r3, #5
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	4413      	add	r3, r2
 80071ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071b2:	461a      	mov	r2, r3
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	3301      	adds	r3, #1
 80071bc:	617b      	str	r3, [r7, #20]
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80071c4:	d80c      	bhi.n	80071e0 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	015a      	lsls	r2, r3, #5
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	4413      	add	r3, r2
 80071ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80071d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80071dc:	d0ec      	beq.n	80071b8 <USB_StopHost+0xb0>
 80071de:	e000      	b.n	80071e2 <USB_StopHost+0xda>
        break;
 80071e0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	3301      	adds	r3, #1
 80071e6:	613b      	str	r3, [r7, #16]
 80071e8:	693b      	ldr	r3, [r7, #16]
 80071ea:	2b0f      	cmp	r3, #15
 80071ec:	d9c7      	bls.n	800717e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80071f4:	461a      	mov	r2, r3
 80071f6:	f04f 33ff 	mov.w	r3, #4294967295
 80071fa:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007202:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f7ff f9f8 	bl	80065fa <USB_EnableGlobalInt>

  return HAL_OK;
 800720a:	2300      	movs	r3, #0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3718      	adds	r7, #24
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 8007214:	b590      	push	{r4, r7, lr}
 8007216:	b089      	sub	sp, #36	; 0x24
 8007218:	af04      	add	r7, sp, #16
 800721a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800721c:	2302      	movs	r3, #2
 800721e:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 8007220:	2301      	movs	r3, #1
 8007222:	2202      	movs	r2, #2
 8007224:	2102      	movs	r1, #2
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 fc3a 	bl	8007aa0 <USBH_FindInterface>
 800722c:	4603      	mov	r3, r0
 800722e:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 8007230:	7bbb      	ldrb	r3, [r7, #14]
 8007232:	2bff      	cmp	r3, #255	; 0xff
 8007234:	f000 812a 	beq.w	800748c <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 8007238:	7bbb      	ldrb	r3, [r7, #14]
 800723a:	4619      	mov	r1, r3
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 fc13 	bl	8007a68 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 8007248:	2050      	movs	r0, #80	; 0x50
 800724a:	f003 f915 	bl	800a478 <malloc>
 800724e:	4603      	mov	r3, r0
 8007250:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007258:	69db      	ldr	r3, [r3, #28]
 800725a:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800725c:	7bbb      	ldrb	r3, [r7, #14]
 800725e:	687a      	ldr	r2, [r7, #4]
 8007260:	211a      	movs	r1, #26
 8007262:	fb01 f303 	mul.w	r3, r1, r3
 8007266:	4413      	add	r3, r2
 8007268:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	b25b      	sxtb	r3, r3
 8007270:	2b00      	cmp	r3, #0
 8007272:	da15      	bge.n	80072a0 <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007274:	7bbb      	ldrb	r3, [r7, #14]
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	211a      	movs	r1, #26
 800727a:	fb01 f303 	mul.w	r3, r1, r3
 800727e:	4413      	add	r3, r2
 8007280:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8007284:	781a      	ldrb	r2, [r3, #0]
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800728a:	7bbb      	ldrb	r3, [r7, #14]
 800728c:	687a      	ldr	r2, [r7, #4]
 800728e:	211a      	movs	r1, #26
 8007290:	fb01 f303 	mul.w	r3, r1, r3
 8007294:	4413      	add	r3, r2
 8007296:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800729a:	881a      	ldrh	r2, [r3, #0]
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	785b      	ldrb	r3, [r3, #1]
 80072a4:	4619      	mov	r1, r3
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f000 ff9f 	bl	80081ea <USBH_AllocPipe>
 80072ac:	4603      	mov	r3, r0
 80072ae:	461a      	mov	r2, r3
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 80072b4:	68bb      	ldr	r3, [r7, #8]
 80072b6:	7819      	ldrb	r1, [r3, #0]
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	7858      	ldrb	r0, [r3, #1]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80072c8:	68ba      	ldr	r2, [r7, #8]
 80072ca:	8952      	ldrh	r2, [r2, #10]
 80072cc:	9202      	str	r2, [sp, #8]
 80072ce:	2203      	movs	r2, #3
 80072d0:	9201      	str	r2, [sp, #4]
 80072d2:	9300      	str	r3, [sp, #0]
 80072d4:	4623      	mov	r3, r4
 80072d6:	4602      	mov	r2, r0
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 ff57 	bl	800818c <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	2200      	movs	r2, #0
 80072e4:	4619      	mov	r1, r3
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f002 ffdc 	bl	800a2a4 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 80072ec:	2300      	movs	r3, #0
 80072ee:	2200      	movs	r2, #0
 80072f0:	210a      	movs	r1, #10
 80072f2:	6878      	ldr	r0, [r7, #4]
 80072f4:	f000 fbd4 	bl	8007aa0 <USBH_FindInterface>
 80072f8:	4603      	mov	r3, r0
 80072fa:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 80072fc:	7bbb      	ldrb	r3, [r7, #14]
 80072fe:	2bff      	cmp	r3, #255	; 0xff
 8007300:	f000 80c4 	beq.w	800748c <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 8007304:	7bbb      	ldrb	r3, [r7, #14]
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	211a      	movs	r1, #26
 800730a:	fb01 f303 	mul.w	r3, r1, r3
 800730e:	4413      	add	r3, r2
 8007310:	f203 334a 	addw	r3, r3, #842	; 0x34a
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	b25b      	sxtb	r3, r3
 8007318:	2b00      	cmp	r3, #0
 800731a:	da16      	bge.n	800734a <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800731c:	7bbb      	ldrb	r3, [r7, #14]
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	211a      	movs	r1, #26
 8007322:	fb01 f303 	mul.w	r3, r1, r3
 8007326:	4413      	add	r3, r2
 8007328:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800732c:	781a      	ldrb	r2, [r3, #0]
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007332:	7bbb      	ldrb	r3, [r7, #14]
 8007334:	687a      	ldr	r2, [r7, #4]
 8007336:	211a      	movs	r1, #26
 8007338:	fb01 f303 	mul.w	r3, r1, r3
 800733c:	4413      	add	r3, r2
 800733e:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8007342:	881a      	ldrh	r2, [r3, #0]
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	835a      	strh	r2, [r3, #26]
 8007348:	e015      	b.n	8007376 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800734a:	7bbb      	ldrb	r3, [r7, #14]
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	211a      	movs	r1, #26
 8007350:	fb01 f303 	mul.w	r3, r1, r3
 8007354:	4413      	add	r3, r2
 8007356:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800735a:	781a      	ldrb	r2, [r3, #0]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007360:	7bbb      	ldrb	r3, [r7, #14]
 8007362:	687a      	ldr	r2, [r7, #4]
 8007364:	211a      	movs	r1, #26
 8007366:	fb01 f303 	mul.w	r3, r1, r3
 800736a:	4413      	add	r3, r2
 800736c:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 8007370:	881a      	ldrh	r2, [r3, #0]
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 8007376:	7bbb      	ldrb	r3, [r7, #14]
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	211a      	movs	r1, #26
 800737c:	fb01 f303 	mul.w	r3, r1, r3
 8007380:	4413      	add	r3, r2
 8007382:	f203 3352 	addw	r3, r3, #850	; 0x352
 8007386:	781b      	ldrb	r3, [r3, #0]
 8007388:	b25b      	sxtb	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	da16      	bge.n	80073bc <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800738e:	7bbb      	ldrb	r3, [r7, #14]
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	211a      	movs	r1, #26
 8007394:	fb01 f303 	mul.w	r3, r1, r3
 8007398:	4413      	add	r3, r2
 800739a:	f203 3352 	addw	r3, r3, #850	; 0x352
 800739e:	781a      	ldrb	r2, [r3, #0]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80073a4:	7bbb      	ldrb	r3, [r7, #14]
 80073a6:	687a      	ldr	r2, [r7, #4]
 80073a8:	211a      	movs	r1, #26
 80073aa:	fb01 f303 	mul.w	r3, r1, r3
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 7355 	add.w	r3, r3, #852	; 0x354
 80073b4:	881a      	ldrh	r2, [r3, #0]
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	835a      	strh	r2, [r3, #26]
 80073ba:	e015      	b.n	80073e8 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80073bc:	7bbb      	ldrb	r3, [r7, #14]
 80073be:	687a      	ldr	r2, [r7, #4]
 80073c0:	211a      	movs	r1, #26
 80073c2:	fb01 f303 	mul.w	r3, r1, r3
 80073c6:	4413      	add	r3, r2
 80073c8:	f203 3352 	addw	r3, r3, #850	; 0x352
 80073cc:	781a      	ldrb	r2, [r3, #0]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80073d2:	7bbb      	ldrb	r3, [r7, #14]
 80073d4:	687a      	ldr	r2, [r7, #4]
 80073d6:	211a      	movs	r1, #26
 80073d8:	fb01 f303 	mul.w	r3, r1, r3
 80073dc:	4413      	add	r3, r2
 80073de:	f503 7355 	add.w	r3, r3, #852	; 0x354
 80073e2:	881a      	ldrh	r2, [r3, #0]
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	7b9b      	ldrb	r3, [r3, #14]
 80073ec:	4619      	mov	r1, r3
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 fefb 	bl	80081ea <USBH_AllocPipe>
 80073f4:	4603      	mov	r3, r0
 80073f6:	461a      	mov	r2, r3
 80073f8:	68bb      	ldr	r3, [r7, #8]
 80073fa:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	7bdb      	ldrb	r3, [r3, #15]
 8007400:	4619      	mov	r1, r3
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 fef1 	bl	80081ea <USBH_AllocPipe>
 8007408:	4603      	mov	r3, r0
 800740a:	461a      	mov	r2, r3
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	7b59      	ldrb	r1, [r3, #13]
 8007414:	68bb      	ldr	r3, [r7, #8]
 8007416:	7b98      	ldrb	r0, [r3, #14]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	8b12      	ldrh	r2, [r2, #24]
 8007428:	9202      	str	r2, [sp, #8]
 800742a:	2202      	movs	r2, #2
 800742c:	9201      	str	r2, [sp, #4]
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	4623      	mov	r3, r4
 8007432:	4602      	mov	r2, r0
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f000 fea9 	bl	800818c <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	7b19      	ldrb	r1, [r3, #12]
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	7bd8      	ldrb	r0, [r3, #15]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800744e:	68ba      	ldr	r2, [r7, #8]
 8007450:	8b52      	ldrh	r2, [r2, #26]
 8007452:	9202      	str	r2, [sp, #8]
 8007454:	2202      	movs	r2, #2
 8007456:	9201      	str	r2, [sp, #4]
 8007458:	9300      	str	r3, [sp, #0]
 800745a:	4623      	mov	r3, r4
 800745c:	4602      	mov	r2, r0
 800745e:	6878      	ldr	r0, [r7, #4]
 8007460:	f000 fe94 	bl	800818c <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	7b5b      	ldrb	r3, [r3, #13]
 8007470:	2200      	movs	r2, #0
 8007472:	4619      	mov	r1, r3
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f002 ff15 	bl	800a2a4 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	7b1b      	ldrb	r3, [r3, #12]
 800747e:	2200      	movs	r2, #0
 8007480:	4619      	mov	r1, r3
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f002 ff0e 	bl	800a2a4 <USBH_LL_SetToggle>
      status = USBH_OK;
 8007488:	2300      	movs	r3, #0
 800748a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800748c:	7bfb      	ldrb	r3, [r7, #15]
}
 800748e:	4618      	mov	r0, r3
 8007490:	3714      	adds	r7, #20
 8007492:	46bd      	mov	sp, r7
 8007494:	bd90      	pop	{r4, r7, pc}

08007496 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b084      	sub	sp, #16
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80074a4:	69db      	ldr	r3, [r3, #28]
 80074a6:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00e      	beq.n	80074ce <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	781b      	ldrb	r3, [r3, #0]
 80074b4:	4619      	mov	r1, r3
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 fe87 	bl	80081ca <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	4619      	mov	r1, r3
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 feaf 	bl	8008226 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	2200      	movs	r2, #0
 80074cc:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	7b1b      	ldrb	r3, [r3, #12]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00e      	beq.n	80074f4 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	7b1b      	ldrb	r3, [r3, #12]
 80074da:	4619      	mov	r1, r3
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f000 fe74 	bl	80081ca <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	7b1b      	ldrb	r3, [r3, #12]
 80074e6:	4619      	mov	r1, r3
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 fe9c 	bl	8008226 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	7b5b      	ldrb	r3, [r3, #13]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00e      	beq.n	800751a <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	7b5b      	ldrb	r3, [r3, #13]
 8007500:	4619      	mov	r1, r3
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 fe61 	bl	80081ca <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	7b5b      	ldrb	r3, [r3, #13]
 800750c:	4619      	mov	r1, r3
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 fe89 	bl	8008226 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2200      	movs	r2, #0
 8007518:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007520:	69db      	ldr	r3, [r3, #28]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00b      	beq.n	800753e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800752c:	69db      	ldr	r3, [r3, #28]
 800752e:	4618      	mov	r0, r3
 8007530:	f002 ffaa 	bl	800a488 <free>
    phost->pActiveClass->pData = 0U;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800753a:	2200      	movs	r2, #0
 800753c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800753e:	2300      	movs	r3, #0
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 8007550:	2302      	movs	r3, #2
 8007552:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800755a:	69db      	ldr	r3, [r3, #28]
 800755c:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	3340      	adds	r3, #64	; 0x40
 8007562:	4619      	mov	r1, r3
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 f8b2 	bl	80076ce <GetLineCoding>
 800756a:	4603      	mov	r3, r0
 800756c:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800756e:	7bfb      	ldrb	r3, [r7, #15]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d105      	bne.n	8007580 <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800757a:	2102      	movs	r1, #2
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	4798      	blx	r3
  }
  return status;
 8007580:	7bfb      	ldrb	r3, [r7, #15]
}
 8007582:	4618      	mov	r0, r3
 8007584:	3710      	adds	r7, #16
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
	...

0800758c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b084      	sub	sp, #16
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8007594:	2301      	movs	r3, #1
 8007596:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8007598:	2300      	movs	r3, #0
 800759a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80075ac:	2b04      	cmp	r3, #4
 80075ae:	d877      	bhi.n	80076a0 <USBH_CDC_Process+0x114>
 80075b0:	a201      	add	r2, pc, #4	; (adr r2, 80075b8 <USBH_CDC_Process+0x2c>)
 80075b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075b6:	bf00      	nop
 80075b8:	080075cd 	.word	0x080075cd
 80075bc:	080075d3 	.word	0x080075d3
 80075c0:	08007603 	.word	0x08007603
 80075c4:	08007677 	.word	0x08007677
 80075c8:	08007685 	.word	0x08007685
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 80075cc:	2300      	movs	r3, #0
 80075ce:	73fb      	strb	r3, [r7, #15]
    break;
 80075d0:	e06d      	b.n	80076ae <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075d6:	4619      	mov	r1, r3
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f000 f897 	bl	800770c <SetLineCoding>
 80075de:	4603      	mov	r3, r0
 80075e0:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 80075e2:	7bbb      	ldrb	r3, [r7, #14]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d104      	bne.n	80075f2 <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2202      	movs	r2, #2
 80075ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 80075f0:	e058      	b.n	80076a4 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 80075f2:	7bbb      	ldrb	r3, [r7, #14]
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d055      	beq.n	80076a4 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	2204      	movs	r2, #4
 80075fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8007600:	e050      	b.n	80076a4 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	3340      	adds	r3, #64	; 0x40
 8007606:	4619      	mov	r1, r3
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f860 	bl	80076ce <GetLineCoding>
 800760e:	4603      	mov	r3, r0
 8007610:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 8007612:	7bbb      	ldrb	r3, [r7, #14]
 8007614:	2b00      	cmp	r3, #0
 8007616:	d126      	bne.n	8007666 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	2200      	movs	r2, #0
 800761c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800762a:	791b      	ldrb	r3, [r3, #4]
 800762c:	429a      	cmp	r2, r3
 800762e:	d13b      	bne.n	80076a8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800763a:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800763c:	429a      	cmp	r2, r3
 800763e:	d133      	bne.n	80076a8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800764a:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800764c:	429a      	cmp	r2, r3
 800764e:	d12b      	bne.n	80076a8 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007658:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800765a:	429a      	cmp	r2, r3
 800765c:	d124      	bne.n	80076a8 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f000 f95a 	bl	8007918 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 8007664:	e020      	b.n	80076a8 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 8007666:	7bbb      	ldrb	r3, [r7, #14]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d01d      	beq.n	80076a8 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2204      	movs	r2, #4
 8007670:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 8007674:	e018      	b.n	80076a8 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f000 f867 	bl	800774a <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 f8dc 	bl	800783a <CDC_ProcessReception>
    break;
 8007682:	e014      	b.n	80076ae <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 8007684:	2100      	movs	r1, #0
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fb08 	bl	8007c9c <USBH_ClrFeature>
 800768c:	4603      	mov	r3, r0
 800768e:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 8007690:	7bbb      	ldrb	r3, [r7, #14]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10a      	bne.n	80076ac <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	2200      	movs	r2, #0
 800769a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800769e:	e005      	b.n	80076ac <USBH_CDC_Process+0x120>

  default:
    break;
 80076a0:	bf00      	nop
 80076a2:	e004      	b.n	80076ae <USBH_CDC_Process+0x122>
    break;
 80076a4:	bf00      	nop
 80076a6:	e002      	b.n	80076ae <USBH_CDC_Process+0x122>
    break;
 80076a8:	bf00      	nop
 80076aa:	e000      	b.n	80076ae <USBH_CDC_Process+0x122>
    break;
 80076ac:	bf00      	nop

  }

  return status;
 80076ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b0:	4618      	mov	r0, r3
 80076b2:	3710      	adds	r7, #16
 80076b4:	46bd      	mov	sp, r7
 80076b6:	bd80      	pop	{r7, pc}

080076b8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	370c      	adds	r7, #12
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr

080076ce <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80076ce:	b580      	push	{r7, lr}
 80076d0:	b082      	sub	sp, #8
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
 80076d6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	22a1      	movs	r2, #161	; 0xa1
 80076dc:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2221      	movs	r2, #33	; 0x21
 80076e2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2207      	movs	r2, #7
 80076f4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	2207      	movs	r2, #7
 80076fa:	4619      	mov	r1, r3
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 faf1 	bl	8007ce4 <USBH_CtlReq>
 8007702:	4603      	mov	r3, r0
}
 8007704:	4618      	mov	r0, r3
 8007706:	3708      	adds	r7, #8
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}

0800770c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2221      	movs	r2, #33	; 0x21
 800771a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2220      	movs	r2, #32
 8007720:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2207      	movs	r2, #7
 8007732:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2207      	movs	r2, #7
 8007738:	4619      	mov	r1, r3
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 fad2 	bl	8007ce4 <USBH_CtlReq>
 8007740:	4603      	mov	r3, r0
}
 8007742:	4618      	mov	r0, r3
 8007744:	3708      	adds	r7, #8
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}

0800774a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800774a:	b580      	push	{r7, lr}
 800774c:	b086      	sub	sp, #24
 800774e:	af02      	add	r7, sp, #8
 8007750:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007758:	69db      	ldr	r3, [r3, #28]
 800775a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800775c:	2300      	movs	r3, #0
 800775e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8007766:	2b01      	cmp	r3, #1
 8007768:	d002      	beq.n	8007770 <CDC_ProcessTransmission+0x26>
 800776a:	2b02      	cmp	r3, #2
 800776c:	d025      	beq.n	80077ba <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800776e:	e060      	b.n	8007832 <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007774:	68fa      	ldr	r2, [r7, #12]
 8007776:	8b12      	ldrh	r2, [r2, #24]
 8007778:	4293      	cmp	r3, r2
 800777a:	d90c      	bls.n	8007796 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	69d9      	ldr	r1, [r3, #28]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	8b1a      	ldrh	r2, [r3, #24]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	7b58      	ldrb	r0, [r3, #13]
 8007788:	2301      	movs	r3, #1
 800778a:	9300      	str	r3, [sp, #0]
 800778c:	4603      	mov	r3, r0
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 fcb9 	bl	8008106 <USBH_BulkSendData>
 8007794:	e00c      	b.n	80077b0 <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800779e:	b29a      	uxth	r2, r3
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	7b58      	ldrb	r0, [r3, #13]
 80077a4:	2301      	movs	r3, #1
 80077a6:	9300      	str	r3, [sp, #0]
 80077a8:	4603      	mov	r3, r0
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f000 fcab 	bl	8008106 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	2202      	movs	r2, #2
 80077b4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 80077b8:	e03b      	b.n	8007832 <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	7b5b      	ldrb	r3, [r3, #13]
 80077be:	4619      	mov	r1, r3
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f002 fd45 	bl	800a250 <USBH_LL_GetURBState>
 80077c6:	4603      	mov	r3, r0
 80077c8:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 80077ca:	7afb      	ldrb	r3, [r7, #11]
 80077cc:	2b01      	cmp	r3, #1
 80077ce:	d128      	bne.n	8007822 <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077d4:	68fa      	ldr	r2, [r7, #12]
 80077d6:	8b12      	ldrh	r2, [r2, #24]
 80077d8:	4293      	cmp	r3, r2
 80077da:	d90e      	bls.n	80077fa <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	8b12      	ldrh	r2, [r2, #24]
 80077e4:	1a9a      	subs	r2, r3, r2
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	69db      	ldr	r3, [r3, #28]
 80077ee:	68fa      	ldr	r2, [r7, #12]
 80077f0:	8b12      	ldrh	r2, [r2, #24]
 80077f2:	441a      	add	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	61da      	str	r2, [r3, #28]
 80077f8:	e002      	b.n	8007800 <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2200      	movs	r2, #0
 80077fe:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007804:	2b00      	cmp	r3, #0
 8007806:	d004      	beq.n	8007812 <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2201      	movs	r2, #1
 800780c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8007810:	e00e      	b.n	8007830 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f868 	bl	80078f0 <USBH_CDC_TransmitCallback>
    break;
 8007820:	e006      	b.n	8007830 <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 8007822:	7afb      	ldrb	r3, [r7, #11]
 8007824:	2b02      	cmp	r3, #2
 8007826:	d103      	bne.n	8007830 <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2201      	movs	r2, #1
 800782c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 8007830:	bf00      	nop
  }
}
 8007832:	bf00      	nop
 8007834:	3710      	adds	r7, #16
 8007836:	46bd      	mov	sp, r7
 8007838:	bd80      	pop	{r7, pc}

0800783a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800783a:	b580      	push	{r7, lr}
 800783c:	b086      	sub	sp, #24
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007848:	69db      	ldr	r3, [r3, #28]
 800784a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800784c:	2300      	movs	r3, #0
 800784e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8007856:	2b03      	cmp	r3, #3
 8007858:	d002      	beq.n	8007860 <CDC_ProcessReception+0x26>
 800785a:	2b04      	cmp	r3, #4
 800785c:	d00e      	beq.n	800787c <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800785e:	e043      	b.n	80078e8 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	6a19      	ldr	r1, [r3, #32]
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	8b5a      	ldrh	r2, [r3, #26]
 8007868:	697b      	ldr	r3, [r7, #20]
 800786a:	7b1b      	ldrb	r3, [r3, #12]
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 fc6f 	bl	8008150 <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	2204      	movs	r2, #4
 8007876:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800787a:	e035      	b.n	80078e8 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	7b1b      	ldrb	r3, [r3, #12]
 8007880:	4619      	mov	r1, r3
 8007882:	6878      	ldr	r0, [r7, #4]
 8007884:	f002 fce4 	bl	800a250 <USBH_LL_GetURBState>
 8007888:	4603      	mov	r3, r0
 800788a:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800788c:	7cfb      	ldrb	r3, [r7, #19]
 800788e:	2b01      	cmp	r3, #1
 8007890:	d129      	bne.n	80078e6 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	7b1b      	ldrb	r3, [r3, #12]
 8007896:	4619      	mov	r1, r3
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f002 fc47 	bl	800a12c <USBH_LL_GetLastXferSize>
 800789e:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	429a      	cmp	r2, r3
 80078a8:	d016      	beq.n	80078d8 <CDC_ProcessReception+0x9e>
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	8b5b      	ldrh	r3, [r3, #26]
 80078ae:	461a      	mov	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d210      	bcs.n	80078d8 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	1ad2      	subs	r2, r2, r3
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	6a1a      	ldr	r2, [r3, #32]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	441a      	add	r2, r3
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	2203      	movs	r2, #3
 80078d2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 80078d6:	e006      	b.n	80078e6 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2200      	movs	r2, #0
 80078dc:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 f80f 	bl	8007904 <USBH_CDC_ReceiveCallback>
    break;
 80078e6:	bf00      	nop
  }
}
 80078e8:	bf00      	nop
 80078ea:	3718      	adds	r7, #24
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b083      	sub	sp, #12
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]

}
 80078f8:	bf00      	nop
 80078fa:	370c      	adds	r7, #12
 80078fc:	46bd      	mov	sp, r7
 80078fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007902:	4770      	bx	lr

08007904 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]

}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]

}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	4613      	mov	r3, r2
 8007938:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2b00      	cmp	r3, #0
 800793e:	d101      	bne.n	8007944 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007940:	2302      	movs	r3, #2
 8007942:	e019      	b.n	8007978 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	79fa      	ldrb	r2, [r7, #7]
 8007948:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	2200      	movs	r2, #0
 8007950:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2200      	movs	r2, #0
 8007958:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f000 f80f 	bl	8007980 <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d003      	beq.n	8007970 <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	68ba      	ldr	r2, [r7, #8]
 800796c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8007970:	68f8      	ldr	r0, [r7, #12]
 8007972:	f002 fb69 	bl	800a048 <USBH_LL_Init>

  return USBH_OK;
 8007976:	2300      	movs	r3, #0
}
 8007978:	4618      	mov	r0, r3
 800797a:	3710      	adds	r7, #16
 800797c:	46bd      	mov	sp, r7
 800797e:	bd80      	pop	{r7, pc}

08007980 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800798c:	e008      	b.n	80079a0 <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	32e0      	adds	r2, #224	; 0xe0
 8007994:	2100      	movs	r1, #0
 8007996:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	3301      	adds	r3, #1
 800799e:	60fb      	str	r3, [r7, #12]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2b0e      	cmp	r3, #14
 80079a4:	d9f3      	bls.n	800798e <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80079a6:	2300      	movs	r3, #0
 80079a8:	60fb      	str	r3, [r7, #12]
 80079aa:	e009      	b.n	80079c0 <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 80079ac:	687a      	ldr	r2, [r7, #4]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	4413      	add	r3, r2
 80079b2:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80079b6:	2200      	movs	r2, #0
 80079b8:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	3301      	adds	r3, #1
 80079be:	60fb      	str	r3, [r7, #12]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079c6:	d3f1      	bcc.n	80079ac <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2200      	movs	r2, #0
 80079de:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2240      	movs	r2, #64	; 0x40
 80079ec:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2200      	movs	r2, #0
 80079f2:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2201      	movs	r2, #1
 8007a00:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3714      	adds	r7, #20
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr

08007a12 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007a12:	b480      	push	{r7}
 8007a14:	b085      	sub	sp, #20
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
 8007a1a:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d017      	beq.n	8007a56 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d10f      	bne.n	8007a50 <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007a36:	1c59      	adds	r1, r3, #1
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	33dc      	adds	r3, #220	; 0xdc
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	683a      	ldr	r2, [r7, #0]
 8007a48:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	73fb      	strb	r3, [r7, #15]
 8007a4e:	e004      	b.n	8007a5a <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007a50:	2302      	movs	r3, #2
 8007a52:	73fb      	strb	r3, [r7, #15]
 8007a54:	e001      	b.n	8007a5a <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007a56:	2302      	movs	r3, #2
 8007a58:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3714      	adds	r7, #20
 8007a60:	46bd      	mov	sp, r7
 8007a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a66:	4770      	bx	lr

08007a68 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b085      	sub	sp, #20
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	460b      	mov	r3, r1
 8007a72:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 8007a74:	2300      	movs	r3, #0
 8007a76:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 8007a7e:	78fa      	ldrb	r2, [r7, #3]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d204      	bcs.n	8007a8e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	78fa      	ldrb	r2, [r7, #3]
 8007a88:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 8007a8c:	e001      	b.n	8007a92 <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007a8e:	2302      	movs	r3, #2
 8007a90:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8007a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a94:	4618      	mov	r0, r3
 8007a96:	3714      	adds	r7, #20
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr

08007aa0 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	4608      	mov	r0, r1
 8007aaa:	4611      	mov	r1, r2
 8007aac:	461a      	mov	r2, r3
 8007aae:	4603      	mov	r3, r0
 8007ab0:	70fb      	strb	r3, [r7, #3]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	70bb      	strb	r3, [r7, #2]
 8007ab6:	4613      	mov	r3, r2
 8007ab8:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8007abe:	2300      	movs	r3, #0
 8007ac0:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f503 734d 	add.w	r3, r3, #820	; 0x334
 8007ac8:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007aca:	e025      	b.n	8007b18 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007acc:	7dfb      	ldrb	r3, [r7, #23]
 8007ace:	221a      	movs	r2, #26
 8007ad0:	fb02 f303 	mul.w	r3, r2, r3
 8007ad4:	3308      	adds	r3, #8
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	4413      	add	r3, r2
 8007ada:	3302      	adds	r3, #2
 8007adc:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	795b      	ldrb	r3, [r3, #5]
 8007ae2:	78fa      	ldrb	r2, [r7, #3]
 8007ae4:	429a      	cmp	r2, r3
 8007ae6:	d002      	beq.n	8007aee <USBH_FindInterface+0x4e>
 8007ae8:	78fb      	ldrb	r3, [r7, #3]
 8007aea:	2bff      	cmp	r3, #255	; 0xff
 8007aec:	d111      	bne.n	8007b12 <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 8007af2:	78ba      	ldrb	r2, [r7, #2]
 8007af4:	429a      	cmp	r2, r3
 8007af6:	d002      	beq.n	8007afe <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8007af8:	78bb      	ldrb	r3, [r7, #2]
 8007afa:	2bff      	cmp	r3, #255	; 0xff
 8007afc:	d109      	bne.n	8007b12 <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 8007b02:	787a      	ldrb	r2, [r7, #1]
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d002      	beq.n	8007b0e <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007b08:	787b      	ldrb	r3, [r7, #1]
 8007b0a:	2bff      	cmp	r3, #255	; 0xff
 8007b0c:	d101      	bne.n	8007b12 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007b0e:	7dfb      	ldrb	r3, [r7, #23]
 8007b10:	e006      	b.n	8007b20 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007b12:	7dfb      	ldrb	r3, [r7, #23]
 8007b14:	3301      	adds	r3, #1
 8007b16:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007b18:	7dfb      	ldrb	r3, [r7, #23]
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d9d6      	bls.n	8007acc <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007b1e:	23ff      	movs	r3, #255	; 0xff
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	371c      	adds	r7, #28
 8007b24:	46bd      	mov	sp, r7
 8007b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2a:	4770      	bx	lr

08007b2c <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f002 fac3 	bl	800a0c0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 8007b3a:	2101      	movs	r1, #1
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f002 fb9a 	bl	800a276 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007b42:	2300      	movs	r3, #0
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	3708      	adds	r7, #8
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b083      	sub	sp, #12
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	683a      	ldr	r2, [r7, #0]
 8007b5a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 8007b5e:	bf00      	nop
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr

08007b6a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8007b6a:	b580      	push	{r7, lr}
 8007b6c:	b082      	sub	sp, #8
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007b78:	1c5a      	adds	r2, r3, #1
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f804 	bl	8007b8e <USBH_HandleSof>
}
 8007b86:	bf00      	nop
 8007b88:	3708      	adds	r7, #8
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b082      	sub	sp, #8
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	2b0b      	cmp	r3, #11
 8007b9e:	d10a      	bne.n	8007bb6 <USBH_HandleSof+0x28>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d005      	beq.n	8007bb6 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	4798      	blx	r3
  }
}
 8007bb6:	bf00      	nop
 8007bb8:	3708      	adds	r7, #8
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	bd80      	pop	{r7, pc}

08007bbe <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8007bbe:	b480      	push	{r7}
 8007bc0:	b083      	sub	sp, #12
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2201      	movs	r2, #1
 8007bca:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8007bce:	bf00      	nop
}
 8007bd0:	370c      	adds	r7, #12
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b083      	sub	sp, #12
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2200      	movs	r2, #0
 8007be6:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8007bea:	bf00      	nop
}
 8007bec:	370c      	adds	r7, #12
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf4:	4770      	bx	lr

08007bf6 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b082      	sub	sp, #8
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d10f      	bne.n	8007c28 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d00e      	beq.n	8007c38 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007c20:	2104      	movs	r1, #4
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	4798      	blx	r3
 8007c26:	e007      	b.n	8007c38 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d102      	bne.n	8007c38 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2202      	movs	r2, #2
 8007c36:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b082      	sub	sp, #8
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f002 fa53 	bl	800a0f6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	791b      	ldrb	r3, [r3, #4]
 8007c54:	4619      	mov	r1, r3
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 fae5 	bl	8008226 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	795b      	ldrb	r3, [r3, #5]
 8007c60:	4619      	mov	r1, r3
 8007c62:	6878      	ldr	r0, [r7, #4]
 8007c64:	f000 fadf 	bl	8008226 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d005      	beq.n	8007c86 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007c80:	2105      	movs	r1, #5
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f002 fa1a 	bl	800a0c0 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2203      	movs	r2, #3
 8007c90:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	3708      	adds	r7, #8
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}

08007c9c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	789b      	ldrb	r3, [r3, #2]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d10f      	bne.n	8007cd0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2202      	movs	r2, #2
 8007cb4:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007cc2:	78fb      	ldrb	r3, [r7, #3]
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	2100      	movs	r1, #0
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f000 f805 	bl	8007ce4 <USBH_CtlReq>
 8007cda:	4603      	mov	r3, r0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3708      	adds	r7, #8
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	bd80      	pop	{r7, pc}

08007ce4 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b086      	sub	sp, #24
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	789b      	ldrb	r3, [r3, #2]
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	d002      	beq.n	8007d04 <USBH_CtlReq+0x20>
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	d00f      	beq.n	8007d22 <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 8007d02:	e034      	b.n	8007d6e <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	68ba      	ldr	r2, [r7, #8]
 8007d08:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	88fa      	ldrh	r2, [r7, #6]
 8007d0e:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	2201      	movs	r2, #1
 8007d14:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	2202      	movs	r2, #2
 8007d1a:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	75fb      	strb	r3, [r7, #23]
    break;
 8007d20:	e025      	b.n	8007d6e <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 8007d22:	68f8      	ldr	r0, [r7, #12]
 8007d24:	f000 f828 	bl	8007d78 <USBH_HandleControl>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 8007d2c:	7dfb      	ldrb	r3, [r7, #23]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d108      	bne.n	8007d44 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2201      	movs	r2, #1
 8007d36:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8007d3e:	2300      	movs	r3, #0
 8007d40:	75fb      	strb	r3, [r7, #23]
    break;
 8007d42:	e013      	b.n	8007d6c <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 8007d44:	7dfb      	ldrb	r3, [r7, #23]
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	d108      	bne.n	8007d5c <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	2200      	movs	r2, #0
 8007d54:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8007d56:	2303      	movs	r3, #3
 8007d58:	75fb      	strb	r3, [r7, #23]
    break;
 8007d5a:	e007      	b.n	8007d6c <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 8007d5c:	7dfb      	ldrb	r3, [r7, #23]
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d104      	bne.n	8007d6c <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	2201      	movs	r2, #1
 8007d66:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 8007d68:	2302      	movs	r3, #2
 8007d6a:	75fb      	strb	r3, [r7, #23]
    break;
 8007d6c:	bf00      	nop
  }
  return status;
 8007d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3718      	adds	r7, #24
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}

08007d78 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b086      	sub	sp, #24
 8007d7c:	af02      	add	r7, sp, #8
 8007d7e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007d80:	2301      	movs	r3, #1
 8007d82:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007d84:	2300      	movs	r3, #0
 8007d86:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	7e1b      	ldrb	r3, [r3, #24]
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	2b0a      	cmp	r3, #10
 8007d90:	f200 814c 	bhi.w	800802c <USBH_HandleControl+0x2b4>
 8007d94:	a201      	add	r2, pc, #4	; (adr r2, 8007d9c <USBH_HandleControl+0x24>)
 8007d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d9a:	bf00      	nop
 8007d9c:	08007dc9 	.word	0x08007dc9
 8007da0:	08007de3 	.word	0x08007de3
 8007da4:	08007e4d 	.word	0x08007e4d
 8007da8:	08007e73 	.word	0x08007e73
 8007dac:	08007eab 	.word	0x08007eab
 8007db0:	08007ed7 	.word	0x08007ed7
 8007db4:	08007f29 	.word	0x08007f29
 8007db8:	08007f4b 	.word	0x08007f4b
 8007dbc:	08007f87 	.word	0x08007f87
 8007dc0:	08007faf 	.word	0x08007faf
 8007dc4:	08007fed 	.word	0x08007fed
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f103 0110 	add.w	r1, r3, #16
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	795b      	ldrb	r3, [r3, #5]
 8007dd2:	461a      	mov	r2, r3
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f000 f939 	bl	800804c <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2202      	movs	r2, #2
 8007dde:	761a      	strb	r2, [r3, #24]
    break;
 8007de0:	e12f      	b.n	8008042 <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	795b      	ldrb	r3, [r3, #5]
 8007de6:	4619      	mov	r1, r3
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f002 fa31 	bl	800a250 <USBH_LL_GetURBState>
 8007dee:	4603      	mov	r3, r0
 8007df0:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 8007df2:	7bbb      	ldrb	r3, [r7, #14]
 8007df4:	2b01      	cmp	r3, #1
 8007df6:	d11e      	bne.n	8007e36 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	7c1b      	ldrb	r3, [r3, #16]
 8007dfc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007e00:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	8adb      	ldrh	r3, [r3, #22]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d00a      	beq.n	8007e20 <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 8007e0a:	7b7b      	ldrb	r3, [r7, #13]
 8007e0c:	2b80      	cmp	r3, #128	; 0x80
 8007e0e:	d103      	bne.n	8007e18 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2203      	movs	r2, #3
 8007e14:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007e16:	e10b      	b.n	8008030 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2205      	movs	r2, #5
 8007e1c:	761a      	strb	r2, [r3, #24]
    break;
 8007e1e:	e107      	b.n	8008030 <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 8007e20:	7b7b      	ldrb	r3, [r7, #13]
 8007e22:	2b80      	cmp	r3, #128	; 0x80
 8007e24:	d103      	bne.n	8007e2e <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2209      	movs	r2, #9
 8007e2a:	761a      	strb	r2, [r3, #24]
    break;
 8007e2c:	e100      	b.n	8008030 <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2207      	movs	r2, #7
 8007e32:	761a      	strb	r2, [r3, #24]
    break;
 8007e34:	e0fc      	b.n	8008030 <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007e36:	7bbb      	ldrb	r3, [r7, #14]
 8007e38:	2b04      	cmp	r3, #4
 8007e3a:	d003      	beq.n	8007e44 <USBH_HandleControl+0xcc>
 8007e3c:	7bbb      	ldrb	r3, [r7, #14]
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	f040 80f6 	bne.w	8008030 <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	220b      	movs	r2, #11
 8007e48:	761a      	strb	r2, [r3, #24]
    break;
 8007e4a:	e0f1      	b.n	8008030 <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6899      	ldr	r1, [r3, #8]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	899a      	ldrh	r2, [r3, #12]
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	791b      	ldrb	r3, [r3, #4]
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f930 	bl	80080ca <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2204      	movs	r2, #4
 8007e6e:	761a      	strb	r2, [r3, #24]
    break;
 8007e70:	e0e7      	b.n	8008042 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	791b      	ldrb	r3, [r3, #4]
 8007e76:	4619      	mov	r1, r3
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f002 f9e9 	bl	800a250 <USBH_LL_GetURBState>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 8007e82:	7bbb      	ldrb	r3, [r7, #14]
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d102      	bne.n	8007e8e <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2209      	movs	r2, #9
 8007e8c:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 8007e8e:	7bbb      	ldrb	r3, [r7, #14]
 8007e90:	2b05      	cmp	r3, #5
 8007e92:	d102      	bne.n	8007e9a <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 8007e94:	2303      	movs	r3, #3
 8007e96:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007e98:	e0cc      	b.n	8008034 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 8007e9a:	7bbb      	ldrb	r3, [r7, #14]
 8007e9c:	2b04      	cmp	r3, #4
 8007e9e:	f040 80c9 	bne.w	8008034 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	220b      	movs	r2, #11
 8007ea6:	761a      	strb	r2, [r3, #24]
    break;
 8007ea8:	e0c4      	b.n	8008034 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6899      	ldr	r1, [r3, #8]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	899a      	ldrh	r2, [r3, #12]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	7958      	ldrb	r0, [r3, #5]
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	9300      	str	r3, [sp, #0]
 8007eba:	4603      	mov	r3, r0
 8007ebc:	6878      	ldr	r0, [r7, #4]
 8007ebe:	f000 f8df 	bl	8008080 <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2206      	movs	r2, #6
 8007ed2:	761a      	strb	r2, [r3, #24]
    break;
 8007ed4:	e0b5      	b.n	8008042 <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	795b      	ldrb	r3, [r3, #5]
 8007eda:	4619      	mov	r1, r3
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f002 f9b7 	bl	800a250 <USBH_LL_GetURBState>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 8007ee6:	7bbb      	ldrb	r3, [r7, #14]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d103      	bne.n	8007ef4 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2207      	movs	r2, #7
 8007ef0:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007ef2:	e0a1      	b.n	8008038 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 8007ef4:	7bbb      	ldrb	r3, [r7, #14]
 8007ef6:	2b05      	cmp	r3, #5
 8007ef8:	d105      	bne.n	8007f06 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	220c      	movs	r2, #12
 8007efe:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 8007f00:	2303      	movs	r3, #3
 8007f02:	73fb      	strb	r3, [r7, #15]
    break;
 8007f04:	e098      	b.n	8008038 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007f06:	7bbb      	ldrb	r3, [r7, #14]
 8007f08:	2b02      	cmp	r3, #2
 8007f0a:	d103      	bne.n	8007f14 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2205      	movs	r2, #5
 8007f10:	761a      	strb	r2, [r3, #24]
    break;
 8007f12:	e091      	b.n	8008038 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 8007f14:	7bbb      	ldrb	r3, [r7, #14]
 8007f16:	2b04      	cmp	r3, #4
 8007f18:	f040 808e 	bne.w	8008038 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	220b      	movs	r2, #11
 8007f20:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 8007f22:	2302      	movs	r3, #2
 8007f24:	73fb      	strb	r3, [r7, #15]
    break;
 8007f26:	e087      	b.n	8008038 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	791b      	ldrb	r3, [r3, #4]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	2100      	movs	r1, #0
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f000 f8ca 	bl	80080ca <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007f3c:	b29a      	uxth	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2208      	movs	r2, #8
 8007f46:	761a      	strb	r2, [r3, #24]

    break;
 8007f48:	e07b      	b.n	8008042 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	791b      	ldrb	r3, [r3, #4]
 8007f4e:	4619      	mov	r1, r3
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f002 f97d 	bl	800a250 <USBH_LL_GetURBState>
 8007f56:	4603      	mov	r3, r0
 8007f58:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 8007f5a:	7bbb      	ldrb	r3, [r7, #14]
 8007f5c:	2b01      	cmp	r3, #1
 8007f5e:	d105      	bne.n	8007f6c <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	220d      	movs	r2, #13
 8007f64:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 8007f66:	2300      	movs	r3, #0
 8007f68:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 8007f6a:	e067      	b.n	800803c <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 8007f6c:	7bbb      	ldrb	r3, [r7, #14]
 8007f6e:	2b04      	cmp	r3, #4
 8007f70:	d103      	bne.n	8007f7a <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	220b      	movs	r2, #11
 8007f76:	761a      	strb	r2, [r3, #24]
    break;
 8007f78:	e060      	b.n	800803c <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 8007f7a:	7bbb      	ldrb	r3, [r7, #14]
 8007f7c:	2b05      	cmp	r3, #5
 8007f7e:	d15d      	bne.n	800803c <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 8007f80:	2303      	movs	r3, #3
 8007f82:	73fb      	strb	r3, [r7, #15]
    break;
 8007f84:	e05a      	b.n	800803c <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	795a      	ldrb	r2, [r3, #5]
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	9300      	str	r3, [sp, #0]
 8007f8e:	4613      	mov	r3, r2
 8007f90:	2200      	movs	r2, #0
 8007f92:	2100      	movs	r1, #0
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f000 f873 	bl	8008080 <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	220a      	movs	r2, #10
 8007faa:	761a      	strb	r2, [r3, #24]
    break;
 8007fac:	e049      	b.n	8008042 <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	795b      	ldrb	r3, [r3, #5]
 8007fb2:	4619      	mov	r1, r3
 8007fb4:	6878      	ldr	r0, [r7, #4]
 8007fb6:	f002 f94b 	bl	800a250 <USBH_LL_GetURBState>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 8007fbe:	7bbb      	ldrb	r3, [r7, #14]
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d105      	bne.n	8007fd0 <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	220d      	movs	r2, #13
 8007fcc:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 8007fce:	e037      	b.n	8008040 <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 8007fd0:	7bbb      	ldrb	r3, [r7, #14]
 8007fd2:	2b02      	cmp	r3, #2
 8007fd4:	d103      	bne.n	8007fde <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2209      	movs	r2, #9
 8007fda:	761a      	strb	r2, [r3, #24]
    break;
 8007fdc:	e030      	b.n	8008040 <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 8007fde:	7bbb      	ldrb	r3, [r7, #14]
 8007fe0:	2b04      	cmp	r3, #4
 8007fe2:	d12d      	bne.n	8008040 <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	220b      	movs	r2, #11
 8007fe8:	761a      	strb	r2, [r3, #24]
    break;
 8007fea:	e029      	b.n	8008040 <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	7e5b      	ldrb	r3, [r3, #25]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	b2da      	uxtb	r2, r3
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	765a      	strb	r2, [r3, #25]
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	7e5b      	ldrb	r3, [r3, #25]
 8007ffc:	2b02      	cmp	r3, #2
 8007ffe:	d809      	bhi.n	8008014 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 8008000:	6878      	ldr	r0, [r7, #4]
 8008002:	f002 f878 	bl	800a0f6 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2201      	movs	r2, #1
 800800a:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2201      	movs	r2, #1
 8008010:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 8008012:	e016      	b.n	8008042 <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800801a:	2106      	movs	r1, #6
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2200      	movs	r2, #0
 8008024:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 8008026:	2302      	movs	r3, #2
 8008028:	73fb      	strb	r3, [r7, #15]
    break;
 800802a:	e00a      	b.n	8008042 <USBH_HandleControl+0x2ca>

  default:
    break;
 800802c:	bf00      	nop
 800802e:	e008      	b.n	8008042 <USBH_HandleControl+0x2ca>
    break;
 8008030:	bf00      	nop
 8008032:	e006      	b.n	8008042 <USBH_HandleControl+0x2ca>
    break;
 8008034:	bf00      	nop
 8008036:	e004      	b.n	8008042 <USBH_HandleControl+0x2ca>
    break;
 8008038:	bf00      	nop
 800803a:	e002      	b.n	8008042 <USBH_HandleControl+0x2ca>
    break;
 800803c:	bf00      	nop
 800803e:	e000      	b.n	8008042 <USBH_HandleControl+0x2ca>
    break;
 8008040:	bf00      	nop
  }
  return status;
 8008042:	7bfb      	ldrb	r3, [r7, #15]
}
 8008044:	4618      	mov	r0, r3
 8008046:	3710      	adds	r7, #16
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}

0800804c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b088      	sub	sp, #32
 8008050:	af04      	add	r7, sp, #16
 8008052:	60f8      	str	r0, [r7, #12]
 8008054:	60b9      	str	r1, [r7, #8]
 8008056:	4613      	mov	r3, r2
 8008058:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800805a:	79f9      	ldrb	r1, [r7, #7]
 800805c:	2300      	movs	r3, #0
 800805e:	9303      	str	r3, [sp, #12]
 8008060:	2308      	movs	r3, #8
 8008062:	9302      	str	r3, [sp, #8]
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	9301      	str	r3, [sp, #4]
 8008068:	2300      	movs	r3, #0
 800806a:	9300      	str	r3, [sp, #0]
 800806c:	2300      	movs	r3, #0
 800806e:	2200      	movs	r2, #0
 8008070:	68f8      	ldr	r0, [r7, #12]
 8008072:	f002 f8bc 	bl	800a1ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b088      	sub	sp, #32
 8008084:	af04      	add	r7, sp, #16
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	4611      	mov	r1, r2
 800808c:	461a      	mov	r2, r3
 800808e:	460b      	mov	r3, r1
 8008090:	80fb      	strh	r3, [r7, #6]
 8008092:	4613      	mov	r3, r2
 8008094:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800809c:	2b00      	cmp	r3, #0
 800809e:	d001      	beq.n	80080a4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80080a0:	2300      	movs	r3, #0
 80080a2:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80080a4:	7979      	ldrb	r1, [r7, #5]
 80080a6:	7e3b      	ldrb	r3, [r7, #24]
 80080a8:	9303      	str	r3, [sp, #12]
 80080aa:	88fb      	ldrh	r3, [r7, #6]
 80080ac:	9302      	str	r3, [sp, #8]
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	9301      	str	r3, [sp, #4]
 80080b2:	2301      	movs	r3, #1
 80080b4:	9300      	str	r3, [sp, #0]
 80080b6:	2300      	movs	r3, #0
 80080b8:	2200      	movs	r2, #0
 80080ba:	68f8      	ldr	r0, [r7, #12]
 80080bc:	f002 f897 	bl	800a1ee <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80080c0:	2300      	movs	r3, #0
}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3710      	adds	r7, #16
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}

080080ca <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 80080ca:	b580      	push	{r7, lr}
 80080cc:	b088      	sub	sp, #32
 80080ce:	af04      	add	r7, sp, #16
 80080d0:	60f8      	str	r0, [r7, #12]
 80080d2:	60b9      	str	r1, [r7, #8]
 80080d4:	4611      	mov	r1, r2
 80080d6:	461a      	mov	r2, r3
 80080d8:	460b      	mov	r3, r1
 80080da:	80fb      	strh	r3, [r7, #6]
 80080dc:	4613      	mov	r3, r2
 80080de:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 80080e0:	7979      	ldrb	r1, [r7, #5]
 80080e2:	2300      	movs	r3, #0
 80080e4:	9303      	str	r3, [sp, #12]
 80080e6:	88fb      	ldrh	r3, [r7, #6]
 80080e8:	9302      	str	r3, [sp, #8]
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	9301      	str	r3, [sp, #4]
 80080ee:	2301      	movs	r3, #1
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	2300      	movs	r3, #0
 80080f4:	2201      	movs	r2, #1
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f002 f879 	bl	800a1ee <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80080fc:	2300      	movs	r3, #0

}
 80080fe:	4618      	mov	r0, r3
 8008100:	3710      	adds	r7, #16
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}

08008106 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 8008106:	b580      	push	{r7, lr}
 8008108:	b088      	sub	sp, #32
 800810a:	af04      	add	r7, sp, #16
 800810c:	60f8      	str	r0, [r7, #12]
 800810e:	60b9      	str	r1, [r7, #8]
 8008110:	4611      	mov	r1, r2
 8008112:	461a      	mov	r2, r3
 8008114:	460b      	mov	r3, r1
 8008116:	80fb      	strh	r3, [r7, #6]
 8008118:	4613      	mov	r3, r2
 800811a:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008122:	2b00      	cmp	r3, #0
 8008124:	d001      	beq.n	800812a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008126:	2300      	movs	r3, #0
 8008128:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800812a:	7979      	ldrb	r1, [r7, #5]
 800812c:	7e3b      	ldrb	r3, [r7, #24]
 800812e:	9303      	str	r3, [sp, #12]
 8008130:	88fb      	ldrh	r3, [r7, #6]
 8008132:	9302      	str	r3, [sp, #8]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	9301      	str	r3, [sp, #4]
 8008138:	2301      	movs	r3, #1
 800813a:	9300      	str	r3, [sp, #0]
 800813c:	2302      	movs	r3, #2
 800813e:	2200      	movs	r2, #0
 8008140:	68f8      	ldr	r0, [r7, #12]
 8008142:	f002 f854 	bl	800a1ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008146:	2300      	movs	r3, #0
}
 8008148:	4618      	mov	r0, r3
 800814a:	3710      	adds	r7, #16
 800814c:	46bd      	mov	sp, r7
 800814e:	bd80      	pop	{r7, pc}

08008150 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b088      	sub	sp, #32
 8008154:	af04      	add	r7, sp, #16
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	4611      	mov	r1, r2
 800815c:	461a      	mov	r2, r3
 800815e:	460b      	mov	r3, r1
 8008160:	80fb      	strh	r3, [r7, #6]
 8008162:	4613      	mov	r3, r2
 8008164:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 8008166:	7979      	ldrb	r1, [r7, #5]
 8008168:	2300      	movs	r3, #0
 800816a:	9303      	str	r3, [sp, #12]
 800816c:	88fb      	ldrh	r3, [r7, #6]
 800816e:	9302      	str	r3, [sp, #8]
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	9301      	str	r3, [sp, #4]
 8008174:	2301      	movs	r3, #1
 8008176:	9300      	str	r3, [sp, #0]
 8008178:	2302      	movs	r3, #2
 800817a:	2201      	movs	r2, #1
 800817c:	68f8      	ldr	r0, [r7, #12]
 800817e:	f002 f836 	bl	800a1ee <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008182:	2300      	movs	r3, #0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3710      	adds	r7, #16
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af04      	add	r7, sp, #16
 8008192:	6078      	str	r0, [r7, #4]
 8008194:	4608      	mov	r0, r1
 8008196:	4611      	mov	r1, r2
 8008198:	461a      	mov	r2, r3
 800819a:	4603      	mov	r3, r0
 800819c:	70fb      	strb	r3, [r7, #3]
 800819e:	460b      	mov	r3, r1
 80081a0:	70bb      	strb	r3, [r7, #2]
 80081a2:	4613      	mov	r3, r2
 80081a4:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 80081a6:	7878      	ldrb	r0, [r7, #1]
 80081a8:	78ba      	ldrb	r2, [r7, #2]
 80081aa:	78f9      	ldrb	r1, [r7, #3]
 80081ac:	8b3b      	ldrh	r3, [r7, #24]
 80081ae:	9302      	str	r3, [sp, #8]
 80081b0:	7d3b      	ldrb	r3, [r7, #20]
 80081b2:	9301      	str	r3, [sp, #4]
 80081b4:	7c3b      	ldrb	r3, [r7, #16]
 80081b6:	9300      	str	r3, [sp, #0]
 80081b8:	4603      	mov	r3, r0
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f001 ffc9 	bl	800a152 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 80081c0:	2300      	movs	r3, #0

}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3708      	adds	r7, #8
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b082      	sub	sp, #8
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	460b      	mov	r3, r1
 80081d4:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 80081d6:	78fb      	ldrb	r3, [r7, #3]
 80081d8:	4619      	mov	r1, r3
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f001 ffe8 	bl	800a1b0 <USBH_LL_ClosePipe>

  return USBH_OK;
 80081e0:	2300      	movs	r3, #0

}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3708      	adds	r7, #8
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}

080081ea <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b084      	sub	sp, #16
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
 80081f2:	460b      	mov	r3, r1
 80081f4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f831 	bl	800825e <USBH_GetFreePipe>
 80081fc:	4603      	mov	r3, r0
 80081fe:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008200:	89fb      	ldrh	r3, [r7, #14]
 8008202:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008206:	4293      	cmp	r3, r2
 8008208:	d007      	beq.n	800821a <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800820a:	89fa      	ldrh	r2, [r7, #14]
 800820c:	78fb      	ldrb	r3, [r7, #3]
 800820e:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	32e0      	adds	r2, #224	; 0xe0
 8008216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800821a:	89fb      	ldrh	r3, [r7, #14]
 800821c:	b2db      	uxtb	r3, r3
}
 800821e:	4618      	mov	r0, r3
 8008220:	3710      	adds	r7, #16
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008226:	b480      	push	{r7}
 8008228:	b083      	sub	sp, #12
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	460b      	mov	r3, r1
 8008230:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8008232:	78fb      	ldrb	r3, [r7, #3]
 8008234:	2b0a      	cmp	r3, #10
 8008236:	d80b      	bhi.n	8008250 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8008238:	78fa      	ldrb	r2, [r7, #3]
 800823a:	78f9      	ldrb	r1, [r7, #3]
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	31e0      	adds	r1, #224	; 0xe0
 8008240:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008244:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	32e0      	adds	r2, #224	; 0xe0
 800824c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	370c      	adds	r7, #12
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800825e:	b480      	push	{r7}
 8008260:	b085      	sub	sp, #20
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008266:	2300      	movs	r3, #0
 8008268:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800826a:	2300      	movs	r3, #0
 800826c:	73fb      	strb	r3, [r7, #15]
 800826e:	e00e      	b.n	800828e <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008270:	7bfa      	ldrb	r2, [r7, #15]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	32e0      	adds	r2, #224	; 0xe0
 8008276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800827a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800827e:	2b00      	cmp	r3, #0
 8008280:	d102      	bne.n	8008288 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 8008282:	7bfb      	ldrb	r3, [r7, #15]
 8008284:	b29b      	uxth	r3, r3
 8008286:	e007      	b.n	8008298 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	3301      	adds	r3, #1
 800828c:	73fb      	strb	r3, [r7, #15]
 800828e:	7bfb      	ldrb	r3, [r7, #15]
 8008290:	2b0a      	cmp	r3, #10
 8008292:	d9ed      	bls.n	8008270 <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 8008294:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8008298:	4618      	mov	r0, r3
 800829a:	3714      	adds	r7, #20
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b08c      	sub	sp, #48	; 0x30
 80082a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082aa:	f107 031c 	add.w	r3, r7, #28
 80082ae:	2200      	movs	r2, #0
 80082b0:	601a      	str	r2, [r3, #0]
 80082b2:	605a      	str	r2, [r3, #4]
 80082b4:	609a      	str	r2, [r3, #8]
 80082b6:	60da      	str	r2, [r3, #12]
 80082b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80082ba:	4a93      	ldr	r2, [pc, #588]	; (8008508 <MX_GPIO_Init+0x264>)
 80082bc:	4b92      	ldr	r3, [pc, #584]	; (8008508 <MX_GPIO_Init+0x264>)
 80082be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082c0:	f043 0310 	orr.w	r3, r3, #16
 80082c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80082c6:	4b90      	ldr	r3, [pc, #576]	; (8008508 <MX_GPIO_Init+0x264>)
 80082c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082ca:	f003 0310 	and.w	r3, r3, #16
 80082ce:	61bb      	str	r3, [r7, #24]
 80082d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80082d2:	4a8d      	ldr	r2, [pc, #564]	; (8008508 <MX_GPIO_Init+0x264>)
 80082d4:	4b8c      	ldr	r3, [pc, #560]	; (8008508 <MX_GPIO_Init+0x264>)
 80082d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082d8:	f043 0304 	orr.w	r3, r3, #4
 80082dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80082de:	4b8a      	ldr	r3, [pc, #552]	; (8008508 <MX_GPIO_Init+0x264>)
 80082e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082e2:	f003 0304 	and.w	r3, r3, #4
 80082e6:	617b      	str	r3, [r7, #20]
 80082e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80082ea:	4a87      	ldr	r2, [pc, #540]	; (8008508 <MX_GPIO_Init+0x264>)
 80082ec:	4b86      	ldr	r3, [pc, #536]	; (8008508 <MX_GPIO_Init+0x264>)
 80082ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80082f6:	4b84      	ldr	r3, [pc, #528]	; (8008508 <MX_GPIO_Init+0x264>)
 80082f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082fe:	613b      	str	r3, [r7, #16]
 8008300:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008302:	4a81      	ldr	r2, [pc, #516]	; (8008508 <MX_GPIO_Init+0x264>)
 8008304:	4b80      	ldr	r3, [pc, #512]	; (8008508 <MX_GPIO_Init+0x264>)
 8008306:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008308:	f043 0301 	orr.w	r3, r3, #1
 800830c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800830e:	4b7e      	ldr	r3, [pc, #504]	; (8008508 <MX_GPIO_Init+0x264>)
 8008310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008312:	f003 0301 	and.w	r3, r3, #1
 8008316:	60fb      	str	r3, [r7, #12]
 8008318:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800831a:	4a7b      	ldr	r2, [pc, #492]	; (8008508 <MX_GPIO_Init+0x264>)
 800831c:	4b7a      	ldr	r3, [pc, #488]	; (8008508 <MX_GPIO_Init+0x264>)
 800831e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008320:	f043 0302 	orr.w	r3, r3, #2
 8008324:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008326:	4b78      	ldr	r3, [pc, #480]	; (8008508 <MX_GPIO_Init+0x264>)
 8008328:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800832a:	f003 0302 	and.w	r3, r3, #2
 800832e:	60bb      	str	r3, [r7, #8]
 8008330:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008332:	4a75      	ldr	r2, [pc, #468]	; (8008508 <MX_GPIO_Init+0x264>)
 8008334:	4b74      	ldr	r3, [pc, #464]	; (8008508 <MX_GPIO_Init+0x264>)
 8008336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008338:	f043 0308 	orr.w	r3, r3, #8
 800833c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800833e:	4b72      	ldr	r3, [pc, #456]	; (8008508 <MX_GPIO_Init+0x264>)
 8008340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008342:	f003 0308 	and.w	r3, r3, #8
 8008346:	607b      	str	r3, [r7, #4]
 8008348:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 800834a:	2200      	movs	r2, #0
 800834c:	f240 1109 	movw	r1, #265	; 0x109
 8008350:	486e      	ldr	r0, [pc, #440]	; (800850c <MX_GPIO_Init+0x268>)
 8008352:	f7f8 fbf1 	bl	8000b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 8008356:	2200      	movs	r2, #0
 8008358:	f44f 7186 	mov.w	r1, #268	; 0x10c
 800835c:	486c      	ldr	r0, [pc, #432]	; (8008510 <MX_GPIO_Init+0x26c>)
 800835e:	f7f8 fbeb 	bl	8000b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8008362:	2201      	movs	r2, #1
 8008364:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008368:	486a      	ldr	r0, [pc, #424]	; (8008514 <MX_GPIO_Init+0x270>)
 800836a:	f7f8 fbe5 	bl	8000b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 800836e:	2200      	movs	r2, #0
 8008370:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008374:	4867      	ldr	r0, [pc, #412]	; (8008514 <MX_GPIO_Init+0x270>)
 8008376:	f7f8 fbdf 	bl	8000b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3|GYRO_CS_Pin, GPIO_PIN_RESET);
 800837a:	2200      	movs	r2, #0
 800837c:	218c      	movs	r1, #140	; 0x8c
 800837e:	4866      	ldr	r0, [pc, #408]	; (8008518 <MX_GPIO_Init+0x274>)
 8008380:	f7f8 fbda 	bl	8000b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8008384:	2308      	movs	r3, #8
 8008386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008388:	2301      	movs	r3, #1
 800838a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800838c:	2300      	movs	r3, #0
 800838e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8008390:	2302      	movs	r3, #2
 8008392:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8008394:	f107 031c 	add.w	r3, r7, #28
 8008398:	4619      	mov	r1, r3
 800839a:	485c      	ldr	r0, [pc, #368]	; (800850c <MX_GPIO_Init+0x268>)
 800839c:	f7f8 fa24 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 80083a0:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 80083a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80083a6:	4b5d      	ldr	r3, [pc, #372]	; (800851c <MX_GPIO_Init+0x278>)
 80083a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083aa:	2300      	movs	r3, #0
 80083ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80083ae:	f107 031c 	add.w	r3, r7, #28
 80083b2:	4619      	mov	r1, r3
 80083b4:	4857      	ldr	r0, [pc, #348]	; (8008514 <MX_GPIO_Init+0x270>)
 80083b6:	f7f8 fa17 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 80083ba:	2307      	movs	r3, #7
 80083bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80083be:	2300      	movs	r3, #0
 80083c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083c2:	2300      	movs	r3, #0
 80083c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80083c6:	f107 031c 	add.w	r3, r7, #28
 80083ca:	4619      	mov	r1, r3
 80083cc:	4851      	ldr	r0, [pc, #324]	; (8008514 <MX_GPIO_Init+0x270>)
 80083ce:	f7f8 fa0b 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin 
 80083d2:	232f      	movs	r3, #47	; 0x2f
 80083d4:	61fb      	str	r3, [r7, #28]
                          |JOY_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80083d6:	2300      	movs	r3, #0
 80083d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80083da:	2302      	movs	r3, #2
 80083dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80083de:	f107 031c 	add.w	r3, r7, #28
 80083e2:	4619      	mov	r1, r3
 80083e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80083e8:	f7f8 f9fe 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 80083ec:	2310      	movs	r3, #16
 80083ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80083f0:	4b4a      	ldr	r3, [pc, #296]	; (800851c <MX_GPIO_Init+0x278>)
 80083f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80083f4:	2300      	movs	r3, #0
 80083f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 80083f8:	f107 031c 	add.w	r3, r7, #28
 80083fc:	4619      	mov	r1, r3
 80083fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008402:	f7f8 f9f1 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8008406:	2304      	movs	r3, #4
 8008408:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800840a:	2301      	movs	r3, #1
 800840c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800840e:	2301      	movs	r3, #1
 8008410:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008412:	2303      	movs	r3, #3
 8008414:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8008416:	f107 031c 	add.w	r3, r7, #28
 800841a:	4619      	mov	r1, r3
 800841c:	483c      	ldr	r0, [pc, #240]	; (8008510 <MX_GPIO_Init+0x26c>)
 800841e:	f7f8 f9e3 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8008422:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008426:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008428:	2301      	movs	r3, #1
 800842a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800842c:	2301      	movs	r3, #1
 800842e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008430:	2303      	movs	r3, #3
 8008432:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8008434:	f107 031c 	add.w	r3, r7, #28
 8008438:	4619      	mov	r1, r3
 800843a:	4834      	ldr	r0, [pc, #208]	; (800850c <MX_GPIO_Init+0x268>)
 800843c:	f7f8 f9d4 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8008440:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8008444:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008446:	2301      	movs	r3, #1
 8008448:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800844a:	2300      	movs	r3, #0
 800844c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800844e:	2300      	movs	r3, #0
 8008450:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008452:	f107 031c 	add.w	r3, r7, #28
 8008456:	4619      	mov	r1, r3
 8008458:	482e      	ldr	r0, [pc, #184]	; (8008514 <MX_GPIO_Init+0x270>)
 800845a:	f7f8 f9c5 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXT_RST_Pin;
 800845e:	2301      	movs	r3, #1
 8008460:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8008462:	4b2e      	ldr	r3, [pc, #184]	; (800851c <MX_GPIO_Init+0x278>)
 8008464:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008466:	2300      	movs	r3, #0
 8008468:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(EXT_RST_GPIO_Port, &GPIO_InitStruct);
 800846a:	f107 031c 	add.w	r3, r7, #28
 800846e:	4619      	mov	r1, r3
 8008470:	4829      	ldr	r0, [pc, #164]	; (8008518 <MX_GPIO_Init+0x274>)
 8008472:	f7f8 f9b9 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8008476:	230c      	movs	r3, #12
 8008478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800847a:	2301      	movs	r3, #1
 800847c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800847e:	2300      	movs	r3, #0
 8008480:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008482:	2300      	movs	r3, #0
 8008484:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008486:	f107 031c 	add.w	r3, r7, #28
 800848a:	4619      	mov	r1, r3
 800848c:	4822      	ldr	r0, [pc, #136]	; (8008518 <MX_GPIO_Init+0x274>)
 800848e:	f7f8 f9ab 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8008492:	2380      	movs	r3, #128	; 0x80
 8008494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008496:	2301      	movs	r3, #1
 8008498:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800849a:	2300      	movs	r3, #0
 800849c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800849e:	2303      	movs	r3, #3
 80084a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 80084a2:	f107 031c 	add.w	r3, r7, #28
 80084a6:	4619      	mov	r1, r3
 80084a8:	481b      	ldr	r0, [pc, #108]	; (8008518 <MX_GPIO_Init+0x274>)
 80084aa:	f7f8 f99d 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB8 */
  GPIO_InitStruct.Pin = M3V3_REG_ON_Pin|GPIO_PIN_8;
 80084ae:	f44f 7384 	mov.w	r3, #264	; 0x108
 80084b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80084b4:	2301      	movs	r3, #1
 80084b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084b8:	2300      	movs	r3, #0
 80084ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084bc:	2300      	movs	r3, #0
 80084be:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80084c0:	f107 031c 	add.w	r3, r7, #28
 80084c4:	4619      	mov	r1, r3
 80084c6:	4812      	ldr	r0, [pc, #72]	; (8008510 <MX_GPIO_Init+0x26c>)
 80084c8:	f7f8 f98e 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 80084cc:	2301      	movs	r3, #1
 80084ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80084d0:	2301      	movs	r3, #1
 80084d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084d4:	2300      	movs	r3, #0
 80084d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084d8:	2300      	movs	r3, #0
 80084da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 80084dc:	f107 031c 	add.w	r3, r7, #28
 80084e0:	4619      	mov	r1, r3
 80084e2:	480a      	ldr	r0, [pc, #40]	; (800850c <MX_GPIO_Init+0x268>)
 80084e4:	f7f8 f980 	bl	80007e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 80084e8:	2302      	movs	r3, #2
 80084ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80084ec:	4b0b      	ldr	r3, [pc, #44]	; (800851c <MX_GPIO_Init+0x278>)
 80084ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084f0:	2300      	movs	r3, #0
 80084f2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 80084f4:	f107 031c 	add.w	r3, r7, #28
 80084f8:	4619      	mov	r1, r3
 80084fa:	4804      	ldr	r0, [pc, #16]	; (800850c <MX_GPIO_Init+0x268>)
 80084fc:	f7f8 f974 	bl	80007e8 <HAL_GPIO_Init>

}
 8008500:	bf00      	nop
 8008502:	3730      	adds	r7, #48	; 0x30
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}
 8008508:	40021000 	.word	0x40021000
 800850c:	48001000 	.word	0x48001000
 8008510:	48000400 	.word	0x48000400
 8008514:	48000800 	.word	0x48000800
 8008518:	48000c00 	.word	0x48000c00
 800851c:	10120000 	.word	0x10120000

08008520 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8008524:	4b1b      	ldr	r3, [pc, #108]	; (8008594 <MX_I2C1_Init+0x74>)
 8008526:	4a1c      	ldr	r2, [pc, #112]	; (8008598 <MX_I2C1_Init+0x78>)
 8008528:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 800852a:	4b1a      	ldr	r3, [pc, #104]	; (8008594 <MX_I2C1_Init+0x74>)
 800852c:	4a1b      	ldr	r2, [pc, #108]	; (800859c <MX_I2C1_Init+0x7c>)
 800852e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8008530:	4b18      	ldr	r3, [pc, #96]	; (8008594 <MX_I2C1_Init+0x74>)
 8008532:	2200      	movs	r2, #0
 8008534:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008536:	4b17      	ldr	r3, [pc, #92]	; (8008594 <MX_I2C1_Init+0x74>)
 8008538:	2201      	movs	r2, #1
 800853a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800853c:	4b15      	ldr	r3, [pc, #84]	; (8008594 <MX_I2C1_Init+0x74>)
 800853e:	2200      	movs	r2, #0
 8008540:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8008542:	4b14      	ldr	r3, [pc, #80]	; (8008594 <MX_I2C1_Init+0x74>)
 8008544:	2200      	movs	r2, #0
 8008546:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008548:	4b12      	ldr	r3, [pc, #72]	; (8008594 <MX_I2C1_Init+0x74>)
 800854a:	2200      	movs	r2, #0
 800854c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800854e:	4b11      	ldr	r3, [pc, #68]	; (8008594 <MX_I2C1_Init+0x74>)
 8008550:	2200      	movs	r2, #0
 8008552:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008554:	4b0f      	ldr	r3, [pc, #60]	; (8008594 <MX_I2C1_Init+0x74>)
 8008556:	2200      	movs	r2, #0
 8008558:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800855a:	480e      	ldr	r0, [pc, #56]	; (8008594 <MX_I2C1_Init+0x74>)
 800855c:	f7f9 ff4b 	bl	80023f6 <HAL_I2C_Init>
 8008560:	4603      	mov	r3, r0
 8008562:	2b00      	cmp	r3, #0
 8008564:	d001      	beq.n	800856a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8008566:	f000 fbc5 	bl	8008cf4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800856a:	2100      	movs	r1, #0
 800856c:	4809      	ldr	r0, [pc, #36]	; (8008594 <MX_I2C1_Init+0x74>)
 800856e:	f7f9 ffd0 	bl	8002512 <HAL_I2CEx_ConfigAnalogFilter>
 8008572:	4603      	mov	r3, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	d001      	beq.n	800857c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8008578:	f000 fbbc 	bl	8008cf4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800857c:	2100      	movs	r1, #0
 800857e:	4805      	ldr	r0, [pc, #20]	; (8008594 <MX_I2C1_Init+0x74>)
 8008580:	f7fa f812 	bl	80025a8 <HAL_I2CEx_ConfigDigitalFilter>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d001      	beq.n	800858e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800858a:	f000 fbb3 	bl	8008cf4 <Error_Handler>
  }

}
 800858e:	bf00      	nop
 8008590:	bd80      	pop	{r7, pc}
 8008592:	bf00      	nop
 8008594:	200000c0 	.word	0x200000c0
 8008598:	40005400 	.word	0x40005400
 800859c:	00404c74 	.word	0x00404c74

080085a0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80085a4:	4b1b      	ldr	r3, [pc, #108]	; (8008614 <MX_I2C2_Init+0x74>)
 80085a6:	4a1c      	ldr	r2, [pc, #112]	; (8008618 <MX_I2C2_Init+0x78>)
 80085a8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 80085aa:	4b1a      	ldr	r3, [pc, #104]	; (8008614 <MX_I2C2_Init+0x74>)
 80085ac:	4a1b      	ldr	r2, [pc, #108]	; (800861c <MX_I2C2_Init+0x7c>)
 80085ae:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80085b0:	4b18      	ldr	r3, [pc, #96]	; (8008614 <MX_I2C2_Init+0x74>)
 80085b2:	2200      	movs	r2, #0
 80085b4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80085b6:	4b17      	ldr	r3, [pc, #92]	; (8008614 <MX_I2C2_Init+0x74>)
 80085b8:	2201      	movs	r2, #1
 80085ba:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80085bc:	4b15      	ldr	r3, [pc, #84]	; (8008614 <MX_I2C2_Init+0x74>)
 80085be:	2200      	movs	r2, #0
 80085c0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80085c2:	4b14      	ldr	r3, [pc, #80]	; (8008614 <MX_I2C2_Init+0x74>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80085c8:	4b12      	ldr	r3, [pc, #72]	; (8008614 <MX_I2C2_Init+0x74>)
 80085ca:	2200      	movs	r2, #0
 80085cc:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80085ce:	4b11      	ldr	r3, [pc, #68]	; (8008614 <MX_I2C2_Init+0x74>)
 80085d0:	2200      	movs	r2, #0
 80085d2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80085d4:	4b0f      	ldr	r3, [pc, #60]	; (8008614 <MX_I2C2_Init+0x74>)
 80085d6:	2200      	movs	r2, #0
 80085d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80085da:	480e      	ldr	r0, [pc, #56]	; (8008614 <MX_I2C2_Init+0x74>)
 80085dc:	f7f9 ff0b 	bl	80023f6 <HAL_I2C_Init>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d001      	beq.n	80085ea <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80085e6:	f000 fb85 	bl	8008cf4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80085ea:	2100      	movs	r1, #0
 80085ec:	4809      	ldr	r0, [pc, #36]	; (8008614 <MX_I2C2_Init+0x74>)
 80085ee:	f7f9 ff90 	bl	8002512 <HAL_I2CEx_ConfigAnalogFilter>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d001      	beq.n	80085fc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80085f8:	f000 fb7c 	bl	8008cf4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80085fc:	2100      	movs	r1, #0
 80085fe:	4805      	ldr	r0, [pc, #20]	; (8008614 <MX_I2C2_Init+0x74>)
 8008600:	f7f9 ffd2 	bl	80025a8 <HAL_I2CEx_ConfigDigitalFilter>
 8008604:	4603      	mov	r3, r0
 8008606:	2b00      	cmp	r3, #0
 8008608:	d001      	beq.n	800860e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800860a:	f000 fb73 	bl	8008cf4 <Error_Handler>
  }

}
 800860e:	bf00      	nop
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	2000010c 	.word	0x2000010c
 8008618:	40005800 	.word	0x40005800
 800861c:	00404c74 	.word	0x00404c74

08008620 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b08c      	sub	sp, #48	; 0x30
 8008624:	af00      	add	r7, sp, #0
 8008626:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008628:	f107 031c 	add.w	r3, r7, #28
 800862c:	2200      	movs	r2, #0
 800862e:	601a      	str	r2, [r3, #0]
 8008630:	605a      	str	r2, [r3, #4]
 8008632:	609a      	str	r2, [r3, #8]
 8008634:	60da      	str	r2, [r3, #12]
 8008636:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a2e      	ldr	r2, [pc, #184]	; (80086f8 <HAL_I2C_MspInit+0xd8>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d128      	bne.n	8008694 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008642:	4a2e      	ldr	r2, [pc, #184]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 8008644:	4b2d      	ldr	r3, [pc, #180]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 8008646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008648:	f043 0302 	orr.w	r3, r3, #2
 800864c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800864e:	4b2b      	ldr	r3, [pc, #172]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 8008650:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008652:	f003 0302 	and.w	r3, r3, #2
 8008656:	61bb      	str	r3, [r7, #24]
 8008658:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800865a:	23c0      	movs	r3, #192	; 0xc0
 800865c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800865e:	2312      	movs	r3, #18
 8008660:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8008662:	2301      	movs	r3, #1
 8008664:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008666:	2303      	movs	r3, #3
 8008668:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800866a:	2304      	movs	r3, #4
 800866c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800866e:	f107 031c 	add.w	r3, r7, #28
 8008672:	4619      	mov	r1, r3
 8008674:	4822      	ldr	r0, [pc, #136]	; (8008700 <HAL_I2C_MspInit+0xe0>)
 8008676:	f7f8 f8b7 	bl	80007e8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800867a:	4a20      	ldr	r2, [pc, #128]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 800867c:	4b1f      	ldr	r3, [pc, #124]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 800867e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008680:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008684:	6593      	str	r3, [r2, #88]	; 0x58
 8008686:	4b1d      	ldr	r3, [pc, #116]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 8008688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800868a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800868e:	617b      	str	r3, [r7, #20]
 8008690:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8008692:	e02d      	b.n	80086f0 <HAL_I2C_MspInit+0xd0>
  else if(i2cHandle->Instance==I2C2)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a1a      	ldr	r2, [pc, #104]	; (8008704 <HAL_I2C_MspInit+0xe4>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d128      	bne.n	80086f0 <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800869e:	4a17      	ldr	r2, [pc, #92]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 80086a0:	4b16      	ldr	r3, [pc, #88]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 80086a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086a4:	f043 0302 	orr.w	r3, r3, #2
 80086a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80086aa:	4b14      	ldr	r3, [pc, #80]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 80086ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086ae:	f003 0302 	and.w	r3, r3, #2
 80086b2:	613b      	str	r3, [r7, #16]
 80086b4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 80086b6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80086ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80086bc:	2312      	movs	r3, #18
 80086be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80086c0:	2301      	movs	r3, #1
 80086c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086c4:	2303      	movs	r3, #3
 80086c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80086c8:	2304      	movs	r3, #4
 80086ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80086cc:	f107 031c 	add.w	r3, r7, #28
 80086d0:	4619      	mov	r1, r3
 80086d2:	480b      	ldr	r0, [pc, #44]	; (8008700 <HAL_I2C_MspInit+0xe0>)
 80086d4:	f7f8 f888 	bl	80007e8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80086d8:	4a08      	ldr	r2, [pc, #32]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 80086da:	4b08      	ldr	r3, [pc, #32]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 80086dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086de:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80086e2:	6593      	str	r3, [r2, #88]	; 0x58
 80086e4:	4b05      	ldr	r3, [pc, #20]	; (80086fc <HAL_I2C_MspInit+0xdc>)
 80086e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086e8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80086ec:	60fb      	str	r3, [r7, #12]
 80086ee:	68fb      	ldr	r3, [r7, #12]
}
 80086f0:	bf00      	nop
 80086f2:	3730      	adds	r7, #48	; 0x30
 80086f4:	46bd      	mov	sp, r7
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	40005400 	.word	0x40005400
 80086fc:	40021000 	.word	0x40021000
 8008700:	48000400 	.word	0x48000400
 8008704:	40005800 	.word	0x40005800

08008708 <MX_LCD_Init>:

LCD_HandleTypeDef hlcd;

/* LCD init function */
void MX_LCD_Init(void)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	af00      	add	r7, sp, #0

  hlcd.Instance = LCD;
 800870c:	4b18      	ldr	r3, [pc, #96]	; (8008770 <MX_LCD_Init+0x68>)
 800870e:	4a19      	ldr	r2, [pc, #100]	; (8008774 <MX_LCD_Init+0x6c>)
 8008710:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8008712:	4b17      	ldr	r3, [pc, #92]	; (8008770 <MX_LCD_Init+0x68>)
 8008714:	2200      	movs	r2, #0
 8008716:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8008718:	4b15      	ldr	r3, [pc, #84]	; (8008770 <MX_LCD_Init+0x68>)
 800871a:	2200      	movs	r2, #0
 800871c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 800871e:	4b14      	ldr	r3, [pc, #80]	; (8008770 <MX_LCD_Init+0x68>)
 8008720:	220c      	movs	r2, #12
 8008722:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8008724:	4b12      	ldr	r3, [pc, #72]	; (8008770 <MX_LCD_Init+0x68>)
 8008726:	2200      	movs	r2, #0
 8008728:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800872a:	4b11      	ldr	r3, [pc, #68]	; (8008770 <MX_LCD_Init+0x68>)
 800872c:	2200      	movs	r2, #0
 800872e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8008730:	4b0f      	ldr	r3, [pc, #60]	; (8008770 <MX_LCD_Init+0x68>)
 8008732:	2200      	movs	r2, #0
 8008734:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8008736:	4b0e      	ldr	r3, [pc, #56]	; (8008770 <MX_LCD_Init+0x68>)
 8008738:	2200      	movs	r2, #0
 800873a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800873c:	4b0c      	ldr	r3, [pc, #48]	; (8008770 <MX_LCD_Init+0x68>)
 800873e:	2200      	movs	r2, #0
 8008740:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8008742:	4b0b      	ldr	r3, [pc, #44]	; (8008770 <MX_LCD_Init+0x68>)
 8008744:	2200      	movs	r2, #0
 8008746:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8008748:	4b09      	ldr	r3, [pc, #36]	; (8008770 <MX_LCD_Init+0x68>)
 800874a:	2200      	movs	r2, #0
 800874c:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800874e:	4b08      	ldr	r3, [pc, #32]	; (8008770 <MX_LCD_Init+0x68>)
 8008750:	2200      	movs	r2, #0
 8008752:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8008754:	4b06      	ldr	r3, [pc, #24]	; (8008770 <MX_LCD_Init+0x68>)
 8008756:	2200      	movs	r2, #0
 8008758:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800875a:	4805      	ldr	r0, [pc, #20]	; (8008770 <MX_LCD_Init+0x68>)
 800875c:	f7f9 ff70 	bl	8002640 <HAL_LCD_Init>
 8008760:	4603      	mov	r3, r0
 8008762:	2b00      	cmp	r3, #0
 8008764:	d001      	beq.n	800876a <MX_LCD_Init+0x62>
  {
    Error_Handler();
 8008766:	f000 fac5 	bl	8008cf4 <Error_Handler>
  }

}
 800876a:	bf00      	nop
 800876c:	bd80      	pop	{r7, pc}
 800876e:	bf00      	nop
 8008770:	20000158 	.word	0x20000158
 8008774:	40002400 	.word	0x40002400

08008778 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b08c      	sub	sp, #48	; 0x30
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008780:	f107 031c 	add.w	r3, r7, #28
 8008784:	2200      	movs	r2, #0
 8008786:	601a      	str	r2, [r3, #0]
 8008788:	605a      	str	r2, [r3, #4]
 800878a:	609a      	str	r2, [r3, #8]
 800878c:	60da      	str	r2, [r3, #12]
 800878e:	611a      	str	r2, [r3, #16]
  if(lcdHandle->Instance==LCD)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a44      	ldr	r2, [pc, #272]	; (80088a8 <HAL_LCD_MspInit+0x130>)
 8008796:	4293      	cmp	r3, r2
 8008798:	f040 8081 	bne.w	800889e <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800879c:	4a43      	ldr	r2, [pc, #268]	; (80088ac <HAL_LCD_MspInit+0x134>)
 800879e:	4b43      	ldr	r3, [pc, #268]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80087a6:	6593      	str	r3, [r2, #88]	; 0x58
 80087a8:	4b40      	ldr	r3, [pc, #256]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087b0:	61bb      	str	r3, [r7, #24]
 80087b2:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80087b4:	4a3d      	ldr	r2, [pc, #244]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087b6:	4b3d      	ldr	r3, [pc, #244]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087ba:	f043 0304 	orr.w	r3, r3, #4
 80087be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80087c0:	4b3a      	ldr	r3, [pc, #232]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087c4:	f003 0304 	and.w	r3, r3, #4
 80087c8:	617b      	str	r3, [r7, #20]
 80087ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087cc:	4a37      	ldr	r2, [pc, #220]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087ce:	4b37      	ldr	r3, [pc, #220]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087d2:	f043 0301 	orr.w	r3, r3, #1
 80087d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80087d8:	4b34      	ldr	r3, [pc, #208]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087dc:	f003 0301 	and.w	r3, r3, #1
 80087e0:	613b      	str	r3, [r7, #16]
 80087e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80087e4:	4a31      	ldr	r2, [pc, #196]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087e6:	4b31      	ldr	r3, [pc, #196]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087ea:	f043 0302 	orr.w	r3, r3, #2
 80087ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80087f0:	4b2e      	ldr	r3, [pc, #184]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087f4:	f003 0302 	and.w	r3, r3, #2
 80087f8:	60fb      	str	r3, [r7, #12]
 80087fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80087fc:	4a2b      	ldr	r2, [pc, #172]	; (80088ac <HAL_LCD_MspInit+0x134>)
 80087fe:	4b2b      	ldr	r3, [pc, #172]	; (80088ac <HAL_LCD_MspInit+0x134>)
 8008800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008802:	f043 0308 	orr.w	r3, r3, #8
 8008806:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008808:	4b28      	ldr	r3, [pc, #160]	; (80088ac <HAL_LCD_MspInit+0x134>)
 800880a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800880c:	f003 0308 	and.w	r3, r3, #8
 8008810:	60bb      	str	r3, [r7, #8]
 8008812:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8008814:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8008818:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800881a:	2302      	movs	r3, #2
 800881c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800881e:	2300      	movs	r3, #0
 8008820:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008822:	2300      	movs	r3, #0
 8008824:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8008826:	230b      	movs	r3, #11
 8008828:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800882a:	f107 031c 	add.w	r3, r7, #28
 800882e:	4619      	mov	r1, r3
 8008830:	481f      	ldr	r0, [pc, #124]	; (80088b0 <HAL_LCD_MspInit+0x138>)
 8008832:	f7f7 ffd9 	bl	80007e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8008836:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800883a:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800883c:	2302      	movs	r3, #2
 800883e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008840:	2300      	movs	r3, #0
 8008842:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008844:	2300      	movs	r3, #0
 8008846:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8008848:	230b      	movs	r3, #11
 800884a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800884c:	f107 031c 	add.w	r3, r7, #28
 8008850:	4619      	mov	r1, r3
 8008852:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008856:	f7f7 ffc7 	bl	80007e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 800885a:	f24f 2333 	movw	r3, #62003	; 0xf233
 800885e:	61fb      	str	r3, [r7, #28]
                          |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin 
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008860:	2302      	movs	r3, #2
 8008862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008864:	2300      	movs	r3, #0
 8008866:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008868:	2300      	movs	r3, #0
 800886a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800886c:	230b      	movs	r3, #11
 800886e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008870:	f107 031c 	add.w	r3, r7, #28
 8008874:	4619      	mov	r1, r3
 8008876:	480f      	ldr	r0, [pc, #60]	; (80088b4 <HAL_LCD_MspInit+0x13c>)
 8008878:	f7f7 ffb6 	bl	80007e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 800887c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8008880:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008882:	2302      	movs	r3, #2
 8008884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008886:	2300      	movs	r3, #0
 8008888:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800888a:	2300      	movs	r3, #0
 800888c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800888e:	230b      	movs	r3, #11
 8008890:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008892:	f107 031c 	add.w	r3, r7, #28
 8008896:	4619      	mov	r1, r3
 8008898:	4807      	ldr	r0, [pc, #28]	; (80088b8 <HAL_LCD_MspInit+0x140>)
 800889a:	f7f7 ffa5 	bl	80007e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 800889e:	bf00      	nop
 80088a0:	3730      	adds	r7, #48	; 0x30
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	40002400 	.word	0x40002400
 80088ac:	40021000 	.word	0x40021000
 80088b0:	48000800 	.word	0x48000800
 80088b4:	48000400 	.word	0x48000400
 80088b8:	48000c00 	.word	0x48000c00

080088bc <min>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/

uint8_t min(uint8_t a, uint8_t b)
{
 80088bc:	b480      	push	{r7}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	4603      	mov	r3, r0
 80088c4:	460a      	mov	r2, r1
 80088c6:	71fb      	strb	r3, [r7, #7]
 80088c8:	4613      	mov	r3, r2
 80088ca:	71bb      	strb	r3, [r7, #6]
	return (a < b ? a : b);
 80088cc:	79ba      	ldrb	r2, [r7, #6]
 80088ce:	79fb      	ldrb	r3, [r7, #7]
 80088d0:	4293      	cmp	r3, r2
 80088d2:	bf28      	it	cs
 80088d4:	4613      	movcs	r3, r2
 80088d6:	b2db      	uxtb	r3, r3
}
 80088d8:	4618      	mov	r0, r3
 80088da:	370c      	adds	r7, #12
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b086      	sub	sp, #24
 80088e8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80088ea:	f7f7 fdf5 	bl	80004d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80088ee:	f000 f957 	bl	8008ba0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80088f2:	f7ff fcd7 	bl	80082a4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80088f6:	f7ff fe13 	bl	8008520 <MX_I2C1_Init>
  MX_I2C2_Init();
 80088fa:	f7ff fe51 	bl	80085a0 <MX_I2C2_Init>
  MX_LCD_Init();
 80088fe:	f7ff ff03 	bl	8008708 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8008902:	f000 f9ff 	bl	8008d04 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 8008906:	f000 fa67 	bl	8008dd8 <MX_SAI1_Init>
  MX_SPI2_Init();
 800890a:	f000 fb63 	bl	8008fd4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 800890e:	f001 fa21 	bl	8009d54 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8008912:	f001 fa93 	bl	8009e3c <MX_USB_HOST_Init>
 //
  BSP_LCD_GLASS_Init();
 8008916:	f000 fbdf 	bl	80090d8 <BSP_LCD_GLASS_Init>
  AKC_Init();
 800891a:	f000 f835 	bl	8008988 <AKC_Init>
  char y[4];
  char z[4];
  char str[8];
  /* Infinite loop */
  uint8_t m;
  AKC_Pomiar();
 800891e:	f000 f8c7 	bl	8008ab0 <AKC_Pomiar>
  m = spiRxBufx[0];
 8008922:	4b18      	ldr	r3, [pc, #96]	; (8008984 <main+0xa0>)
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	75fb      	strb	r3, [r7, #23]
   // MX_USB_HOST_Process();

    /* USER CODE BEGIN 3 */

	  //Odczyt danych z ACC
	  m = spiRxBufx[0];
 8008928:	4b16      	ldr	r3, [pc, #88]	; (8008984 <main+0xa0>)
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	75fb      	strb	r3, [r7, #23]
	  AKC_Pomiar();
 800892e:	f000 f8bf 	bl	8008ab0 <AKC_Pomiar>
	  BSP_LCD_GLASS_Clear();
 8008932:	f000 fc39 	bl	80091a8 <BSP_LCD_GLASS_Clear>
      HAL_Delay(20);
 8008936:	2014      	movs	r0, #20
 8008938:	f7f7 fe2c 	bl	8000594 <HAL_Delay>



      itoa(min(spiRxBufx[0]-m, m-spiRxBufx[0]),x,10);
 800893c:	4b11      	ldr	r3, [pc, #68]	; (8008984 <main+0xa0>)
 800893e:	781a      	ldrb	r2, [r3, #0]
 8008940:	7dfb      	ldrb	r3, [r7, #23]
 8008942:	1ad3      	subs	r3, r2, r3
 8008944:	b2d8      	uxtb	r0, r3
 8008946:	4b0f      	ldr	r3, [pc, #60]	; (8008984 <main+0xa0>)
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	7dfa      	ldrb	r2, [r7, #23]
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	b2db      	uxtb	r3, r3
 8008950:	4619      	mov	r1, r3
 8008952:	f7ff ffb3 	bl	80088bc <min>
 8008956:	4603      	mov	r3, r0
 8008958:	4618      	mov	r0, r3
 800895a:	f107 0310 	add.w	r3, r7, #16
 800895e:	220a      	movs	r2, #10
 8008960:	4619      	mov	r1, r3
 8008962:	f001 fd87 	bl	800a474 <itoa>

      strcpy(str,x);
 8008966:	f107 0210 	add.w	r2, r7, #16
 800896a:	463b      	mov	r3, r7
 800896c:	4611      	mov	r1, r2
 800896e:	4618      	mov	r0, r3
 8008970:	f001 fe56 	bl	800a620 <strcpy>


	  BSP_LCD_GLASS_DisplayString(str);
 8008974:	463b      	mov	r3, r7
 8008976:	4618      	mov	r0, r3
 8008978:	f000 fbe8 	bl	800914c <BSP_LCD_GLASS_DisplayString>

      HAL_Delay(80);
 800897c:	2050      	movs	r0, #80	; 0x50
 800897e:	f7f7 fe09 	bl	8000594 <HAL_Delay>
  {
 8008982:	e7d1      	b.n	8008928 <main+0x44>
 8008984:	200001a8 	.word	0x200001a8

08008988 <AKC_Init>:
  }
  /* USER CODE END 3 */
}

void AKC_Init()
{
 8008988:	b580      	push	{r7, lr}
 800898a:	af00      	add	r7, sp, #0
	  /* USER CODE BEGIN 2 */


	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_7,GPIO_PIN_SET);
 800898c:	2201      	movs	r2, #1
 800898e:	2180      	movs	r1, #128	; 0x80
 8008990:	4841      	ldr	r0, [pc, #260]	; (8008a98 <AKC_Init+0x110>)
 8008992:	f7f8 f8d1 	bl	8000b38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_SET);
 8008996:	2201      	movs	r2, #1
 8008998:	f44f 7180 	mov.w	r1, #256	; 0x100
 800899c:	483f      	ldr	r0, [pc, #252]	; (8008a9c <AKC_Init+0x114>)
 800899e:	f7f8 f8cb 	bl	8000b38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_2,GPIO_PIN_SET);
 80089a2:	2201      	movs	r2, #1
 80089a4:	2104      	movs	r1, #4
 80089a6:	483c      	ldr	r0, [pc, #240]	; (8008a98 <AKC_Init+0x110>)
 80089a8:	f7f8 f8c6 	bl	8000b38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_3,GPIO_PIN_SET);
 80089ac:	2201      	movs	r2, #1
 80089ae:	2108      	movs	r1, #8
 80089b0:	4839      	ldr	r0, [pc, #228]	; (8008a98 <AKC_Init+0x110>)
 80089b2:	f7f8 f8c1 	bl	8000b38 <HAL_GPIO_WritePin>



	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_RESET);
 80089b6:	2200      	movs	r2, #0
 80089b8:	2101      	movs	r1, #1
 80089ba:	4839      	ldr	r0, [pc, #228]	; (8008aa0 <AKC_Init+0x118>)
 80089bc:	f7f8 f8bc 	bl	8000b38 <HAL_GPIO_WritePin>
	  spiTxBufx[0] = 0x23;
 80089c0:	4b38      	ldr	r3, [pc, #224]	; (8008aa4 <AKC_Init+0x11c>)
 80089c2:	2223      	movs	r2, #35	; 0x23
 80089c4:	701a      	strb	r2, [r3, #0]
	  spiTxBufx[1] = 0xFD;
 80089c6:	4b37      	ldr	r3, [pc, #220]	; (8008aa4 <AKC_Init+0x11c>)
 80089c8:	22fd      	movs	r2, #253	; 0xfd
 80089ca:	705a      	strb	r2, [r3, #1]
	  HAL_SPI_Transmit(&hspi2,spiTxBufx,2,50);
 80089cc:	2332      	movs	r3, #50	; 0x32
 80089ce:	2202      	movs	r2, #2
 80089d0:	4934      	ldr	r1, [pc, #208]	; (8008aa4 <AKC_Init+0x11c>)
 80089d2:	4835      	ldr	r0, [pc, #212]	; (8008aa8 <AKC_Init+0x120>)
 80089d4:	f7fc fafc 	bl	8004fd0 <HAL_SPI_Transmit>
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_SET);
 80089d8:	2201      	movs	r2, #1
 80089da:	2101      	movs	r1, #1
 80089dc:	4830      	ldr	r0, [pc, #192]	; (8008aa0 <AKC_Init+0x118>)
 80089de:	f7f8 f8ab 	bl	8000b38 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_RESET);
 80089e2:	2200      	movs	r2, #0
 80089e4:	2101      	movs	r1, #1
 80089e6:	482e      	ldr	r0, [pc, #184]	; (8008aa0 <AKC_Init+0x118>)
 80089e8:	f7f8 f8a6 	bl	8000b38 <HAL_GPIO_WritePin>
	  spiTxBufx[0] = 0x23|0x80;
 80089ec:	4b2d      	ldr	r3, [pc, #180]	; (8008aa4 <AKC_Init+0x11c>)
 80089ee:	22a3      	movs	r2, #163	; 0xa3
 80089f0:	701a      	strb	r2, [r3, #0]
	  HAL_SPI_Transmit(&hspi2,spiTxBufx,1,50);
 80089f2:	2332      	movs	r3, #50	; 0x32
 80089f4:	2201      	movs	r2, #1
 80089f6:	492b      	ldr	r1, [pc, #172]	; (8008aa4 <AKC_Init+0x11c>)
 80089f8:	482b      	ldr	r0, [pc, #172]	; (8008aa8 <AKC_Init+0x120>)
 80089fa:	f7fc fae9 	bl	8004fd0 <HAL_SPI_Transmit>
	  __HAL_SPI_DISABLE(&hspi2);
 80089fe:	4b2a      	ldr	r3, [pc, #168]	; (8008aa8 <AKC_Init+0x120>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a29      	ldr	r2, [pc, #164]	; (8008aa8 <AKC_Init+0x120>)
 8008a04:	6812      	ldr	r2, [r2, #0]
 8008a06:	6812      	ldr	r2, [r2, #0]
 8008a08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a0c:	601a      	str	r2, [r3, #0]
	  HAL_SPI_Receive(&hspi2,spiRxBufx,1,50);
 8008a0e:	2332      	movs	r3, #50	; 0x32
 8008a10:	2201      	movs	r2, #1
 8008a12:	4926      	ldr	r1, [pc, #152]	; (8008aac <AKC_Init+0x124>)
 8008a14:	4824      	ldr	r0, [pc, #144]	; (8008aa8 <AKC_Init+0x120>)
 8008a16:	f7fc fc3f 	bl	8005298 <HAL_SPI_Receive>
	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_SET);
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	2101      	movs	r1, #1
 8008a1e:	4820      	ldr	r0, [pc, #128]	; (8008aa0 <AKC_Init+0x118>)
 8008a20:	f7f8 f88a 	bl	8000b38 <HAL_GPIO_WritePin>

	  HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_RESET);
 8008a24:	2200      	movs	r2, #0
 8008a26:	2101      	movs	r1, #1
 8008a28:	481d      	ldr	r0, [pc, #116]	; (8008aa0 <AKC_Init+0x118>)
 8008a2a:	f7f8 f885 	bl	8000b38 <HAL_GPIO_WritePin>
	    spiTxBufx[0] = 0x20;
 8008a2e:	4b1d      	ldr	r3, [pc, #116]	; (8008aa4 <AKC_Init+0x11c>)
 8008a30:	2220      	movs	r2, #32
 8008a32:	701a      	strb	r2, [r3, #0]
	    spiTxBufx[1] = 0x4F;
 8008a34:	4b1b      	ldr	r3, [pc, #108]	; (8008aa4 <AKC_Init+0x11c>)
 8008a36:	224f      	movs	r2, #79	; 0x4f
 8008a38:	705a      	strb	r2, [r3, #1]
	    HAL_SPI_Transmit(&hspi2,spiTxBufx,2,50);
 8008a3a:	2332      	movs	r3, #50	; 0x32
 8008a3c:	2202      	movs	r2, #2
 8008a3e:	4919      	ldr	r1, [pc, #100]	; (8008aa4 <AKC_Init+0x11c>)
 8008a40:	4819      	ldr	r0, [pc, #100]	; (8008aa8 <AKC_Init+0x120>)
 8008a42:	f7fc fac5 	bl	8004fd0 <HAL_SPI_Transmit>
	    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_SET);
 8008a46:	2201      	movs	r2, #1
 8008a48:	2101      	movs	r1, #1
 8008a4a:	4815      	ldr	r0, [pc, #84]	; (8008aa0 <AKC_Init+0x118>)
 8008a4c:	f7f8 f874 	bl	8000b38 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_RESET);
 8008a50:	2200      	movs	r2, #0
 8008a52:	2101      	movs	r1, #1
 8008a54:	4812      	ldr	r0, [pc, #72]	; (8008aa0 <AKC_Init+0x118>)
 8008a56:	f7f8 f86f 	bl	8000b38 <HAL_GPIO_WritePin>
	    spiTxBufx[0] = 0x20|0x80;
 8008a5a:	4b12      	ldr	r3, [pc, #72]	; (8008aa4 <AKC_Init+0x11c>)
 8008a5c:	22a0      	movs	r2, #160	; 0xa0
 8008a5e:	701a      	strb	r2, [r3, #0]
	    HAL_SPI_Transmit(&hspi2,spiTxBufx,1,50);
 8008a60:	2332      	movs	r3, #50	; 0x32
 8008a62:	2201      	movs	r2, #1
 8008a64:	490f      	ldr	r1, [pc, #60]	; (8008aa4 <AKC_Init+0x11c>)
 8008a66:	4810      	ldr	r0, [pc, #64]	; (8008aa8 <AKC_Init+0x120>)
 8008a68:	f7fc fab2 	bl	8004fd0 <HAL_SPI_Transmit>
	    __HAL_SPI_DISABLE(&hspi2);
 8008a6c:	4b0e      	ldr	r3, [pc, #56]	; (8008aa8 <AKC_Init+0x120>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a0d      	ldr	r2, [pc, #52]	; (8008aa8 <AKC_Init+0x120>)
 8008a72:	6812      	ldr	r2, [r2, #0]
 8008a74:	6812      	ldr	r2, [r2, #0]
 8008a76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a7a:	601a      	str	r2, [r3, #0]
	    HAL_SPI_Receive(&hspi2,spiRxBufx,1,50);
 8008a7c:	2332      	movs	r3, #50	; 0x32
 8008a7e:	2201      	movs	r2, #1
 8008a80:	490a      	ldr	r1, [pc, #40]	; (8008aac <AKC_Init+0x124>)
 8008a82:	4809      	ldr	r0, [pc, #36]	; (8008aa8 <AKC_Init+0x120>)
 8008a84:	f7fc fc08 	bl	8005298 <HAL_SPI_Receive>
	    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_SET);
 8008a88:	2201      	movs	r2, #1
 8008a8a:	2101      	movs	r1, #1
 8008a8c:	4804      	ldr	r0, [pc, #16]	; (8008aa0 <AKC_Init+0x118>)
 8008a8e:	f7f8 f853 	bl	8000b38 <HAL_GPIO_WritePin>


	  /* USER CODE END 2 */
}
 8008a92:	bf00      	nop
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop
 8008a98:	48000c00 	.word	0x48000c00
 8008a9c:	48000400 	.word	0x48000400
 8008aa0:	48001000 	.word	0x48001000
 8008aa4:	2000019c 	.word	0x2000019c
 8008aa8:	200002f8 	.word	0x200002f8
 8008aac:	200001a8 	.word	0x200001a8

08008ab0 <AKC_Pomiar>:

void AKC_Pomiar()
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_RESET);
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	4831      	ldr	r0, [pc, #196]	; (8008b80 <AKC_Pomiar+0xd0>)
 8008aba:	f7f8 f83d 	bl	8000b38 <HAL_GPIO_WritePin>
    spiTxBufx[0] = 0x29|0x80;
 8008abe:	4b31      	ldr	r3, [pc, #196]	; (8008b84 <AKC_Pomiar+0xd4>)
 8008ac0:	22a9      	movs	r2, #169	; 0xa9
 8008ac2:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2,spiTxBufx,1,50);
 8008ac4:	2332      	movs	r3, #50	; 0x32
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	492e      	ldr	r1, [pc, #184]	; (8008b84 <AKC_Pomiar+0xd4>)
 8008aca:	482f      	ldr	r0, [pc, #188]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008acc:	f7fc fa80 	bl	8004fd0 <HAL_SPI_Transmit>
    __HAL_SPI_DISABLE(&hspi2);
 8008ad0:	4b2d      	ldr	r3, [pc, #180]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a2c      	ldr	r2, [pc, #176]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008ad6:	6812      	ldr	r2, [r2, #0]
 8008ad8:	6812      	ldr	r2, [r2, #0]
 8008ada:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008ade:	601a      	str	r2, [r3, #0]
    HAL_SPI_Receive(&hspi2,spiRxBufx,1,50);
 8008ae0:	2332      	movs	r3, #50	; 0x32
 8008ae2:	2201      	movs	r2, #1
 8008ae4:	4929      	ldr	r1, [pc, #164]	; (8008b8c <AKC_Pomiar+0xdc>)
 8008ae6:	4828      	ldr	r0, [pc, #160]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008ae8:	f7fc fbd6 	bl	8005298 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_SET);
 8008aec:	2201      	movs	r2, #1
 8008aee:	2101      	movs	r1, #1
 8008af0:	4823      	ldr	r0, [pc, #140]	; (8008b80 <AKC_Pomiar+0xd0>)
 8008af2:	f7f8 f821 	bl	8000b38 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_RESET);
 8008af6:	2200      	movs	r2, #0
 8008af8:	2101      	movs	r1, #1
 8008afa:	4821      	ldr	r0, [pc, #132]	; (8008b80 <AKC_Pomiar+0xd0>)
 8008afc:	f7f8 f81c 	bl	8000b38 <HAL_GPIO_WritePin>
    spiTxBufy[0] = 0x2B|0x80;
 8008b00:	4b23      	ldr	r3, [pc, #140]	; (8008b90 <AKC_Pomiar+0xe0>)
 8008b02:	22ab      	movs	r2, #171	; 0xab
 8008b04:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2,spiTxBufy,1,50);
 8008b06:	2332      	movs	r3, #50	; 0x32
 8008b08:	2201      	movs	r2, #1
 8008b0a:	4921      	ldr	r1, [pc, #132]	; (8008b90 <AKC_Pomiar+0xe0>)
 8008b0c:	481e      	ldr	r0, [pc, #120]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b0e:	f7fc fa5f 	bl	8004fd0 <HAL_SPI_Transmit>
    __HAL_SPI_DISABLE(&hspi2);
 8008b12:	4b1d      	ldr	r3, [pc, #116]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a1c      	ldr	r2, [pc, #112]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b18:	6812      	ldr	r2, [r2, #0]
 8008b1a:	6812      	ldr	r2, [r2, #0]
 8008b1c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b20:	601a      	str	r2, [r3, #0]
    HAL_SPI_Receive(&hspi2,spiRxBufy,1,50);
 8008b22:	2332      	movs	r3, #50	; 0x32
 8008b24:	2201      	movs	r2, #1
 8008b26:	491b      	ldr	r1, [pc, #108]	; (8008b94 <AKC_Pomiar+0xe4>)
 8008b28:	4817      	ldr	r0, [pc, #92]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b2a:	f7fc fbb5 	bl	8005298 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_SET);
 8008b2e:	2201      	movs	r2, #1
 8008b30:	2101      	movs	r1, #1
 8008b32:	4813      	ldr	r0, [pc, #76]	; (8008b80 <AKC_Pomiar+0xd0>)
 8008b34:	f7f8 f800 	bl	8000b38 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_RESET);
 8008b38:	2200      	movs	r2, #0
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	4810      	ldr	r0, [pc, #64]	; (8008b80 <AKC_Pomiar+0xd0>)
 8008b3e:	f7f7 fffb 	bl	8000b38 <HAL_GPIO_WritePin>
    spiTxBufz[0] = 0x2D|0x80;
 8008b42:	4b15      	ldr	r3, [pc, #84]	; (8008b98 <AKC_Pomiar+0xe8>)
 8008b44:	22ad      	movs	r2, #173	; 0xad
 8008b46:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&hspi2,spiTxBufz,1,50);
 8008b48:	2332      	movs	r3, #50	; 0x32
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	4912      	ldr	r1, [pc, #72]	; (8008b98 <AKC_Pomiar+0xe8>)
 8008b4e:	480e      	ldr	r0, [pc, #56]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b50:	f7fc fa3e 	bl	8004fd0 <HAL_SPI_Transmit>
    __HAL_SPI_DISABLE(&hspi2);
 8008b54:	4b0c      	ldr	r3, [pc, #48]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a0b      	ldr	r2, [pc, #44]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b5a:	6812      	ldr	r2, [r2, #0]
 8008b5c:	6812      	ldr	r2, [r2, #0]
 8008b5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b62:	601a      	str	r2, [r3, #0]
    HAL_SPI_Receive(&hspi2,spiRxBufz,1,50);
 8008b64:	2332      	movs	r3, #50	; 0x32
 8008b66:	2201      	movs	r2, #1
 8008b68:	490c      	ldr	r1, [pc, #48]	; (8008b9c <AKC_Pomiar+0xec>)
 8008b6a:	4807      	ldr	r0, [pc, #28]	; (8008b88 <AKC_Pomiar+0xd8>)
 8008b6c:	f7fc fb94 	bl	8005298 <HAL_SPI_Receive>
    HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,GPIO_PIN_SET);
 8008b70:	2201      	movs	r2, #1
 8008b72:	2101      	movs	r1, #1
 8008b74:	4802      	ldr	r0, [pc, #8]	; (8008b80 <AKC_Pomiar+0xd0>)
 8008b76:	f7f7 ffdf 	bl	8000b38 <HAL_GPIO_WritePin>
}
 8008b7a:	bf00      	nop
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	48001000 	.word	0x48001000
 8008b84:	2000019c 	.word	0x2000019c
 8008b88:	200002f8 	.word	0x200002f8
 8008b8c:	200001a8 	.word	0x200001a8
 8008b90:	20000198 	.word	0x20000198
 8008b94:	200001a4 	.word	0x200001a4
 8008b98:	20000194 	.word	0x20000194
 8008b9c:	200001a0 	.word	0x200001a0

08008ba0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b0b8      	sub	sp, #224	; 0xe0
 8008ba4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008ba6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008baa:	2244      	movs	r2, #68	; 0x44
 8008bac:	2100      	movs	r1, #0
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f001 fc72 	bl	800a498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008bb4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8008bb8:	2200      	movs	r2, #0
 8008bba:	601a      	str	r2, [r3, #0]
 8008bbc:	605a      	str	r2, [r3, #4]
 8008bbe:	609a      	str	r2, [r3, #8]
 8008bc0:	60da      	str	r2, [r3, #12]
 8008bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008bc4:	463b      	mov	r3, r7
 8008bc6:	2288      	movs	r2, #136	; 0x88
 8008bc8:	2100      	movs	r1, #0
 8008bca:	4618      	mov	r0, r3
 8008bcc:	f001 fc64 	bl	800a498 <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8008bd0:	f7f9 ff0a 	bl	80029e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8008bd4:	4a45      	ldr	r2, [pc, #276]	; (8008cec <SystemClock_Config+0x14c>)
 8008bd6:	4b45      	ldr	r3, [pc, #276]	; (8008cec <SystemClock_Config+0x14c>)
 8008bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008bdc:	f023 0318 	bic.w	r3, r3, #24
 8008be0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8008be4:	231c      	movs	r3, #28
 8008be6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8008bea:	2301      	movs	r3, #1
 8008bec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8008bfc:	2300      	movs	r3, #0
 8008bfe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8008c02:	2360      	movs	r3, #96	; 0x60
 8008c04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008c08:	2302      	movs	r3, #2
 8008c0a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8008c0e:	2301      	movs	r3, #1
 8008c10:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8008c14:	2301      	movs	r3, #1
 8008c16:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 8008c1a:	2314      	movs	r3, #20
 8008c1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8008c20:	2307      	movs	r3, #7
 8008c22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8008c26:	2302      	movs	r3, #2
 8008c28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8008c2c:	2302      	movs	r3, #2
 8008c2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008c32:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7fa f822 	bl	8002c80 <HAL_RCC_OscConfig>
 8008c3c:	4603      	mov	r3, r0
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d001      	beq.n	8008c46 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8008c42:	f000 f857 	bl	8008cf4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008c46:	230f      	movs	r3, #15
 8008c48:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008c4c:	2303      	movs	r3, #3
 8008c4e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8008c52:	2380      	movs	r3, #128	; 0x80
 8008c54:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8008c64:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8008c68:	2101      	movs	r1, #1
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7fa fb6c 	bl	8003348 <HAL_RCC_ClockConfig>
 8008c70:	4603      	mov	r3, r0
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d001      	beq.n	8008c7a <SystemClock_Config+0xda>
  {
    Error_Handler();
 8008c76:	f000 f83d 	bl	8008cf4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8008c7a:	4b1d      	ldr	r3, [pc, #116]	; (8008cf0 <SystemClock_Config+0x150>)
 8008c7c:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_USB;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8008c82:	2300      	movs	r3, #0
 8008c84:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8008c86:	2300      	movs	r3, #0
 8008c88:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8008c8e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c92:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8008c96:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008c9a:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8008ca4:	2318      	movs	r3, #24
 8008ca6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8008ca8:	2307      	movs	r3, #7
 8008caa:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008cac:	2302      	movs	r3, #2
 8008cae:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008cb0:	2302      	movs	r3, #2
 8008cb2:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK;
 8008cb4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8008cb8:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008cba:	463b      	mov	r3, r7
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f7fa fd55 	bl	800376c <HAL_RCCEx_PeriphCLKConfig>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d001      	beq.n	8008ccc <SystemClock_Config+0x12c>
  {
    Error_Handler();
 8008cc8:	f000 f814 	bl	8008cf4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8008ccc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8008cd0:	f7f9 fea8 	bl	8002a24 <HAL_PWREx_ControlVoltageScaling>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d001      	beq.n	8008cde <SystemClock_Config+0x13e>
  {
    Error_Handler();
 8008cda:	f000 f80b 	bl	8008cf4 <Error_Handler>
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8008cde:	f7fb fca3 	bl	8004628 <HAL_RCCEx_EnableMSIPLLMode>
}
 8008ce2:	bf00      	nop
 8008ce4:	37e0      	adds	r7, #224	; 0xe0
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	bd80      	pop	{r7, pc}
 8008cea:	bf00      	nop
 8008cec:	40021000 	.word	0x40021000
 8008cf0:	000228c2 	.word	0x000228c2

08008cf4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008cf8:	bf00      	nop
 8008cfa:	46bd      	mov	sp, r7
 8008cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d00:	4770      	bx	lr
	...

08008d04 <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	af00      	add	r7, sp, #0

  hqspi.Instance = QUADSPI;
 8008d08:	4b0f      	ldr	r3, [pc, #60]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d0a:	4a10      	ldr	r2, [pc, #64]	; (8008d4c <MX_QUADSPI_Init+0x48>)
 8008d0c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8008d0e:	4b0e      	ldr	r3, [pc, #56]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d10:	22ff      	movs	r2, #255	; 0xff
 8008d12:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8008d14:	4b0c      	ldr	r3, [pc, #48]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d16:	2201      	movs	r2, #1
 8008d18:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8008d1a:	4b0b      	ldr	r3, [pc, #44]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d1c:	2200      	movs	r2, #0
 8008d1e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8008d20:	4b09      	ldr	r3, [pc, #36]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d22:	2201      	movs	r2, #1
 8008d24:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8008d26:	4b08      	ldr	r3, [pc, #32]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d28:	2200      	movs	r2, #0
 8008d2a:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8008d2c:	4b06      	ldr	r3, [pc, #24]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d2e:	2200      	movs	r2, #0
 8008d30:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8008d32:	4805      	ldr	r0, [pc, #20]	; (8008d48 <MX_QUADSPI_Init+0x44>)
 8008d34:	f7f9 fedc 	bl	8002af0 <HAL_QSPI_Init>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d001      	beq.n	8008d42 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8008d3e:	f7ff ffd9 	bl	8008cf4 <Error_Handler>
  }

}
 8008d42:	bf00      	nop
 8008d44:	bd80      	pop	{r7, pc}
 8008d46:	bf00      	nop
 8008d48:	200001ac 	.word	0x200001ac
 8008d4c:	a0001000 	.word	0xa0001000

08008d50 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b08a      	sub	sp, #40	; 0x28
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d58:	f107 0314 	add.w	r3, r7, #20
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	601a      	str	r2, [r3, #0]
 8008d60:	605a      	str	r2, [r3, #4]
 8008d62:	609a      	str	r2, [r3, #8]
 8008d64:	60da      	str	r2, [r3, #12]
 8008d66:	611a      	str	r2, [r3, #16]
  if(qspiHandle->Instance==QUADSPI)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4a17      	ldr	r2, [pc, #92]	; (8008dcc <HAL_QSPI_MspInit+0x7c>)
 8008d6e:	4293      	cmp	r3, r2
 8008d70:	d128      	bne.n	8008dc4 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8008d72:	4a17      	ldr	r2, [pc, #92]	; (8008dd0 <HAL_QSPI_MspInit+0x80>)
 8008d74:	4b16      	ldr	r3, [pc, #88]	; (8008dd0 <HAL_QSPI_MspInit+0x80>)
 8008d76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d7c:	6513      	str	r3, [r2, #80]	; 0x50
 8008d7e:	4b14      	ldr	r3, [pc, #80]	; (8008dd0 <HAL_QSPI_MspInit+0x80>)
 8008d80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d86:	613b      	str	r3, [r7, #16]
 8008d88:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8008d8a:	4a11      	ldr	r2, [pc, #68]	; (8008dd0 <HAL_QSPI_MspInit+0x80>)
 8008d8c:	4b10      	ldr	r3, [pc, #64]	; (8008dd0 <HAL_QSPI_MspInit+0x80>)
 8008d8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d90:	f043 0310 	orr.w	r3, r3, #16
 8008d94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008d96:	4b0e      	ldr	r3, [pc, #56]	; (8008dd0 <HAL_QSPI_MspInit+0x80>)
 8008d98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d9a:	f003 0310 	and.w	r3, r3, #16
 8008d9e:	60fb      	str	r3, [r7, #12]
 8008da0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8008da2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8008da6:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008da8:	2302      	movs	r3, #2
 8008daa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dac:	2300      	movs	r3, #0
 8008dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008db0:	2303      	movs	r3, #3
 8008db2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8008db4:	230a      	movs	r3, #10
 8008db6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008db8:	f107 0314 	add.w	r3, r7, #20
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	4805      	ldr	r0, [pc, #20]	; (8008dd4 <HAL_QSPI_MspInit+0x84>)
 8008dc0:	f7f7 fd12 	bl	80007e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8008dc4:	bf00      	nop
 8008dc6:	3728      	adds	r7, #40	; 0x28
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	a0001000 	.word	0xa0001000
 8008dd0:	40021000 	.word	0x40021000
 8008dd4:	48001000 	.word	0x48001000

08008dd8 <MX_SAI1_Init>:
SAI_HandleTypeDef hsai_BlockA1;
SAI_HandleTypeDef hsai_BlockB1;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	af00      	add	r7, sp, #0

  hsai_BlockA1.Instance = SAI1_Block_A;
 8008ddc:	4b3c      	ldr	r3, [pc, #240]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008dde:	4a3d      	ldr	r2, [pc, #244]	; (8008ed4 <MX_SAI1_Init+0xfc>)
 8008de0:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 8008de2:	4b3b      	ldr	r3, [pc, #236]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008de4:	2200      	movs	r2, #0
 8008de6:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8008de8:	4b39      	ldr	r3, [pc, #228]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008dea:	2200      	movs	r2, #0
 8008dec:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 8008dee:	4b38      	ldr	r3, [pc, #224]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008df0:	2240      	movs	r2, #64	; 0x40
 8008df2:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8008df4:	4b36      	ldr	r3, [pc, #216]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008df6:	2200      	movs	r2, #0
 8008df8:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8008dfa:	4b35      	ldr	r3, [pc, #212]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 8008e00:	4b33      	ldr	r3, [pc, #204]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e02:	2200      	movs	r2, #0
 8008e04:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8008e06:	4b32      	ldr	r3, [pc, #200]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e08:	2200      	movs	r2, #0
 8008e0a:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8008e0c:	4b30      	ldr	r3, [pc, #192]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e0e:	2200      	movs	r2, #0
 8008e10:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8008e12:	4b2f      	ldr	r3, [pc, #188]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e14:	2200      	movs	r2, #0
 8008e16:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8008e18:	4b2d      	ldr	r3, [pc, #180]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e1a:	4a2f      	ldr	r2, [pc, #188]	; (8008ed8 <MX_SAI1_Init+0x100>)
 8008e1c:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8008e1e:	4b2c      	ldr	r3, [pc, #176]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e20:	2200      	movs	r2, #0
 8008e22:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8008e24:	4b2a      	ldr	r3, [pc, #168]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 8008e2a:	4b29      	ldr	r3, [pc, #164]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8008e30:	4b27      	ldr	r3, [pc, #156]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e32:	2200      	movs	r2, #0
 8008e34:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 8008e36:	4b26      	ldr	r3, [pc, #152]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e38:	2208      	movs	r2, #8
 8008e3a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8008e3c:	4b24      	ldr	r3, [pc, #144]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e3e:	2201      	movs	r2, #1
 8008e40:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8008e42:	4b23      	ldr	r3, [pc, #140]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e44:	2200      	movs	r2, #0
 8008e46:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8008e48:	4b21      	ldr	r3, [pc, #132]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8008e4e:	4b20      	ldr	r3, [pc, #128]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e50:	2200      	movs	r2, #0
 8008e52:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 8008e54:	4b1e      	ldr	r3, [pc, #120]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e56:	2200      	movs	r2, #0
 8008e58:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8008e5a:	4b1d      	ldr	r3, [pc, #116]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 8008e60:	4b1b      	ldr	r3, [pc, #108]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e62:	2201      	movs	r2, #1
 8008e64:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 8008e66:	4b1a      	ldr	r3, [pc, #104]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e68:	2200      	movs	r2, #0
 8008e6a:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 8008e6c:	4818      	ldr	r0, [pc, #96]	; (8008ed0 <MX_SAI1_Init+0xf8>)
 8008e6e:	f7fb fe8d 	bl	8004b8c <HAL_SAI_Init>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d001      	beq.n	8008e7c <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 8008e78:	f7ff ff3c 	bl	8008cf4 <Error_Handler>
  }

  hsai_BlockB1.Instance = SAI1_Block_B;
 8008e7c:	4b17      	ldr	r3, [pc, #92]	; (8008edc <MX_SAI1_Init+0x104>)
 8008e7e:	4a18      	ldr	r2, [pc, #96]	; (8008ee0 <MX_SAI1_Init+0x108>)
 8008e80:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_SPDIF_PROTOCOL;
 8008e82:	4b16      	ldr	r3, [pc, #88]	; (8008edc <MX_SAI1_Init+0x104>)
 8008e84:	2204      	movs	r2, #4
 8008e86:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODEMASTER_TX;
 8008e88:	4b14      	ldr	r3, [pc, #80]	; (8008edc <MX_SAI1_Init+0x104>)
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.Synchro = SAI_ASYNCHRONOUS;
 8008e8e:	4b13      	ldr	r3, [pc, #76]	; (8008edc <MX_SAI1_Init+0x104>)
 8008e90:	2200      	movs	r2, #0
 8008e92:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8008e94:	4b11      	ldr	r3, [pc, #68]	; (8008edc <MX_SAI1_Init+0x104>)
 8008e96:	2200      	movs	r2, #0
 8008e98:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8008e9a:	4b10      	ldr	r3, [pc, #64]	; (8008edc <MX_SAI1_Init+0x104>)
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8008ea0:	4b0e      	ldr	r3, [pc, #56]	; (8008edc <MX_SAI1_Init+0x104>)
 8008ea2:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8008ea6:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8008ea8:	4b0c      	ldr	r3, [pc, #48]	; (8008edc <MX_SAI1_Init+0x104>)
 8008eaa:	2200      	movs	r2, #0
 8008eac:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8008eae:	4b0b      	ldr	r3, [pc, #44]	; (8008edc <MX_SAI1_Init+0x104>)
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8008eb4:	4b09      	ldr	r3, [pc, #36]	; (8008edc <MX_SAI1_Init+0x104>)
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 8008eba:	4808      	ldr	r0, [pc, #32]	; (8008edc <MX_SAI1_Init+0x104>)
 8008ebc:	f7fb fe66 	bl	8004b8c <HAL_SAI_Init>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d001      	beq.n	8008eca <MX_SAI1_Init+0xf2>
  {
    Error_Handler();
 8008ec6:	f7ff ff15 	bl	8008cf4 <Error_Handler>
  }

}
 8008eca:	bf00      	nop
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	20000274 	.word	0x20000274
 8008ed4:	40015404 	.word	0x40015404
 8008ed8:	0002ee00 	.word	0x0002ee00
 8008edc:	200001f0 	.word	0x200001f0
 8008ee0:	40015424 	.word	0x40015424

08008ee4 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b08a      	sub	sp, #40	; 0x28
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	4a33      	ldr	r2, [pc, #204]	; (8008fc0 <HAL_SAI_MspInit+0xdc>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d135      	bne.n	8008f62 <HAL_SAI_MspInit+0x7e>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 8008ef6:	4b33      	ldr	r3, [pc, #204]	; (8008fc4 <HAL_SAI_MspInit+0xe0>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d10b      	bne.n	8008f16 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8008efe:	4a32      	ldr	r2, [pc, #200]	; (8008fc8 <HAL_SAI_MspInit+0xe4>)
 8008f00:	4b31      	ldr	r3, [pc, #196]	; (8008fc8 <HAL_SAI_MspInit+0xe4>)
 8008f02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f04:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008f08:	6613      	str	r3, [r2, #96]	; 0x60
 8008f0a:	4b2f      	ldr	r3, [pc, #188]	; (8008fc8 <HAL_SAI_MspInit+0xe4>)
 8008f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f12:	613b      	str	r3, [r7, #16]
 8008f14:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 8008f16:	4b2b      	ldr	r3, [pc, #172]	; (8008fc4 <HAL_SAI_MspInit+0xe0>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	3301      	adds	r3, #1
 8008f1c:	4a29      	ldr	r2, [pc, #164]	; (8008fc4 <HAL_SAI_MspInit+0xe0>)
 8008f1e:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 8008f20:	2374      	movs	r3, #116	; 0x74
 8008f22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f24:	2302      	movs	r3, #2
 8008f26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f28:	2300      	movs	r3, #0
 8008f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f2c:	2303      	movs	r3, #3
 8008f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8008f30:	230d      	movs	r3, #13
 8008f32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008f34:	f107 0314 	add.w	r3, r7, #20
 8008f38:	4619      	mov	r1, r3
 8008f3a:	4824      	ldr	r0, [pc, #144]	; (8008fcc <HAL_SAI_MspInit+0xe8>)
 8008f3c:	f7f7 fc54 	bl	80007e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8008f40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f46:	2302      	movs	r3, #2
 8008f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8008f52:	230d      	movs	r3, #13
 8008f54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 8008f56:	f107 0314 	add.w	r3, r7, #20
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	481b      	ldr	r0, [pc, #108]	; (8008fcc <HAL_SAI_MspInit+0xe8>)
 8008f5e:	f7f7 fc43 	bl	80007e8 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4a1a      	ldr	r2, [pc, #104]	; (8008fd0 <HAL_SAI_MspInit+0xec>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d124      	bne.n	8008fb6 <HAL_SAI_MspInit+0xd2>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8008f6c:	4b15      	ldr	r3, [pc, #84]	; (8008fc4 <HAL_SAI_MspInit+0xe0>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d10b      	bne.n	8008f8c <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8008f74:	4a14      	ldr	r2, [pc, #80]	; (8008fc8 <HAL_SAI_MspInit+0xe4>)
 8008f76:	4b14      	ldr	r3, [pc, #80]	; (8008fc8 <HAL_SAI_MspInit+0xe4>)
 8008f78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008f7e:	6613      	str	r3, [r2, #96]	; 0x60
 8008f80:	4b11      	ldr	r3, [pc, #68]	; (8008fc8 <HAL_SAI_MspInit+0xe4>)
 8008f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f88:	60fb      	str	r3, [r7, #12]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8008f8c:	4b0d      	ldr	r3, [pc, #52]	; (8008fc4 <HAL_SAI_MspInit+0xe0>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	3301      	adds	r3, #1
 8008f92:	4a0c      	ldr	r2, [pc, #48]	; (8008fc4 <HAL_SAI_MspInit+0xe0>)
 8008f94:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 8008f96:	2380      	movs	r3, #128	; 0x80
 8008f98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f9a:	2302      	movs	r3, #2
 8008f9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8008fa6:	230d      	movs	r3, #13
 8008fa8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8008faa:	f107 0314 	add.w	r3, r7, #20
 8008fae:	4619      	mov	r1, r3
 8008fb0:	4806      	ldr	r0, [pc, #24]	; (8008fcc <HAL_SAI_MspInit+0xe8>)
 8008fb2:	f7f7 fc19 	bl	80007e8 <HAL_GPIO_Init>

    }
}
 8008fb6:	bf00      	nop
 8008fb8:	3728      	adds	r7, #40	; 0x28
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	bd80      	pop	{r7, pc}
 8008fbe:	bf00      	nop
 8008fc0:	40015404 	.word	0x40015404
 8008fc4:	200000a8 	.word	0x200000a8
 8008fc8:	40021000 	.word	0x40021000
 8008fcc:	48001000 	.word	0x48001000
 8008fd0:	40015424 	.word	0x40015424

08008fd4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8008fd8:	4b1b      	ldr	r3, [pc, #108]	; (8009048 <MX_SPI2_Init+0x74>)
 8008fda:	4a1c      	ldr	r2, [pc, #112]	; (800904c <MX_SPI2_Init+0x78>)
 8008fdc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8008fde:	4b1a      	ldr	r3, [pc, #104]	; (8009048 <MX_SPI2_Init+0x74>)
 8008fe0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8008fe4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8008fe6:	4b18      	ldr	r3, [pc, #96]	; (8009048 <MX_SPI2_Init+0x74>)
 8008fe8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008fec:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8008fee:	4b16      	ldr	r3, [pc, #88]	; (8009048 <MX_SPI2_Init+0x74>)
 8008ff0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008ff4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8008ff6:	4b14      	ldr	r3, [pc, #80]	; (8009048 <MX_SPI2_Init+0x74>)
 8008ff8:	2200      	movs	r2, #0
 8008ffa:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8008ffc:	4b12      	ldr	r3, [pc, #72]	; (8009048 <MX_SPI2_Init+0x74>)
 8008ffe:	2200      	movs	r2, #0
 8009000:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8009002:	4b11      	ldr	r3, [pc, #68]	; (8009048 <MX_SPI2_Init+0x74>)
 8009004:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009008:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800900a:	4b0f      	ldr	r3, [pc, #60]	; (8009048 <MX_SPI2_Init+0x74>)
 800900c:	2218      	movs	r2, #24
 800900e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009010:	4b0d      	ldr	r3, [pc, #52]	; (8009048 <MX_SPI2_Init+0x74>)
 8009012:	2200      	movs	r2, #0
 8009014:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8009016:	4b0c      	ldr	r3, [pc, #48]	; (8009048 <MX_SPI2_Init+0x74>)
 8009018:	2200      	movs	r2, #0
 800901a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800901c:	4b0a      	ldr	r3, [pc, #40]	; (8009048 <MX_SPI2_Init+0x74>)
 800901e:	2200      	movs	r2, #0
 8009020:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8009022:	4b09      	ldr	r3, [pc, #36]	; (8009048 <MX_SPI2_Init+0x74>)
 8009024:	2207      	movs	r2, #7
 8009026:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009028:	4b07      	ldr	r3, [pc, #28]	; (8009048 <MX_SPI2_Init+0x74>)
 800902a:	2200      	movs	r2, #0
 800902c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800902e:	4b06      	ldr	r3, [pc, #24]	; (8009048 <MX_SPI2_Init+0x74>)
 8009030:	2208      	movs	r2, #8
 8009032:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009034:	4804      	ldr	r0, [pc, #16]	; (8009048 <MX_SPI2_Init+0x74>)
 8009036:	f7fb ff43 	bl	8004ec0 <HAL_SPI_Init>
 800903a:	4603      	mov	r3, r0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d001      	beq.n	8009044 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8009040:	f7ff fe58 	bl	8008cf4 <Error_Handler>
  }

}
 8009044:	bf00      	nop
 8009046:	bd80      	pop	{r7, pc}
 8009048:	200002f8 	.word	0x200002f8
 800904c:	40003800 	.word	0x40003800

08009050 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b08a      	sub	sp, #40	; 0x28
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009058:	f107 0314 	add.w	r3, r7, #20
 800905c:	2200      	movs	r2, #0
 800905e:	601a      	str	r2, [r3, #0]
 8009060:	605a      	str	r2, [r3, #4]
 8009062:	609a      	str	r2, [r3, #8]
 8009064:	60da      	str	r2, [r3, #12]
 8009066:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	4a17      	ldr	r2, [pc, #92]	; (80090cc <HAL_SPI_MspInit+0x7c>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d127      	bne.n	80090c2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009072:	4a17      	ldr	r2, [pc, #92]	; (80090d0 <HAL_SPI_MspInit+0x80>)
 8009074:	4b16      	ldr	r3, [pc, #88]	; (80090d0 <HAL_SPI_MspInit+0x80>)
 8009076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800907c:	6593      	str	r3, [r2, #88]	; 0x58
 800907e:	4b14      	ldr	r3, [pc, #80]	; (80090d0 <HAL_SPI_MspInit+0x80>)
 8009080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009086:	613b      	str	r3, [r7, #16]
 8009088:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800908a:	4a11      	ldr	r2, [pc, #68]	; (80090d0 <HAL_SPI_MspInit+0x80>)
 800908c:	4b10      	ldr	r3, [pc, #64]	; (80090d0 <HAL_SPI_MspInit+0x80>)
 800908e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009090:	f043 0308 	orr.w	r3, r3, #8
 8009094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009096:	4b0e      	ldr	r3, [pc, #56]	; (80090d0 <HAL_SPI_MspInit+0x80>)
 8009098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800909a:	f003 0308 	and.w	r3, r3, #8
 800909e:	60fb      	str	r3, [r7, #12]
 80090a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MOSI_Pin;
 80090a2:	2312      	movs	r3, #18
 80090a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80090a6:	2302      	movs	r3, #2
 80090a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80090aa:	2300      	movs	r3, #0
 80090ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80090ae:	2303      	movs	r3, #3
 80090b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80090b2:	2305      	movs	r3, #5
 80090b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80090b6:	f107 0314 	add.w	r3, r7, #20
 80090ba:	4619      	mov	r1, r3
 80090bc:	4805      	ldr	r0, [pc, #20]	; (80090d4 <HAL_SPI_MspInit+0x84>)
 80090be:	f7f7 fb93 	bl	80007e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80090c2:	bf00      	nop
 80090c4:	3728      	adds	r7, #40	; 0x28
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	bf00      	nop
 80090cc:	40003800 	.word	0x40003800
 80090d0:	40021000 	.word	0x40021000
 80090d4:	48000c00 	.word	0x48000c00

080090d8 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 80090d8:	b580      	push	{r7, lr}
 80090da:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 80090dc:	4b19      	ldr	r3, [pc, #100]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 80090de:	4a1a      	ldr	r2, [pc, #104]	; (8009148 <BSP_LCD_GLASS_Init+0x70>)
 80090e0:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 80090e2:	4b18      	ldr	r3, [pc, #96]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 80090e4:	2200      	movs	r2, #0
 80090e6:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 80090e8:	4b16      	ldr	r3, [pc, #88]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 80090ea:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80090ee:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 80090f0:	4b14      	ldr	r3, [pc, #80]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 80090f2:	220c      	movs	r2, #12
 80090f4:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80090f6:	4b13      	ldr	r3, [pc, #76]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 80090f8:	2240      	movs	r2, #64	; 0x40
 80090fa:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80090fc:	4b11      	ldr	r3, [pc, #68]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 80090fe:	2200      	movs	r2, #0
 8009100:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8009102:	4b10      	ldr	r3, [pc, #64]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 8009104:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8009108:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800910a:	4b0e      	ldr	r3, [pc, #56]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 800910c:	2200      	movs	r2, #0
 800910e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8009110:	4b0c      	ldr	r3, [pc, #48]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 8009112:	2240      	movs	r2, #64	; 0x40
 8009114:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8009116:	4b0b      	ldr	r3, [pc, #44]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 8009118:	2200      	movs	r2, #0
 800911a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800911c:	4b09      	ldr	r3, [pc, #36]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 800911e:	2200      	movs	r2, #0
 8009120:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8009122:	4b08      	ldr	r3, [pc, #32]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 8009124:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009128:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800912a:	4b06      	ldr	r3, [pc, #24]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 800912c:	2200      	movs	r2, #0
 800912e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8009130:	4804      	ldr	r0, [pc, #16]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 8009132:	f000 f843 	bl	80091bc <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8009136:	4803      	ldr	r0, [pc, #12]	; (8009144 <BSP_LCD_GLASS_Init+0x6c>)
 8009138:	f7f9 fa82 	bl	8002640 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800913c:	f000 f834 	bl	80091a8 <BSP_LCD_GLASS_Clear>
}
 8009140:	bf00      	nop
 8009142:	bd80      	pop	{r7, pc}
 8009144:	2000036c 	.word	0x2000036c
 8009148:	40002400 	.word	0x40002400

0800914c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b084      	sub	sp, #16
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8009154:	2300      	movs	r3, #0
 8009156:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8009158:	e00b      	b.n	8009172 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800915a:	7bfb      	ldrb	r3, [r7, #15]
 800915c:	2200      	movs	r2, #0
 800915e:	2100      	movs	r1, #0
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f000 f9b9 	bl	80094d8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	3301      	adds	r3, #1
 800916a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800916c:	7bfb      	ldrb	r3, [r7, #15]
 800916e:	3301      	adds	r3, #1
 8009170:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	bf14      	ite	ne
 800917a:	2301      	movne	r3, #1
 800917c:	2300      	moveq	r3, #0
 800917e:	b2da      	uxtb	r2, r3
 8009180:	7bfb      	ldrb	r3, [r7, #15]
 8009182:	2b05      	cmp	r3, #5
 8009184:	bf94      	ite	ls
 8009186:	2301      	movls	r3, #1
 8009188:	2300      	movhi	r3, #0
 800918a:	b2db      	uxtb	r3, r3
 800918c:	4013      	ands	r3, r2
 800918e:	b2db      	uxtb	r3, r3
 8009190:	2b00      	cmp	r3, #0
 8009192:	d1e2      	bne.n	800915a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 8009194:	4803      	ldr	r0, [pc, #12]	; (80091a4 <BSP_LCD_GLASS_DisplayString+0x58>)
 8009196:	f7f9 fbc8 	bl	800292a <HAL_LCD_UpdateDisplayRequest>
}
 800919a:	bf00      	nop
 800919c:	3710      	adds	r7, #16
 800919e:	46bd      	mov	sp, r7
 80091a0:	bd80      	pop	{r7, pc}
 80091a2:	bf00      	nop
 80091a4:	2000036c 	.word	0x2000036c

080091a8 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80091ac:	4802      	ldr	r0, [pc, #8]	; (80091b8 <BSP_LCD_GLASS_Clear+0x10>)
 80091ae:	f7f9 fb62 	bl	8002876 <HAL_LCD_Clear>
}
 80091b2:	bf00      	nop
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	2000036c 	.word	0x2000036c

080091bc <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b0c0      	sub	sp, #256	; 0x100
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80091c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80091c8:	2200      	movs	r2, #0
 80091ca:	601a      	str	r2, [r3, #0]
 80091cc:	605a      	str	r2, [r3, #4]
 80091ce:	609a      	str	r2, [r3, #8]
 80091d0:	60da      	str	r2, [r3, #12]
 80091d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80091d4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80091d8:	2244      	movs	r2, #68	; 0x44
 80091da:	2100      	movs	r1, #0
 80091dc:	4618      	mov	r0, r3
 80091de:	f001 f95b 	bl	800a498 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80091e2:	f107 0320 	add.w	r3, r7, #32
 80091e6:	2288      	movs	r2, #136	; 0x88
 80091e8:	2100      	movs	r1, #0
 80091ea:	4618      	mov	r0, r3
 80091ec:	f001 f954 	bl	800a498 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 80091f0:	4a51      	ldr	r2, [pc, #324]	; (8009338 <LCD_MspInit+0x17c>)
 80091f2:	4b51      	ldr	r3, [pc, #324]	; (8009338 <LCD_MspInit+0x17c>)
 80091f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80091f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80091fa:	6593      	str	r3, [r2, #88]	; 0x58
 80091fc:	4b4e      	ldr	r3, [pc, #312]	; (8009338 <LCD_MspInit+0x17c>)
 80091fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009204:	61fb      	str	r3, [r7, #28]
 8009206:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8009208:	2304      	movs	r3, #4
 800920a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800920e:	2300      	movs	r3, #0
 8009210:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8009214:	2301      	movs	r3, #1
 8009216:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800921a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800921e:	4618      	mov	r0, r3
 8009220:	f7f9 fd2e 	bl	8002c80 <HAL_RCC_OscConfig>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d000      	beq.n	800922c <LCD_MspInit+0x70>
  {
    while (1);
 800922a:	e7fe      	b.n	800922a <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800922c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009230:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8009232:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009236:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800923a:	f107 0320 	add.w	r3, r7, #32
 800923e:	4618      	mov	r0, r3
 8009240:	f7fa fa94 	bl	800376c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009244:	4a3c      	ldr	r2, [pc, #240]	; (8009338 <LCD_MspInit+0x17c>)
 8009246:	4b3c      	ldr	r3, [pc, #240]	; (8009338 <LCD_MspInit+0x17c>)
 8009248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800924a:	f043 0301 	orr.w	r3, r3, #1
 800924e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009250:	4b39      	ldr	r3, [pc, #228]	; (8009338 <LCD_MspInit+0x17c>)
 8009252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009254:	f003 0301 	and.w	r3, r3, #1
 8009258:	61bb      	str	r3, [r7, #24]
 800925a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800925c:	4a36      	ldr	r2, [pc, #216]	; (8009338 <LCD_MspInit+0x17c>)
 800925e:	4b36      	ldr	r3, [pc, #216]	; (8009338 <LCD_MspInit+0x17c>)
 8009260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009262:	f043 0302 	orr.w	r3, r3, #2
 8009266:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009268:	4b33      	ldr	r3, [pc, #204]	; (8009338 <LCD_MspInit+0x17c>)
 800926a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800926c:	f003 0302 	and.w	r3, r3, #2
 8009270:	617b      	str	r3, [r7, #20]
 8009272:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009274:	4a30      	ldr	r2, [pc, #192]	; (8009338 <LCD_MspInit+0x17c>)
 8009276:	4b30      	ldr	r3, [pc, #192]	; (8009338 <LCD_MspInit+0x17c>)
 8009278:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800927a:	f043 0304 	orr.w	r3, r3, #4
 800927e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009280:	4b2d      	ldr	r3, [pc, #180]	; (8009338 <LCD_MspInit+0x17c>)
 8009282:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009284:	f003 0304 	and.w	r3, r3, #4
 8009288:	613b      	str	r3, [r7, #16]
 800928a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800928c:	4a2a      	ldr	r2, [pc, #168]	; (8009338 <LCD_MspInit+0x17c>)
 800928e:	4b2a      	ldr	r3, [pc, #168]	; (8009338 <LCD_MspInit+0x17c>)
 8009290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009292:	f043 0308 	orr.w	r3, r3, #8
 8009296:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009298:	4b27      	ldr	r3, [pc, #156]	; (8009338 <LCD_MspInit+0x17c>)
 800929a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800929c:	f003 0308 	and.w	r3, r3, #8
 80092a0:	60fb      	str	r3, [r7, #12]
 80092a2:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80092a4:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80092a8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80092ac:	2302      	movs	r3, #2
 80092ae:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80092b2:	2300      	movs	r3, #0
 80092b4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80092b8:	2303      	movs	r3, #3
 80092ba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80092be:	230b      	movs	r3, #11
 80092c0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80092c4:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80092c8:	4619      	mov	r1, r3
 80092ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80092ce:	f7f7 fa8b 	bl	80007e8 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80092d2:	f24f 2333 	movw	r3, #62003	; 0xf233
 80092d6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80092da:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80092de:	4619      	mov	r1, r3
 80092e0:	4816      	ldr	r0, [pc, #88]	; (800933c <LCD_MspInit+0x180>)
 80092e2:	f7f7 fa81 	bl	80007e8 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 80092e6:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 80092ea:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 80092ee:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80092f2:	4619      	mov	r1, r3
 80092f4:	4812      	ldr	r0, [pc, #72]	; (8009340 <LCD_MspInit+0x184>)
 80092f6:	f7f7 fa77 	bl	80007e8 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 80092fa:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 80092fe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8009302:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8009306:	4619      	mov	r1, r3
 8009308:	480e      	ldr	r0, [pc, #56]	; (8009344 <LCD_MspInit+0x188>)
 800930a:	f7f7 fa6d 	bl	80007e8 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800930e:	2002      	movs	r0, #2
 8009310:	f7f7 f940 	bl	8000594 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8009314:	4a08      	ldr	r2, [pc, #32]	; (8009338 <LCD_MspInit+0x17c>)
 8009316:	4b08      	ldr	r3, [pc, #32]	; (8009338 <LCD_MspInit+0x17c>)
 8009318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800931a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800931e:	6593      	str	r3, [r2, #88]	; 0x58
 8009320:	4b05      	ldr	r3, [pc, #20]	; (8009338 <LCD_MspInit+0x17c>)
 8009322:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009324:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009328:	60bb      	str	r3, [r7, #8]
 800932a:	68bb      	ldr	r3, [r7, #8]
}
 800932c:	bf00      	nop
 800932e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	40021000 	.word	0x40021000
 800933c:	48000400 	.word	0x48000400
 8009340:	48000800 	.word	0x48000800
 8009344:	48000c00 	.word	0x48000c00

08009348 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8009348:	b480      	push	{r7}
 800934a:	b085      	sub	sp, #20
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
 8009350:	460b      	mov	r3, r1
 8009352:	70fb      	strb	r3, [r7, #3]
 8009354:	4613      	mov	r3, r2
 8009356:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8009358:	2300      	movs	r3, #0
 800935a:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800935c:	2300      	movs	r3, #0
 800935e:	737b      	strb	r3, [r7, #13]
 8009360:	2300      	movs	r3, #0
 8009362:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	2b2f      	cmp	r3, #47	; 0x2f
 800936a:	d04d      	beq.n	8009408 <Convert+0xc0>
 800936c:	2b2f      	cmp	r3, #47	; 0x2f
 800936e:	dc11      	bgt.n	8009394 <Convert+0x4c>
 8009370:	2b29      	cmp	r3, #41	; 0x29
 8009372:	d02e      	beq.n	80093d2 <Convert+0x8a>
 8009374:	2b29      	cmp	r3, #41	; 0x29
 8009376:	dc06      	bgt.n	8009386 <Convert+0x3e>
 8009378:	2b25      	cmp	r3, #37	; 0x25
 800937a:	d04c      	beq.n	8009416 <Convert+0xce>
 800937c:	2b28      	cmp	r3, #40	; 0x28
 800937e:	d025      	beq.n	80093cc <Convert+0x84>
 8009380:	2b20      	cmp	r3, #32
 8009382:	d01c      	beq.n	80093be <Convert+0x76>
 8009384:	e057      	b.n	8009436 <Convert+0xee>
 8009386:	2b2b      	cmp	r3, #43	; 0x2b
 8009388:	d03a      	beq.n	8009400 <Convert+0xb8>
 800938a:	2b2b      	cmp	r3, #43	; 0x2b
 800938c:	db1a      	blt.n	80093c4 <Convert+0x7c>
 800938e:	2b2d      	cmp	r3, #45	; 0x2d
 8009390:	d032      	beq.n	80093f8 <Convert+0xb0>
 8009392:	e050      	b.n	8009436 <Convert+0xee>
 8009394:	2b6d      	cmp	r3, #109	; 0x6d
 8009396:	d023      	beq.n	80093e0 <Convert+0x98>
 8009398:	2b6d      	cmp	r3, #109	; 0x6d
 800939a:	dc04      	bgt.n	80093a6 <Convert+0x5e>
 800939c:	2b39      	cmp	r3, #57	; 0x39
 800939e:	dd42      	ble.n	8009426 <Convert+0xde>
 80093a0:	2b64      	cmp	r3, #100	; 0x64
 80093a2:	d019      	beq.n	80093d8 <Convert+0x90>
 80093a4:	e047      	b.n	8009436 <Convert+0xee>
 80093a6:	2bb0      	cmp	r3, #176	; 0xb0
 80093a8:	d031      	beq.n	800940e <Convert+0xc6>
 80093aa:	2bb0      	cmp	r3, #176	; 0xb0
 80093ac:	dc02      	bgt.n	80093b4 <Convert+0x6c>
 80093ae:	2b6e      	cmp	r3, #110	; 0x6e
 80093b0:	d01a      	beq.n	80093e8 <Convert+0xa0>
 80093b2:	e040      	b.n	8009436 <Convert+0xee>
 80093b4:	2bb5      	cmp	r3, #181	; 0xb5
 80093b6:	d01b      	beq.n	80093f0 <Convert+0xa8>
 80093b8:	2bff      	cmp	r3, #255	; 0xff
 80093ba:	d030      	beq.n	800941e <Convert+0xd6>
 80093bc:	e03b      	b.n	8009436 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80093be:	2300      	movs	r3, #0
 80093c0:	81fb      	strh	r3, [r7, #14]
      break;
 80093c2:	e057      	b.n	8009474 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80093c4:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80093c8:	81fb      	strh	r3, [r7, #14]
      break;
 80093ca:	e053      	b.n	8009474 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80093cc:	2328      	movs	r3, #40	; 0x28
 80093ce:	81fb      	strh	r3, [r7, #14]
      break;
 80093d0:	e050      	b.n	8009474 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80093d2:	2311      	movs	r3, #17
 80093d4:	81fb      	strh	r3, [r7, #14]
      break;
 80093d6:	e04d      	b.n	8009474 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 80093d8:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80093dc:	81fb      	strh	r3, [r7, #14]
      break;
 80093de:	e049      	b.n	8009474 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 80093e0:	f24b 2310 	movw	r3, #45584	; 0xb210
 80093e4:	81fb      	strh	r3, [r7, #14]
      break;
 80093e6:	e045      	b.n	8009474 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 80093e8:	f242 2310 	movw	r3, #8720	; 0x2210
 80093ec:	81fb      	strh	r3, [r7, #14]
      break;
 80093ee:	e041      	b.n	8009474 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 80093f0:	f246 0384 	movw	r3, #24708	; 0x6084
 80093f4:	81fb      	strh	r3, [r7, #14]
      break;
 80093f6:	e03d      	b.n	8009474 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 80093f8:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80093fc:	81fb      	strh	r3, [r7, #14]
      break;
 80093fe:	e039      	b.n	8009474 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8009400:	f24a 0314 	movw	r3, #40980	; 0xa014
 8009404:	81fb      	strh	r3, [r7, #14]
      break;
 8009406:	e035      	b.n	8009474 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8009408:	23c0      	movs	r3, #192	; 0xc0
 800940a:	81fb      	strh	r3, [r7, #14]
      break;
 800940c:	e032      	b.n	8009474 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 800940e:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 8009412:	81fb      	strh	r3, [r7, #14]
      break;
 8009414:	e02e      	b.n	8009474 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8009416:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800941a:	81fb      	strh	r3, [r7, #14]
      break;
 800941c:	e02a      	b.n	8009474 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800941e:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 8009422:	81fb      	strh	r3, [r7, #14]
      break ;
 8009424:	e026      	b.n	8009474 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	3b30      	subs	r3, #48	; 0x30
 800942c:	4a27      	ldr	r2, [pc, #156]	; (80094cc <Convert+0x184>)
 800942e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009432:	81fb      	strh	r3, [r7, #14]
      break;
 8009434:	e01e      	b.n	8009474 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	2b5a      	cmp	r3, #90	; 0x5a
 800943c:	d80a      	bhi.n	8009454 <Convert+0x10c>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	781b      	ldrb	r3, [r3, #0]
 8009442:	2b40      	cmp	r3, #64	; 0x40
 8009444:	d906      	bls.n	8009454 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	3b41      	subs	r3, #65	; 0x41
 800944c:	4a20      	ldr	r2, [pc, #128]	; (80094d0 <Convert+0x188>)
 800944e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009452:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	781b      	ldrb	r3, [r3, #0]
 8009458:	2b7a      	cmp	r3, #122	; 0x7a
 800945a:	d80a      	bhi.n	8009472 <Convert+0x12a>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	2b60      	cmp	r3, #96	; 0x60
 8009462:	d906      	bls.n	8009472 <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	3b61      	subs	r3, #97	; 0x61
 800946a:	4a19      	ldr	r2, [pc, #100]	; (80094d0 <Convert+0x188>)
 800946c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009470:	81fb      	strh	r3, [r7, #14]
      }
      break;
 8009472:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8009474:	78fb      	ldrb	r3, [r7, #3]
 8009476:	2b01      	cmp	r3, #1
 8009478:	d103      	bne.n	8009482 <Convert+0x13a>
  {
    ch |= 0x0002;
 800947a:	89fb      	ldrh	r3, [r7, #14]
 800947c:	f043 0302 	orr.w	r3, r3, #2
 8009480:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 8009482:	78bb      	ldrb	r3, [r7, #2]
 8009484:	2b01      	cmp	r3, #1
 8009486:	d103      	bne.n	8009490 <Convert+0x148>
  {
    ch |= 0x0020;
 8009488:	89fb      	ldrh	r3, [r7, #14]
 800948a:	f043 0320 	orr.w	r3, r3, #32
 800948e:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8009490:	230c      	movs	r3, #12
 8009492:	737b      	strb	r3, [r7, #13]
 8009494:	2300      	movs	r3, #0
 8009496:	733b      	strb	r3, [r7, #12]
 8009498:	e00f      	b.n	80094ba <Convert+0x172>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800949a:	7b3b      	ldrb	r3, [r7, #12]
 800949c:	89f9      	ldrh	r1, [r7, #14]
 800949e:	7b7a      	ldrb	r2, [r7, #13]
 80094a0:	fa41 f202 	asr.w	r2, r1, r2
 80094a4:	f002 020f 	and.w	r2, r2, #15
 80094a8:	490a      	ldr	r1, [pc, #40]	; (80094d4 <Convert+0x18c>)
 80094aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80094ae:	7b7b      	ldrb	r3, [r7, #13]
 80094b0:	3b04      	subs	r3, #4
 80094b2:	737b      	strb	r3, [r7, #13]
 80094b4:	7b3b      	ldrb	r3, [r7, #12]
 80094b6:	3301      	adds	r3, #1
 80094b8:	733b      	strb	r3, [r7, #12]
 80094ba:	7b3b      	ldrb	r3, [r7, #12]
 80094bc:	2b03      	cmp	r3, #3
 80094be:	d9ec      	bls.n	800949a <Convert+0x152>
  }
}
 80094c0:	bf00      	nop
 80094c2:	3714      	adds	r7, #20
 80094c4:	46bd      	mov	sp, r7
 80094c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ca:	4770      	bx	lr
 80094cc:	0800a704 	.word	0x0800a704
 80094d0:	0800a6d0 	.word	0x0800a6d0
 80094d4:	2000035c 	.word	0x2000035c

080094d8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	4608      	mov	r0, r1
 80094e2:	4611      	mov	r1, r2
 80094e4:	461a      	mov	r2, r3
 80094e6:	4603      	mov	r3, r0
 80094e8:	70fb      	strb	r3, [r7, #3]
 80094ea:	460b      	mov	r3, r1
 80094ec:	70bb      	strb	r3, [r7, #2]
 80094ee:	4613      	mov	r3, r2
 80094f0:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 80094f2:	2300      	movs	r3, #0
 80094f4:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 80094f6:	78ba      	ldrb	r2, [r7, #2]
 80094f8:	78fb      	ldrb	r3, [r7, #3]
 80094fa:	4619      	mov	r1, r3
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f7ff ff23 	bl	8009348 <Convert>

  switch (Position)
 8009502:	787b      	ldrb	r3, [r7, #1]
 8009504:	2b05      	cmp	r3, #5
 8009506:	f200 835b 	bhi.w	8009bc0 <WriteChar+0x6e8>
 800950a:	a201      	add	r2, pc, #4	; (adr r2, 8009510 <WriteChar+0x38>)
 800950c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009510:	08009529 	.word	0x08009529
 8009514:	08009623 	.word	0x08009623
 8009518:	0800973d 	.word	0x0800973d
 800951c:	0800983f 	.word	0x0800983f
 8009520:	0800996d 	.word	0x0800996d
 8009524:	08009ab7 	.word	0x08009ab7
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009528:	4b80      	ldr	r3, [pc, #512]	; (800972c <WriteChar+0x254>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	011b      	lsls	r3, r3, #4
 800952e:	f003 0210 	and.w	r2, r3, #16
 8009532:	4b7e      	ldr	r3, [pc, #504]	; (800972c <WriteChar+0x254>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	085b      	lsrs	r3, r3, #1
 8009538:	05db      	lsls	r3, r3, #23
 800953a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800953e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8009540:	4b7a      	ldr	r3, [pc, #488]	; (800972c <WriteChar+0x254>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	089b      	lsrs	r3, r3, #2
 8009546:	059b      	lsls	r3, r3, #22
 8009548:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800954c:	431a      	orrs	r2, r3
 800954e:	4b77      	ldr	r3, [pc, #476]	; (800972c <WriteChar+0x254>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009556:	4313      	orrs	r3, r2
 8009558:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	4a74      	ldr	r2, [pc, #464]	; (8009730 <WriteChar+0x258>)
 800955e:	2100      	movs	r1, #0
 8009560:	4874      	ldr	r0, [pc, #464]	; (8009734 <WriteChar+0x25c>)
 8009562:	f7f9 f929 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009566:	4b71      	ldr	r3, [pc, #452]	; (800972c <WriteChar+0x254>)
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	011b      	lsls	r3, r3, #4
 800956c:	f003 0210 	and.w	r2, r3, #16
 8009570:	4b6e      	ldr	r3, [pc, #440]	; (800972c <WriteChar+0x254>)
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	085b      	lsrs	r3, r3, #1
 8009576:	05db      	lsls	r3, r3, #23
 8009578:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800957c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800957e:	4b6b      	ldr	r3, [pc, #428]	; (800972c <WriteChar+0x254>)
 8009580:	685b      	ldr	r3, [r3, #4]
 8009582:	089b      	lsrs	r3, r3, #2
 8009584:	059b      	lsls	r3, r3, #22
 8009586:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800958a:	431a      	orrs	r2, r3
 800958c:	4b67      	ldr	r3, [pc, #412]	; (800972c <WriteChar+0x254>)
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009594:	4313      	orrs	r3, r2
 8009596:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	4a65      	ldr	r2, [pc, #404]	; (8009730 <WriteChar+0x258>)
 800959c:	2102      	movs	r1, #2
 800959e:	4865      	ldr	r0, [pc, #404]	; (8009734 <WriteChar+0x25c>)
 80095a0:	f7f9 f90a 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80095a4:	4b61      	ldr	r3, [pc, #388]	; (800972c <WriteChar+0x254>)
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	011b      	lsls	r3, r3, #4
 80095aa:	f003 0210 	and.w	r2, r3, #16
 80095ae:	4b5f      	ldr	r3, [pc, #380]	; (800972c <WriteChar+0x254>)
 80095b0:	689b      	ldr	r3, [r3, #8]
 80095b2:	085b      	lsrs	r3, r3, #1
 80095b4:	05db      	lsls	r3, r3, #23
 80095b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095ba:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80095bc:	4b5b      	ldr	r3, [pc, #364]	; (800972c <WriteChar+0x254>)
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	089b      	lsrs	r3, r3, #2
 80095c2:	059b      	lsls	r3, r3, #22
 80095c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80095c8:	431a      	orrs	r2, r3
 80095ca:	4b58      	ldr	r3, [pc, #352]	; (800972c <WriteChar+0x254>)
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80095d2:	4313      	orrs	r3, r2
 80095d4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	4a55      	ldr	r2, [pc, #340]	; (8009730 <WriteChar+0x258>)
 80095da:	2104      	movs	r1, #4
 80095dc:	4855      	ldr	r0, [pc, #340]	; (8009734 <WriteChar+0x25c>)
 80095de:	f7f9 f8eb 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80095e2:	4b52      	ldr	r3, [pc, #328]	; (800972c <WriteChar+0x254>)
 80095e4:	68db      	ldr	r3, [r3, #12]
 80095e6:	011b      	lsls	r3, r3, #4
 80095e8:	f003 0210 	and.w	r2, r3, #16
 80095ec:	4b4f      	ldr	r3, [pc, #316]	; (800972c <WriteChar+0x254>)
 80095ee:	68db      	ldr	r3, [r3, #12]
 80095f0:	085b      	lsrs	r3, r3, #1
 80095f2:	05db      	lsls	r3, r3, #23
 80095f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80095f8:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80095fa:	4b4c      	ldr	r3, [pc, #304]	; (800972c <WriteChar+0x254>)
 80095fc:	68db      	ldr	r3, [r3, #12]
 80095fe:	089b      	lsrs	r3, r3, #2
 8009600:	059b      	lsls	r3, r3, #22
 8009602:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009606:	431a      	orrs	r2, r3
 8009608:	4b48      	ldr	r3, [pc, #288]	; (800972c <WriteChar+0x254>)
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8009610:	4313      	orrs	r3, r2
 8009612:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	4a46      	ldr	r2, [pc, #280]	; (8009730 <WriteChar+0x258>)
 8009618:	2106      	movs	r1, #6
 800961a:	4846      	ldr	r0, [pc, #280]	; (8009734 <WriteChar+0x25c>)
 800961c:	f7f9 f8cc 	bl	80027b8 <HAL_LCD_Write>
      break;
 8009620:	e2cf      	b.n	8009bc2 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009622:	4b42      	ldr	r3, [pc, #264]	; (800972c <WriteChar+0x254>)
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	019b      	lsls	r3, r3, #6
 8009628:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800962c:	4b3f      	ldr	r3, [pc, #252]	; (800972c <WriteChar+0x254>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	085b      	lsrs	r3, r3, #1
 8009632:	035b      	lsls	r3, r3, #13
 8009634:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009638:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800963a:	4b3c      	ldr	r3, [pc, #240]	; (800972c <WriteChar+0x254>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	089b      	lsrs	r3, r3, #2
 8009640:	031b      	lsls	r3, r3, #12
 8009642:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009646:	431a      	orrs	r2, r3
 8009648:	4b38      	ldr	r3, [pc, #224]	; (800972c <WriteChar+0x254>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	08db      	lsrs	r3, r3, #3
 800964e:	015b      	lsls	r3, r3, #5
 8009650:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009654:	4313      	orrs	r3, r2
 8009656:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	4a37      	ldr	r2, [pc, #220]	; (8009738 <WriteChar+0x260>)
 800965c:	2100      	movs	r1, #0
 800965e:	4835      	ldr	r0, [pc, #212]	; (8009734 <WriteChar+0x25c>)
 8009660:	f7f9 f8aa 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009664:	4b31      	ldr	r3, [pc, #196]	; (800972c <WriteChar+0x254>)
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	019b      	lsls	r3, r3, #6
 800966a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800966e:	4b2f      	ldr	r3, [pc, #188]	; (800972c <WriteChar+0x254>)
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	085b      	lsrs	r3, r3, #1
 8009674:	035b      	lsls	r3, r3, #13
 8009676:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800967a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800967c:	4b2b      	ldr	r3, [pc, #172]	; (800972c <WriteChar+0x254>)
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	089b      	lsrs	r3, r3, #2
 8009682:	031b      	lsls	r3, r3, #12
 8009684:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009688:	431a      	orrs	r2, r3
 800968a:	4b28      	ldr	r3, [pc, #160]	; (800972c <WriteChar+0x254>)
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	08db      	lsrs	r3, r3, #3
 8009690:	015b      	lsls	r3, r3, #5
 8009692:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8009696:	4313      	orrs	r3, r2
 8009698:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800969a:	68fb      	ldr	r3, [r7, #12]
 800969c:	4a26      	ldr	r2, [pc, #152]	; (8009738 <WriteChar+0x260>)
 800969e:	2102      	movs	r1, #2
 80096a0:	4824      	ldr	r0, [pc, #144]	; (8009734 <WriteChar+0x25c>)
 80096a2:	f7f9 f889 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80096a6:	4b21      	ldr	r3, [pc, #132]	; (800972c <WriteChar+0x254>)
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	019b      	lsls	r3, r3, #6
 80096ac:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80096b0:	4b1e      	ldr	r3, [pc, #120]	; (800972c <WriteChar+0x254>)
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	085b      	lsrs	r3, r3, #1
 80096b6:	035b      	lsls	r3, r3, #13
 80096b8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80096bc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80096be:	4b1b      	ldr	r3, [pc, #108]	; (800972c <WriteChar+0x254>)
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	089b      	lsrs	r3, r3, #2
 80096c4:	031b      	lsls	r3, r3, #12
 80096c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80096ca:	431a      	orrs	r2, r3
 80096cc:	4b17      	ldr	r3, [pc, #92]	; (800972c <WriteChar+0x254>)
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	08db      	lsrs	r3, r3, #3
 80096d2:	015b      	lsls	r3, r3, #5
 80096d4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80096d8:	4313      	orrs	r3, r2
 80096da:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	4a16      	ldr	r2, [pc, #88]	; (8009738 <WriteChar+0x260>)
 80096e0:	2104      	movs	r1, #4
 80096e2:	4814      	ldr	r0, [pc, #80]	; (8009734 <WriteChar+0x25c>)
 80096e4:	f7f9 f868 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80096e8:	4b10      	ldr	r3, [pc, #64]	; (800972c <WriteChar+0x254>)
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	019b      	lsls	r3, r3, #6
 80096ee:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80096f2:	4b0e      	ldr	r3, [pc, #56]	; (800972c <WriteChar+0x254>)
 80096f4:	68db      	ldr	r3, [r3, #12]
 80096f6:	085b      	lsrs	r3, r3, #1
 80096f8:	035b      	lsls	r3, r3, #13
 80096fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80096fe:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8009700:	4b0a      	ldr	r3, [pc, #40]	; (800972c <WriteChar+0x254>)
 8009702:	68db      	ldr	r3, [r3, #12]
 8009704:	089b      	lsrs	r3, r3, #2
 8009706:	031b      	lsls	r3, r3, #12
 8009708:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800970c:	431a      	orrs	r2, r3
 800970e:	4b07      	ldr	r3, [pc, #28]	; (800972c <WriteChar+0x254>)
 8009710:	68db      	ldr	r3, [r3, #12]
 8009712:	08db      	lsrs	r3, r3, #3
 8009714:	015b      	lsls	r3, r3, #5
 8009716:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800971a:	4313      	orrs	r3, r2
 800971c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	4a05      	ldr	r2, [pc, #20]	; (8009738 <WriteChar+0x260>)
 8009722:	2106      	movs	r1, #6
 8009724:	4803      	ldr	r0, [pc, #12]	; (8009734 <WriteChar+0x25c>)
 8009726:	f7f9 f847 	bl	80027b8 <HAL_LCD_Write>
      break;
 800972a:	e24a      	b.n	8009bc2 <WriteChar+0x6ea>
 800972c:	2000035c 	.word	0x2000035c
 8009730:	ff3fffe7 	.word	0xff3fffe7
 8009734:	2000036c 	.word	0x2000036c
 8009738:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800973c:	4b88      	ldr	r3, [pc, #544]	; (8009960 <WriteChar+0x488>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	03db      	lsls	r3, r3, #15
 8009742:	b29a      	uxth	r2, r3
 8009744:	4b86      	ldr	r3, [pc, #536]	; (8009960 <WriteChar+0x488>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	085b      	lsrs	r3, r3, #1
 800974a:	075b      	lsls	r3, r3, #29
 800974c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009750:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8009752:	4b83      	ldr	r3, [pc, #524]	; (8009960 <WriteChar+0x488>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	089b      	lsrs	r3, r3, #2
 8009758:	071b      	lsls	r3, r3, #28
 800975a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800975e:	431a      	orrs	r2, r3
 8009760:	4b7f      	ldr	r3, [pc, #508]	; (8009960 <WriteChar+0x488>)
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	08db      	lsrs	r3, r3, #3
 8009766:	039b      	lsls	r3, r3, #14
 8009768:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800976c:	4313      	orrs	r3, r2
 800976e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	4a7c      	ldr	r2, [pc, #496]	; (8009964 <WriteChar+0x48c>)
 8009774:	2100      	movs	r1, #0
 8009776:	487c      	ldr	r0, [pc, #496]	; (8009968 <WriteChar+0x490>)
 8009778:	f7f9 f81e 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800977c:	4b78      	ldr	r3, [pc, #480]	; (8009960 <WriteChar+0x488>)
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	03db      	lsls	r3, r3, #15
 8009782:	b29a      	uxth	r2, r3
 8009784:	4b76      	ldr	r3, [pc, #472]	; (8009960 <WriteChar+0x488>)
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	085b      	lsrs	r3, r3, #1
 800978a:	075b      	lsls	r3, r3, #29
 800978c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009790:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8009792:	4b73      	ldr	r3, [pc, #460]	; (8009960 <WriteChar+0x488>)
 8009794:	685b      	ldr	r3, [r3, #4]
 8009796:	089b      	lsrs	r3, r3, #2
 8009798:	071b      	lsls	r3, r3, #28
 800979a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800979e:	431a      	orrs	r2, r3
 80097a0:	4b6f      	ldr	r3, [pc, #444]	; (8009960 <WriteChar+0x488>)
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	08db      	lsrs	r3, r3, #3
 80097a6:	039b      	lsls	r3, r3, #14
 80097a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80097ac:	4313      	orrs	r3, r2
 80097ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	4a6c      	ldr	r2, [pc, #432]	; (8009964 <WriteChar+0x48c>)
 80097b4:	2102      	movs	r1, #2
 80097b6:	486c      	ldr	r0, [pc, #432]	; (8009968 <WriteChar+0x490>)
 80097b8:	f7f8 fffe 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80097bc:	4b68      	ldr	r3, [pc, #416]	; (8009960 <WriteChar+0x488>)
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	03db      	lsls	r3, r3, #15
 80097c2:	b29a      	uxth	r2, r3
 80097c4:	4b66      	ldr	r3, [pc, #408]	; (8009960 <WriteChar+0x488>)
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	085b      	lsrs	r3, r3, #1
 80097ca:	075b      	lsls	r3, r3, #29
 80097cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80097d0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80097d2:	4b63      	ldr	r3, [pc, #396]	; (8009960 <WriteChar+0x488>)
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	089b      	lsrs	r3, r3, #2
 80097d8:	071b      	lsls	r3, r3, #28
 80097da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80097de:	431a      	orrs	r2, r3
 80097e0:	4b5f      	ldr	r3, [pc, #380]	; (8009960 <WriteChar+0x488>)
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	08db      	lsrs	r3, r3, #3
 80097e6:	039b      	lsls	r3, r3, #14
 80097e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80097ec:	4313      	orrs	r3, r2
 80097ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	4a5c      	ldr	r2, [pc, #368]	; (8009964 <WriteChar+0x48c>)
 80097f4:	2104      	movs	r1, #4
 80097f6:	485c      	ldr	r0, [pc, #368]	; (8009968 <WriteChar+0x490>)
 80097f8:	f7f8 ffde 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80097fc:	4b58      	ldr	r3, [pc, #352]	; (8009960 <WriteChar+0x488>)
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	03db      	lsls	r3, r3, #15
 8009802:	b29a      	uxth	r2, r3
 8009804:	4b56      	ldr	r3, [pc, #344]	; (8009960 <WriteChar+0x488>)
 8009806:	68db      	ldr	r3, [r3, #12]
 8009808:	085b      	lsrs	r3, r3, #1
 800980a:	075b      	lsls	r3, r3, #29
 800980c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009810:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8009812:	4b53      	ldr	r3, [pc, #332]	; (8009960 <WriteChar+0x488>)
 8009814:	68db      	ldr	r3, [r3, #12]
 8009816:	089b      	lsrs	r3, r3, #2
 8009818:	071b      	lsls	r3, r3, #28
 800981a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800981e:	431a      	orrs	r2, r3
 8009820:	4b4f      	ldr	r3, [pc, #316]	; (8009960 <WriteChar+0x488>)
 8009822:	68db      	ldr	r3, [r3, #12]
 8009824:	08db      	lsrs	r3, r3, #3
 8009826:	039b      	lsls	r3, r3, #14
 8009828:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800982c:	4313      	orrs	r3, r2
 800982e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	4a4c      	ldr	r2, [pc, #304]	; (8009964 <WriteChar+0x48c>)
 8009834:	2106      	movs	r1, #6
 8009836:	484c      	ldr	r0, [pc, #304]	; (8009968 <WriteChar+0x490>)
 8009838:	f7f8 ffbe 	bl	80027b8 <HAL_LCD_Write>
      break;
 800983c:	e1c1      	b.n	8009bc2 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800983e:	4b48      	ldr	r3, [pc, #288]	; (8009960 <WriteChar+0x488>)
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	07da      	lsls	r2, r3, #31
 8009844:	4b46      	ldr	r3, [pc, #280]	; (8009960 <WriteChar+0x488>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	08db      	lsrs	r3, r3, #3
 800984a:	079b      	lsls	r3, r3, #30
 800984c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009850:	4313      	orrs	r3, r2
 8009852:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800985a:	2100      	movs	r1, #0
 800985c:	4842      	ldr	r0, [pc, #264]	; (8009968 <WriteChar+0x490>)
 800985e:	f7f8 ffab 	bl	80027b8 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8009862:	4b3f      	ldr	r3, [pc, #252]	; (8009960 <WriteChar+0x488>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f003 0202 	and.w	r2, r3, #2
 800986a:	4b3d      	ldr	r3, [pc, #244]	; (8009960 <WriteChar+0x488>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	089b      	lsrs	r3, r3, #2
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	4313      	orrs	r3, r2
 8009876:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f06f 0203 	mvn.w	r2, #3
 800987e:	2101      	movs	r1, #1
 8009880:	4839      	ldr	r0, [pc, #228]	; (8009968 <WriteChar+0x490>)
 8009882:	f7f8 ff99 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8009886:	4b36      	ldr	r3, [pc, #216]	; (8009960 <WriteChar+0x488>)
 8009888:	685b      	ldr	r3, [r3, #4]
 800988a:	07da      	lsls	r2, r3, #31
 800988c:	4b34      	ldr	r3, [pc, #208]	; (8009960 <WriteChar+0x488>)
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	08db      	lsrs	r3, r3, #3
 8009892:	079b      	lsls	r3, r3, #30
 8009894:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009898:	4313      	orrs	r3, r2
 800989a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80098a2:	2102      	movs	r1, #2
 80098a4:	4830      	ldr	r0, [pc, #192]	; (8009968 <WriteChar+0x490>)
 80098a6:	f7f8 ff87 	bl	80027b8 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80098aa:	4b2d      	ldr	r3, [pc, #180]	; (8009960 <WriteChar+0x488>)
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	f003 0202 	and.w	r2, r3, #2
 80098b2:	4b2b      	ldr	r3, [pc, #172]	; (8009960 <WriteChar+0x488>)
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	089b      	lsrs	r3, r3, #2
 80098b8:	f003 0301 	and.w	r3, r3, #1
 80098bc:	4313      	orrs	r3, r2
 80098be:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	f06f 0203 	mvn.w	r2, #3
 80098c6:	2103      	movs	r1, #3
 80098c8:	4827      	ldr	r0, [pc, #156]	; (8009968 <WriteChar+0x490>)
 80098ca:	f7f8 ff75 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80098ce:	4b24      	ldr	r3, [pc, #144]	; (8009960 <WriteChar+0x488>)
 80098d0:	689b      	ldr	r3, [r3, #8]
 80098d2:	07da      	lsls	r2, r3, #31
 80098d4:	4b22      	ldr	r3, [pc, #136]	; (8009960 <WriteChar+0x488>)
 80098d6:	689b      	ldr	r3, [r3, #8]
 80098d8:	08db      	lsrs	r3, r3, #3
 80098da:	079b      	lsls	r3, r3, #30
 80098dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80098e0:	4313      	orrs	r3, r2
 80098e2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80098ea:	2104      	movs	r1, #4
 80098ec:	481e      	ldr	r0, [pc, #120]	; (8009968 <WriteChar+0x490>)
 80098ee:	f7f8 ff63 	bl	80027b8 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80098f2:	4b1b      	ldr	r3, [pc, #108]	; (8009960 <WriteChar+0x488>)
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	f003 0202 	and.w	r2, r3, #2
 80098fa:	4b19      	ldr	r3, [pc, #100]	; (8009960 <WriteChar+0x488>)
 80098fc:	689b      	ldr	r3, [r3, #8]
 80098fe:	089b      	lsrs	r3, r3, #2
 8009900:	f003 0301 	and.w	r3, r3, #1
 8009904:	4313      	orrs	r3, r2
 8009906:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f06f 0203 	mvn.w	r2, #3
 800990e:	2105      	movs	r1, #5
 8009910:	4815      	ldr	r0, [pc, #84]	; (8009968 <WriteChar+0x490>)
 8009912:	f7f8 ff51 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8009916:	4b12      	ldr	r3, [pc, #72]	; (8009960 <WriteChar+0x488>)
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	07da      	lsls	r2, r3, #31
 800991c:	4b10      	ldr	r3, [pc, #64]	; (8009960 <WriteChar+0x488>)
 800991e:	68db      	ldr	r3, [r3, #12]
 8009920:	08db      	lsrs	r3, r3, #3
 8009922:	079b      	lsls	r3, r3, #30
 8009924:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009928:	4313      	orrs	r3, r2
 800992a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8009932:	2106      	movs	r1, #6
 8009934:	480c      	ldr	r0, [pc, #48]	; (8009968 <WriteChar+0x490>)
 8009936:	f7f8 ff3f 	bl	80027b8 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800993a:	4b09      	ldr	r3, [pc, #36]	; (8009960 <WriteChar+0x488>)
 800993c:	68db      	ldr	r3, [r3, #12]
 800993e:	f003 0202 	and.w	r2, r3, #2
 8009942:	4b07      	ldr	r3, [pc, #28]	; (8009960 <WriteChar+0x488>)
 8009944:	68db      	ldr	r3, [r3, #12]
 8009946:	089b      	lsrs	r3, r3, #2
 8009948:	f003 0301 	and.w	r3, r3, #1
 800994c:	4313      	orrs	r3, r2
 800994e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	f06f 0203 	mvn.w	r2, #3
 8009956:	2107      	movs	r1, #7
 8009958:	4803      	ldr	r0, [pc, #12]	; (8009968 <WriteChar+0x490>)
 800995a:	f7f8 ff2d 	bl	80027b8 <HAL_LCD_Write>
      break;
 800995e:	e130      	b.n	8009bc2 <WriteChar+0x6ea>
 8009960:	2000035c 	.word	0x2000035c
 8009964:	cfff3fff 	.word	0xcfff3fff
 8009968:	2000036c 	.word	0x2000036c

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800996c:	4b97      	ldr	r3, [pc, #604]	; (8009bcc <WriteChar+0x6f4>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	085b      	lsrs	r3, r3, #1
 8009972:	065b      	lsls	r3, r3, #25
 8009974:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8009978:	4b94      	ldr	r3, [pc, #592]	; (8009bcc <WriteChar+0x6f4>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	089b      	lsrs	r3, r3, #2
 800997e:	061b      	lsls	r3, r3, #24
 8009980:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009984:	4313      	orrs	r3, r2
 8009986:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800998e:	2100      	movs	r1, #0
 8009990:	488f      	ldr	r0, [pc, #572]	; (8009bd0 <WriteChar+0x6f8>)
 8009992:	f7f8 ff11 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8009996:	4b8d      	ldr	r3, [pc, #564]	; (8009bcc <WriteChar+0x6f4>)
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	00db      	lsls	r3, r3, #3
 800999c:	f003 0208 	and.w	r2, r3, #8
 80099a0:	4b8a      	ldr	r3, [pc, #552]	; (8009bcc <WriteChar+0x6f4>)
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	08db      	lsrs	r3, r3, #3
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	f003 0304 	and.w	r3, r3, #4
 80099ac:	4313      	orrs	r3, r2
 80099ae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f06f 020c 	mvn.w	r2, #12
 80099b6:	2101      	movs	r1, #1
 80099b8:	4885      	ldr	r0, [pc, #532]	; (8009bd0 <WriteChar+0x6f8>)
 80099ba:	f7f8 fefd 	bl	80027b8 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 80099be:	4b83      	ldr	r3, [pc, #524]	; (8009bcc <WriteChar+0x6f4>)
 80099c0:	685b      	ldr	r3, [r3, #4]
 80099c2:	085b      	lsrs	r3, r3, #1
 80099c4:	065b      	lsls	r3, r3, #25
 80099c6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 80099ca:	4b80      	ldr	r3, [pc, #512]	; (8009bcc <WriteChar+0x6f4>)
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	089b      	lsrs	r3, r3, #2
 80099d0:	061b      	lsls	r3, r3, #24
 80099d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80099d6:	4313      	orrs	r3, r2
 80099d8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 80099e0:	2102      	movs	r1, #2
 80099e2:	487b      	ldr	r0, [pc, #492]	; (8009bd0 <WriteChar+0x6f8>)
 80099e4:	f7f8 fee8 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 80099e8:	4b78      	ldr	r3, [pc, #480]	; (8009bcc <WriteChar+0x6f4>)
 80099ea:	685b      	ldr	r3, [r3, #4]
 80099ec:	00db      	lsls	r3, r3, #3
 80099ee:	f003 0208 	and.w	r2, r3, #8
 80099f2:	4b76      	ldr	r3, [pc, #472]	; (8009bcc <WriteChar+0x6f4>)
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	08db      	lsrs	r3, r3, #3
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	f003 0304 	and.w	r3, r3, #4
 80099fe:	4313      	orrs	r3, r2
 8009a00:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	f06f 020c 	mvn.w	r2, #12
 8009a08:	2103      	movs	r1, #3
 8009a0a:	4871      	ldr	r0, [pc, #452]	; (8009bd0 <WriteChar+0x6f8>)
 8009a0c:	f7f8 fed4 	bl	80027b8 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8009a10:	4b6e      	ldr	r3, [pc, #440]	; (8009bcc <WriteChar+0x6f4>)
 8009a12:	689b      	ldr	r3, [r3, #8]
 8009a14:	085b      	lsrs	r3, r3, #1
 8009a16:	065b      	lsls	r3, r3, #25
 8009a18:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8009a1c:	4b6b      	ldr	r3, [pc, #428]	; (8009bcc <WriteChar+0x6f4>)
 8009a1e:	689b      	ldr	r3, [r3, #8]
 8009a20:	089b      	lsrs	r3, r3, #2
 8009a22:	061b      	lsls	r3, r3, #24
 8009a24:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8009a32:	2104      	movs	r1, #4
 8009a34:	4866      	ldr	r0, [pc, #408]	; (8009bd0 <WriteChar+0x6f8>)
 8009a36:	f7f8 febf 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8009a3a:	4b64      	ldr	r3, [pc, #400]	; (8009bcc <WriteChar+0x6f4>)
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	00db      	lsls	r3, r3, #3
 8009a40:	f003 0208 	and.w	r2, r3, #8
 8009a44:	4b61      	ldr	r3, [pc, #388]	; (8009bcc <WriteChar+0x6f4>)
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	08db      	lsrs	r3, r3, #3
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	f003 0304 	and.w	r3, r3, #4
 8009a50:	4313      	orrs	r3, r2
 8009a52:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	f06f 020c 	mvn.w	r2, #12
 8009a5a:	2105      	movs	r1, #5
 8009a5c:	485c      	ldr	r0, [pc, #368]	; (8009bd0 <WriteChar+0x6f8>)
 8009a5e:	f7f8 feab 	bl	80027b8 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8009a62:	4b5a      	ldr	r3, [pc, #360]	; (8009bcc <WriteChar+0x6f4>)
 8009a64:	68db      	ldr	r3, [r3, #12]
 8009a66:	085b      	lsrs	r3, r3, #1
 8009a68:	065b      	lsls	r3, r3, #25
 8009a6a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8009a6e:	4b57      	ldr	r3, [pc, #348]	; (8009bcc <WriteChar+0x6f4>)
 8009a70:	68db      	ldr	r3, [r3, #12]
 8009a72:	089b      	lsrs	r3, r3, #2
 8009a74:	061b      	lsls	r3, r3, #24
 8009a76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8009a84:	2106      	movs	r1, #6
 8009a86:	4852      	ldr	r0, [pc, #328]	; (8009bd0 <WriteChar+0x6f8>)
 8009a88:	f7f8 fe96 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8009a8c:	4b4f      	ldr	r3, [pc, #316]	; (8009bcc <WriteChar+0x6f4>)
 8009a8e:	68db      	ldr	r3, [r3, #12]
 8009a90:	00db      	lsls	r3, r3, #3
 8009a92:	f003 0208 	and.w	r2, r3, #8
 8009a96:	4b4d      	ldr	r3, [pc, #308]	; (8009bcc <WriteChar+0x6f4>)
 8009a98:	68db      	ldr	r3, [r3, #12]
 8009a9a:	08db      	lsrs	r3, r3, #3
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	f003 0304 	and.w	r3, r3, #4
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f06f 020c 	mvn.w	r2, #12
 8009aac:	2107      	movs	r1, #7
 8009aae:	4848      	ldr	r0, [pc, #288]	; (8009bd0 <WriteChar+0x6f8>)
 8009ab0:	f7f8 fe82 	bl	80027b8 <HAL_LCD_Write>
      break;
 8009ab4:	e085      	b.n	8009bc2 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009ab6:	4b45      	ldr	r3, [pc, #276]	; (8009bcc <WriteChar+0x6f4>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	045b      	lsls	r3, r3, #17
 8009abc:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8009ac0:	4b42      	ldr	r3, [pc, #264]	; (8009bcc <WriteChar+0x6f4>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	085b      	lsrs	r3, r3, #1
 8009ac6:	021b      	lsls	r3, r3, #8
 8009ac8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009acc:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8009ace:	4b3f      	ldr	r3, [pc, #252]	; (8009bcc <WriteChar+0x6f4>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	089b      	lsrs	r3, r3, #2
 8009ad4:	025b      	lsls	r3, r3, #9
 8009ad6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ada:	431a      	orrs	r2, r3
 8009adc:	4b3b      	ldr	r3, [pc, #236]	; (8009bcc <WriteChar+0x6f4>)
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	08db      	lsrs	r3, r3, #3
 8009ae2:	069b      	lsls	r3, r3, #26
 8009ae4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009ae8:	4313      	orrs	r3, r2
 8009aea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	4a39      	ldr	r2, [pc, #228]	; (8009bd4 <WriteChar+0x6fc>)
 8009af0:	2100      	movs	r1, #0
 8009af2:	4837      	ldr	r0, [pc, #220]	; (8009bd0 <WriteChar+0x6f8>)
 8009af4:	f7f8 fe60 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009af8:	4b34      	ldr	r3, [pc, #208]	; (8009bcc <WriteChar+0x6f4>)
 8009afa:	685b      	ldr	r3, [r3, #4]
 8009afc:	045b      	lsls	r3, r3, #17
 8009afe:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8009b02:	4b32      	ldr	r3, [pc, #200]	; (8009bcc <WriteChar+0x6f4>)
 8009b04:	685b      	ldr	r3, [r3, #4]
 8009b06:	085b      	lsrs	r3, r3, #1
 8009b08:	021b      	lsls	r3, r3, #8
 8009b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b0e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8009b10:	4b2e      	ldr	r3, [pc, #184]	; (8009bcc <WriteChar+0x6f4>)
 8009b12:	685b      	ldr	r3, [r3, #4]
 8009b14:	089b      	lsrs	r3, r3, #2
 8009b16:	025b      	lsls	r3, r3, #9
 8009b18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b1c:	431a      	orrs	r2, r3
 8009b1e:	4b2b      	ldr	r3, [pc, #172]	; (8009bcc <WriteChar+0x6f4>)
 8009b20:	685b      	ldr	r3, [r3, #4]
 8009b22:	08db      	lsrs	r3, r3, #3
 8009b24:	069b      	lsls	r3, r3, #26
 8009b26:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009b2a:	4313      	orrs	r3, r2
 8009b2c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	4a28      	ldr	r2, [pc, #160]	; (8009bd4 <WriteChar+0x6fc>)
 8009b32:	2102      	movs	r1, #2
 8009b34:	4826      	ldr	r0, [pc, #152]	; (8009bd0 <WriteChar+0x6f8>)
 8009b36:	f7f8 fe3f 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009b3a:	4b24      	ldr	r3, [pc, #144]	; (8009bcc <WriteChar+0x6f4>)
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	045b      	lsls	r3, r3, #17
 8009b40:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8009b44:	4b21      	ldr	r3, [pc, #132]	; (8009bcc <WriteChar+0x6f4>)
 8009b46:	689b      	ldr	r3, [r3, #8]
 8009b48:	085b      	lsrs	r3, r3, #1
 8009b4a:	021b      	lsls	r3, r3, #8
 8009b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b50:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8009b52:	4b1e      	ldr	r3, [pc, #120]	; (8009bcc <WriteChar+0x6f4>)
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	089b      	lsrs	r3, r3, #2
 8009b58:	025b      	lsls	r3, r3, #9
 8009b5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b5e:	431a      	orrs	r2, r3
 8009b60:	4b1a      	ldr	r3, [pc, #104]	; (8009bcc <WriteChar+0x6f4>)
 8009b62:	689b      	ldr	r3, [r3, #8]
 8009b64:	08db      	lsrs	r3, r3, #3
 8009b66:	069b      	lsls	r3, r3, #26
 8009b68:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	4a18      	ldr	r2, [pc, #96]	; (8009bd4 <WriteChar+0x6fc>)
 8009b74:	2104      	movs	r1, #4
 8009b76:	4816      	ldr	r0, [pc, #88]	; (8009bd0 <WriteChar+0x6f8>)
 8009b78:	f7f8 fe1e 	bl	80027b8 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009b7c:	4b13      	ldr	r3, [pc, #76]	; (8009bcc <WriteChar+0x6f4>)
 8009b7e:	68db      	ldr	r3, [r3, #12]
 8009b80:	045b      	lsls	r3, r3, #17
 8009b82:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8009b86:	4b11      	ldr	r3, [pc, #68]	; (8009bcc <WriteChar+0x6f4>)
 8009b88:	68db      	ldr	r3, [r3, #12]
 8009b8a:	085b      	lsrs	r3, r3, #1
 8009b8c:	021b      	lsls	r3, r3, #8
 8009b8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b92:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8009b94:	4b0d      	ldr	r3, [pc, #52]	; (8009bcc <WriteChar+0x6f4>)
 8009b96:	68db      	ldr	r3, [r3, #12]
 8009b98:	089b      	lsrs	r3, r3, #2
 8009b9a:	025b      	lsls	r3, r3, #9
 8009b9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ba0:	431a      	orrs	r2, r3
 8009ba2:	4b0a      	ldr	r3, [pc, #40]	; (8009bcc <WriteChar+0x6f4>)
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	08db      	lsrs	r3, r3, #3
 8009ba8:	069b      	lsls	r3, r3, #26
 8009baa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8009bae:	4313      	orrs	r3, r2
 8009bb0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	4a07      	ldr	r2, [pc, #28]	; (8009bd4 <WriteChar+0x6fc>)
 8009bb6:	2106      	movs	r1, #6
 8009bb8:	4805      	ldr	r0, [pc, #20]	; (8009bd0 <WriteChar+0x6f8>)
 8009bba:	f7f8 fdfd 	bl	80027b8 <HAL_LCD_Write>
      break;
 8009bbe:	e000      	b.n	8009bc2 <WriteChar+0x6ea>

    default:
      break;
 8009bc0:	bf00      	nop
  }
}
 8009bc2:	bf00      	nop
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	2000035c 	.word	0x2000035c
 8009bd0:	2000036c 	.word	0x2000036c
 8009bd4:	fbfdfcff 	.word	0xfbfdfcff

08009bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b083      	sub	sp, #12
 8009bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009bde:	4a0f      	ldr	r2, [pc, #60]	; (8009c1c <HAL_MspInit+0x44>)
 8009be0:	4b0e      	ldr	r3, [pc, #56]	; (8009c1c <HAL_MspInit+0x44>)
 8009be2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009be4:	f043 0301 	orr.w	r3, r3, #1
 8009be8:	6613      	str	r3, [r2, #96]	; 0x60
 8009bea:	4b0c      	ldr	r3, [pc, #48]	; (8009c1c <HAL_MspInit+0x44>)
 8009bec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bee:	f003 0301 	and.w	r3, r3, #1
 8009bf2:	607b      	str	r3, [r7, #4]
 8009bf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8009bf6:	4a09      	ldr	r2, [pc, #36]	; (8009c1c <HAL_MspInit+0x44>)
 8009bf8:	4b08      	ldr	r3, [pc, #32]	; (8009c1c <HAL_MspInit+0x44>)
 8009bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c00:	6593      	str	r3, [r2, #88]	; 0x58
 8009c02:	4b06      	ldr	r3, [pc, #24]	; (8009c1c <HAL_MspInit+0x44>)
 8009c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c0a:	603b      	str	r3, [r7, #0]
 8009c0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8009c0e:	bf00      	nop
 8009c10:	370c      	adds	r7, #12
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	40021000 	.word	0x40021000

08009c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009c20:	b480      	push	{r7}
 8009c22:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8009c24:	bf00      	nop
 8009c26:	46bd      	mov	sp, r7
 8009c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2c:	4770      	bx	lr

08009c2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009c2e:	b480      	push	{r7}
 8009c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009c32:	e7fe      	b.n	8009c32 <HardFault_Handler+0x4>

08009c34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009c34:	b480      	push	{r7}
 8009c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8009c38:	e7fe      	b.n	8009c38 <MemManage_Handler+0x4>

08009c3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8009c3a:	b480      	push	{r7}
 8009c3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009c3e:	e7fe      	b.n	8009c3e <BusFault_Handler+0x4>

08009c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009c40:	b480      	push	{r7}
 8009c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009c44:	e7fe      	b.n	8009c44 <UsageFault_Handler+0x4>

08009c46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8009c46:	b480      	push	{r7}
 8009c48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8009c4a:	bf00      	nop
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8009c54:	b480      	push	{r7}
 8009c56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8009c58:	bf00      	nop
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8009c62:	b480      	push	{r7}
 8009c64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8009c66:	bf00      	nop
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6e:	4770      	bx	lr

08009c70 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8009c74:	f7f6 fc74 	bl	8000560 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8009c78:	bf00      	nop
 8009c7a:	bd80      	pop	{r7, pc}

08009c7c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8009c80:	4802      	ldr	r0, [pc, #8]	; (8009c8c <OTG_FS_IRQHandler+0x10>)
 8009c82:	f7f7 f9e7 	bl	8001054 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8009c86:	bf00      	nop
 8009c88:	bd80      	pop	{r7, pc}
 8009c8a:	bf00      	nop
 8009c8c:	200007ec 	.word	0x200007ec

08009c90 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	b084      	sub	sp, #16
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8009c98:	4b11      	ldr	r3, [pc, #68]	; (8009ce0 <_sbrk+0x50>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d102      	bne.n	8009ca6 <_sbrk+0x16>
		heap_end = &end;
 8009ca0:	4b0f      	ldr	r3, [pc, #60]	; (8009ce0 <_sbrk+0x50>)
 8009ca2:	4a10      	ldr	r2, [pc, #64]	; (8009ce4 <_sbrk+0x54>)
 8009ca4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8009ca6:	4b0e      	ldr	r3, [pc, #56]	; (8009ce0 <_sbrk+0x50>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8009cac:	4b0c      	ldr	r3, [pc, #48]	; (8009ce0 <_sbrk+0x50>)
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	4413      	add	r3, r2
 8009cb4:	466a      	mov	r2, sp
 8009cb6:	4293      	cmp	r3, r2
 8009cb8:	d907      	bls.n	8009cca <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8009cba:	f000 fb99 	bl	800a3f0 <__errno>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	230c      	movs	r3, #12
 8009cc2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8009cc4:	f04f 33ff 	mov.w	r3, #4294967295
 8009cc8:	e006      	b.n	8009cd8 <_sbrk+0x48>
	}

	heap_end += incr;
 8009cca:	4b05      	ldr	r3, [pc, #20]	; (8009ce0 <_sbrk+0x50>)
 8009ccc:	681a      	ldr	r2, [r3, #0]
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	4a03      	ldr	r2, [pc, #12]	; (8009ce0 <_sbrk+0x50>)
 8009cd4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3710      	adds	r7, #16
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}
 8009ce0:	200000ac 	.word	0x200000ac
 8009ce4:	20000ab4 	.word	0x20000ab4

08009ce8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009cec:	4a17      	ldr	r2, [pc, #92]	; (8009d4c <SystemInit+0x64>)
 8009cee:	4b17      	ldr	r3, [pc, #92]	; (8009d4c <SystemInit+0x64>)
 8009cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8009cfc:	4a14      	ldr	r2, [pc, #80]	; (8009d50 <SystemInit+0x68>)
 8009cfe:	4b14      	ldr	r3, [pc, #80]	; (8009d50 <SystemInit+0x68>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f043 0301 	orr.w	r3, r3, #1
 8009d06:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8009d08:	4b11      	ldr	r3, [pc, #68]	; (8009d50 <SystemInit+0x68>)
 8009d0a:	2200      	movs	r2, #0
 8009d0c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8009d0e:	4a10      	ldr	r2, [pc, #64]	; (8009d50 <SystemInit+0x68>)
 8009d10:	4b0f      	ldr	r3, [pc, #60]	; (8009d50 <SystemInit+0x68>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8009d18:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8009d1c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8009d1e:	4b0c      	ldr	r3, [pc, #48]	; (8009d50 <SystemInit+0x68>)
 8009d20:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009d24:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8009d26:	4a0a      	ldr	r2, [pc, #40]	; (8009d50 <SystemInit+0x68>)
 8009d28:	4b09      	ldr	r3, [pc, #36]	; (8009d50 <SystemInit+0x68>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009d30:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8009d32:	4b07      	ldr	r3, [pc, #28]	; (8009d50 <SystemInit+0x68>)
 8009d34:	2200      	movs	r2, #0
 8009d36:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009d38:	4b04      	ldr	r3, [pc, #16]	; (8009d4c <SystemInit+0x64>)
 8009d3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009d3e:	609a      	str	r2, [r3, #8]
#endif
}
 8009d40:	bf00      	nop
 8009d42:	46bd      	mov	sp, r7
 8009d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d48:	4770      	bx	lr
 8009d4a:	bf00      	nop
 8009d4c:	e000ed00 	.word	0xe000ed00
 8009d50:	40021000 	.word	0x40021000

08009d54 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8009d58:	4b14      	ldr	r3, [pc, #80]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d5a:	4a15      	ldr	r2, [pc, #84]	; (8009db0 <MX_USART2_UART_Init+0x5c>)
 8009d5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8009d5e:	4b13      	ldr	r3, [pc, #76]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009d64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8009d66:	4b11      	ldr	r3, [pc, #68]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d68:	2200      	movs	r2, #0
 8009d6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8009d6c:	4b0f      	ldr	r3, [pc, #60]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d6e:	2200      	movs	r2, #0
 8009d70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8009d72:	4b0e      	ldr	r3, [pc, #56]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d74:	2200      	movs	r2, #0
 8009d76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8009d78:	4b0c      	ldr	r3, [pc, #48]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d7a:	220c      	movs	r2, #12
 8009d7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009d7e:	4b0b      	ldr	r3, [pc, #44]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8009d84:	4b09      	ldr	r3, [pc, #36]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d86:	2200      	movs	r2, #0
 8009d88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009d8a:	4b08      	ldr	r3, [pc, #32]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009d90:	4b06      	ldr	r3, [pc, #24]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8009d96:	4805      	ldr	r0, [pc, #20]	; (8009dac <MX_USART2_UART_Init+0x58>)
 8009d98:	f7fb ff28 	bl	8005bec <HAL_UART_Init>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d001      	beq.n	8009da6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8009da2:	f7fe ffa7 	bl	8008cf4 <Error_Handler>
  }

}
 8009da6:	bf00      	nop
 8009da8:	bd80      	pop	{r7, pc}
 8009daa:	bf00      	nop
 8009dac:	200003a8 	.word	0x200003a8
 8009db0:	40004400 	.word	0x40004400

08009db4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b08a      	sub	sp, #40	; 0x28
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009dbc:	f107 0314 	add.w	r3, r7, #20
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	601a      	str	r2, [r3, #0]
 8009dc4:	605a      	str	r2, [r3, #4]
 8009dc6:	609a      	str	r2, [r3, #8]
 8009dc8:	60da      	str	r2, [r3, #12]
 8009dca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a17      	ldr	r2, [pc, #92]	; (8009e30 <HAL_UART_MspInit+0x7c>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d127      	bne.n	8009e26 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8009dd6:	4a17      	ldr	r2, [pc, #92]	; (8009e34 <HAL_UART_MspInit+0x80>)
 8009dd8:	4b16      	ldr	r3, [pc, #88]	; (8009e34 <HAL_UART_MspInit+0x80>)
 8009dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009ddc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009de0:	6593      	str	r3, [r2, #88]	; 0x58
 8009de2:	4b14      	ldr	r3, [pc, #80]	; (8009e34 <HAL_UART_MspInit+0x80>)
 8009de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009dea:	613b      	str	r3, [r7, #16]
 8009dec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8009dee:	4a11      	ldr	r2, [pc, #68]	; (8009e34 <HAL_UART_MspInit+0x80>)
 8009df0:	4b10      	ldr	r3, [pc, #64]	; (8009e34 <HAL_UART_MspInit+0x80>)
 8009df2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009df4:	f043 0308 	orr.w	r3, r3, #8
 8009df8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009dfa:	4b0e      	ldr	r3, [pc, #56]	; (8009e34 <HAL_UART_MspInit+0x80>)
 8009dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009dfe:	f003 0308 	and.w	r3, r3, #8
 8009e02:	60fb      	str	r3, [r7, #12]
 8009e04:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8009e06:	2360      	movs	r3, #96	; 0x60
 8009e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009e0a:	2302      	movs	r3, #2
 8009e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009e12:	2303      	movs	r3, #3
 8009e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8009e16:	2307      	movs	r3, #7
 8009e18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009e1a:	f107 0314 	add.w	r3, r7, #20
 8009e1e:	4619      	mov	r1, r3
 8009e20:	4805      	ldr	r0, [pc, #20]	; (8009e38 <HAL_UART_MspInit+0x84>)
 8009e22:	f7f6 fce1 	bl	80007e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8009e26:	bf00      	nop
 8009e28:	3728      	adds	r7, #40	; 0x28
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bd80      	pop	{r7, pc}
 8009e2e:	bf00      	nop
 8009e30:	40004400 	.word	0x40004400
 8009e34:	40021000 	.word	0x40021000
 8009e38:	48000c00 	.word	0x48000c00

08009e3c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009e40:	2201      	movs	r2, #1
 8009e42:	490e      	ldr	r1, [pc, #56]	; (8009e7c <MX_USB_HOST_Init+0x40>)
 8009e44:	480e      	ldr	r0, [pc, #56]	; (8009e80 <MX_USB_HOST_Init+0x44>)
 8009e46:	f7fd fd71 	bl	800792c <USBH_Init>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d001      	beq.n	8009e54 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009e50:	f7fe ff50 	bl	8008cf4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009e54:	490b      	ldr	r1, [pc, #44]	; (8009e84 <MX_USB_HOST_Init+0x48>)
 8009e56:	480a      	ldr	r0, [pc, #40]	; (8009e80 <MX_USB_HOST_Init+0x44>)
 8009e58:	f7fd fddb 	bl	8007a12 <USBH_RegisterClass>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d001      	beq.n	8009e66 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009e62:	f7fe ff47 	bl	8008cf4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009e66:	4806      	ldr	r0, [pc, #24]	; (8009e80 <MX_USB_HOST_Init+0x44>)
 8009e68:	f7fd fe60 	bl	8007b2c <USBH_Start>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d001      	beq.n	8009e76 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009e72:	f7fe ff3f 	bl	8008cf4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009e76:	bf00      	nop
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	08009e89 	.word	0x08009e89
 8009e80:	20000420 	.word	0x20000420
 8009e84:	20000000 	.word	0x20000000

08009e88 <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b083      	sub	sp, #12
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	460b      	mov	r3, r1
 8009e92:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009e94:	78fb      	ldrb	r3, [r7, #3]
 8009e96:	3b01      	subs	r3, #1
 8009e98:	2b04      	cmp	r3, #4
 8009e9a:	d819      	bhi.n	8009ed0 <USBH_UserProcess+0x48>
 8009e9c:	a201      	add	r2, pc, #4	; (adr r2, 8009ea4 <USBH_UserProcess+0x1c>)
 8009e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ea2:	bf00      	nop
 8009ea4:	08009ed1 	.word	0x08009ed1
 8009ea8:	08009ec1 	.word	0x08009ec1
 8009eac:	08009ed1 	.word	0x08009ed1
 8009eb0:	08009ec9 	.word	0x08009ec9
 8009eb4:	08009eb9 	.word	0x08009eb9
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009eb8:	4b09      	ldr	r3, [pc, #36]	; (8009ee0 <USBH_UserProcess+0x58>)
 8009eba:	2203      	movs	r2, #3
 8009ebc:	701a      	strb	r2, [r3, #0]
  break;
 8009ebe:	e008      	b.n	8009ed2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009ec0:	4b07      	ldr	r3, [pc, #28]	; (8009ee0 <USBH_UserProcess+0x58>)
 8009ec2:	2202      	movs	r2, #2
 8009ec4:	701a      	strb	r2, [r3, #0]
  break;
 8009ec6:	e004      	b.n	8009ed2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009ec8:	4b05      	ldr	r3, [pc, #20]	; (8009ee0 <USBH_UserProcess+0x58>)
 8009eca:	2201      	movs	r2, #1
 8009ecc:	701a      	strb	r2, [r3, #0]
  break;
 8009ece:	e000      	b.n	8009ed2 <USBH_UserProcess+0x4a>

  default:
  break;
 8009ed0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009ed2:	bf00      	nop
 8009ed4:	370c      	adds	r7, #12
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009edc:	4770      	bx	lr
 8009ede:	bf00      	nop
 8009ee0:	200000b0 	.word	0x200000b0

08009ee4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b08a      	sub	sp, #40	; 0x28
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009ef4:	d14e      	bne.n	8009f94 <HAL_HCD_MspInit+0xb0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009ef6:	4a29      	ldr	r2, [pc, #164]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009ef8:	4b28      	ldr	r3, [pc, #160]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009efc:	f043 0301 	orr.w	r3, r3, #1
 8009f00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009f02:	4b26      	ldr	r3, [pc, #152]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f06:	f003 0301 	and.w	r3, r3, #1
 8009f0a:	613b      	str	r3, [r7, #16]
 8009f0c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009f0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009f12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009f14:	2302      	movs	r3, #2
 8009f16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009f18:	2300      	movs	r3, #0
 8009f1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009f1c:	2303      	movs	r3, #3
 8009f1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009f20:	230a      	movs	r3, #10
 8009f22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009f24:	f107 0314 	add.w	r3, r7, #20
 8009f28:	4619      	mov	r1, r3
 8009f2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009f2e:	f7f6 fc5b 	bl	80007e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009f32:	4a1a      	ldr	r2, [pc, #104]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f34:	4b19      	ldr	r3, [pc, #100]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f38:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8009f3e:	4b17      	ldr	r3, [pc, #92]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f42:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009f46:	60fb      	str	r3, [r7, #12]
 8009f48:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009f4a:	4b14      	ldr	r3, [pc, #80]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d114      	bne.n	8009f80 <HAL_HCD_MspInit+0x9c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f56:	4a11      	ldr	r2, [pc, #68]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f58:	4b10      	ldr	r3, [pc, #64]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f60:	6593      	str	r3, [r2, #88]	; 0x58
 8009f62:	4b0e      	ldr	r3, [pc, #56]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f6a:	60bb      	str	r3, [r7, #8]
 8009f6c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8009f6e:	f7f8 fdaf 	bl	8002ad0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8009f72:	4a0a      	ldr	r2, [pc, #40]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f74:	4b09      	ldr	r3, [pc, #36]	; (8009f9c <HAL_HCD_MspInit+0xb8>)
 8009f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009f7c:	6593      	str	r3, [r2, #88]	; 0x58
 8009f7e:	e001      	b.n	8009f84 <HAL_HCD_MspInit+0xa0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8009f80:	f7f8 fda6 	bl	8002ad0 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009f84:	2200      	movs	r2, #0
 8009f86:	2100      	movs	r1, #0
 8009f88:	2043      	movs	r0, #67	; 0x43
 8009f8a:	f7f6 fbf6 	bl	800077a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009f8e:	2043      	movs	r0, #67	; 0x43
 8009f90:	f7f6 fc0f 	bl	80007b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009f94:	bf00      	nop
 8009f96:	3728      	adds	r7, #40	; 0x28
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	40021000 	.word	0x40021000

08009fa0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b082      	sub	sp, #8
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f7fd fddb 	bl	8007b6a <USBH_LL_IncTimer>
}
 8009fb4:	bf00      	nop
 8009fb6:	3708      	adds	r7, #8
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f7fd fe13 	bl	8007bf6 <USBH_LL_Connect>
}
 8009fd0:	bf00      	nop
 8009fd2:	3708      	adds	r7, #8
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	bd80      	pop	{r7, pc}

08009fd8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8009fd8:	b580      	push	{r7, lr}
 8009fda:	b082      	sub	sp, #8
 8009fdc:	af00      	add	r7, sp, #0
 8009fde:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	f7fd fe2b 	bl	8007c42 <USBH_LL_Disconnect>
}
 8009fec:	bf00      	nop
 8009fee:	3708      	adds	r7, #8
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}

08009ff4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b083      	sub	sp, #12
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	6078      	str	r0, [r7, #4]
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	70fb      	strb	r3, [r7, #3]
 800a000:	4613      	mov	r3, r2
 800a002:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a004:	bf00      	nop
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a01e:	4618      	mov	r0, r3
 800a020:	f7fd fdcd 	bl	8007bbe <USBH_LL_PortEnabled>
} 
 800a024:	bf00      	nop
 800a026:	3708      	adds	r7, #8
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b082      	sub	sp, #8
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a03a:	4618      	mov	r0, r3
 800a03c:	f7fd fdcd 	bl	8007bda <USBH_LL_PortDisabled>
} 
 800a040:	bf00      	nop
 800a042:	3708      	adds	r7, #8
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b082      	sub	sp, #8
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800a056:	2b01      	cmp	r3, #1
 800a058:	d12a      	bne.n	800a0b0 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a05a:	4a18      	ldr	r2, [pc, #96]	; (800a0bc <USBH_LL_Init+0x74>)
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a15      	ldr	r2, [pc, #84]	; (800a0bc <USBH_LL_Init+0x74>)
 800a066:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a06a:	4b14      	ldr	r3, [pc, #80]	; (800a0bc <USBH_LL_Init+0x74>)
 800a06c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a070:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a072:	4b12      	ldr	r3, [pc, #72]	; (800a0bc <USBH_LL_Init+0x74>)
 800a074:	2208      	movs	r2, #8
 800a076:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a078:	4b10      	ldr	r3, [pc, #64]	; (800a0bc <USBH_LL_Init+0x74>)
 800a07a:	2203      	movs	r2, #3
 800a07c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a07e:	4b0f      	ldr	r3, [pc, #60]	; (800a0bc <USBH_LL_Init+0x74>)
 800a080:	2200      	movs	r2, #0
 800a082:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a084:	4b0d      	ldr	r3, [pc, #52]	; (800a0bc <USBH_LL_Init+0x74>)
 800a086:	2202      	movs	r2, #2
 800a088:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a08a:	4b0c      	ldr	r3, [pc, #48]	; (800a0bc <USBH_LL_Init+0x74>)
 800a08c:	2200      	movs	r2, #0
 800a08e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a090:	480a      	ldr	r0, [pc, #40]	; (800a0bc <USBH_LL_Init+0x74>)
 800a092:	f7f6 fd69 	bl	8000b68 <HAL_HCD_Init>
 800a096:	4603      	mov	r3, r0
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d001      	beq.n	800a0a0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a09c:	f7fe fe2a 	bl	8008cf4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a0a0:	4806      	ldr	r0, [pc, #24]	; (800a0bc <USBH_LL_Init+0x74>)
 800a0a2:	f7f7 f948 	bl	8001336 <HAL_HCD_GetCurrentFrame>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	4619      	mov	r1, r3
 800a0aa:	6878      	ldr	r0, [r7, #4]
 800a0ac:	f7fd fd4e 	bl	8007b4c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a0b0:	2300      	movs	r3, #0
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3708      	adds	r7, #8
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	200007ec 	.word	0x200007ec

0800a0c0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b084      	sub	sp, #16
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f7f7 f8c3 	bl	8001262 <HAL_HCD_Start>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a0e0:	7bfb      	ldrb	r3, [r7, #15]
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f000 f912 	bl	800a30c <USBH_Get_USB_Status>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a0ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	3710      	adds	r7, #16
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}

0800a0f6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a0f6:	b580      	push	{r7, lr}
 800a0f8:	b084      	sub	sp, #16
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a0fe:	2300      	movs	r3, #0
 800a100:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a102:	2300      	movs	r3, #0
 800a104:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7f7 f8cb 	bl	80012a8 <HAL_HCD_Stop>
 800a112:	4603      	mov	r3, r0
 800a114:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a116:	7bfb      	ldrb	r3, [r7, #15]
 800a118:	4618      	mov	r0, r3
 800a11a:	f000 f8f7 	bl	800a30c <USBH_Get_USB_Status>
 800a11e:	4603      	mov	r3, r0
 800a120:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a122:	7bbb      	ldrb	r3, [r7, #14]
}
 800a124:	4618      	mov	r0, r3
 800a126:	3710      	adds	r7, #16
 800a128:	46bd      	mov	sp, r7
 800a12a:	bd80      	pop	{r7, pc}

0800a12c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
 800a134:	460b      	mov	r3, r1
 800a136:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a13e:	78fa      	ldrb	r2, [r7, #3]
 800a140:	4611      	mov	r1, r2
 800a142:	4618      	mov	r0, r3
 800a144:	f7f7 f8e2 	bl	800130c <HAL_HCD_HC_GetXferCount>
 800a148:	4603      	mov	r3, r0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3708      	adds	r7, #8
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}

0800a152 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800a152:	b590      	push	{r4, r7, lr}
 800a154:	b089      	sub	sp, #36	; 0x24
 800a156:	af04      	add	r7, sp, #16
 800a158:	6078      	str	r0, [r7, #4]
 800a15a:	4608      	mov	r0, r1
 800a15c:	4611      	mov	r1, r2
 800a15e:	461a      	mov	r2, r3
 800a160:	4603      	mov	r3, r0
 800a162:	70fb      	strb	r3, [r7, #3]
 800a164:	460b      	mov	r3, r1
 800a166:	70bb      	strb	r3, [r7, #2]
 800a168:	4613      	mov	r3, r2
 800a16a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a16c:	2300      	movs	r3, #0
 800a16e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a170:	2300      	movs	r3, #0
 800a172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800a17a:	787c      	ldrb	r4, [r7, #1]
 800a17c:	78ba      	ldrb	r2, [r7, #2]
 800a17e:	78f9      	ldrb	r1, [r7, #3]
 800a180:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a182:	9302      	str	r3, [sp, #8]
 800a184:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a188:	9301      	str	r3, [sp, #4]
 800a18a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	4623      	mov	r3, r4
 800a192:	f7f6 fd3f 	bl	8000c14 <HAL_HCD_HC_Init>
 800a196:	4603      	mov	r3, r0
 800a198:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a19a:	7bfb      	ldrb	r3, [r7, #15]
 800a19c:	4618      	mov	r0, r3
 800a19e:	f000 f8b5 	bl	800a30c <USBH_Get_USB_Status>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a1a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	3714      	adds	r7, #20
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd90      	pop	{r4, r7, pc}

0800a1b0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a1ca:	78fa      	ldrb	r2, [r7, #3]
 800a1cc:	4611      	mov	r1, r2
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	f7f6 fdb8 	bl	8000d44 <HAL_HCD_HC_Halt>
 800a1d4:	4603      	mov	r3, r0
 800a1d6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a1d8:	7bfb      	ldrb	r3, [r7, #15]
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 f896 	bl	800a30c <USBH_Get_USB_Status>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800a1e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}

0800a1ee <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a1ee:	b590      	push	{r4, r7, lr}
 800a1f0:	b089      	sub	sp, #36	; 0x24
 800a1f2:	af04      	add	r7, sp, #16
 800a1f4:	6078      	str	r0, [r7, #4]
 800a1f6:	4608      	mov	r0, r1
 800a1f8:	4611      	mov	r1, r2
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	70fb      	strb	r3, [r7, #3]
 800a200:	460b      	mov	r3, r1
 800a202:	70bb      	strb	r3, [r7, #2]
 800a204:	4613      	mov	r3, r2
 800a206:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a20c:	2300      	movs	r3, #0
 800a20e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800a216:	787c      	ldrb	r4, [r7, #1]
 800a218:	78ba      	ldrb	r2, [r7, #2]
 800a21a:	78f9      	ldrb	r1, [r7, #3]
 800a21c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800a220:	9303      	str	r3, [sp, #12]
 800a222:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a224:	9302      	str	r3, [sp, #8]
 800a226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a228:	9301      	str	r3, [sp, #4]
 800a22a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	4623      	mov	r3, r4
 800a232:	f7f6 fdab 	bl	8000d8c <HAL_HCD_HC_SubmitRequest>
 800a236:	4603      	mov	r3, r0
 800a238:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a23a:	7bfb      	ldrb	r3, [r7, #15]
 800a23c:	4618      	mov	r0, r3
 800a23e:	f000 f865 	bl	800a30c <USBH_Get_USB_Status>
 800a242:	4603      	mov	r3, r0
 800a244:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800a246:	7bbb      	ldrb	r3, [r7, #14]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3714      	adds	r7, #20
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd90      	pop	{r4, r7, pc}

0800a250 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b082      	sub	sp, #8
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	460b      	mov	r3, r1
 800a25a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a262:	78fa      	ldrb	r2, [r7, #3]
 800a264:	4611      	mov	r1, r2
 800a266:	4618      	mov	r0, r3
 800a268:	f7f7 f83b 	bl	80012e2 <HAL_HCD_HC_GetURBState>
 800a26c:	4603      	mov	r3, r0
}
 800a26e:	4618      	mov	r0, r3
 800a270:	3708      	adds	r7, #8
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}

0800a276 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a276:	b580      	push	{r7, lr}
 800a278:	b082      	sub	sp, #8
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	6078      	str	r0, [r7, #4]
 800a27e:	460b      	mov	r3, r1
 800a280:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d103      	bne.n	800a294 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a28c:	78fb      	ldrb	r3, [r7, #3]
 800a28e:	4618      	mov	r0, r3
 800a290:	f000 f868 	bl	800a364 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a294:	20c8      	movs	r0, #200	; 0xc8
 800a296:	f7f6 f97d 	bl	8000594 <HAL_Delay>
  return USBH_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3708      	adds	r7, #8
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b085      	sub	sp, #20
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
 800a2ac:	460b      	mov	r3, r1
 800a2ae:	70fb      	strb	r3, [r7, #3]
 800a2b0:	4613      	mov	r3, r2
 800a2b2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a2ba:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a2bc:	78fa      	ldrb	r2, [r7, #3]
 800a2be:	68f9      	ldr	r1, [r7, #12]
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	009b      	lsls	r3, r3, #2
 800a2c4:	4413      	add	r3, r2
 800a2c6:	00db      	lsls	r3, r3, #3
 800a2c8:	440b      	add	r3, r1
 800a2ca:	333b      	adds	r3, #59	; 0x3b
 800a2cc:	781b      	ldrb	r3, [r3, #0]
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00a      	beq.n	800a2e8 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a2d2:	78fa      	ldrb	r2, [r7, #3]
 800a2d4:	68f9      	ldr	r1, [r7, #12]
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	009b      	lsls	r3, r3, #2
 800a2da:	4413      	add	r3, r2
 800a2dc:	00db      	lsls	r3, r3, #3
 800a2de:	440b      	add	r3, r1
 800a2e0:	3350      	adds	r3, #80	; 0x50
 800a2e2:	78ba      	ldrb	r2, [r7, #2]
 800a2e4:	701a      	strb	r2, [r3, #0]
 800a2e6:	e009      	b.n	800a2fc <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a2e8:	78fa      	ldrb	r2, [r7, #3]
 800a2ea:	68f9      	ldr	r1, [r7, #12]
 800a2ec:	4613      	mov	r3, r2
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	4413      	add	r3, r2
 800a2f2:	00db      	lsls	r3, r3, #3
 800a2f4:	440b      	add	r3, r1
 800a2f6:	3351      	adds	r3, #81	; 0x51
 800a2f8:	78ba      	ldrb	r2, [r7, #2]
 800a2fa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3714      	adds	r7, #20
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
	...

0800a30c <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b085      	sub	sp, #20
 800a310:	af00      	add	r7, sp, #0
 800a312:	4603      	mov	r3, r0
 800a314:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a316:	2300      	movs	r3, #0
 800a318:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a31a:	79fb      	ldrb	r3, [r7, #7]
 800a31c:	2b03      	cmp	r3, #3
 800a31e:	d817      	bhi.n	800a350 <USBH_Get_USB_Status+0x44>
 800a320:	a201      	add	r2, pc, #4	; (adr r2, 800a328 <USBH_Get_USB_Status+0x1c>)
 800a322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a326:	bf00      	nop
 800a328:	0800a339 	.word	0x0800a339
 800a32c:	0800a33f 	.word	0x0800a33f
 800a330:	0800a345 	.word	0x0800a345
 800a334:	0800a34b 	.word	0x0800a34b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	73fb      	strb	r3, [r7, #15]
    break;
 800a33c:	e00b      	b.n	800a356 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a33e:	2302      	movs	r3, #2
 800a340:	73fb      	strb	r3, [r7, #15]
    break;
 800a342:	e008      	b.n	800a356 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a344:	2301      	movs	r3, #1
 800a346:	73fb      	strb	r3, [r7, #15]
    break;
 800a348:	e005      	b.n	800a356 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a34a:	2302      	movs	r3, #2
 800a34c:	73fb      	strb	r3, [r7, #15]
    break;
 800a34e:	e002      	b.n	800a356 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a350:	2302      	movs	r3, #2
 800a352:	73fb      	strb	r3, [r7, #15]
    break;
 800a354:	bf00      	nop
  }
  return usb_status;
 800a356:	7bfb      	ldrb	r3, [r7, #15]
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3714      	adds	r7, #20
 800a35c:	46bd      	mov	sp, r7
 800a35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a362:	4770      	bx	lr

0800a364 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	4603      	mov	r3, r0
 800a36c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800a36e:	79fb      	ldrb	r3, [r7, #7]
 800a370:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a372:	79fb      	ldrb	r3, [r7, #7]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d102      	bne.n	800a37e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800a378:	2301      	movs	r3, #1
 800a37a:	73fb      	strb	r3, [r7, #15]
 800a37c:	e001      	b.n	800a382 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800a37e:	2300      	movs	r3, #0
 800a380:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800a382:	7bfb      	ldrb	r3, [r7, #15]
 800a384:	461a      	mov	r2, r3
 800a386:	f44f 7100 	mov.w	r1, #512	; 0x200
 800a38a:	4803      	ldr	r0, [pc, #12]	; (800a398 <MX_DriverVbusFS+0x34>)
 800a38c:	f7f6 fbd4 	bl	8000b38 <HAL_GPIO_WritePin>
}
 800a390:	bf00      	nop
 800a392:	3710      	adds	r7, #16
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	48000800 	.word	0x48000800

0800a39c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800a39c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800a3d4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800a3a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800a3a2:	e003      	b.n	800a3ac <LoopCopyDataInit>

0800a3a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800a3a4:	4b0c      	ldr	r3, [pc, #48]	; (800a3d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800a3a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800a3a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800a3aa:	3104      	adds	r1, #4

0800a3ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800a3ac:	480b      	ldr	r0, [pc, #44]	; (800a3dc <LoopForever+0xa>)
	ldr	r3, =_edata
 800a3ae:	4b0c      	ldr	r3, [pc, #48]	; (800a3e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 800a3b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800a3b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800a3b4:	d3f6      	bcc.n	800a3a4 <CopyDataInit>
	ldr	r2, =_sbss
 800a3b6:	4a0b      	ldr	r2, [pc, #44]	; (800a3e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800a3b8:	e002      	b.n	800a3c0 <LoopFillZerobss>

0800a3ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800a3ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800a3bc:	f842 3b04 	str.w	r3, [r2], #4

0800a3c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800a3c0:	4b09      	ldr	r3, [pc, #36]	; (800a3e8 <LoopForever+0x16>)
	cmp	r2, r3
 800a3c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800a3c4:	d3f9      	bcc.n	800a3ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800a3c6:	f7ff fc8f 	bl	8009ce8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a3ca:	f000 f817 	bl	800a3fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a3ce:	f7fe fa89 	bl	80088e4 <main>

0800a3d2 <LoopForever>:

LoopForever:
    b LoopForever
 800a3d2:	e7fe      	b.n	800a3d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800a3d4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800a3d8:	0800a798 	.word	0x0800a798
	ldr	r0, =_sdata
 800a3dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800a3e0:	20000088 	.word	0x20000088
	ldr	r2, =_sbss
 800a3e4:	20000088 	.word	0x20000088
	ldr	r3, = _ebss
 800a3e8:	20000ab4 	.word	0x20000ab4

0800a3ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a3ec:	e7fe      	b.n	800a3ec <ADC1_2_IRQHandler>
	...

0800a3f0 <__errno>:
 800a3f0:	4b01      	ldr	r3, [pc, #4]	; (800a3f8 <__errno+0x8>)
 800a3f2:	6818      	ldr	r0, [r3, #0]
 800a3f4:	4770      	bx	lr
 800a3f6:	bf00      	nop
 800a3f8:	20000024 	.word	0x20000024

0800a3fc <__libc_init_array>:
 800a3fc:	b570      	push	{r4, r5, r6, lr}
 800a3fe:	4e0d      	ldr	r6, [pc, #52]	; (800a434 <__libc_init_array+0x38>)
 800a400:	4c0d      	ldr	r4, [pc, #52]	; (800a438 <__libc_init_array+0x3c>)
 800a402:	1ba4      	subs	r4, r4, r6
 800a404:	10a4      	asrs	r4, r4, #2
 800a406:	2500      	movs	r5, #0
 800a408:	42a5      	cmp	r5, r4
 800a40a:	d109      	bne.n	800a420 <__libc_init_array+0x24>
 800a40c:	4e0b      	ldr	r6, [pc, #44]	; (800a43c <__libc_init_array+0x40>)
 800a40e:	4c0c      	ldr	r4, [pc, #48]	; (800a440 <__libc_init_array+0x44>)
 800a410:	f000 f950 	bl	800a6b4 <_init>
 800a414:	1ba4      	subs	r4, r4, r6
 800a416:	10a4      	asrs	r4, r4, #2
 800a418:	2500      	movs	r5, #0
 800a41a:	42a5      	cmp	r5, r4
 800a41c:	d105      	bne.n	800a42a <__libc_init_array+0x2e>
 800a41e:	bd70      	pop	{r4, r5, r6, pc}
 800a420:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a424:	4798      	blx	r3
 800a426:	3501      	adds	r5, #1
 800a428:	e7ee      	b.n	800a408 <__libc_init_array+0xc>
 800a42a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a42e:	4798      	blx	r3
 800a430:	3501      	adds	r5, #1
 800a432:	e7f2      	b.n	800a41a <__libc_init_array+0x1e>
 800a434:	0800a790 	.word	0x0800a790
 800a438:	0800a790 	.word	0x0800a790
 800a43c:	0800a790 	.word	0x0800a790
 800a440:	0800a794 	.word	0x0800a794

0800a444 <__itoa>:
 800a444:	1e93      	subs	r3, r2, #2
 800a446:	2b22      	cmp	r3, #34	; 0x22
 800a448:	b510      	push	{r4, lr}
 800a44a:	460c      	mov	r4, r1
 800a44c:	d904      	bls.n	800a458 <__itoa+0x14>
 800a44e:	2300      	movs	r3, #0
 800a450:	700b      	strb	r3, [r1, #0]
 800a452:	461c      	mov	r4, r3
 800a454:	4620      	mov	r0, r4
 800a456:	bd10      	pop	{r4, pc}
 800a458:	2a0a      	cmp	r2, #10
 800a45a:	d109      	bne.n	800a470 <__itoa+0x2c>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	da07      	bge.n	800a470 <__itoa+0x2c>
 800a460:	232d      	movs	r3, #45	; 0x2d
 800a462:	700b      	strb	r3, [r1, #0]
 800a464:	4240      	negs	r0, r0
 800a466:	2101      	movs	r1, #1
 800a468:	4421      	add	r1, r4
 800a46a:	f000 f8e1 	bl	800a630 <__utoa>
 800a46e:	e7f1      	b.n	800a454 <__itoa+0x10>
 800a470:	2100      	movs	r1, #0
 800a472:	e7f9      	b.n	800a468 <__itoa+0x24>

0800a474 <itoa>:
 800a474:	f7ff bfe6 	b.w	800a444 <__itoa>

0800a478 <malloc>:
 800a478:	4b02      	ldr	r3, [pc, #8]	; (800a484 <malloc+0xc>)
 800a47a:	4601      	mov	r1, r0
 800a47c:	6818      	ldr	r0, [r3, #0]
 800a47e:	f000 b861 	b.w	800a544 <_malloc_r>
 800a482:	bf00      	nop
 800a484:	20000024 	.word	0x20000024

0800a488 <free>:
 800a488:	4b02      	ldr	r3, [pc, #8]	; (800a494 <free+0xc>)
 800a48a:	4601      	mov	r1, r0
 800a48c:	6818      	ldr	r0, [r3, #0]
 800a48e:	f000 b80b 	b.w	800a4a8 <_free_r>
 800a492:	bf00      	nop
 800a494:	20000024 	.word	0x20000024

0800a498 <memset>:
 800a498:	4402      	add	r2, r0
 800a49a:	4603      	mov	r3, r0
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d100      	bne.n	800a4a2 <memset+0xa>
 800a4a0:	4770      	bx	lr
 800a4a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a4a6:	e7f9      	b.n	800a49c <memset+0x4>

0800a4a8 <_free_r>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	4605      	mov	r5, r0
 800a4ac:	2900      	cmp	r1, #0
 800a4ae:	d045      	beq.n	800a53c <_free_r+0x94>
 800a4b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4b4:	1f0c      	subs	r4, r1, #4
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	bfb8      	it	lt
 800a4ba:	18e4      	addlt	r4, r4, r3
 800a4bc:	f000 f8f8 	bl	800a6b0 <__malloc_lock>
 800a4c0:	4a1f      	ldr	r2, [pc, #124]	; (800a540 <_free_r+0x98>)
 800a4c2:	6813      	ldr	r3, [r2, #0]
 800a4c4:	4610      	mov	r0, r2
 800a4c6:	b933      	cbnz	r3, 800a4d6 <_free_r+0x2e>
 800a4c8:	6063      	str	r3, [r4, #4]
 800a4ca:	6014      	str	r4, [r2, #0]
 800a4cc:	4628      	mov	r0, r5
 800a4ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4d2:	f000 b8ee 	b.w	800a6b2 <__malloc_unlock>
 800a4d6:	42a3      	cmp	r3, r4
 800a4d8:	d90c      	bls.n	800a4f4 <_free_r+0x4c>
 800a4da:	6821      	ldr	r1, [r4, #0]
 800a4dc:	1862      	adds	r2, r4, r1
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	bf04      	itt	eq
 800a4e2:	681a      	ldreq	r2, [r3, #0]
 800a4e4:	685b      	ldreq	r3, [r3, #4]
 800a4e6:	6063      	str	r3, [r4, #4]
 800a4e8:	bf04      	itt	eq
 800a4ea:	1852      	addeq	r2, r2, r1
 800a4ec:	6022      	streq	r2, [r4, #0]
 800a4ee:	6004      	str	r4, [r0, #0]
 800a4f0:	e7ec      	b.n	800a4cc <_free_r+0x24>
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	685a      	ldr	r2, [r3, #4]
 800a4f6:	b10a      	cbz	r2, 800a4fc <_free_r+0x54>
 800a4f8:	42a2      	cmp	r2, r4
 800a4fa:	d9fa      	bls.n	800a4f2 <_free_r+0x4a>
 800a4fc:	6819      	ldr	r1, [r3, #0]
 800a4fe:	1858      	adds	r0, r3, r1
 800a500:	42a0      	cmp	r0, r4
 800a502:	d10b      	bne.n	800a51c <_free_r+0x74>
 800a504:	6820      	ldr	r0, [r4, #0]
 800a506:	4401      	add	r1, r0
 800a508:	1858      	adds	r0, r3, r1
 800a50a:	4282      	cmp	r2, r0
 800a50c:	6019      	str	r1, [r3, #0]
 800a50e:	d1dd      	bne.n	800a4cc <_free_r+0x24>
 800a510:	6810      	ldr	r0, [r2, #0]
 800a512:	6852      	ldr	r2, [r2, #4]
 800a514:	605a      	str	r2, [r3, #4]
 800a516:	4401      	add	r1, r0
 800a518:	6019      	str	r1, [r3, #0]
 800a51a:	e7d7      	b.n	800a4cc <_free_r+0x24>
 800a51c:	d902      	bls.n	800a524 <_free_r+0x7c>
 800a51e:	230c      	movs	r3, #12
 800a520:	602b      	str	r3, [r5, #0]
 800a522:	e7d3      	b.n	800a4cc <_free_r+0x24>
 800a524:	6820      	ldr	r0, [r4, #0]
 800a526:	1821      	adds	r1, r4, r0
 800a528:	428a      	cmp	r2, r1
 800a52a:	bf04      	itt	eq
 800a52c:	6811      	ldreq	r1, [r2, #0]
 800a52e:	6852      	ldreq	r2, [r2, #4]
 800a530:	6062      	str	r2, [r4, #4]
 800a532:	bf04      	itt	eq
 800a534:	1809      	addeq	r1, r1, r0
 800a536:	6021      	streq	r1, [r4, #0]
 800a538:	605c      	str	r4, [r3, #4]
 800a53a:	e7c7      	b.n	800a4cc <_free_r+0x24>
 800a53c:	bd38      	pop	{r3, r4, r5, pc}
 800a53e:	bf00      	nop
 800a540:	200000b4 	.word	0x200000b4

0800a544 <_malloc_r>:
 800a544:	b570      	push	{r4, r5, r6, lr}
 800a546:	1ccd      	adds	r5, r1, #3
 800a548:	f025 0503 	bic.w	r5, r5, #3
 800a54c:	3508      	adds	r5, #8
 800a54e:	2d0c      	cmp	r5, #12
 800a550:	bf38      	it	cc
 800a552:	250c      	movcc	r5, #12
 800a554:	2d00      	cmp	r5, #0
 800a556:	4606      	mov	r6, r0
 800a558:	db01      	blt.n	800a55e <_malloc_r+0x1a>
 800a55a:	42a9      	cmp	r1, r5
 800a55c:	d903      	bls.n	800a566 <_malloc_r+0x22>
 800a55e:	230c      	movs	r3, #12
 800a560:	6033      	str	r3, [r6, #0]
 800a562:	2000      	movs	r0, #0
 800a564:	bd70      	pop	{r4, r5, r6, pc}
 800a566:	f000 f8a3 	bl	800a6b0 <__malloc_lock>
 800a56a:	4a23      	ldr	r2, [pc, #140]	; (800a5f8 <_malloc_r+0xb4>)
 800a56c:	6814      	ldr	r4, [r2, #0]
 800a56e:	4621      	mov	r1, r4
 800a570:	b991      	cbnz	r1, 800a598 <_malloc_r+0x54>
 800a572:	4c22      	ldr	r4, [pc, #136]	; (800a5fc <_malloc_r+0xb8>)
 800a574:	6823      	ldr	r3, [r4, #0]
 800a576:	b91b      	cbnz	r3, 800a580 <_malloc_r+0x3c>
 800a578:	4630      	mov	r0, r6
 800a57a:	f000 f841 	bl	800a600 <_sbrk_r>
 800a57e:	6020      	str	r0, [r4, #0]
 800a580:	4629      	mov	r1, r5
 800a582:	4630      	mov	r0, r6
 800a584:	f000 f83c 	bl	800a600 <_sbrk_r>
 800a588:	1c43      	adds	r3, r0, #1
 800a58a:	d126      	bne.n	800a5da <_malloc_r+0x96>
 800a58c:	230c      	movs	r3, #12
 800a58e:	6033      	str	r3, [r6, #0]
 800a590:	4630      	mov	r0, r6
 800a592:	f000 f88e 	bl	800a6b2 <__malloc_unlock>
 800a596:	e7e4      	b.n	800a562 <_malloc_r+0x1e>
 800a598:	680b      	ldr	r3, [r1, #0]
 800a59a:	1b5b      	subs	r3, r3, r5
 800a59c:	d41a      	bmi.n	800a5d4 <_malloc_r+0x90>
 800a59e:	2b0b      	cmp	r3, #11
 800a5a0:	d90f      	bls.n	800a5c2 <_malloc_r+0x7e>
 800a5a2:	600b      	str	r3, [r1, #0]
 800a5a4:	50cd      	str	r5, [r1, r3]
 800a5a6:	18cc      	adds	r4, r1, r3
 800a5a8:	4630      	mov	r0, r6
 800a5aa:	f000 f882 	bl	800a6b2 <__malloc_unlock>
 800a5ae:	f104 000b 	add.w	r0, r4, #11
 800a5b2:	1d23      	adds	r3, r4, #4
 800a5b4:	f020 0007 	bic.w	r0, r0, #7
 800a5b8:	1ac3      	subs	r3, r0, r3
 800a5ba:	d01b      	beq.n	800a5f4 <_malloc_r+0xb0>
 800a5bc:	425a      	negs	r2, r3
 800a5be:	50e2      	str	r2, [r4, r3]
 800a5c0:	bd70      	pop	{r4, r5, r6, pc}
 800a5c2:	428c      	cmp	r4, r1
 800a5c4:	bf0d      	iteet	eq
 800a5c6:	6863      	ldreq	r3, [r4, #4]
 800a5c8:	684b      	ldrne	r3, [r1, #4]
 800a5ca:	6063      	strne	r3, [r4, #4]
 800a5cc:	6013      	streq	r3, [r2, #0]
 800a5ce:	bf18      	it	ne
 800a5d0:	460c      	movne	r4, r1
 800a5d2:	e7e9      	b.n	800a5a8 <_malloc_r+0x64>
 800a5d4:	460c      	mov	r4, r1
 800a5d6:	6849      	ldr	r1, [r1, #4]
 800a5d8:	e7ca      	b.n	800a570 <_malloc_r+0x2c>
 800a5da:	1cc4      	adds	r4, r0, #3
 800a5dc:	f024 0403 	bic.w	r4, r4, #3
 800a5e0:	42a0      	cmp	r0, r4
 800a5e2:	d005      	beq.n	800a5f0 <_malloc_r+0xac>
 800a5e4:	1a21      	subs	r1, r4, r0
 800a5e6:	4630      	mov	r0, r6
 800a5e8:	f000 f80a 	bl	800a600 <_sbrk_r>
 800a5ec:	3001      	adds	r0, #1
 800a5ee:	d0cd      	beq.n	800a58c <_malloc_r+0x48>
 800a5f0:	6025      	str	r5, [r4, #0]
 800a5f2:	e7d9      	b.n	800a5a8 <_malloc_r+0x64>
 800a5f4:	bd70      	pop	{r4, r5, r6, pc}
 800a5f6:	bf00      	nop
 800a5f8:	200000b4 	.word	0x200000b4
 800a5fc:	200000b8 	.word	0x200000b8

0800a600 <_sbrk_r>:
 800a600:	b538      	push	{r3, r4, r5, lr}
 800a602:	4c06      	ldr	r4, [pc, #24]	; (800a61c <_sbrk_r+0x1c>)
 800a604:	2300      	movs	r3, #0
 800a606:	4605      	mov	r5, r0
 800a608:	4608      	mov	r0, r1
 800a60a:	6023      	str	r3, [r4, #0]
 800a60c:	f7ff fb40 	bl	8009c90 <_sbrk>
 800a610:	1c43      	adds	r3, r0, #1
 800a612:	d102      	bne.n	800a61a <_sbrk_r+0x1a>
 800a614:	6823      	ldr	r3, [r4, #0]
 800a616:	b103      	cbz	r3, 800a61a <_sbrk_r+0x1a>
 800a618:	602b      	str	r3, [r5, #0]
 800a61a:	bd38      	pop	{r3, r4, r5, pc}
 800a61c:	20000ab0 	.word	0x20000ab0

0800a620 <strcpy>:
 800a620:	4603      	mov	r3, r0
 800a622:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a626:	f803 2b01 	strb.w	r2, [r3], #1
 800a62a:	2a00      	cmp	r2, #0
 800a62c:	d1f9      	bne.n	800a622 <strcpy+0x2>
 800a62e:	4770      	bx	lr

0800a630 <__utoa>:
 800a630:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a632:	4c1e      	ldr	r4, [pc, #120]	; (800a6ac <__utoa+0x7c>)
 800a634:	b08b      	sub	sp, #44	; 0x2c
 800a636:	4603      	mov	r3, r0
 800a638:	460f      	mov	r7, r1
 800a63a:	466d      	mov	r5, sp
 800a63c:	f104 0e20 	add.w	lr, r4, #32
 800a640:	6820      	ldr	r0, [r4, #0]
 800a642:	6861      	ldr	r1, [r4, #4]
 800a644:	462e      	mov	r6, r5
 800a646:	c603      	stmia	r6!, {r0, r1}
 800a648:	3408      	adds	r4, #8
 800a64a:	4574      	cmp	r4, lr
 800a64c:	4635      	mov	r5, r6
 800a64e:	d1f7      	bne.n	800a640 <__utoa+0x10>
 800a650:	7921      	ldrb	r1, [r4, #4]
 800a652:	7131      	strb	r1, [r6, #4]
 800a654:	1e91      	subs	r1, r2, #2
 800a656:	6820      	ldr	r0, [r4, #0]
 800a658:	6030      	str	r0, [r6, #0]
 800a65a:	2922      	cmp	r1, #34	; 0x22
 800a65c:	f04f 0100 	mov.w	r1, #0
 800a660:	d904      	bls.n	800a66c <__utoa+0x3c>
 800a662:	7039      	strb	r1, [r7, #0]
 800a664:	460f      	mov	r7, r1
 800a666:	4638      	mov	r0, r7
 800a668:	b00b      	add	sp, #44	; 0x2c
 800a66a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a66c:	1e78      	subs	r0, r7, #1
 800a66e:	4606      	mov	r6, r0
 800a670:	fbb3 f5f2 	udiv	r5, r3, r2
 800a674:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800a678:	fb02 3315 	mls	r3, r2, r5, r3
 800a67c:	4473      	add	r3, lr
 800a67e:	1c4c      	adds	r4, r1, #1
 800a680:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800a684:	f806 3f01 	strb.w	r3, [r6, #1]!
 800a688:	462b      	mov	r3, r5
 800a68a:	b965      	cbnz	r5, 800a6a6 <__utoa+0x76>
 800a68c:	553d      	strb	r5, [r7, r4]
 800a68e:	187a      	adds	r2, r7, r1
 800a690:	1acc      	subs	r4, r1, r3
 800a692:	42a3      	cmp	r3, r4
 800a694:	dae7      	bge.n	800a666 <__utoa+0x36>
 800a696:	7844      	ldrb	r4, [r0, #1]
 800a698:	7815      	ldrb	r5, [r2, #0]
 800a69a:	f800 5f01 	strb.w	r5, [r0, #1]!
 800a69e:	3301      	adds	r3, #1
 800a6a0:	f802 4901 	strb.w	r4, [r2], #-1
 800a6a4:	e7f4      	b.n	800a690 <__utoa+0x60>
 800a6a6:	4621      	mov	r1, r4
 800a6a8:	e7e2      	b.n	800a670 <__utoa+0x40>
 800a6aa:	bf00      	nop
 800a6ac:	0800a760 	.word	0x0800a760

0800a6b0 <__malloc_lock>:
 800a6b0:	4770      	bx	lr

0800a6b2 <__malloc_unlock>:
 800a6b2:	4770      	bx	lr

0800a6b4 <_init>:
 800a6b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6b6:	bf00      	nop
 800a6b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ba:	bc08      	pop	{r3}
 800a6bc:	469e      	mov	lr, r3
 800a6be:	4770      	bx	lr

0800a6c0 <_fini>:
 800a6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6c2:	bf00      	nop
 800a6c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6c6:	bc08      	pop	{r3}
 800a6c8:	469e      	mov	lr, r3
 800a6ca:	4770      	bx	lr
