Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 13 14:12:02 2020
| Host         : DESKTOP-2P8D37E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.987       -3.987                      1                  446        0.164        0.000                      0                  446        4.500        0.000                       0                   248  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.987       -3.987                      1                  446        0.164        0.000                      0                  446        4.500        0.000                       0                   248  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -3.987ns,  Total Violation       -3.987ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.987ns  (required time - arrival time)
  Source:                 vga/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/video_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.878ns  (logic 9.726ns (70.085%)  route 4.152ns (29.915%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.618     5.139    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X5Y22          FDRE                                         r  vga/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456     5.595 r  vga/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.587     6.182    vga/vga_sync_unit/h_count_reg_reg_n_0_[1]
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.124     6.306 r  vga/vga_sync_unit/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.306    vga/vga_sync_unit/i__carry_i_3__0_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.856 r  vga/vga_sync_unit/video3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.856    vga/vga_sync_unit/video3_inferred__0/i__carry_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.970 r  vga/vga_sync_unit/video3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.970    vga/vga_sync_unit/video3_inferred__0/i__carry__0_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.304 r  vga/vga_sync_unit/video3_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.943     8.248    vga/vga_sync_unit/video3[9]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.215    12.463 r  vga/vga_sync_unit/video2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.465    vga/vga_sync_unit/video2__3_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.983 r  vga/vga_sync_unit/video2__4/P[0]
                         net (fo=2, routed)           0.770    14.752    vga/vga_sync_unit/video2__4_n_105
    SLICE_X13Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.876 r  vga/vga_sync_unit/i__carry_i_3/O
                         net (fo=1, routed)           0.000    14.876    vga/vga_sync_unit/i__carry_i_3_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.426 r  vga/vga_sync_unit/video2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.426    vga/vga_sync_unit/video2_inferred__0/i__carry_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.739 r  vga/vga_sync_unit/video2_inferred__0/i__carry__0/O[3]
                         net (fo=2, routed)           0.787    16.526    vga/vga_sync_unit/video2_inferred__0/i__carry__0_n_4
    SLICE_X12Y24         LUT2 (Prop_lut2_I0_O)        0.306    16.832 r  vga/vga_sync_unit/video1_carry__4_i_1/O
                         net (fo=1, routed)           0.000    16.832    vga/vga_sync_unit/video1_carry__4_i_1_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.208 r  vga/vga_sync_unit/video1_carry__4/CO[3]
                         net (fo=1, routed)           0.009    17.217    vga/vga_sync_unit/video1_carry__4_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.532 f  vga/vga_sync_unit/video1_carry__5/O[3]
                         net (fo=1, routed)           0.903    18.434    vga/vga_sync_unit/video1[27]
    SLICE_X13Y25         LUT6 (Prop_lut6_I3_O)        0.307    18.741 r  vga/vga_sync_unit/video_i_4/O
                         net (fo=1, routed)           0.151    18.893    vga/vga_sync_unit/video_i_4_n_0
    SLICE_X13Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.017 r  vga/vga_sync_unit/video_i_1/O
                         net (fo=1, routed)           0.000    19.017    vga/vga_sync_unit/video_i_1_n_0
    SLICE_X13Y25         FDRE                                         r  vga/vga_sync_unit/video_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.433    14.774    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  vga/vga_sync_unit/video_reg/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y25         FDRE (Setup_fdre_C_D)        0.031    15.030    vga/vga_sync_unit/video_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                 -3.987    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.618ns (22.283%)  route 5.643ns (77.717%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.693    10.996    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.124    11.120 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          1.292    12.412    u2/uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X12Y32         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.442    14.783    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.839    u2/uart_fifo/uart_inst/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.618ns (22.283%)  route 5.643ns (77.717%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.693    10.996    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.124    11.120 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          1.292    12.412    u2/uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X12Y32         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.442    14.783    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y32         FDRE (Setup_fdre_C_CE)      -0.169    14.839    u2/uart_fifo/uart_inst/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.618ns (22.779%)  route 5.485ns (77.221%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.693    10.996    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.124    11.120 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          1.134    12.254    u2/uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X11Y30         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.440    14.781    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.801    u2/uart_fifo/uart_inst/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.547ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 1.618ns (22.779%)  route 5.485ns (77.221%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.693    10.996    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.124    11.120 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          1.134    12.254    u2/uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X11Y30         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.440    14.781    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X11Y30         FDRE (Setup_fdre_C_CE)      -0.205    14.801    u2/uart_fifo/uart_inst/tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  2.547    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.618ns (23.809%)  route 5.178ns (76.191%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.693    10.996    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.124    11.120 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.827    11.947    u2/uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X13Y29         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.439    14.780    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.800    u2/uart_fifo/uart_inst/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.618ns (23.809%)  route 5.178ns (76.191%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.693    10.996    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.124    11.120 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.827    11.947    u2/uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X13Y29         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.439    14.780    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.800    u2/uart_fifo/uart_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             2.853ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 1.618ns (23.809%)  route 5.178ns (76.191%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.693    10.996    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT5 (Prop_lut5_I1_O)        0.124    11.120 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_1/O
                         net (fo=11, routed)          0.827    11.947    u2/uart_fifo/uart_inst/tx_bits_remaining
    SLICE_X13Y29         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.439    14.780    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X13Y29         FDRE                                         r  u2/uart_fifo/uart_inst/tx_data_reg[4]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X13Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.800    u2/uart_fifo/uart_inst/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.853    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.618ns (24.785%)  route 4.910ns (75.215%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.630     5.151    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.518     5.669 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[4]/Q
                         net (fo=5, routed)           1.265     6.934    u2/uart_fifo/uart_inst/tx_clk_divider[4]
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     7.082 r  u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2/O
                         net (fo=4, routed)           1.112     8.194    u2/uart_fifo/uart_inst/tx_clk_divider[5]_i_2_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I2_O)        0.356     8.550 r  u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1/O
                         net (fo=3, routed)           0.470     9.020    u2/uart_fifo/uart_inst/tx_clk_divider[8]_i_1_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I4_O)        0.348     9.368 r  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5/O
                         net (fo=1, routed)           0.811    10.180    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I1_O)        0.124    10.304 f  u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4/O
                         net (fo=6, routed)           0.845    11.148    u2/uart_fifo/uart_inst/tx_bits_remaining[3]_i_4_n_0
    SLICE_X6Y33          LUT4 (Prop_lut4_I1_O)        0.124    11.272 r  u2/uart_fifo/uart_inst/tx_out_i_1/O
                         net (fo=1, routed)           0.407    11.680    u2/uart_fifo/uart_inst/tx_out_i_1_n_0
    SLICE_X7Y33          FDRE                                         r  u2/uart_fifo/uart_inst/tx_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.510    14.851    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  u2/uart_fifo/uart_inst/tx_out_reg/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X7Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.871    u2/uart_fifo/uart_inst/tx_out_reg
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 u2/uart_fifo/rx_fifo/memory_reg[7][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/x_pos_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.014ns (15.919%)  route 5.356ns (84.081%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.617     5.138    u2/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  u2/uart_fifo/rx_fifo/memory_reg[7][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.518     5.656 f  u2/uart_fifo/rx_fifo/memory_reg[7][7]/Q
                         net (fo=1, routed)           1.270     6.926    u2/uart_fifo/rx_fifo/memory_reg[7][7]
    SLICE_X6Y26          LUT6 (Prop_lut6_I1_O)        0.124     7.050 f  u2/uart_fifo/rx_fifo/tx_byte[6]_i_5/O
                         net (fo=1, routed)           0.948     7.998    u2/uart_fifo/rx_fifo/tx_byte[6]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124     8.122 f  u2/uart_fifo/rx_fifo/tx_byte[6]_i_3/O
                         net (fo=5, routed)           1.198     9.320    u2/uart_fifo/rx_fifo/tx_byte[6]_i_3_n_0
    SLICE_X8Y29          LUT4 (Prop_lut4_I3_O)        0.124     9.444 r  u2/uart_fifo/rx_fifo/x_pos[9]_i_3/O
                         net (fo=3, routed)           0.960    10.404    u2/uart_fifo/rx_fifo/x_pos[9]_i_3_n_0
    SLICE_X9Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.528 r  u2/uart_fifo/rx_fifo/x_pos[9]_i_1/O
                         net (fo=9, routed)           0.980    11.508    u2/uart_fifo_n_12
    SLICE_X3Y23          FDRE                                         r  u2/x_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         1.504    14.845    u2/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  u2/x_pos_reg[8]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    u2/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.508    
  -------------------------------------------------------------------
                         slack                                  3.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u2/uart_fifo/tx_fifo/write_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/tx_fifo/write_ptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.558     1.441    u2/uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  u2/uart_fifo/tx_fifo/write_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  u2/uart_fifo/tx_fifo/write_ptr_reg[0]/Q
                         net (fo=13, routed)          0.111     1.694    u2/uart_fifo/tx_fifo/write_ptr_reg_n_0_[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.739 r  u2/uart_fifo/tx_fifo/write_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.739    u2/uart_fifo/tx_fifo/write_ptr[2]_i_1_n_0
    SLICE_X8Y30          FDRE                                         r  u2/uart_fifo/tx_fifo/write_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.826     1.953    u2/uart_fifo/tx_fifo/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  u2/uart_fifo/tx_fifo/write_ptr_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.120     1.574    u2/uart_fifo/tx_fifo/write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.589     1.472    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[1]/Q
                         net (fo=9, routed)           0.122     1.736    u2/uart_fifo/uart_inst/tx_clk_divider[1]
    SLICE_X2Y32          LUT4 (Prop_lut4_I2_O)        0.048     1.784 r  u2/uart_fifo/uart_inst/tx_clk_divider[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    u2/uart_fifo/uart_inst/tx_clk_divider[2]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.858     1.985    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.133     1.618    u2/uart_fifo/uart_inst/tx_clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u2/uart_fifo/uart_inst/tx_bits_remaining_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.588     1.471    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  u2/uart_fifo/uart_inst/tx_bits_remaining_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     1.635 f  u2/uart_fifo/uart_inst/tx_bits_remaining_reg[3]/Q
                         net (fo=3, routed)           0.062     1.697    u2/uart_fifo/uart_inst/tx_bits_remaining_reg_n_0_[3]
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.742 r  u2/uart_fifo/uart_inst/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.742    u2/uart_fifo/uart_inst/tx_out_i_2_n_0
    SLICE_X7Y33          FDRE                                         r  u2/uart_fifo/uart_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.857     1.984    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  u2/uart_fifo/uart_inst/tx_out_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.091     1.575    u2/uart_fifo/uart_inst/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u2/uart_fifo/uart_inst/recv_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/recv_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.587     1.470    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  u2/uart_fifo/uart_inst/recv_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  u2/uart_fifo/uart_inst/recv_state_reg[1]/Q
                         net (fo=21, routed)          0.109     1.720    u2/uart_fifo/uart_inst/Q[1]
    SLICE_X1Y30          LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  u2/uart_fifo/uart_inst/recv_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.765    u2/uart_fifo/uart_inst/recv_state[0]
    SLICE_X1Y30          FDRE                                         r  u2/uart_fifo/uart_inst/recv_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.856     1.983    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  u2/uart_fifo/uart_inst/recv_state_reg[0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.091     1.574    u2/uart_fifo/uart_inst/recv_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u2/uart_fifo/uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/rx_fifo/memory_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.816%)  route 0.147ns (47.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.582     1.465    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  u2/uart_fifo/uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  u2/uart_fifo/uart_inst/rx_data_reg[2]/Q
                         net (fo=9, routed)           0.147     1.776    u2/uart_fifo/rx_fifo/memory_reg[0][7]_0[2]
    SLICE_X7Y25          FDRE                                         r  u2/uart_fifo/rx_fifo/memory_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.848     1.975    u2/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  u2/uart_fifo/rx_fifo/memory_reg[4][2]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.070     1.567    u2/uart_fifo/rx_fifo/memory_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.073%)  route 0.158ns (45.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.553     1.436    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y25         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=11, routed)          0.158     1.735    vga/vga_sync_unit/v_count_reg_reg_n_0_[1]
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.780 r  vga/vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    vga/vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X10Y25         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.820     1.947    vga/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  vga/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X10Y25         FDRE (Hold_fdre_C_D)         0.120     1.569    vga/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u2/x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.583     1.466    u2/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  u2/x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  u2/x_pos_reg[6]/Q
                         net (fo=4, routed)           0.120     1.727    u2/uart_fifo/rx_fifo/x_pos_reg[9]_0[5]
    SLICE_X5Y21          LUT5 (Prop_lut5_I0_O)        0.045     1.772 r  u2/uart_fifo/rx_fifo/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.772    u2/uart_fifo_n_26
    SLICE_X5Y21          FDRE                                         r  u2/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.852     1.979    u2/clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  u2/x_pos_reg[6]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.092     1.558    u2/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u2/uart_fifo/uart_inst/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/rx_fifo/memory_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.690%)  route 0.153ns (48.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.582     1.465    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  u2/uart_fifo/uart_inst/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  u2/uart_fifo/uart_inst/rx_data_reg[1]/Q
                         net (fo=9, routed)           0.153     1.782    u2/uart_fifo/rx_fifo/memory_reg[0][7]_0[1]
    SLICE_X4Y25          FDRE                                         r  u2/uart_fifo/rx_fifo/memory_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.848     1.975    u2/uart_fifo/rx_fifo/clk_IBUF_BUFG
    SLICE_X4Y25          FDRE                                         r  u2/uart_fifo/rx_fifo/memory_reg[6][1]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y25          FDRE (Hold_fdre_C_D)         0.070     1.567    u2/uart_fifo/rx_fifo/memory_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u2/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/rx_clk_divider_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.585     1.468    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  u2/uart_fifo/uart_inst/rx_clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u2/uart_fifo/uart_inst/rx_clk_divider_reg[2]/Q
                         net (fo=7, routed)           0.135     1.745    u2/uart_fifo/uart_inst/rx_clk_divider[2]
    SLICE_X1Y28          LUT4 (Prop_lut4_I3_O)        0.045     1.790 r  u2/uart_fifo/uart_inst/rx_clk_divider[3]_i_1/O
                         net (fo=1, routed)           0.000     1.790    u2/uart_fifo/uart_inst/rx_clk_divider[3]_i_1_n_0
    SLICE_X1Y28          FDSE                                         r  u2/uart_fifo/uart_inst/rx_clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.854     1.981    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X1Y28          FDSE                                         r  u2/uart_fifo/uart_inst/rx_clk_divider_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y28          FDSE (Hold_fdse_C_D)         0.092     1.574    u2/uart_fifo/uart_inst/rx_clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u2/uart_fifo/uart_inst/tx_clk_divider_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/uart_fifo/uart_inst/tx_clk_divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.667%)  route 0.141ns (40.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.590     1.473    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y33          FDSE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDSE (Prop_fdse_C_Q)         0.164     1.637 r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[7]/Q
                         net (fo=6, routed)           0.141     1.778    u2/uart_fifo/uart_inst/tx_clk_divider[7]
    SLICE_X2Y32          LUT6 (Prop_lut6_I2_O)        0.045     1.823 r  u2/uart_fifo/uart_inst/tx_clk_divider[9]_i_1/O
                         net (fo=1, routed)           0.000     1.823    u2/uart_fifo/uart_inst/tx_clk_divider[9]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=247, routed)         0.858     1.985    u2/uart_fifo/uart_inst/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  u2/uart_fifo/uart_inst/tx_clk_divider_reg[9]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.607    u2/uart_fifo/uart_inst/tx_clk_divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y27    u2/color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y27    u2/color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y29    u2/transmit_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   u2/tx_byte_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y27    u2/tx_byte_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y27   u2/tx_byte_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y28    u2/tx_byte_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y28    u2/tx_byte_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y28    u2/tx_byte_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28    u2/tx_byte_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28    u2/tx_byte_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y28    u2/tx_byte_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y28    u2/uart_fifo/rx_fifo/EMPTY_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    u2/uart_fifo/rx_fifo/FULL_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y29    u2/uart_fifo/rx_fifo/FULL_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    u2/uart_fifo/rx_fifo/memory_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29    u2/transmit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    u2/uart_fifo/rx_fifo/memory_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    u2/uart_fifo/rx_fifo/memory_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y26    u2/uart_fifo/rx_fifo/memory_reg[0][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    u2/uart_fifo/rx_fifo/memory_reg[0][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    u2/uart_fifo/rx_fifo/memory_reg[1][0]/C



