<def f='linux-4.18.y/arch/x86/events/intel/uncore.h' l='45' ll='72'/>
<size>192</size>
<mbr r='intel_uncore_type::name' o='0' t='const char *'/>
<mbr r='intel_uncore_type::num_counters' o='64' t='int'/>
<mbr r='intel_uncore_type::num_boxes' o='96' t='int'/>
<mbr r='intel_uncore_type::perf_ctr_bits' o='128' t='int'/>
<mbr r='intel_uncore_type::fixed_ctr_bits' o='160' t='int'/>
<mbr r='intel_uncore_type::num_freerunning_types' o='192' t='int'/>
<mbr r='intel_uncore_type::perf_ctr' o='224' t='unsigned int'/>
<mbr r='intel_uncore_type::event_ctl' o='256' t='unsigned int'/>
<mbr r='intel_uncore_type::event_mask' o='288' t='unsigned int'/>
<mbr r='intel_uncore_type::event_mask_ext' o='320' t='unsigned int'/>
<mbr r='intel_uncore_type::fixed_ctr' o='352' t='unsigned int'/>
<mbr r='intel_uncore_type::fixed_ctl' o='384' t='unsigned int'/>
<mbr r='intel_uncore_type::box_ctl' o='416' t='unsigned int'/>
<mbr r='intel_uncore_type::msr_offset' o='448' t='unsigned int'/>
<mbr r='intel_uncore_type::num_shared_regs' o='480' t='unsigned int'/>
<mbr r='intel_uncore_type::single_fixed' o='488' t='unsigned int'/>
<mbr r='intel_uncore_type::pair_ctr_ctl' o='489' t='unsigned int'/>
<mbr r='intel_uncore_type::msr_offsets' o='512' t='unsigned int *'/>
<mbr r='intel_uncore_type::unconstrainted' o='576' t='struct event_constraint'/>
<mbr r='intel_uncore_type::constraints' o='896' t='struct event_constraint *'/>
<mbr r='intel_uncore_type::pmus' o='960' t='struct intel_uncore_pmu *'/>
<mbr r='intel_uncore_type::ops' o='1024' t='struct intel_uncore_ops *'/>
<mbr r='intel_uncore_type::event_descs' o='1088' t='struct uncore_event_desc *'/>
<mbr r='intel_uncore_type::freerunning' o='1152' t='struct freerunning_counters *'/>
<mbr r='intel_uncore_type::attr_groups' o='1216' t='const struct attribute_group *[4]'/>
<mbr r='intel_uncore_type::pmu' o='1472' t='struct pmu *'/>
