/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Copyright (C) 2021 MediaTek Inc.
 */

#ifndef _DTS_IOMMU_PORT_MT8169_H_
#define _DTS_IOMMU_PORT_MT8169_H_

#include <dt-bindings/memory/mtk-smi-larb-port.h>

/*
 * MM IOMMU:
 *	domain 0:	MMSYS-DISP: larb0, larb1
 *	domain 1:	VDEC: larb4
 *			VEN: larb7
 *	domain 2:	MDP: larb2
 *			WPE: larb8
 *			IMG: larb9, larb11,
 *			CAM: larb13, larb16, larb17
 *			IPE: larb19, larb20
 *	domain 3:	CCU: larb14
 *
 * INFRA IOMMU:		group ID is guiding INFRA_CFG
 *	domain 0:	default
 */

#define SMI_L0_ID		(0)
#define SMI_L1_ID		(1)
#define SMI_L2_ID		(2)
#define SMI_L4_ID		(3)
#define SMI_L7_ID		(4)
#define SMI_L8_ID		(5)
#define SMI_L9_ID		(6)
#define SMI_L11_ID		(7)
#define SMI_L13_ID		(8)
#define SMI_L14_ID		(9)
#define SMI_L16_ID		(10)
#define SMI_L17_ID		(11)
#define SMI_L19_ID		(12)
#define SMI_L20_ID		(13)

/* LARB 0 -- MMSYS */
#define M4U_PORT_L0_DISP_POSTMASK0	MTK_M4U_DOM_ID(0, SMI_L0_ID, 0)
#define M4U_PORT_L0_REVERSED		MTK_M4U_DOM_ID(0, SMI_L0_ID, 1)
#define M4U_PORT_L0_OVL_RDMA0		MTK_M4U_DOM_ID(0, SMI_L0_ID, 2)
#define M4U_PORT_L0_DISP_FAKE0		MTK_M4U_DOM_ID(0, SMI_L0_ID, 3)

/* LARB 1 -- MMSYS */
#define M4U_PORT_L1_DISP_RDMA1		MTK_M4U_DOM_ID(0, SMI_L1_ID, 0)
#define M4U_PORT_L1_OVL_2L_RDMA0	MTK_M4U_DOM_ID(0, SMI_L1_ID, 1)
#define M4U_PORT_L1_DISP_RDMA0		MTK_M4U_DOM_ID(0, SMI_L1_ID, 2)
#define M4U_PORT_L1_DISP_WDMA0		MTK_M4U_DOM_ID(0, SMI_L1_ID, 3)
#define M4U_PORT_L1_DISP_FAKE1		MTK_M4U_DOM_ID(0, SMI_L1_ID, 4)

/* LARB 2 -- MMSYS */
#define M4U_PORT_L2_MDP_RDMA0		MTK_M4U_DOM_ID(2, SMI_L2_ID, 0)
#define M4U_PORT_L2_MDP_RDMA1		MTK_M4U_DOM_ID(2, SMI_L2_ID, 1)
#define M4U_PORT_L2_MDP_WROT0		MTK_M4U_DOM_ID(2, SMI_L2_ID, 2)
#define M4U_PORT_L2_MDP_WROT1		MTK_M4U_DOM_ID(2, SMI_L2_ID, 3)
#define M4U_PORT_L2_DISP_FAKE0		MTK_M4U_DOM_ID(2, SMI_L2_ID, 4)

/* LARB 4 -- VDEC */
#define M4U_PORT_L4_HW_VDEC_MC_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 0)
#define M4U_PORT_L4_HW_VDEC_UFO_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 1)
#define M4U_PORT_L4_HW_VDEC_PP_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 2)
#define M4U_PORT_L4_HW_VDEC_PRED_RD_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 3)
#define M4U_PORT_L4_HW_VDEC_PRED_WR_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 4)
#define M4U_PORT_L4_HW_VDEC_PPWRAP_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 5)
#define M4U_PORT_L4_HW_VDEC_TILE_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 6)
#define M4U_PORT_L4_HW_VDEC_VLD_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 7)
#define M4U_PORT_L4_HW_VDEC_VLD2_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 8)
#define M4U_PORT_L4_HW_VDEC_AVC_MV_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 9)
#define M4U_PORT_L4_HW_VDEC_UFO_ENC_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 10)
#define M4U_PORT_L4_HW_VDEC_RG_CTRL_DMA_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 11)
#define M4U_PORT_L4_HW_MINI_MDP_R0_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 12)
#define M4U_PORT_L4_HW_MINI_MDP_W0_EXT	MTK_M4U_DOM_ID(1, SMI_L4_ID, 13)

/* LARB 7 -- VENC */
#define M4U_PORT_L7_VENC_RCPU		MTK_M4U_DOM_ID(1, SMI_L7_ID, 0)
#define M4U_PORT_L7_VENC_REC		MTK_M4U_DOM_ID(1, SMI_L7_ID, 1)
#define M4U_PORT_L7_VENC_BSDMA		MTK_M4U_DOM_ID(1, SMI_L7_ID, 2)
#define M4U_PORT_L7_VENC_SV_COMV	MTK_M4U_DOM_ID(1, SMI_L7_ID, 3)
#define M4U_PORT_L7_VENC_RD_COMV	MTK_M4U_DOM_ID(1, SMI_L7_ID, 4)
#define M4U_PORT_L7_VENC_CUR_LUMA	MTK_M4U_DOM_ID(1, SMI_L7_ID, 5)
#define M4U_PORT_L7_VENC_CUR_CHROMA	MTK_M4U_DOM_ID(1, SMI_L7_ID, 6)
#define M4U_PORT_L7_VENC_REF_LUMA	MTK_M4U_DOM_ID(1, SMI_L7_ID, 7)
#define M4U_PORT_L7_VENC_REF_CHROMA	MTK_M4U_DOM_ID(1, SMI_L7_ID, 8)
#define M4U_PORT_L7_JPGENC_Y_RDMA	MTK_M4U_DOM_ID(1, SMI_L7_ID, 9)
#define M4U_PORT_L7_JPGENC_C_RDMA	MTK_M4U_DOM_ID(1, SMI_L7_ID, 10)
#define M4U_PORT_L7_JPGENC_Q_TABLE	MTK_M4U_DOM_ID(1, SMI_L7_ID, 11)
#define M4U_PORT_L7_JPGENC_BSDMA	MTK_M4U_DOM_ID(1, SMI_L7_ID, 12)

/* LARB 8 -- WPE-TBD */
#define M4U_PORT_L8_WPE_RDMA_0		MTK_M4U_DOM_ID(2, SMI_L8_ID, 0)
#define M4U_PORT_L8_WPE_RDMA_1		MTK_M4U_DOM_ID(2, SMI_L8_ID, 1)
#define M4U_PORT_L8_WPE_WDMA_0		MTK_M4U_DOM_ID(2, SMI_L8_ID, 2)

/* LARB 9 -- IMG-1 */
#define M4U_PORT_L9_IMG_IMGI_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 0)
#define M4U_PORT_L9_IMG_IMGBI_D1	MTK_M4U_DOM_ID(2, SMI_L9_ID, 1)
#define M4U_PORT_L9_IMG_DMGI_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 2)
#define M4U_PORT_L9_IMG_DEPI_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 3)
#define M4U_PORT_L9_IMG_LCE_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 4)
#define M4U_PORT_L9_IMG_SMTI_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 5)
#define M4U_PORT_L9_IMG_SMTO_D2		MTK_M4U_DOM_ID(2, SMI_L9_ID, 6)
#define M4U_PORT_L9_IMG_SMTO_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 7)
#define M4U_PORT_L9_IMG_CRZO_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 8)
#define M4U_PORT_L9_IMG_IMG3O_D1	MTK_M4U_DOM_ID(2, SMI_L9_ID, 9)
#define M4U_PORT_L9_IMG_VIPI_D1		MTK_M4U_DOM_ID(2, SMI_L9_ID, 10)
#define M4U_PORT_L9_IMG_SMTI_D5		MTK_M4U_DOM_ID(2, SMI_L9_ID, 11)
#define M4U_PORT_L9_IMG_TIMGO_D1	MTK_M4U_DOM_ID(2, SMI_L9_ID, 12)
#define M4U_PORT_L9_IMG_UFBC_W0		MTK_M4U_DOM_ID(2, SMI_L9_ID, 13)
#define M4U_PORT_L9_IMG_UFBC_R0		MTK_M4U_DOM_ID(2, SMI_L9_ID, 14)
#define M4U_PORT_L9_IMG_WPE_RDMA1	MTK_M4U_DOM_ID(2, SMI_L9_ID, 15)
#define M4U_PORT_L9_IMG_WPE_RDMA0	MTK_M4U_DOM_ID(2, SMI_L9_ID, 16)
#define M4U_PORT_L9_IMG_WPE_WDMA	MTK_M4U_DOM_ID(2, SMI_L9_ID, 17)
#define M4U_PORT_L9_IMG_MFB_RDMA0	MTK_M4U_DOM_ID(2, SMI_L9_ID, 18)
#define M4U_PORT_L9_IMG_MFB_RDMA1	MTK_M4U_DOM_ID(2, SMI_L9_ID, 19)
#define M4U_PORT_L9_IMG_MFB_RDMA2	MTK_M4U_DOM_ID(2, SMI_L9_ID, 20)
#define M4U_PORT_L9_IMG_MFB_RDMA3	MTK_M4U_DOM_ID(2, SMI_L9_ID, 21)
#define M4U_PORT_L9_IMG_MFB_RDMA4	MTK_M4U_DOM_ID(2, SMI_L9_ID, 22)
#define M4U_PORT_L9_IMG_MFB_RDMA5	MTK_M4U_DOM_ID(2, SMI_L9_ID, 23)
#define M4U_PORT_L9_IMG_MFB_WDMA0	MTK_M4U_DOM_ID(2, SMI_L9_ID, 24)
#define M4U_PORT_L9_IMG_MFB_WDMA1	MTK_M4U_DOM_ID(2, SMI_L9_ID, 25)
#define M4U_PORT_L9_IMG_RESERVE6	MTK_M4U_DOM_ID(2, SMI_L9_ID, 26)
#define M4U_PORT_L9_IMG_RESERVE7	MTK_M4U_DOM_ID(2, SMI_L9_ID, 27)
#define M4U_PORT_L9_IMG_RESERVE8	MTK_M4U_DOM_ID(2, SMI_L9_ID, 28)

/* LARB 11 -- IMG-2 */
#define M4U_PORT_L11_IMG_IMGI_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 0)
#define M4U_PORT_L11_IMG_IMGBI_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 1)
#define M4U_PORT_L11_IMG_DMGI_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 2)
#define M4U_PORT_L11_IMG_DEPI_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 3)
#define M4U_PORT_L11_IMG_LCE_D1		MTK_M4U_DOM_ID(2, SMI_L11_ID, 4)
#define M4U_PORT_L11_IMG_SMTI_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 5)
#define M4U_PORT_L11_IMG_SMTO_D2	MTK_M4U_DOM_ID(2, SMI_L11_ID, 6)
#define M4U_PORT_L11_IMG_SMTO_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 7)
#define M4U_PORT_L11_IMG_CRZO_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 8)
#define M4U_PORT_L11_IMG_IMG3O_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 9)
#define M4U_PORT_L11_IMG_VIPI_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 10)
#define M4U_PORT_L11_IMG_SMTI_D5	MTK_M4U_DOM_ID(2, SMI_L11_ID, 11)
#define M4U_PORT_L11_IMG_TIMGO_D1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 12)
#define M4U_PORT_L11_IMG_UFBC_W0	MTK_M4U_DOM_ID(2, SMI_L11_ID, 13)
#define M4U_PORT_L11_IMG_UFBC_R0	MTK_M4U_DOM_ID(2, SMI_L11_ID, 14)
#define M4U_PORT_L11_IMG_WPE_RDMA1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 15)
#define M4U_PORT_L11_IMG_WPE_RDMA0	MTK_M4U_DOM_ID(2, SMI_L11_ID, 16)
#define M4U_PORT_L11_IMG_WPE_WDMA	MTK_M4U_DOM_ID(2, SMI_L11_ID, 17)
#define M4U_PORT_L11_IMG_MFB_RDMA0	MTK_M4U_DOM_ID(2, SMI_L11_ID, 18)
#define M4U_PORT_L11_IMG_MFB_RDMA1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 19)
#define M4U_PORT_L11_IMG_MFB_RDMA2	MTK_M4U_DOM_ID(2, SMI_L11_ID, 20)
#define M4U_PORT_L11_IMG_MFB_RDMA3	MTK_M4U_DOM_ID(2, SMI_L11_ID, 21)
#define M4U_PORT_L11_IMG_MFB_RDMA4	MTK_M4U_DOM_ID(2, SMI_L11_ID, 22)
#define M4U_PORT_L11_IMG_MFB_RDMA5	MTK_M4U_DOM_ID(2, SMI_L11_ID, 23)
#define M4U_PORT_L11_IMG_MFB_WDMA0	MTK_M4U_DOM_ID(2, SMI_L11_ID, 24)
#define M4U_PORT_L11_IMG_MFB_WDMA1	MTK_M4U_DOM_ID(2, SMI_L11_ID, 25)
#define M4U_PORT_L11_IMG_RESERVE6	MTK_M4U_DOM_ID(2, SMI_L11_ID, 26)
#define M4U_PORT_L11_IMG_RESERVE7	MTK_M4U_DOM_ID(2, SMI_L11_ID, 27)
#define M4U_PORT_L11_IMG_RESERVE8	MTK_M4U_DOM_ID(2, SMI_L11_ID, 28)

/* LARB 13 -- CAM */
#define M4U_PORT_L13_CAM_MRAWI		MTK_M4U_DOM_ID(2, SMI_L13_ID, 0)
#define M4U_PORT_L13_CAM_MRAWO_0	MTK_M4U_DOM_ID(2, SMI_L13_ID, 1)
#define M4U_PORT_L13_CAM_MRAWO_1	MTK_M4U_DOM_ID(2, SMI_L13_ID, 2)
#define M4U_PORT_L13_CAM_CAMSV_4	MTK_M4U_DOM_ID(2, SMI_L13_ID, 6)
#define M4U_PORT_L13_CAM_CAMSV_5	MTK_M4U_DOM_ID(2, SMI_L13_ID, 7)
#define M4U_PORT_L13_CAM_CAMSV_6	MTK_M4U_DOM_ID(2, SMI_L13_ID, 8)
#define M4U_PORT_L13_CAM_CCUI		MTK_M4U_DOM_ID(2, SMI_L13_ID, 9)
#define M4U_PORT_L13_CAM_CCUO		MTK_M4U_DOM_ID(2, SMI_L13_ID, 10)
#define M4U_PORT_L13_CAM_FAKE		MTK_M4U_DOM_ID(2, SMI_L13_ID, 11)

/* LARB 14 -- CAM */
#define M4U_PORT_L14_CAM_CCUI		MTK_M4U_DOM_ID(3, SMI_L14_ID, 4)
#define M4U_PORT_L14_CAM_CCUO		MTK_M4U_DOM_ID(3, SMI_L14_ID, 5)

/* LARB 16 -- RAW-A */
#define M4U_PORT_L16_CAM_IMGO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 0)
#define M4U_PORT_L16_CAM_RRZO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 1)
#define M4U_PORT_L16_CAM_CQI_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 2)
#define M4U_PORT_L16_CAM_BPCI_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 3)
#define M4U_PORT_L16_CAM_YUVO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 4)
#define M4U_PORT_L16_CAM_UFDI_R2_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 5)
#define M4U_PORT_L16_CAM_RAWI_R2_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 6)
#define M4U_PORT_L16_CAM_RAWI_R3_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 7)
#define M4U_PORT_L16_CAM_AAO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 8)
#define M4U_PORT_L16_CAM_AFO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 9)
#define M4U_PORT_L16_CAM_FLKO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 10)
#define M4U_PORT_L16_CAM_LCESO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 11)
#define M4U_PORT_L16_CAM_CRZO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 12)
#define M4U_PORT_L16_CAM_LTMSO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 13)
#define M4U_PORT_L16_CAM_RSSO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 14)
#define M4U_PORT_L16_CAM_AAHO_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 15)
#define M4U_PORT_L16_CAM_LSCI_R1_A	MTK_M4U_DOM_ID(2, SMI_L16_ID, 16)

/* LARB 17 -- RAW-B */
#define M4U_PORT_L17_CAM_IMGO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 0)
#define M4U_PORT_L17_CAM_RRZO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 1)
#define M4U_PORT_L17_CAM_CQI_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 2)
#define M4U_PORT_L17_CAM_BPCI_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 3)
#define M4U_PORT_L17_CAM_YUVO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 4)
#define M4U_PORT_L17_CAM_UFDI_R2_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 5)
#define M4U_PORT_L17_CAM_RAWI_R2_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 6)
#define M4U_PORT_L17_CAM_RAWI_R3_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 7)
#define M4U_PORT_L17_CAM_AAO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 8)
#define M4U_PORT_L17_CAM_AFO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 9)
#define M4U_PORT_L17_CAM_FLKO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 10)
#define M4U_PORT_L17_CAM_LCESO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 11)
#define M4U_PORT_L17_CAM_CRZO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 12)
#define M4U_PORT_L17_CAM_LTMSO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 13)
#define M4U_PORT_L17_CAM_RSSO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 14)
#define M4U_PORT_L17_CAM_AAHO_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 15)
#define M4U_PORT_L17_CAM_LSCI_R1_B	MTK_M4U_DOM_ID(2, SMI_L17_ID, 16)

/* LARB 19 -- IPE */
#define M4U_PORT_L19_IPE_DVS_RDMA	MTK_M4U_DOM_ID(2, SMI_L19_ID, 0)
#define M4U_PORT_L19_IPE_DVS_WDMA	MTK_M4U_DOM_ID(2, SMI_L19_ID, 1)
#define M4U_PORT_L19_IPE_DVP_RDMA	MTK_M4U_DOM_ID(2, SMI_L19_ID, 2)
#define M4U_PORT_L19_IPE_DVP_WDMA	MTK_M4U_DOM_ID(2, SMI_L19_ID, 3)

/* LARB 20 -- IPE */
#define M4U_PORT_L20_IPE_FDVT_RDA	MTK_M4U_DOM_ID(2, SMI_L20_ID, 0)
#define M4U_PORT_L20_IPE_FDVT_RDB	MTK_M4U_DOM_ID(2, SMI_L20_ID, 1)
#define M4U_PORT_L20_IPE_FDVT_WRA	MTK_M4U_DOM_ID(2, SMI_L20_ID, 2)
#define M4U_PORT_L20_IPE_FDVT_WRB	MTK_M4U_DOM_ID(2, SMI_L20_ID, 3)
#define M4U_PORT_L20_IPE_RSC_RDMA0	MTK_M4U_DOM_ID(2, SMI_L20_ID, 4)
#define M4U_PORT_L20_IPE_RSC_WDMA	MTK_M4U_DOM_ID(2, SMI_L20_ID, 5)

/* INFRA CFG Group 0 */
#define M4U_PORT_G0_NNA_0_1		MTK_M4U_DOM_ID(0, 0, 0)
#define M4U_PORT_G0_NNA_2		MTK_M4U_DOM_ID(0, 0, 1)

#endif
