Analysis & Elaboration report for psk
Sun Aug 06 19:18:55 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: tlv_5638:inst2
  6. Parameter Settings for User Entity Instance: pll_1M:inst8|pll_1M_0002:pll_1m_inst|altera_pll:altera_pll_i
  7. Parameter Settings for User Entity Instance: BUSMUX:inst3
  8. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
  9. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
 10. Analysis & Elaboration Settings
 11. SignalTap II Logic Analyzer Settings
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Aug 06 19:18:55 2017       ;
; Quartus II 64-Bit Version     ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                 ; psk                                         ;
; Top-level Entity Name         ; psk                                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------+----------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------+----------------------------------------------------------------------------------+
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |psk|pll_1M:inst8 ; E:/Electronic-competition/2014/Source/32K_qxy/A2psk16M32K _RX_TLV5638/pll_1M.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tlv_5638:inst2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; set0           ; 00    ; Unsigned Binary                    ;
; ready          ; 01    ; Unsigned Binary                    ;
; write          ; 10    ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_1M:inst8|pll_1M_0002:pll_1m_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+---------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                              ;
+--------------------------------------+----------------+---------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                            ;
; fractional_vco_multiplier            ; false          ; String                                            ;
; pll_type                             ; General        ; String                                            ;
; pll_subtype                          ; General        ; String                                            ;
; number_of_clocks                     ; 2              ; Signed Integer                                    ;
; operation_mode                       ; direct         ; String                                            ;
; deserialization_factor               ; 4              ; Signed Integer                                    ;
; data_rate                            ; 0              ; Signed Integer                                    ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                    ;
; output_clock_frequency0              ; 16.000000 MHz  ; String                                            ;
; phase_shift0                         ; 0 ps           ; String                                            ;
; duty_cycle0                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency1              ; 100.000000 MHz ; String                                            ;
; phase_shift1                         ; 0 ps           ; String                                            ;
; duty_cycle1                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency2              ; 0 MHz          ; String                                            ;
; phase_shift2                         ; 0 ps           ; String                                            ;
; duty_cycle2                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency3              ; 0 MHz          ; String                                            ;
; phase_shift3                         ; 0 ps           ; String                                            ;
; duty_cycle3                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency4              ; 0 MHz          ; String                                            ;
; phase_shift4                         ; 0 ps           ; String                                            ;
; duty_cycle4                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency5              ; 0 MHz          ; String                                            ;
; phase_shift5                         ; 0 ps           ; String                                            ;
; duty_cycle5                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency6              ; 0 MHz          ; String                                            ;
; phase_shift6                         ; 0 ps           ; String                                            ;
; duty_cycle6                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency7              ; 0 MHz          ; String                                            ;
; phase_shift7                         ; 0 ps           ; String                                            ;
; duty_cycle7                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency8              ; 0 MHz          ; String                                            ;
; phase_shift8                         ; 0 ps           ; String                                            ;
; duty_cycle8                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency9              ; 0 MHz          ; String                                            ;
; phase_shift9                         ; 0 ps           ; String                                            ;
; duty_cycle9                          ; 50             ; Signed Integer                                    ;
; output_clock_frequency10             ; 0 MHz          ; String                                            ;
; phase_shift10                        ; 0 ps           ; String                                            ;
; duty_cycle10                         ; 50             ; Signed Integer                                    ;
; output_clock_frequency11             ; 0 MHz          ; String                                            ;
; phase_shift11                        ; 0 ps           ; String                                            ;
; duty_cycle11                         ; 50             ; Signed Integer                                    ;
; output_clock_frequency12             ; 0 MHz          ; String                                            ;
; phase_shift12                        ; 0 ps           ; String                                            ;
; duty_cycle12                         ; 50             ; Signed Integer                                    ;
; output_clock_frequency13             ; 0 MHz          ; String                                            ;
; phase_shift13                        ; 0 ps           ; String                                            ;
; duty_cycle13                         ; 50             ; Signed Integer                                    ;
; output_clock_frequency14             ; 0 MHz          ; String                                            ;
; phase_shift14                        ; 0 ps           ; String                                            ;
; duty_cycle14                         ; 50             ; Signed Integer                                    ;
; output_clock_frequency15             ; 0 MHz          ; String                                            ;
; phase_shift15                        ; 0 ps           ; String                                            ;
; duty_cycle15                         ; 50             ; Signed Integer                                    ;
; output_clock_frequency16             ; 0 MHz          ; String                                            ;
; phase_shift16                        ; 0 ps           ; String                                            ;
; duty_cycle16                         ; 50             ; Signed Integer                                    ;
; output_clock_frequency17             ; 0 MHz          ; String                                            ;
; phase_shift17                        ; 0 ps           ; String                                            ;
; duty_cycle17                         ; 50             ; Signed Integer                                    ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                                    ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                                    ;
; m_cnt_bypass_en                      ; false          ; String                                            ;
; m_cnt_odd_div_duty_en                ; false          ; String                                            ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                                    ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                                    ;
; n_cnt_bypass_en                      ; false          ; String                                            ;
; n_cnt_odd_div_duty_en                ; false          ; String                                            ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en0                     ; false          ; String                                            ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                            ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en1                     ; false          ; String                                            ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                            ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en2                     ; false          ; String                                            ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                            ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en3                     ; false          ; String                                            ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                            ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en4                     ; false          ; String                                            ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                            ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en5                     ; false          ; String                                            ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                            ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en6                     ; false          ; String                                            ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                            ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en7                     ; false          ; String                                            ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                            ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en8                     ; false          ; String                                            ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                            ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en9                     ; false          ; String                                            ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                            ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en10                    ; false          ; String                                            ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                            ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en11                    ; false          ; String                                            ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                            ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en12                    ; false          ; String                                            ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                            ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en13                    ; false          ; String                                            ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                            ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en14                    ; false          ; String                                            ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                            ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en15                    ; false          ; String                                            ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                            ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en16                    ; false          ; String                                            ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                            ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                    ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                    ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                    ;
; c_cnt_bypass_en17                    ; false          ; String                                            ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                            ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                            ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                    ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                    ;
; pll_vco_div                          ; 1              ; Signed Integer                                    ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                            ;
; pll_cp_current                       ; 0              ; Signed Integer                                    ;
; pll_bwctrl                           ; 0              ; Signed Integer                                    ;
; pll_fractional_division              ; 1              ; Signed Integer                                    ;
; pll_fractional_cout                  ; 24             ; Signed Integer                                    ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                            ;
; mimic_fbclk_type                     ; gclk           ; String                                            ;
; pll_fbclk_mux_1                      ; glb            ; String                                            ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                            ;
; pll_vcoph_div                        ; 1              ; Signed Integer                                    ;
; refclk1_frequency                    ; 0 MHz          ; String                                            ;
; pll_clkin_0_src                      ; clk_0          ; String                                            ;
; pll_clkin_1_src                      ; clk_0          ; String                                            ;
; pll_clk_loss_sw_en                   ; false          ; String                                            ;
; pll_auto_clk_sw_en                   ; false          ; String                                            ;
; pll_manu_clk_sw_en                   ; false          ; String                                            ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                    ;
+--------------------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 12    ; Untyped                          ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                     ;
+-------------------------------------------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                            ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 18                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 18                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 6974                                                                             ; Untyped        ;
; sld_node_crc_loword                             ; 23685                                                                            ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                             ; Untyped        ;
; sld_segment_size                                ; 4096                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                             ; String         ;
; sld_inversion_mask_length                       ; 80                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                                                              ;
+-------------------------------------------------+---------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                     ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                             ; String         ;
; sld_node_info                                   ; 805334529                                                                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                        ; Signed Integer ;
; sld_node_crc_hiword                             ; 24597                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 53107                                                                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                         ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                      ; Untyped        ;
; sld_segment_size                                ; 2048                                                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                      ; String         ;
; sld_inversion_mask_length                       ; 73                                                                        ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                         ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; psk                ; psk                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 18                  ; 18               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; auto_signaltap_1 ; 16                  ; 16               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Aug 06 19:18:50 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off psk -c psk --analysis_and_elaboration
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file tlv_5638.v
    Info (12023): Found entity 1: tlv_5638
Info (12021): Found 1 design units, including 1 entities, in source file ads828.v
    Info (12023): Found entity 1: ADS828
Info (12021): Found 1 design units, including 1 entities, in source file psk.bdf
    Info (12023): Found entity 1: psk
Info (12021): Found 1 design units, including 1 entities, in source file output_files/speed_select_tx.v
    Info (12023): Found entity 1: speed_select_tx
Info (12021): Found 1 design units, including 1 entities, in source file output_files/my_uart_tx.v
    Info (12023): Found entity 1: my_uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file output_files/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ad_sig.v
    Info (12023): Found entity 1: AD_SIG
Info (12021): Found 2 design units, including 1 entities, in source file pll_1m.vhd
    Info (12022): Found design unit 1: pll_1M-rtl
    Info (12023): Found entity 1: pll_1M
Info (12021): Found 1 design units, including 1 entities, in source file pll_1m/pll_1m_0002.v
    Info (12023): Found entity 1: pll_1M_0002
Info (12021): Found 1 design units, including 1 entities, in source file output_files/clk_1m.v
    Info (12023): Found entity 1: clk_1M
Info (12021): Found 1 design units, including 1 entities, in source file output_files/serial2parallel.v
    Info (12023): Found entity 1: serial2parallel
Info (12021): Found 1 design units, including 1 entities, in source file output_files/my_uart_rx.v
    Info (12023): Found entity 1: my_uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file da_data.v
    Info (12023): Found entity 1: da_data
Info (12021): Found 1 design units, including 1 entities, in source file qudou.v
    Info (12023): Found entity 1: qudou
Info (12021): Found 1 design units, including 1 entities, in source file m_array.v
    Info (12023): Found entity 1: M_array
Info (12021): Found 1 design units, including 1 entities, in source file output_files/clk_5m.v
    Info (12023): Found entity 1: clk_5M
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: add
Info (12021): Found 1 design units, including 1 entities, in source file rs232_rx.v
    Info (12023): Found entity 1: rs232_rx
Info (12127): Elaborating entity "psk" for the top level hierarchy
Info (12128): Elaborating entity "tlv_5638" for hierarchy "tlv_5638:inst2"
Info (12128): Elaborating entity "pll_1M" for hierarchy "pll_1M:inst8"
Info (12128): Elaborating entity "pll_1M_0002" for hierarchy "pll_1M:inst8|pll_1M_0002:pll_1m_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_1M:inst8|pll_1M_0002:pll_1m_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_1M:inst8|pll_1M_0002:pll_1m_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll_1M:inst8|pll_1M_0002:pll_1m_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "16.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst3"
Info (12130): Elaborated megafunction instantiation "BUSMUX:inst3"
Info (12133): Instantiated megafunction "BUSMUX:inst3" with the following parameter:
    Info (12134): Parameter "WIDTH" = "12"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst3|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "BUSMUX:inst3|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc
Info (12128): Elaborating entity "mux_clc" for hierarchy "BUSMUX:inst3|lpm_mux:$00000|mux_clc:auto_generated"
Info (12128): Elaborating entity "add" for hierarchy "add:inst1"
Info (12128): Elaborating entity "rs232_rx" for hierarchy "rs232_rx:inst"
Warning (10762): Verilog HDL Case Statement warning at rs232_rx.v(75): can't check case statement for completeness because the case expression has too many possible states
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v784.tdf
    Info (12023): Found entity 1: altsyncram_v784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u784.tdf
    Info (12023): Found entity 1: altsyncram_u784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h9i.tdf
    Info (12023): Found entity 1: cntr_h9i
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c9i.tdf
    Info (12023): Found entity 1: cntr_c9i
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_1"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 636 megabytes
    Info: Processing ended: Sun Aug 06 19:18:55 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


