# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
PYTHONUNBUFFERED=1
CONDA_EXE=/home/csl/anaconda3/bin/conda
RDI_APPROOT=/home/Xilinx/Vitis/2022.1
RDI_JAVA_PLATFORM=
PKG_CONFIG_PATH=:/opt/mellanox/flexio/lib/pkgconfig:/opt/mellanox/grpc/lib/pkgconfig:/opt/mellanox/flexio/lib/pkgconfig:/opt/mellanox/grpc/lib/pkgconfig
LANGUAGE=en_US:en
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/home/Xilinx/Vitis/2022.1/bin
LC_ADDRESS=C.UTF-8
XILINX_VIVADO=/home/Xilinx/Vivado/2022.1
LC_NAME=C.UTF-8
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.1
RDI_INSTALLROOT=/home/Xilinx
PYTHON_FROZEN_MODULES=on
ELECTRON_RUN_AS_NODE=1
RDI_PATCHROOT=
LC_MONETARY=C.UTF-8
XILINX_XRT=/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt
CONDA_BACKUP_QT_XCB_GL_INTEGRATION=
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/home/Xilinx/Vitis/2022.1/lib/lnx64.o
PWD=/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files
GSETTINGS_SCHEMA_DIR=/home/csl/anaconda3/share/glib-2.0/schemas
LOGNAME=csl
CONDA_ROOT=/home/csl/anaconda3
XDG_SESSION_TYPE=tty
CONDA_PREFIX=/home/csl/anaconda3/envs/hls4ml-u55c
_RDI_DONT_SET_XILINX_AS_PATH=True
VSCODE_ESM_ENTRYPOINT=vs/workbench/api/node/extensionHostProcess
GSETTINGS_SCHEMA_DIR_CONDA_BACKUP=
PYDEVD_IPYTHON_COMPATIBLE_DEBUGGING=1
RDI_PREPEND_PATH=/home/Xilinx/Vitis/2022.1/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/csl
SYNTH_COMMON=/home/Xilinx/Vitis/2022.1/scripts/rt/data
LANG=en_US.UTF-8
LC_PAPER=C.UTF-8
LS_COLORS=
SSL_CERT_DIR=/usr/lib/ssl/certs
XILINX_HLS=/home/Xilinx/Vitis_HLS/2022.1
FORCE_COLOR=1
CONDA_PROMPT_MODIFIER=(hls4ml-u55c) 
__KMP_REGISTERED_LIB_552171=0x7f15150b8730-cafe4e63-libiomp5
PYDEVD_USE_FRAME_EVAL=NO
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=/home/csl/yeop/ip/Xilinx.lic
VSCODE_AGENT_FOLDER=/home/csl/.vscode-server-insiders
VSCODE_L10N_BUNDLE_LOCATION=
CLICOLOR=1
RDI_PROG=/home/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
CLICOLOR_FORCE=1
SSH_CONNECTION=147.46.174.199 44816 147.46.125.215 22
RT_TCL_PATH=/home/Xilinx/Vitis/2022.1/scripts/rt/base_tcl/tcl
TF_USE_LEGACY_KERAS=1
XILINX_SDK=/home/Xilinx/Vitis/2022.1
QT_XCB_GL_INTEGRATION=none
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
VSCODE_HANDLES_SIGPIPE=true
TERM=xterm-color
LC_IDENTIFICATION=C.UTF-8
LESSOPEN=| /usr/bin/lesspipe %s
LIBVIRT_DEFAULT_URI=qemu:///system
USER=csl
GIT_PAGER=cat
XILINX_PLANAHEAD=/home/Xilinx/Vitis/2022.1
PYTHONIOENCODING=utf-8
CONDA_SHLVL=2
RDI_BASEROOT=/home/Xilinx/Vitis
TPU_ML_PLATFORM=Tensorflow
RDI_TPS_ROOT=/home/Xilinx/Vivado/2022.1/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/home/Xilinx/Vitis/2022.1/data
SHLVL=4
PAGER=cat
LC_TELEPHONE=C.UTF-8
LC_MEASUREMENT=C.UTF-8
VSCODE_CWD=/home/csl
XILINX_VIVADO_HLS=/home/Xilinx/Vivado/2022.1
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=4
MPLBACKEND=module://matplotlib_inline.backend_inline
CONDA_PYTHON_EXE=/home/csl/anaconda3/bin/python
LD_LIBRARY_PATH=/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/home/Xilinx/Vitis/2022.1/lib/lnx64.o:/home/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib/:/home/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/lib//server:/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/home/Xilinx/Vitis/2022.1/lib/lnx64.o:/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt/lib:/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt/lib:/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt/lib:/etc/bluedot/libv1enc::/home/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu/20:/home/Xilinx/Vitis/2022.1/lib/lnx64.o/Ubuntu:/home/Xilinx/Vitis/2022.1/lib/lnx64.o:/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt/lib:/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt/lib:/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt/lib:/etc/bluedot/libv1enc::/home/Xilinx/Vitis/2022.1/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
SSL_CERT_FILE=/usr/lib/ssl/certs/ca-certificates.crt
MKL_THREADING_LAYER=INTEL
SSH_CLIENT=147.46.174.199 44816 22
CONDA_DEFAULT_ENV=hls4ml-u55c
LC_TIME=C.UTF-8
CONDA_ALLOW_SOFTLINKS=false
TCL_LIBRARY=/home/Xilinx/Vitis/2022.1/tps/tcl/tcl8.5
VSCODE_CLI_REQUIRE_TOKEN=da6e8358-0c5d-42d4-bfff-2add1a740b90
LC_ALL=en_US.UTF-8
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
BROWSER=/home/csl/.vscode-server-insiders/cli/servers/Insiders-8222926219175706ebc0af3c03db588d2bbe185a/server/bin/helpers/browser.sh
TF2_BEHAVIOR=1
PATH=/home/Xilinx/Vivado/2022.1/tps/lnx64/binutils-2.26/bin:/home/Xilinx/Vitis/2022.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/home/Xilinx/Vitis/2022.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/home/Xilinx/Vitis/2022.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/Xilinx/Vivado/2022.1/tps/lnx64/gcc-8.3.0/bin:/home/Xilinx/Vivado/2022.1/gnu/microblaze/lin/bin:/home/Xilinx/Vitis/2022.1/bin:/home/Xilinx/Vitis/2022.1/tps/lnx64/jre11.0.11_9/bin:/home/Xilinx/Vivado/2022.1/bin:/home/csl/yeop/XRT/build/Debug/opt/xilinx/xrt/bin:/home/csl/anaconda3/envs/hls4ml-u55c/bin:/home/csl/.vscode-server-insiders/cli/servers/Insiders-8222926219175706ebc0af3c03db588d2bbe185a/server/bin/remote-cli:/home/csl/.local/bin:/usr/local/bin:/opt/cmake/cmake-3.25.2-linux-x86_64/bin:/home/Xilinx/Vitis_HLS/2022.1/bin:/home/Xilinx/Model_Composer/2022.1/bin:/home/Xilinx/Vitis/2022.1/gnu/microblaze/lin/bin:/home/Xilinx/Vitis/2022.1/gnu/arm/lin/bin:/home/Xilinx/Vitis/2022.1/gnu/microblaze/linux_toolchain/lin64_le/bin:/home/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/home/Xilinx/Vitis/2022.1/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/home/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-linux/bin:/home/Xilinx/Vitis/2022.1/gnu/aarch64/lin/aarch64-none/bin:/home/Xilinx/Vitis/2022.1/gnu/armr5/lin/gcc-arm-none-eabi/bin:/home/Xilinx/Vitis/2022.1/tps/lnx64/cmake-3.3.2/bin:/home/Xilinx/Vitis/2022.1/aietools/bin:/home/Xilinx/DocNav:/usr/local/share:/home/csl/anaconda3/condabin:/usr/local/sbin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/mellanox/grpc/bin
RT_LIBPATH=/home/Xilinx/Vitis/2022.1/scripts/rt/data
HDI_APPROOT=/home/Xilinx/Vitis/2022.1
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
RDI_PLATFORM=lnx64
VSCODE_NLS_CONFIG={"userLocale":"en","osLocale":"en","resolvedLanguage":"en","defaultMessagesFile":"/home/csl/.vscode-server-insiders/cli/servers/Insiders-8222926219175706ebc0af3c03db588d2bbe185a/server/out/nls.messages.json","locale":"en","availableLanguages":{}}
MYVIVADO=
CONDA_PREFIX_1=/home/csl/anaconda3
ISL_IOSTREAMS_RSA=/home/Xilinx/Vitis/2022.1/tps/isl
VSCODE_HANDLES_UNCAUGHT_ERRORS=true
LC_NUMERIC=C.UTF-8
XILINX_VITIS=/home/Xilinx/Vitis/2022.1
OLDPWD=/home/Xilinx/Vitis/2022.1/bin
VSCODE_IPC_HOOK_CLI=/run/user/1000/vscode-ipc-06050b70-70f7-4417-a15f-7aa1380fde28.sock
_=/home/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=35001
XILINX_CD_SESSION=0e0cce18-cf1a-4899-b786-4b74b2dce974
XILINX_RS_PORT=45107
XILINX_RS_SESSION=dc0dc8a3-6c19-4d9d-af6b-61be47afef7b


V++ command line:
------------------------------------------
/home/Xilinx/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --link ../xo_files/myproject_kernel.xo -omyproject_kernel.xclbin --user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip 

FINAL PROGRAM OPTIONS
--input_files ../xo_files/myproject_kernel.xo
--link
--optimize 0
--output myproject_kernel.xclbin
--platform xilinx_u55c_gen3x16_xdma_3_202210_1
--report_level 0
--target hw
--user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip

PARSED COMMAND LINE OPTIONS
-t hw 
--platform xilinx_u55c_gen3x16_xdma_3_202210_1 
--link 
../xo_files/myproject_kernel.xo 
-omyproject_kernel.xclbin 
--user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 16 Apr 2025 07:25:32
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 16 Apr 2025 07:25:32
output: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml
------------------------------------------
step: running system_link
timestamp: 16 Apr 2025 07:25:32
cmd: /home/Xilinx/Vitis/2022.1/bin/system_link --xo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xo_files/myproject_kernel.xo --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 16 Apr 2025 07:25:59
cmd: /home/Xilinx/Vitis/2022.1/bin/cf2sw -sdsl /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/sdsl.dat -rtd /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/cf2sw.rtd -nofilter /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/cf2sw_full.rtd -xclbin /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.xml -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 16 Apr 2025 07:26:06
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 16 Apr 2025 07:26:06
cmd: /home/Xilinx/Vitis/2022.1/bin/vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 --remote_ip_cache /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/.ipcache --user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip --output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int --log_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link --report_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link --config /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/vplConfig.ini -k /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link --no-info --iprepo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_1_0 --messageDb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link/vpl.pb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/dr.bd.tcl
Vivado Log File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files
misc=BinaryName=myproject_kernel
[connectivity]
nk=myproject:1:myproject_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=myproject_kernel
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files
--config /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/vplConfig.ini
--connectivity.nk myproject:1:myproject_1
--input_file /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/dr.bd.tcl
--iprepo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_1_0
--kernels /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/kernel_info.dat
--log_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link
--messageDb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link/vpl.pb
--no-info
--output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int
--platform xilinx_u55c_gen3x16_xdma_3_202210_1
--remote_ip_cache /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/.ipcache
--report_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link
--target hw
--temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link
--user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u55c_gen3x16_xdma_3_202210_1 
--remote_ip_cache /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/.ipcache 
--user_ip_repo_paths /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip 
--output_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int 
--log_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/logs/link 
--report_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link 
--config /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/vplConfig.ini 
-k /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link 
--no-info 
--iprepo /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_1_0 
--messageDb /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/run_link/vpl.pb 
/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files 
advanced.misc BinaryName=myproject_kernel 
connectivity.nk myproject:1:myproject_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 16 Apr 2025 07:26:15
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 16 April 2025 07:26:24
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 16 April 2025 07:26:24
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 16 April 2025 07:26:24
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/prelink.tcl
   File: vpl.tcl:1177
   timestamp: 16 April 2025 07:26:24
   -----------------------
   VPL internal step: create_project -part xcu55c-fsvh2892-2L-e -force prj prj
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:788
   timestamp: 16 April 2025 07:26:24
   -----------------------
   VPL internal step: add_files .local/hw_platform/hw_bb_locked.dcp
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:822
   timestamp: 16 April 2025 07:26:28
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module ulp
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:828
   timestamp: 16 April 2025 07:26:28
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top ulp
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:830
   timestamp: 16 April 2025 07:26:28
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list level0_i/ulp:my_rm]
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:841
   timestamp: 16 April 2025 07:26:29
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2300
   timestamp: 16 April 2025 07:26:29
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/.ipcache
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2310
   timestamp: 16 April 2025 07:26:30
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/202210_1_dev.srcs/sources_1/bd/ulp/ulp.bd -of_objects my_rm
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1991
   timestamp: 16 April 2025 07:26:30
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files ulp.bd]
   File: vpl.tcl:194
   timestamp: 16 April 2025 07:26:37
   -----------------------
   VPL internal step: report locked IPs
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:3037
   timestamp: 16 April 2025 07:27:02
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:217
   timestamp: 16 April 2025 07:27:02
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:234
   timestamp: 16 April 2025 07:27:03
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2638
   timestamp: 16 April 2025 07:27:03
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:280
   timestamp: 16 April 2025 07:27:03
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:292
   timestamp: 16 April 2025 07:27:03
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/postlink.tcl
   File: vpl.tcl:2117
   timestamp: 16 April 2025 07:27:03
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:302
   timestamp: 16 April 2025 07:27:04
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:306
   timestamp: 16 April 2025 07:27:04
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:310
   timestamp: 16 April 2025 07:27:04
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files ulp.bd]
   File: vpl.tcl:336
   timestamp: 16 April 2025 07:27:04
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files ulp.bd]]
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2148
   timestamp: 16 April 2025 07:27:49
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2376
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: add_files /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2380
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: move_files [get_files /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/output/ulp_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2395
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/impl.xdc -fileset [current_fileset -constrset]
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2638
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: read_xdc /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/output/dont_partition.xdc
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:4391
   timestamp: 16 April 2025 07:27:50
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:3740
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:382
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:390
   timestamp: 16 April 2025 07:27:50
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:449
   timestamp: 16 April 2025 07:28:35
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:493
   timestamp: 16 April 2025 07:28:35
   -----------------------
   VPL internal step: generating resource usage report '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/output/resource.json'
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:5198
   timestamp: 16 April 2025 07:52:57
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/output/generated_reports.log'
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2897
   timestamp: 16 April 2025 07:52:57
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_ulp_cmp_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_ii_level0_wire_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_hmss_0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_axi_vip_data_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_ulp_ucs_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_ctrl_slr2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel_slr2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_kernel2_slr2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_freerun_slr0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_freerun_slr1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_proc_sys_reset_freerun_slr2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_1_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_1_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_1_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_axi_gpio_null_2_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_axi_vip_ctrl_userpf_2_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_regslice_control_userpf_2_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_kernel_01_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_aclk_freerun_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_00_adapt_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_00_cont_adapt_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_aclk_kernel_00_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_aclk_kernel_00_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr0_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr1_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr1_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr2_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr0_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_097b_user_debug_bridge_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_097b_build_info_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_58f6_lut_buffer_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_58f6_xsdbm_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_build_info_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_gapping_demand_toggle_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_gapping_demand_update_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_gpio_gapping_demand_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_avg_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_gpio_ucs_control_status_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clock_shutdown_latch_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_pcie_slr0_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_kernel_01_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_xbar_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_vip_S01_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_00_slr2_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_kernel_00_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_01_adapt_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_aclk_kernel_01_cont_adapt_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_aclk_kernel_01_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clock_throttling_aclk_kernel_01_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr0_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr1_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_kernel_01_slr2_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr1_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_3_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_ctrl_slr2_4_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clk_hbm_adapt_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_clkwiz_hbm_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_fanout_aresetn_hbm_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_psreset_hbm_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_xbar_1_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_hbm_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_frequency_counter_aclk_kernel_00_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_097b_user_debug_hub_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_7cf0_bs_switch_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_7cf0_bsip_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_7cf0_axi_jtag_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_xbar_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_reset_sync_SLR2_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_xbar_1_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_myproject_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect1_0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_axi_apb_bridge_inst_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_vip_S00_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_inst_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_hbm_reset_sync_SLR0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_slice1_0_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_interconnect0_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_slice0_1_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_85ad_init_reduce_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run bd_22c0_auto_cc_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_15_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_m00_regslice_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_auto_cc_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_m01_regslice_0_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_auto_cc_1_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_16_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_auto_cc_2_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_s00_regslice_17_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: launched run ulp_auto_cc_3_synth_1
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:2920
   timestamp: 16 April 2025 07:52:59
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:563
   timestamp: 16 April 2025 07:52:59
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/output/generated_reports.log'
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:900
   timestamp: 16 April 2025 09:45:46
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/ocl_util.tcl:1513
   timestamp: 16 April 2025 09:46:08
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 16 Apr 2025 09:46:09
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 16 Apr 2025 09:46:09
cmd: cf2sw -a /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/address_map.xml -sdsl /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/sdsl.dat -xclbin /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xclbin_orig.xml -rtd /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.rtd -o /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 16 Apr 2025 09:46:14
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 16 Apr 2025 09:46:14
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 16 Apr 2025 09:46:14
cmd: /home/Xilinx/Vitis/2022.1/bin/xclbinutil --add-section BITSTREAM:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.rtd --append-section :JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_xml.rtd --add-section BUILD_METADATA:JSON:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/myproject_kernel.xml --add-section SYSTEM_METADATA:RAW:/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 16 Apr 2025 09:46:15
cmd: /home/Xilinx/Vitis/2022.1/bin/xclbinutil --quiet --force --info /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin.info --input /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/myproject_kernel.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 16 Apr 2025 09:46:16
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 16 Apr 2025 09:46:16
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 16 Apr 2025 09:46:16
output: /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/reports/link/system_estimate_myproject_kernel.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 16 Apr 2025 09:46:16
