Raymond Healy, Ian Campbell
Computer Architecture Hardware Document

Hardware description:
  Registers:
    Programmer visible register file: 
      - r0 - GPR
      - r1 - GPR
      - r2 - GPR
      - r3 - GPR
      - r4 - GPR
      - r5 - GPR
      - r6 - GPR
      - r7 - GPR
      - r8 - GPR
      - r9 - GPR
      - rA - GPR
      - rB - GPR
      - pR - Return pointer
      - pB - Base pointer
      - pS - Stack pointer
      - PC - Program counter
    System registers:
      - MDR       - Memory data register
      - MAR       - Memory Address register for each memory
      - uPC       - Micro program counter
      - uRet      - Micro return register
      - OP1Val    - Micro argument register value
      - OP2Val    - Micro argument register value
      - OP3Val    - Micro argument register value
      - OP4Val    - Micro argument register value
      - OP1Type   - Micro argument register type
      - OP2Type   - Micro argument register type
      - OP3Type   - Micro argument register type
      - OP4Type   - Micro argument register type
      - OP1Scale  - OP1 scalar register
      - OP2Scale  - OP2 scalar register
      - OP3Scale  - OP3 scalar register
      - OP4Scale  - OP4 scalar register
      - uR0       - Micro function return 
      - uR1       - Micro function return
      - uR2       - Micro function return
      - uCnt      - Counter register
      - uTmp      - Micro temporary register
      - IR        - Instruction register
      - uIR       - Micro instruction register
   Immediate Registers
      - These all hold immediate values we want to make things easier.
      - 0
      - 1
      - 0xFFFFFF00
      - 0xFFFF0000
      - 0x0000FFFF
      - 0x00FFFFFF
      - 0x0C
      - 0x03
      - 0x10
      - 0xF0
      - 0x0F
      - 0x08
      - 0x10
      - 0x18

  Buses:
    6 Standard ARCH Busses all busses are 32 bits.
      - ALU 1 Out - This takes output from the ALUs and passes it to all registers and memory.
      - ALU 2 Out - Same as above
      - ALU 1 A - This takes the A input from O1 output of all register files and goes to ALU1 input A
      - ALU 1 B - This takes the B input from O2 outptu of all register files and goes to ALU1 input B
      - ALU 2 A - This takes the A input from O3 output of all register files and goes to ALU2 input A
      - ALU 2 B - This takes the B input from O4 output of all register files and goes to ALU2 input B

  BusALUs: 
    2 ARCH BusALUs - Two ALUs allowing us to do two parallel operations. All 
                     registers will be connected to the inputs of the ALUs, and 
                     all writeable registers will be connected to their outputs via busses.

  Memory:
    Main Memory - Main memory storing user programs and data.
    Micro Control Storage - Secondary memory unit loaded with the micro program.
  
  Misc:
    Output: One simulated line printer, used by the OUT operation and connected 
            to the OP Val registers

Control Unit Description 

