# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_22.srcs/sources_1/new/DATA_PATH_0.vhd" \
"../../../../project_22.srcs/sim_1/imports/new/DATA_PATH_0_TB.vhd" \

# Do not sort compile order
nosort
