INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/Q1/Q1.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COA_Lab_23/Q1/Q1.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
