Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\MUX21.v" into library work
Parsing module <MUX21>.
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\DFF.v" into library work
Parsing module <DFF>.
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\LFSR.v" into library work
Parsing module <LFSR>.
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\RANDOM_GEN.v" into library work
Parsing module <RANDOM_GEN>.
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\PULSE_GEN.v" into library work
Parsing module <PULSE_GEN>.
Analyzing Verilog file "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\TOP.v" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <PULSE_GEN>.

Elaborating module <RANDOM_GEN>.

Elaborating module <LFSR>.

Elaborating module <DFF>.

Elaborating module <MUX21>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\TOP.v".
        IDLE = 3'b000
        GENERATE = 3'b001
        WRITE = 3'b010
        SWITCH = 3'b011
        READ = 3'b100
        VERIFY = 3'b101
        WAIT = 3'b110
    Found 1-bit register for signal <COUNTER_CLK>.
    Found 10-bit register for signal <counter_clk_counter>.
    Found 1-bit register for signal <write_ok>.
    Found 3-bit register for signal <PS>.
    Found 4-bit register for signal <state_counter>.
    Found 64-bit register for signal <n0161[63:0]>.
    Found 64-bit register for signal <n0162[63:0]>.
    Found 128-bit register for signal <n0167[127:0]>.
    Found 1-bit register for signal <read_ok>.
    Found finite state machine <FSM_0> for signal <PS>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <state_counter[3]_GND_1_o_sub_28_OUT> created at line 155.
    Found 10-bit adder for signal <counter_clk_counter[9]_GND_1_o_add_6_OUT> created at line 61.
    Found 4-bit adder for signal <state_counter[3]_GND_1_o_add_21_OUT> created at line 139.
    Found 3-bit 8-to-1 multiplexer for signal <NS> created at line 173.
    Found 4-bit 16-to-1 multiplexer for signal <state_counter[3]_random_val_arr[15][7]_wide_mux_52_OUT> created at line 236.
    Found 4-bit 16-to-1 multiplexer for signal <state_counter[3]_random_val_arr[15][3]_wide_mux_55_OUT> created at line 237.
    Found 1-bit tristate buffer for signal <CHIP1_DATA<3>> created at line 236
    Found 1-bit tristate buffer for signal <CHIP1_DATA<2>> created at line 236
    Found 1-bit tristate buffer for signal <CHIP1_DATA<1>> created at line 236
    Found 1-bit tristate buffer for signal <CHIP1_DATA<0>> created at line 236
    Found 1-bit tristate buffer for signal <CHIP2_DATA<3>> created at line 237
    Found 1-bit tristate buffer for signal <CHIP2_DATA<2>> created at line 237
    Found 1-bit tristate buffer for signal <CHIP2_DATA<1>> created at line 237
    Found 1-bit tristate buffer for signal <CHIP2_DATA<0>> created at line 237
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[0][3]_random_val_arr[0][7]_equal_124_o> created at line 301
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[1][3]_random_val_arr[1][7]_equal_125_o> created at line 302
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[2][3]_random_val_arr[2][7]_equal_126_o> created at line 303
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[3][3]_random_val_arr[3][7]_equal_127_o> created at line 304
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[4][3]_random_val_arr[4][7]_equal_128_o> created at line 305
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[5][3]_random_val_arr[5][7]_equal_129_o> created at line 306
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[6][3]_random_val_arr[6][7]_equal_130_o> created at line 307
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[7][3]_random_val_arr[7][7]_equal_131_o> created at line 308
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[8][3]_random_val_arr[8][7]_equal_132_o> created at line 309
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[9][3]_random_val_arr[9][7]_equal_133_o> created at line 310
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[10][3]_random_val_arr[10][7]_equal_134_o> created at line 311
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[11][3]_random_val_arr[11][7]_equal_135_o> created at line 312
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[12][3]_random_val_arr[12][7]_equal_136_o> created at line 313
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[13][3]_random_val_arr[13][7]_equal_137_o> created at line 314
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[14][3]_random_val_arr[14][7]_equal_138_o> created at line 315
    Found 8-bit comparator equal for signal <CHIP1_ACTUAL_DATA[15][3]_random_val_arr[15][7]_equal_139_o> created at line 316
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 273 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred  59 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <TOP> synthesized.

Synthesizing Unit <PULSE_GEN>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\PULSE_GEN.v".
    Found 1-bit register for signal <PULSE>.
    Found 17-bit register for signal <counter>.
    Found 17-bit adder for signal <counter[16]_GND_2_o_add_2_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <PULSE_GEN> synthesized.

Synthesizing Unit <RANDOM_GEN>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\RANDOM_GEN.v".
    Summary:
	no macro.
Unit <RANDOM_GEN> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\LFSR.v".
    Summary:
Unit <LFSR> synthesized.

Synthesizing Unit <DFF>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\DFF.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFF> synthesized.

Synthesizing Unit <MUX21>.
    Related source file is "C:\Users\dkhoury\OneDrive\Documents\SourceTree-Masters\FPGAPrototypeProjects\sram_counter_demo\MUX21.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX21> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 17-bit adder                                          : 1
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Registers                                            : 42
 1-bit register                                        : 36
 10-bit register                                       : 1
 128-bit register                                      : 1
 17-bit register                                       : 1
 4-bit register                                        : 1
 64-bit register                                       : 2
# Comparators                                          : 16
 8-bit comparator equal                                : 16
# Multiplexers                                         : 91
 1-bit 2-to-1 multiplexer                              : 36
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 35
 8-bit 2-to-1 multiplexer                              : 16
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor4                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PULSE_GEN>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <PULSE_GEN> synthesized (advanced).

Synthesizing (advanced) Unit <TOP>.
The following registers are absorbed into counter <counter_clk_counter>: 1 register on signal <counter_clk_counter>.
Unit <TOP> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 4-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 17-bit up counter                                     : 1
# Registers                                            : 296
 Flip-Flops                                            : 296
# Comparators                                          : 16
 8-bit comparator equal                                : 16
# Multiplexers                                         : 187
 1-bit 2-to-1 multiplexer                              : 164
 16-bit 2-to-1 multiplexer                             : 1
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 16-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 16
# FSMs                                                 : 1
# Xors                                                 : 8
 1-bit xor4                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <PS[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 110   | 110
 100   | 100
 101   | 101
-------------------

Optimizing unit <RANDOM_GEN> ...

Optimizing unit <TOP> ...

Optimizing unit <LFSR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 1.
FlipFlop PS_FSM_FFd1 has been replicated 1 time(s)
FlipFlop PS_FSM_FFd3 has been replicated 1 time(s)
FlipFlop state_counter_0 has been replicated 1 time(s)
FlipFlop state_counter_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 330
 Flip-Flops                                            : 330

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 558
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 25
#      LUT2                        : 20
#      LUT3                        : 5
#      LUT4                        : 18
#      LUT5                        : 44
#      LUT6                        : 363
#      MUXCY                       : 25
#      MUXF7                       : 19
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 330
#      FD                          : 14
#      FDR                         : 19
#      FDRE                        : 296
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             330  out of  126800     0%  
 Number of Slice LUTs:                  477  out of  63400     0%  
    Number used as Logic:               477  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    481
   Number with an unused Flip Flop:     151  out of    481    31%  
   Number with an unused LUT:             4  out of    481     0%  
   Number of fully used LUT-FF pairs:   326  out of    481    67%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    210    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 330   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.530ns (Maximum Frequency: 395.257MHz)
   Minimum input arrival time before clock: 1.597ns
   Maximum output required time after clock: 2.215ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.530ns (frequency: 395.257MHz)
  Total number of paths / destination ports: 4644 / 640
-------------------------------------------------------------------------
Delay:               2.530ns (Levels of Logic = 3)
  Source:            counter_clk_counter_3 (FF)
  Destination:       counter_clk_counter_9 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: counter_clk_counter_3 to counter_clk_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.361   0.726  counter_clk_counter_3 (counter_clk_counter_3)
     LUT6:I0->O            1   0.097   0.000  _n09381_SW0_SW1_G (N47)
     MUXF7:I1->O           5   0.279   0.314  _n09381_SW0_SW1 (N27)
     LUT6:I5->O            7   0.097   0.307  Mcount_counter_clk_counter_val1 (Mcount_counter_clk_counter_val)
     FDRE:R                    0.349          counter_clk_counter_9
    ----------------------------------------
    Total                      2.530ns (1.183ns logic, 1.347ns route)
                                       (46.8% logic, 53.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 496 / 493
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       counter_clk_counter_9 (FF)
  Destination Clock: CLK rising

  Data Path: RST to counter_clk_counter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           313   0.001   0.843  RST_IBUF (RST_IBUF)
     LUT6:I0->O            7   0.097   0.307  Mcount_counter_clk_counter_val1 (Mcount_counter_clk_counter_val)
     FDRE:R                    0.349          counter_clk_counter_9
    ----------------------------------------
    Total                      1.597ns (0.447ns logic, 1.150ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 605 / 27
-------------------------------------------------------------------------
Offset:              2.215ns (Levels of Logic = 3)
  Source:            CHIP1_ACTUAL_DATA_0_62 (FF)
  Destination:       LED_OUT<15> (PAD)
  Source Clock:      CLK rising

  Data Path: CHIP1_ACTUAL_DATA_0_62 to LED_OUT<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.697  CHIP1_ACTUAL_DATA_0_62 (CHIP1_ACTUAL_DATA_0_62)
     LUT6:I0->O            1   0.097   0.683  Mmux_LED_OUT72 (Mmux_LED_OUT71)
     LUT6:I1->O            1   0.097   0.279  Mmux_LED_OUT74 (LED_OUT_15_OBUF)
     OBUF:I->O                 0.000          LED_OUT_15_OBUF (LED_OUT<15>)
    ----------------------------------------
    Total                      2.215ns (0.555ns logic, 1.660ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.530|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.24 secs
 
--> 

Total memory usage is 437332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

