
Atmega32_Drivers.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007caa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000184  00800060  00007caa  00007d3e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000005d  008001e4  008001e4  00007ec2  2**0
                  ALLOC
  3 .stab         0000ab24  00000000  00000000  00007ec4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006852  00000000  00000000  000129e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0001923a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  000193fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0001960e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  0001bc20  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  0001d0ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  0001e3fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  0001e5dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  0001e8e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0001f2fd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 87 28 	jmp	0x510e	; 0x510e <__vector_1>
       8:	0c 94 ba 28 	jmp	0x5174	; 0x5174 <__vector_2>
       c:	0c 94 ed 28 	jmp	0x51da	; 0x51da <__vector_3>
      10:	0c 94 ac 18 	jmp	0x3158	; 0x3158 <__vector_4>
      14:	0c 94 fe 18 	jmp	0x31fc	; 0x31fc <__vector_5>
      18:	0c 94 cc 24 	jmp	0x4998	; 0x4998 <__vector_6>
      1c:	0c 94 13 18 	jmp	0x3026	; 0x3026 <__vector_7>
      20:	0c 94 46 18 	jmp	0x308c	; 0x308c <__vector_8>
      24:	0c 94 79 18 	jmp	0x30f2	; 0x30f2 <__vector_9>
      28:	0c 94 c1 17 	jmp	0x2f82	; 0x2f82 <__vector_10>
      2c:	0c 94 6f 17 	jmp	0x2ede	; 0x2ede <__vector_11>
      30:	0c 94 d1 1d 	jmp	0x3ba2	; 0x3ba2 <__vector_12>
      34:	0c 94 03 0b 	jmp	0x1606	; 0x1606 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 55 30 	jmp	0x60aa	; 0x60aa <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea ea       	ldi	r30, 0xAA	; 170
      68:	fc e7       	ldi	r31, 0x7C	; 124
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 3e       	cpi	r26, 0xE4	; 228
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a4 ee       	ldi	r26, 0xE4	; 228
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a1 34       	cpi	r26, 0x41	; 65
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ea 3c 	call	0x79d4	; 0x79d4 <main>
      8a:	0c 94 53 3e 	jmp	0x7ca6	; 0x7ca6 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 1c 3e 	jmp	0x7c38	; 0x7c38 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	aa e6       	ldi	r26, 0x6A	; 106
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 38 3e 	jmp	0x7c70	; 0x7c70 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 28 3e 	jmp	0x7c50	; 0x7c50 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 44 3e 	jmp	0x7c88	; 0x7c88 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 28 3e 	jmp	0x7c50	; 0x7c50 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 44 3e 	jmp	0x7c88	; 0x7c88 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 1c 3e 	jmp	0x7c38	; 0x7c38 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	8a e6       	ldi	r24, 0x6A	; 106
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 38 3e 	jmp	0x7c70	; 0x7c70 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 24 3e 	jmp	0x7c48	; 0x7c48 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	6a e6       	ldi	r22, 0x6A	; 106
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 40 3e 	jmp	0x7c80	; 0x7c80 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 28 3e 	jmp	0x7c50	; 0x7c50 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 44 3e 	jmp	0x7c88	; 0x7c88 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 28 3e 	jmp	0x7c50	; 0x7c50 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 44 3e 	jmp	0x7c88	; 0x7c88 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 28 3e 	jmp	0x7c50	; 0x7c50 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 44 3e 	jmp	0x7c88	; 0x7c88 <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 25 3e 	jmp	0x7c4a	; 0x7c4a <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 41 3e 	jmp	0x7c82	; 0x7c82 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 2c 3e 	jmp	0x7c58	; 0x7c58 <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 48 3e 	jmp	0x7c90	; 0x7c90 <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 24 3e 	jmp	0x7c48	; 0x7c48 <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 40 3e 	jmp	0x7c80	; 0x7c80 <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	ee 58       	subi	r30, 0x8E	; 142
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <WDT_enuStartWatching>:
 */


#include "WDT_Private.h"

ES_t WDT_enuStartWatching(WDT_Prescaler Copy_enuPrescaler){
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	00 d0       	rcall	.+0      	; 0xef0 <WDT_enuStartWatching+0x6>
     ef0:	cd b7       	in	r28, 0x3d	; 61
     ef2:	de b7       	in	r29, 0x3e	; 62
     ef4:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
     ef6:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuPrescaler <= WDT_Pres_2048K && Copy_enuPrescaler>=WDT_Pres_16K){
     ef8:	8a 81       	ldd	r24, Y+2	; 0x02
     efa:	88 30       	cpi	r24, 0x08	; 8
     efc:	c8 f4       	brcc	.+50     	; 0xf30 <WDT_enuStartWatching+0x46>
		WDTCR |=  (MASK_BIT<<WDE);
     efe:	a1 e4       	ldi	r26, 0x41	; 65
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	e1 e4       	ldi	r30, 0x41	; 65
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	88 60       	ori	r24, 0x08	; 8
     f0a:	8c 93       	st	X, r24
		WDTCR &= WDT_PRES_MASK;
     f0c:	a1 e4       	ldi	r26, 0x41	; 65
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	e1 e4       	ldi	r30, 0x41	; 65
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	88 7f       	andi	r24, 0xF8	; 248
     f18:	8c 93       	st	X, r24
		WDTCR |=  (Copy_enuPrescaler<<WDP0);
     f1a:	a1 e4       	ldi	r26, 0x41	; 65
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e1 e4       	ldi	r30, 0x41	; 65
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	90 81       	ld	r25, Z
     f24:	8a 81       	ldd	r24, Y+2	; 0x02
     f26:	89 2b       	or	r24, r25
     f28:	8c 93       	st	X, r24
		Local_enuErorrState = ES_OK;
     f2a:	81 e0       	ldi	r24, 0x01	; 1
     f2c:	89 83       	std	Y+1, r24	; 0x01
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <WDT_enuStartWatching+0x4a>
	}
	else{
		Local_enuErorrState = ES_OUT_OF_RANGE;
     f30:	82 e0       	ldi	r24, 0x02	; 2
     f32:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErorrState;
     f34:	89 81       	ldd	r24, Y+1	; 0x01
}
     f36:	0f 90       	pop	r0
     f38:	0f 90       	pop	r0
     f3a:	cf 91       	pop	r28
     f3c:	df 91       	pop	r29
     f3e:	08 95       	ret

00000f40 <WDT_enuStopWatching>:

//only error condition to occur is if global interrupt is enabled as an interrupt may occur
ES_t WDT_enuStopWatching(void){
     f40:	df 93       	push	r29
     f42:	cf 93       	push	r28
     f44:	0f 92       	push	r0
     f46:	cd b7       	in	r28, 0x3d	; 61
     f48:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErorrState = ES_NOK;
     f4a:	19 82       	std	Y+1, r1	; 0x01

	/* Write logical one to WDTOE and WDE */
	WDTCR = (MASK_BIT<<WDTOE) | (MASK_BIT<<WDE);
     f4c:	e1 e4       	ldi	r30, 0x41	; 65
     f4e:	f0 e0       	ldi	r31, 0x00	; 0
     f50:	88 e1       	ldi	r24, 0x18	; 24
     f52:	80 83       	st	Z, r24
	/* Turn off WDT */
	WDTCR = WDT_OFF;
     f54:	e1 e4       	ldi	r30, 0x41	; 65
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	10 82       	st	Z, r1

	Local_enuErorrState = ES_OK;
     f5a:	81 e0       	ldi	r24, 0x01	; 1
     f5c:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErorrState;
     f5e:	89 81       	ldd	r24, Y+1	; 0x01
}
     f60:	0f 90       	pop	r0
     f62:	cf 91       	pop	r28
     f64:	df 91       	pop	r29
     f66:	08 95       	ret

00000f68 <UART_enuUART_Init>:
 * UCSRC => write whole register
 * URSEL UMSEL 	UPM1 	UPM0 	USBS 	UCSZ1 	UCSZ0 	UCPOL
 */

ES_t UART_enuUART_Init(UART_Config_t Copy_strUART_Configs,u32 Copy_u32BAUD_Rate)
{
     f68:	df 93       	push	r29
     f6a:	cf 93       	push	r28
     f6c:	cd b7       	in	r28, 0x3d	; 61
     f6e:	de b7       	in	r29, 0x3e	; 62
     f70:	60 97       	sbiw	r28, 0x10	; 16
     f72:	0f b6       	in	r0, 0x3f	; 63
     f74:	f8 94       	cli
     f76:	de bf       	out	0x3e, r29	; 62
     f78:	0f be       	out	0x3f, r0	; 63
     f7a:	cd bf       	out	0x3d, r28	; 61
     f7c:	9e 83       	std	Y+6, r25	; 0x06
     f7e:	8d 83       	std	Y+5, r24	; 0x05
     f80:	4f 83       	std	Y+7, r20	; 0x07
     f82:	58 87       	std	Y+8, r21	; 0x08
     f84:	69 87       	std	Y+9, r22	; 0x09
     f86:	7a 87       	std	Y+10, r23	; 0x0a
	ES_t Local_ErorrState = ES_NOK;
     f88:	1c 82       	std	Y+4, r1	; 0x04

	u8 Local_u8UCSRC_TempValue = 0x00;
     f8a:	1b 82       	std	Y+3, r1	; 0x03
	u16 Local_u16UBBR_TempValue=0;
     f8c:	1a 82       	std	Y+2, r1	; 0x02
     f8e:	19 82       	std	Y+1, r1	; 0x01
/****	Synchronous Asynchronous Initialization ****/
	if(Copy_strUART_Configs.OperationMode == Asynchronous){
     f90:	8d 81       	ldd	r24, Y+5	; 0x05
     f92:	84 70       	andi	r24, 0x04	; 4
     f94:	88 23       	and	r24, r24
     f96:	81 f0       	breq	.+32     	; 0xfb8 <UART_enuUART_Init+0x50>
		Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UMSEL);
     f98:	8b 81       	ldd	r24, Y+3	; 0x03
     f9a:	8f 7b       	andi	r24, 0xBF	; 191
     f9c:	8b 83       	std	Y+3, r24	; 0x03

		/****	U2X Double Speed Initialization ****/
		if(Copy_strUART_Configs.SpeedMode == DoubledSpeed){
     f9e:	8d 81       	ldd	r24, Y+5	; 0x05
     fa0:	88 70       	andi	r24, 0x08	; 8
     fa2:	88 23       	and	r24, r24
     fa4:	29 f0       	breq	.+10     	; 0xfb0 <UART_enuUART_Init+0x48>
			UCSRA = 0x02; // => U2X=1
     fa6:	eb e2       	ldi	r30, 0x2B	; 43
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	82 e0       	ldi	r24, 0x02	; 2
     fac:	80 83       	st	Z, r24
     fae:	0e c0       	rjmp	.+28     	; 0xfcc <UART_enuUART_Init+0x64>
		}
		else{
			UCSRA = 0x00;
     fb0:	eb e2       	ldi	r30, 0x2B	; 43
     fb2:	f0 e0       	ldi	r31, 0x00	; 0
     fb4:	10 82       	st	Z, r1
     fb6:	0a c0       	rjmp	.+20     	; 0xfcc <UART_enuUART_Init+0x64>
		}
	}
	else if(Copy_strUART_Configs.OperationMode == Synchronous){
     fb8:	8d 81       	ldd	r24, Y+5	; 0x05
     fba:	84 70       	andi	r24, 0x04	; 4
     fbc:	88 23       	and	r24, r24
     fbe:	21 f4       	brne	.+8      	; 0xfc8 <UART_enuUART_Init+0x60>
		Local_u8UCSRC_TempValue |= (MASK_BIT<<UMSEL);
     fc0:	8b 81       	ldd	r24, Y+3	; 0x03
     fc2:	80 64       	ori	r24, 0x40	; 64
     fc4:	8b 83       	std	Y+3, r24	; 0x03
     fc6:	02 c0       	rjmp	.+4      	; 0xfcc <UART_enuUART_Init+0x64>
	}
	else
		Local_ErorrState = ES_OUT_OF_RANGE;
     fc8:	82 e0       	ldi	r24, 0x02	; 2
     fca:	8c 83       	std	Y+4, r24	; 0x04

	if(ES_OUT_OF_RANGE != Local_ErorrState){
     fcc:	8c 81       	ldd	r24, Y+4	; 0x04
     fce:	82 30       	cpi	r24, 0x02	; 2
     fd0:	09 f4       	brne	.+2      	; 0xfd4 <UART_enuUART_Init+0x6c>
     fd2:	15 c1       	rjmp	.+554    	; 0x11fe <UART_enuUART_Init+0x296>

		/****	UART RX/TX Enable Initialization ****/
		switch(Copy_strUART_Configs.RxTxMode){
     fd4:	8d 81       	ldd	r24, Y+5	; 0x05
     fd6:	83 70       	andi	r24, 0x03	; 3
     fd8:	28 2f       	mov	r18, r24
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	38 8b       	std	Y+16, r19	; 0x10
     fde:	2f 87       	std	Y+15, r18	; 0x0f
     fe0:	8f 85       	ldd	r24, Y+15	; 0x0f
     fe2:	98 89       	ldd	r25, Y+16	; 0x10
     fe4:	81 30       	cpi	r24, 0x01	; 1
     fe6:	91 05       	cpc	r25, r1
     fe8:	21 f1       	breq	.+72     	; 0x1032 <UART_enuUART_Init+0xca>
     fea:	2f 85       	ldd	r18, Y+15	; 0x0f
     fec:	38 89       	ldd	r19, Y+16	; 0x10
     fee:	22 30       	cpi	r18, 0x02	; 2
     ff0:	31 05       	cpc	r19, r1
     ff2:	2c f4       	brge	.+10     	; 0xffe <UART_enuUART_Init+0x96>
     ff4:	8f 85       	ldd	r24, Y+15	; 0x0f
     ff6:	98 89       	ldd	r25, Y+16	; 0x10
     ff8:	00 97       	sbiw	r24, 0x00	; 0
     ffa:	61 f0       	breq	.+24     	; 0x1014 <UART_enuUART_Init+0xac>
     ffc:	47 c0       	rjmp	.+142    	; 0x108c <UART_enuUART_Init+0x124>
     ffe:	2f 85       	ldd	r18, Y+15	; 0x0f
    1000:	38 89       	ldd	r19, Y+16	; 0x10
    1002:	22 30       	cpi	r18, 0x02	; 2
    1004:	31 05       	cpc	r19, r1
    1006:	21 f1       	breq	.+72     	; 0x1050 <UART_enuUART_Init+0xe8>
    1008:	8f 85       	ldd	r24, Y+15	; 0x0f
    100a:	98 89       	ldd	r25, Y+16	; 0x10
    100c:	83 30       	cpi	r24, 0x03	; 3
    100e:	91 05       	cpc	r25, r1
    1010:	71 f1       	breq	.+92     	; 0x106e <UART_enuUART_Init+0x106>
    1012:	3c c0       	rjmp	.+120    	; 0x108c <UART_enuUART_Init+0x124>
		case RxTxDisabled:
			UCSRB &= ~(MASK_BIT<<RXEN);
    1014:	aa e2       	ldi	r26, 0x2A	; 42
    1016:	b0 e0       	ldi	r27, 0x00	; 0
    1018:	ea e2       	ldi	r30, 0x2A	; 42
    101a:	f0 e0       	ldi	r31, 0x00	; 0
    101c:	80 81       	ld	r24, Z
    101e:	8f 7e       	andi	r24, 0xEF	; 239
    1020:	8c 93       	st	X, r24
			UCSRB &= ~(MASK_BIT<<TXEN);
    1022:	aa e2       	ldi	r26, 0x2A	; 42
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	ea e2       	ldi	r30, 0x2A	; 42
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	80 81       	ld	r24, Z
    102c:	87 7f       	andi	r24, 0xF7	; 247
    102e:	8c 93       	st	X, r24
    1030:	2f c0       	rjmp	.+94     	; 0x1090 <UART_enuUART_Init+0x128>
			break;
		case Transmitter:
			UCSRB &= ~(MASK_BIT<<RXEN);
    1032:	aa e2       	ldi	r26, 0x2A	; 42
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	ea e2       	ldi	r30, 0x2A	; 42
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	8f 7e       	andi	r24, 0xEF	; 239
    103e:	8c 93       	st	X, r24
			UCSRB |=  (MASK_BIT<<TXEN);
    1040:	aa e2       	ldi	r26, 0x2A	; 42
    1042:	b0 e0       	ldi	r27, 0x00	; 0
    1044:	ea e2       	ldi	r30, 0x2A	; 42
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	88 60       	ori	r24, 0x08	; 8
    104c:	8c 93       	st	X, r24
    104e:	20 c0       	rjmp	.+64     	; 0x1090 <UART_enuUART_Init+0x128>
			break;
		case Receiver:
			UCSRB |=  (MASK_BIT<<RXEN);
    1050:	aa e2       	ldi	r26, 0x2A	; 42
    1052:	b0 e0       	ldi	r27, 0x00	; 0
    1054:	ea e2       	ldi	r30, 0x2A	; 42
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	80 61       	ori	r24, 0x10	; 16
    105c:	8c 93       	st	X, r24
			UCSRB &= ~(MASK_BIT<<TXEN);
    105e:	aa e2       	ldi	r26, 0x2A	; 42
    1060:	b0 e0       	ldi	r27, 0x00	; 0
    1062:	ea e2       	ldi	r30, 0x2A	; 42
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	80 81       	ld	r24, Z
    1068:	87 7f       	andi	r24, 0xF7	; 247
    106a:	8c 93       	st	X, r24
    106c:	11 c0       	rjmp	.+34     	; 0x1090 <UART_enuUART_Init+0x128>
			break;
		case TransmittReceive:
			UCSRB |=  (MASK_BIT<<RXEN);
    106e:	aa e2       	ldi	r26, 0x2A	; 42
    1070:	b0 e0       	ldi	r27, 0x00	; 0
    1072:	ea e2       	ldi	r30, 0x2A	; 42
    1074:	f0 e0       	ldi	r31, 0x00	; 0
    1076:	80 81       	ld	r24, Z
    1078:	80 61       	ori	r24, 0x10	; 16
    107a:	8c 93       	st	X, r24
			UCSRB |=  (MASK_BIT<<TXEN);
    107c:	aa e2       	ldi	r26, 0x2A	; 42
    107e:	b0 e0       	ldi	r27, 0x00	; 0
    1080:	ea e2       	ldi	r30, 0x2A	; 42
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	80 81       	ld	r24, Z
    1086:	88 60       	ori	r24, 0x08	; 8
    1088:	8c 93       	st	X, r24
    108a:	02 c0       	rjmp	.+4      	; 0x1090 <UART_enuUART_Init+0x128>
			break;
		default:
			Local_ErorrState = ES_OUT_OF_RANGE;
    108c:	82 e0       	ldi	r24, 0x02	; 2
    108e:	8c 83       	std	Y+4, r24	; 0x04
			break;
		}

		if(ES_OUT_OF_RANGE != Local_ErorrState){
    1090:	8c 81       	ldd	r24, Y+4	; 0x04
    1092:	82 30       	cpi	r24, 0x02	; 2
    1094:	09 f4       	brne	.+2      	; 0x1098 <UART_enuUART_Init+0x130>
    1096:	b3 c0       	rjmp	.+358    	; 0x11fe <UART_enuUART_Init+0x296>

			/****	Frame Data Characters Initialization ****/
			switch(Copy_strUART_Configs.FrameChars){
    1098:	8d 81       	ldd	r24, Y+5	; 0x05
    109a:	82 95       	swap	r24
    109c:	8f 70       	andi	r24, 0x0F	; 15
    109e:	87 70       	andi	r24, 0x07	; 7
    10a0:	28 2f       	mov	r18, r24
    10a2:	30 e0       	ldi	r19, 0x00	; 0
    10a4:	3e 87       	std	Y+14, r19	; 0x0e
    10a6:	2d 87       	std	Y+13, r18	; 0x0d
    10a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    10aa:	9e 85       	ldd	r25, Y+14	; 0x0e
    10ac:	82 30       	cpi	r24, 0x02	; 2
    10ae:	91 05       	cpc	r25, r1
    10b0:	b1 f1       	breq	.+108    	; 0x111e <UART_enuUART_Init+0x1b6>
    10b2:	2d 85       	ldd	r18, Y+13	; 0x0d
    10b4:	3e 85       	ldd	r19, Y+14	; 0x0e
    10b6:	23 30       	cpi	r18, 0x03	; 3
    10b8:	31 05       	cpc	r19, r1
    10ba:	54 f4       	brge	.+20     	; 0x10d0 <UART_enuUART_Init+0x168>
    10bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    10be:	9e 85       	ldd	r25, Y+14	; 0x0e
    10c0:	00 97       	sbiw	r24, 0x00	; 0
    10c2:	89 f0       	breq	.+34     	; 0x10e6 <UART_enuUART_Init+0x17e>
    10c4:	2d 85       	ldd	r18, Y+13	; 0x0d
    10c6:	3e 85       	ldd	r19, Y+14	; 0x0e
    10c8:	21 30       	cpi	r18, 0x01	; 1
    10ca:	31 05       	cpc	r19, r1
    10cc:	d1 f0       	breq	.+52     	; 0x1102 <UART_enuUART_Init+0x19a>
    10ce:	51 c0       	rjmp	.+162    	; 0x1172 <UART_enuUART_Init+0x20a>
    10d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    10d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    10d4:	83 30       	cpi	r24, 0x03	; 3
    10d6:	91 05       	cpc	r25, r1
    10d8:	81 f1       	breq	.+96     	; 0x113a <UART_enuUART_Init+0x1d2>
    10da:	2d 85       	ldd	r18, Y+13	; 0x0d
    10dc:	3e 85       	ldd	r19, Y+14	; 0x0e
    10de:	27 30       	cpi	r18, 0x07	; 7
    10e0:	31 05       	cpc	r19, r1
    10e2:	c9 f1       	breq	.+114    	; 0x1156 <UART_enuUART_Init+0x1ee>
    10e4:	46 c0       	rjmp	.+140    	; 0x1172 <UART_enuUART_Init+0x20a>
			case FiveBits:
				Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UCSZ0);
    10e6:	8b 81       	ldd	r24, Y+3	; 0x03
    10e8:	8d 7f       	andi	r24, 0xFD	; 253
    10ea:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UCSZ1);
    10ec:	8b 81       	ldd	r24, Y+3	; 0x03
    10ee:	8b 7f       	andi	r24, 0xFB	; 251
    10f0:	8b 83       	std	Y+3, r24	; 0x03
				UCSRB 					&= ~(MASK_BIT<<UCSZ2);
    10f2:	aa e2       	ldi	r26, 0x2A	; 42
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	ea e2       	ldi	r30, 0x2A	; 42
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	8b 7f       	andi	r24, 0xFB	; 251
    10fe:	8c 93       	st	X, r24
    1100:	3a c0       	rjmp	.+116    	; 0x1176 <UART_enuUART_Init+0x20e>
				break;
			case SixBits:
				Local_u8UCSRC_TempValue |=  (MASK_BIT<<UCSZ0);
    1102:	8b 81       	ldd	r24, Y+3	; 0x03
    1104:	82 60       	ori	r24, 0x02	; 2
    1106:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UCSZ1);
    1108:	8b 81       	ldd	r24, Y+3	; 0x03
    110a:	8b 7f       	andi	r24, 0xFB	; 251
    110c:	8b 83       	std	Y+3, r24	; 0x03
				UCSRB 					&= ~(MASK_BIT<<UCSZ2);
    110e:	aa e2       	ldi	r26, 0x2A	; 42
    1110:	b0 e0       	ldi	r27, 0x00	; 0
    1112:	ea e2       	ldi	r30, 0x2A	; 42
    1114:	f0 e0       	ldi	r31, 0x00	; 0
    1116:	80 81       	ld	r24, Z
    1118:	8b 7f       	andi	r24, 0xFB	; 251
    111a:	8c 93       	st	X, r24
    111c:	2c c0       	rjmp	.+88     	; 0x1176 <UART_enuUART_Init+0x20e>
				break;
			case SevenBits:
				Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UCSZ0);
    111e:	8b 81       	ldd	r24, Y+3	; 0x03
    1120:	8d 7f       	andi	r24, 0xFD	; 253
    1122:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8UCSRC_TempValue |=  (MASK_BIT<<UCSZ1);
    1124:	8b 81       	ldd	r24, Y+3	; 0x03
    1126:	84 60       	ori	r24, 0x04	; 4
    1128:	8b 83       	std	Y+3, r24	; 0x03
				UCSRB 					&= ~(MASK_BIT<<UCSZ2);
    112a:	aa e2       	ldi	r26, 0x2A	; 42
    112c:	b0 e0       	ldi	r27, 0x00	; 0
    112e:	ea e2       	ldi	r30, 0x2A	; 42
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	80 81       	ld	r24, Z
    1134:	8b 7f       	andi	r24, 0xFB	; 251
    1136:	8c 93       	st	X, r24
    1138:	1e c0       	rjmp	.+60     	; 0x1176 <UART_enuUART_Init+0x20e>
				break;
			case EightBits:
				Local_u8UCSRC_TempValue |=  (MASK_BIT<<UCSZ0);
    113a:	8b 81       	ldd	r24, Y+3	; 0x03
    113c:	82 60       	ori	r24, 0x02	; 2
    113e:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8UCSRC_TempValue |=  (MASK_BIT<<UCSZ1);
    1140:	8b 81       	ldd	r24, Y+3	; 0x03
    1142:	84 60       	ori	r24, 0x04	; 4
    1144:	8b 83       	std	Y+3, r24	; 0x03
				UCSRB 					&= ~(MASK_BIT<<UCSZ2);
    1146:	aa e2       	ldi	r26, 0x2A	; 42
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	ea e2       	ldi	r30, 0x2A	; 42
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	8b 7f       	andi	r24, 0xFB	; 251
    1152:	8c 93       	st	X, r24
    1154:	10 c0       	rjmp	.+32     	; 0x1176 <UART_enuUART_Init+0x20e>
				break;
			case NineBits:
				Local_u8UCSRC_TempValue |= (MASK_BIT<<UCSZ0);
    1156:	8b 81       	ldd	r24, Y+3	; 0x03
    1158:	82 60       	ori	r24, 0x02	; 2
    115a:	8b 83       	std	Y+3, r24	; 0x03
				Local_u8UCSRC_TempValue |= (MASK_BIT<<UCSZ1);
    115c:	8b 81       	ldd	r24, Y+3	; 0x03
    115e:	84 60       	ori	r24, 0x04	; 4
    1160:	8b 83       	std	Y+3, r24	; 0x03
				UCSRB 					|= (MASK_BIT<<UCSZ2);
    1162:	aa e2       	ldi	r26, 0x2A	; 42
    1164:	b0 e0       	ldi	r27, 0x00	; 0
    1166:	ea e2       	ldi	r30, 0x2A	; 42
    1168:	f0 e0       	ldi	r31, 0x00	; 0
    116a:	80 81       	ld	r24, Z
    116c:	84 60       	ori	r24, 0x04	; 4
    116e:	8c 93       	st	X, r24
    1170:	02 c0       	rjmp	.+4      	; 0x1176 <UART_enuUART_Init+0x20e>
				break;
			default:
				Local_ErorrState = ES_OUT_OF_RANGE;
    1172:	82 e0       	ldi	r24, 0x02	; 2
    1174:	8c 83       	std	Y+4, r24	; 0x04
				break;
			}

			if(ES_OUT_OF_RANGE != Local_ErorrState){
    1176:	8c 81       	ldd	r24, Y+4	; 0x04
    1178:	82 30       	cpi	r24, 0x02	; 2
    117a:	09 f4       	brne	.+2      	; 0x117e <UART_enuUART_Init+0x216>
    117c:	40 c0       	rjmp	.+128    	; 0x11fe <UART_enuUART_Init+0x296>

				/****	Frame Stop Bits Initialization ****/
				if(Copy_strUART_Configs.FrameStopBits == OneBit){
    117e:	8d 81       	ldd	r24, Y+5	; 0x05
    1180:	80 78       	andi	r24, 0x80	; 128
    1182:	88 23       	and	r24, r24
    1184:	21 f4       	brne	.+8      	; 0x118e <UART_enuUART_Init+0x226>
					Local_u8UCSRC_TempValue &= ~(MASK_BIT<<USBS);
    1186:	8b 81       	ldd	r24, Y+3	; 0x03
    1188:	87 7f       	andi	r24, 0xF7	; 247
    118a:	8b 83       	std	Y+3, r24	; 0x03
    118c:	0a c0       	rjmp	.+20     	; 0x11a2 <UART_enuUART_Init+0x23a>
				}
				else if(Copy_strUART_Configs.FrameStopBits == TwoBits){
    118e:	8d 81       	ldd	r24, Y+5	; 0x05
    1190:	80 78       	andi	r24, 0x80	; 128
    1192:	88 23       	and	r24, r24
    1194:	21 f0       	breq	.+8      	; 0x119e <UART_enuUART_Init+0x236>
					Local_u8UCSRC_TempValue |=  (MASK_BIT<<USBS);
    1196:	8b 81       	ldd	r24, Y+3	; 0x03
    1198:	88 60       	ori	r24, 0x08	; 8
    119a:	8b 83       	std	Y+3, r24	; 0x03
    119c:	02 c0       	rjmp	.+4      	; 0x11a2 <UART_enuUART_Init+0x23a>
				}
				else
					Local_ErorrState = ES_OUT_OF_RANGE;
    119e:	82 e0       	ldi	r24, 0x02	; 2
    11a0:	8c 83       	std	Y+4, r24	; 0x04

				if(ES_OUT_OF_RANGE != Local_ErorrState){
    11a2:	8c 81       	ldd	r24, Y+4	; 0x04
    11a4:	82 30       	cpi	r24, 0x02	; 2
    11a6:	59 f1       	breq	.+86     	; 0x11fe <UART_enuUART_Init+0x296>

					/****	Frame Parity Bits Initialization ****/
					switch(Copy_strUART_Configs.FrameParityMode){
    11a8:	8e 81       	ldd	r24, Y+6	; 0x06
    11aa:	83 70       	andi	r24, 0x03	; 3
    11ac:	28 2f       	mov	r18, r24
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	3c 87       	std	Y+12, r19	; 0x0c
    11b2:	2b 87       	std	Y+11, r18	; 0x0b
    11b4:	8b 85       	ldd	r24, Y+11	; 0x0b
    11b6:	9c 85       	ldd	r25, Y+12	; 0x0c
    11b8:	82 30       	cpi	r24, 0x02	; 2
    11ba:	91 05       	cpc	r25, r1
    11bc:	81 f0       	breq	.+32     	; 0x11de <UART_enuUART_Init+0x276>
    11be:	2b 85       	ldd	r18, Y+11	; 0x0b
    11c0:	3c 85       	ldd	r19, Y+12	; 0x0c
    11c2:	23 30       	cpi	r18, 0x03	; 3
    11c4:	31 05       	cpc	r19, r1
    11c6:	91 f0       	breq	.+36     	; 0x11ec <UART_enuUART_Init+0x284>
    11c8:	8b 85       	ldd	r24, Y+11	; 0x0b
    11ca:	9c 85       	ldd	r25, Y+12	; 0x0c
    11cc:	00 97       	sbiw	r24, 0x00	; 0
    11ce:	a9 f4       	brne	.+42     	; 0x11fa <UART_enuUART_Init+0x292>
					case ParityDisabled:
						Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UPM0);
    11d0:	8b 81       	ldd	r24, Y+3	; 0x03
    11d2:	8f 7e       	andi	r24, 0xEF	; 239
    11d4:	8b 83       	std	Y+3, r24	; 0x03
						Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UPM1);
    11d6:	8b 81       	ldd	r24, Y+3	; 0x03
    11d8:	8f 7d       	andi	r24, 0xDF	; 223
    11da:	8b 83       	std	Y+3, r24	; 0x03
    11dc:	10 c0       	rjmp	.+32     	; 0x11fe <UART_enuUART_Init+0x296>
						break;
					case Even:
						Local_u8UCSRC_TempValue &= ~(MASK_BIT<<UPM0);
    11de:	8b 81       	ldd	r24, Y+3	; 0x03
    11e0:	8f 7e       	andi	r24, 0xEF	; 239
    11e2:	8b 83       	std	Y+3, r24	; 0x03
						Local_u8UCSRC_TempValue |=  (MASK_BIT<<UPM1);
    11e4:	8b 81       	ldd	r24, Y+3	; 0x03
    11e6:	80 62       	ori	r24, 0x20	; 32
    11e8:	8b 83       	std	Y+3, r24	; 0x03
    11ea:	09 c0       	rjmp	.+18     	; 0x11fe <UART_enuUART_Init+0x296>
						break;
					case Odd:
						Local_u8UCSRC_TempValue |= (MASK_BIT<<UPM0);
    11ec:	8b 81       	ldd	r24, Y+3	; 0x03
    11ee:	80 61       	ori	r24, 0x10	; 16
    11f0:	8b 83       	std	Y+3, r24	; 0x03
						Local_u8UCSRC_TempValue |= (MASK_BIT<<UPM1);
    11f2:	8b 81       	ldd	r24, Y+3	; 0x03
    11f4:	80 62       	ori	r24, 0x20	; 32
    11f6:	8b 83       	std	Y+3, r24	; 0x03
    11f8:	02 c0       	rjmp	.+4      	; 0x11fe <UART_enuUART_Init+0x296>
						break;
					default:
						Local_ErorrState = ES_OUT_OF_RANGE;
    11fa:	82 e0       	ldi	r24, 0x02	; 2
    11fc:	8c 83       	std	Y+4, r24	; 0x04
			}
		}
	}


	if(ES_OUT_OF_RANGE != Local_ErorrState){
    11fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1200:	82 30       	cpi	r24, 0x02	; 2
    1202:	09 f4       	brne	.+2      	; 0x1206 <UART_enuUART_Init+0x29e>
    1204:	87 c0       	rjmp	.+270    	; 0x1314 <UART_enuUART_Init+0x3ac>

		/****	UCSRC Initialization ****/
		Local_u8UCSRC_TempValue |= (MASK_BIT<<URSEL); // Must be one when writing to UCSRC
    1206:	8b 81       	ldd	r24, Y+3	; 0x03
    1208:	80 68       	ori	r24, 0x80	; 128
    120a:	8b 83       	std	Y+3, r24	; 0x03
		UCSRC = Local_u8UCSRC_TempValue;
    120c:	e0 e4       	ldi	r30, 0x40	; 64
    120e:	f0 e0       	ldi	r31, 0x00	; 0
    1210:	8b 81       	ldd	r24, Y+3	; 0x03
    1212:	80 83       	st	Z, r24


		/**** BAUD Rate Initialization ****/
		if(Copy_strUART_Configs.OperationMode == Asynchronous){
    1214:	8d 81       	ldd	r24, Y+5	; 0x05
    1216:	84 70       	andi	r24, 0x04	; 4
    1218:	88 23       	and	r24, r24
    121a:	09 f4       	brne	.+2      	; 0x121e <UART_enuUART_Init+0x2b6>
    121c:	4d c0       	rjmp	.+154    	; 0x12b8 <UART_enuUART_Init+0x350>
			if(Copy_strUART_Configs.SpeedMode == NormalSpeed){
    121e:	8d 81       	ldd	r24, Y+5	; 0x05
    1220:	88 70       	andi	r24, 0x08	; 8
    1222:	88 23       	and	r24, r24
    1224:	21 f5       	brne	.+72     	; 0x126e <UART_enuUART_Init+0x306>
				Local_u16UBBR_TempValue = (F_CPU/(16*Copy_u32BAUD_Rate))-1;
    1226:	8f 81       	ldd	r24, Y+7	; 0x07
    1228:	98 85       	ldd	r25, Y+8	; 0x08
    122a:	a9 85       	ldd	r26, Y+9	; 0x09
    122c:	ba 85       	ldd	r27, Y+10	; 0x0a
    122e:	88 0f       	add	r24, r24
    1230:	99 1f       	adc	r25, r25
    1232:	aa 1f       	adc	r26, r26
    1234:	bb 1f       	adc	r27, r27
    1236:	88 0f       	add	r24, r24
    1238:	99 1f       	adc	r25, r25
    123a:	aa 1f       	adc	r26, r26
    123c:	bb 1f       	adc	r27, r27
    123e:	88 0f       	add	r24, r24
    1240:	99 1f       	adc	r25, r25
    1242:	aa 1f       	adc	r26, r26
    1244:	bb 1f       	adc	r27, r27
    1246:	88 0f       	add	r24, r24
    1248:	99 1f       	adc	r25, r25
    124a:	aa 1f       	adc	r26, r26
    124c:	bb 1f       	adc	r27, r27
    124e:	9c 01       	movw	r18, r24
    1250:	ad 01       	movw	r20, r26
    1252:	80 e4       	ldi	r24, 0x40	; 64
    1254:	92 e4       	ldi	r25, 0x42	; 66
    1256:	af e0       	ldi	r26, 0x0F	; 15
    1258:	b0 e0       	ldi	r27, 0x00	; 0
    125a:	bc 01       	movw	r22, r24
    125c:	cd 01       	movw	r24, r26
    125e:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    1262:	da 01       	movw	r26, r20
    1264:	c9 01       	movw	r24, r18
    1266:	01 97       	sbiw	r24, 0x01	; 1
    1268:	9a 83       	std	Y+2, r25	; 0x02
    126a:	89 83       	std	Y+1, r24	; 0x01
    126c:	43 c0       	rjmp	.+134    	; 0x12f4 <UART_enuUART_Init+0x38c>

			}
			else if(Copy_strUART_Configs.SpeedMode == DoubledSpeed){
    126e:	8d 81       	ldd	r24, Y+5	; 0x05
    1270:	88 70       	andi	r24, 0x08	; 8
    1272:	88 23       	and	r24, r24
    1274:	09 f4       	brne	.+2      	; 0x1278 <UART_enuUART_Init+0x310>
    1276:	3e c0       	rjmp	.+124    	; 0x12f4 <UART_enuUART_Init+0x38c>
				Local_u16UBBR_TempValue =  (F_CPU/(8*Copy_u32BAUD_Rate))-1;
    1278:	8f 81       	ldd	r24, Y+7	; 0x07
    127a:	98 85       	ldd	r25, Y+8	; 0x08
    127c:	a9 85       	ldd	r26, Y+9	; 0x09
    127e:	ba 85       	ldd	r27, Y+10	; 0x0a
    1280:	88 0f       	add	r24, r24
    1282:	99 1f       	adc	r25, r25
    1284:	aa 1f       	adc	r26, r26
    1286:	bb 1f       	adc	r27, r27
    1288:	88 0f       	add	r24, r24
    128a:	99 1f       	adc	r25, r25
    128c:	aa 1f       	adc	r26, r26
    128e:	bb 1f       	adc	r27, r27
    1290:	88 0f       	add	r24, r24
    1292:	99 1f       	adc	r25, r25
    1294:	aa 1f       	adc	r26, r26
    1296:	bb 1f       	adc	r27, r27
    1298:	9c 01       	movw	r18, r24
    129a:	ad 01       	movw	r20, r26
    129c:	80 e4       	ldi	r24, 0x40	; 64
    129e:	92 e4       	ldi	r25, 0x42	; 66
    12a0:	af e0       	ldi	r26, 0x0F	; 15
    12a2:	b0 e0       	ldi	r27, 0x00	; 0
    12a4:	bc 01       	movw	r22, r24
    12a6:	cd 01       	movw	r24, r26
    12a8:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    12ac:	da 01       	movw	r26, r20
    12ae:	c9 01       	movw	r24, r18
    12b0:	01 97       	sbiw	r24, 0x01	; 1
    12b2:	9a 83       	std	Y+2, r25	; 0x02
    12b4:	89 83       	std	Y+1, r24	; 0x01
    12b6:	1e c0       	rjmp	.+60     	; 0x12f4 <UART_enuUART_Init+0x38c>
			}
		}
		else if(Copy_strUART_Configs.OperationMode == Synchronous){
    12b8:	8d 81       	ldd	r24, Y+5	; 0x05
    12ba:	84 70       	andi	r24, 0x04	; 4
    12bc:	88 23       	and	r24, r24
    12be:	c1 f4       	brne	.+48     	; 0x12f0 <UART_enuUART_Init+0x388>
			Local_u16UBBR_TempValue =  (F_CPU/(2*Copy_u32BAUD_Rate))-1;
    12c0:	8f 81       	ldd	r24, Y+7	; 0x07
    12c2:	98 85       	ldd	r25, Y+8	; 0x08
    12c4:	a9 85       	ldd	r26, Y+9	; 0x09
    12c6:	ba 85       	ldd	r27, Y+10	; 0x0a
    12c8:	9c 01       	movw	r18, r24
    12ca:	ad 01       	movw	r20, r26
    12cc:	22 0f       	add	r18, r18
    12ce:	33 1f       	adc	r19, r19
    12d0:	44 1f       	adc	r20, r20
    12d2:	55 1f       	adc	r21, r21
    12d4:	80 e4       	ldi	r24, 0x40	; 64
    12d6:	92 e4       	ldi	r25, 0x42	; 66
    12d8:	af e0       	ldi	r26, 0x0F	; 15
    12da:	b0 e0       	ldi	r27, 0x00	; 0
    12dc:	bc 01       	movw	r22, r24
    12de:	cd 01       	movw	r24, r26
    12e0:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    12e4:	da 01       	movw	r26, r20
    12e6:	c9 01       	movw	r24, r18
    12e8:	01 97       	sbiw	r24, 0x01	; 1
    12ea:	9a 83       	std	Y+2, r25	; 0x02
    12ec:	89 83       	std	Y+1, r24	; 0x01
    12ee:	02 c0       	rjmp	.+4      	; 0x12f4 <UART_enuUART_Init+0x38c>
		}
		else
			Local_ErorrState = ES_OUT_OF_RANGE;
    12f0:	82 e0       	ldi	r24, 0x02	; 2
    12f2:	8c 83       	std	Y+4, r24	; 0x04

		if(ES_OUT_OF_RANGE != Local_ErorrState){
    12f4:	8c 81       	ldd	r24, Y+4	; 0x04
    12f6:	82 30       	cpi	r24, 0x02	; 2
    12f8:	69 f0       	breq	.+26     	; 0x1314 <UART_enuUART_Init+0x3ac>
			UBRRH = (u8)(Local_u16UBBR_TempValue>>8);
    12fa:	e0 e4       	ldi	r30, 0x40	; 64
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	9a 81       	ldd	r25, Y+2	; 0x02
    1302:	89 2f       	mov	r24, r25
    1304:	99 27       	eor	r25, r25
    1306:	80 83       	st	Z, r24
			UBRRL = (u8)(Local_u16UBBR_TempValue);
    1308:	e9 e2       	ldi	r30, 0x29	; 41
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	89 81       	ldd	r24, Y+1	; 0x01
    130e:	80 83       	st	Z, r24
			Local_ErorrState = ES_OK;
    1310:	81 e0       	ldi	r24, 0x01	; 1
    1312:	8c 83       	std	Y+4, r24	; 0x04
		}
	}


	return Local_ErorrState;
    1314:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1316:	60 96       	adiw	r28, 0x10	; 16
    1318:	0f b6       	in	r0, 0x3f	; 63
    131a:	f8 94       	cli
    131c:	de bf       	out	0x3e, r29	; 62
    131e:	0f be       	out	0x3f, r0	; 63
    1320:	cd bf       	out	0x3d, r28	; 61
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	08 95       	ret

00001328 <UART_enuSendChar>:

ES_t UART_enuSendChar( u8 Copy_u8CharData)
{
    1328:	df 93       	push	r29
    132a:	cf 93       	push	r28
    132c:	00 d0       	rcall	.+0      	; 0x132e <UART_enuSendChar+0x6>
    132e:	cd b7       	in	r28, 0x3d	; 61
    1330:	de b7       	in	r29, 0x3e	; 62
    1332:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_ErorrState = ES_NOK;
    1334:	19 82       	std	Y+1, r1	; 0x01
	// check if UDR ready(empty)for write or not using UDRE bit--> if ready..go else wait.

	while(! ((UCSRA >> UDRE) &MASK_BIT)); // (UCSRA >> 5) -> UDRE
    1336:	eb e2       	ldi	r30, 0x2B	; 43
    1338:	f0 e0       	ldi	r31, 0x00	; 0
    133a:	80 81       	ld	r24, Z
    133c:	82 95       	swap	r24
    133e:	86 95       	lsr	r24
    1340:	87 70       	andi	r24, 0x07	; 7
    1342:	88 2f       	mov	r24, r24
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	81 70       	andi	r24, 0x01	; 1
    1348:	90 70       	andi	r25, 0x00	; 0
    134a:	00 97       	sbiw	r24, 0x00	; 0
    134c:	a1 f3       	breq	.-24     	; 0x1336 <UART_enuSendChar+0xe>
	UDR = Copy_u8CharData;
    134e:	ec e2       	ldi	r30, 0x2C	; 44
    1350:	f0 e0       	ldi	r31, 0x00	; 0
    1352:	8a 81       	ldd	r24, Y+2	; 0x02
    1354:	80 83       	st	Z, r24
	  UDR = Copy_u8CharData;
	  while(!((UCSRA >> TXCIE) & MASK_BIT));
	  UCSRA |= (MASK_BIT>>TXCIE);

*/
	return Local_ErorrState;
    1356:	89 81       	ldd	r24, Y+1	; 0x01
}
    1358:	0f 90       	pop	r0
    135a:	0f 90       	pop	r0
    135c:	cf 91       	pop	r28
    135e:	df 91       	pop	r29
    1360:	08 95       	ret

00001362 <UART_enuRecieveChar>:

ES_t UART_enuRecieveChar(u8 * Copy_u8RxChar)
{
    1362:	df 93       	push	r29
    1364:	cf 93       	push	r28
    1366:	00 d0       	rcall	.+0      	; 0x1368 <UART_enuRecieveChar+0x6>
    1368:	0f 92       	push	r0
    136a:	cd b7       	in	r28, 0x3d	; 61
    136c:	de b7       	in	r29, 0x3e	; 62
    136e:	9b 83       	std	Y+3, r25	; 0x03
    1370:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_ErorrState = ES_NOK;
    1372:	19 82       	std	Y+1, r1	; 0x01

// As long the RXc is 0 so there is no received data at that moment --> receive the new data

	while(((UCSRA >> RXC) & MASK_BIT) == 0);
    1374:	eb e2       	ldi	r30, 0x2B	; 43
    1376:	f0 e0       	ldi	r31, 0x00	; 0
    1378:	80 81       	ld	r24, Z
    137a:	88 23       	and	r24, r24
    137c:	dc f7       	brge	.-10     	; 0x1374 <UART_enuRecieveChar+0x12>
	*Copy_u8RxChar = UDR;
    137e:	ec e2       	ldi	r30, 0x2C	; 44
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	ea 81       	ldd	r30, Y+2	; 0x02
    1386:	fb 81       	ldd	r31, Y+3	; 0x03
    1388:	80 83       	st	Z, r24

	return Local_ErorrState;
    138a:	89 81       	ldd	r24, Y+1	; 0x01
}
    138c:	0f 90       	pop	r0
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
    1392:	cf 91       	pop	r28
    1394:	df 91       	pop	r29
    1396:	08 95       	ret

00001398 <UART_enuSendString>:

ES_t UART_enuSendString(u8 * Copy_Au8StringData)
{
    1398:	df 93       	push	r29
    139a:	cf 93       	push	r28
    139c:	00 d0       	rcall	.+0      	; 0x139e <UART_enuSendString+0x6>
    139e:	00 d0       	rcall	.+0      	; 0x13a0 <UART_enuSendString+0x8>
    13a0:	cd b7       	in	r28, 0x3d	; 61
    13a2:	de b7       	in	r29, 0x3e	; 62
    13a4:	9c 83       	std	Y+4, r25	; 0x04
    13a6:	8b 83       	std	Y+3, r24	; 0x03
	ES_t Local_ErorrState = ES_NOK;
    13a8:	1a 82       	std	Y+2, r1	; 0x02

	u8 Local_u8Iter = 0;
    13aa:	19 82       	std	Y+1, r1	; 0x01
    13ac:	20 c0       	rjmp	.+64     	; 0x13ee <UART_enuSendString+0x56>

	while(Copy_Au8StringData[Local_u8Iter] != 0) // check if data not equal  NULL
	{
		while(! ((UCSRA>>UDRE) & MASK_BIT )); // wait until the UDR is empty
    13ae:	eb e2       	ldi	r30, 0x2B	; 43
    13b0:	f0 e0       	ldi	r31, 0x00	; 0
    13b2:	80 81       	ld	r24, Z
    13b4:	82 95       	swap	r24
    13b6:	86 95       	lsr	r24
    13b8:	87 70       	andi	r24, 0x07	; 7
    13ba:	88 2f       	mov	r24, r24
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	81 70       	andi	r24, 0x01	; 1
    13c0:	90 70       	andi	r25, 0x00	; 0
    13c2:	00 97       	sbiw	r24, 0x00	; 0
    13c4:	a1 f3       	breq	.-24     	; 0x13ae <UART_enuSendString+0x16>
		UDR = (Copy_Au8StringData[Local_u8Iter]);
    13c6:	ac e2       	ldi	r26, 0x2C	; 44
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	89 81       	ldd	r24, Y+1	; 0x01
    13cc:	28 2f       	mov	r18, r24
    13ce:	30 e0       	ldi	r19, 0x00	; 0
    13d0:	8b 81       	ldd	r24, Y+3	; 0x03
    13d2:	9c 81       	ldd	r25, Y+4	; 0x04
    13d4:	fc 01       	movw	r30, r24
    13d6:	e2 0f       	add	r30, r18
    13d8:	f3 1f       	adc	r31, r19
    13da:	80 81       	ld	r24, Z
    13dc:	8c 93       	st	X, r24
		UART_First_ConnectionFlag++;
    13de:	80 91 e4 01 	lds	r24, 0x01E4
    13e2:	8f 5f       	subi	r24, 0xFF	; 255
    13e4:	80 93 e4 01 	sts	0x01E4, r24
		Local_u8Iter++;
    13e8:	89 81       	ldd	r24, Y+1	; 0x01
    13ea:	8f 5f       	subi	r24, 0xFF	; 255
    13ec:	89 83       	std	Y+1, r24	; 0x01
{
	ES_t Local_ErorrState = ES_NOK;

	u8 Local_u8Iter = 0;

	while(Copy_Au8StringData[Local_u8Iter] != 0) // check if data not equal  NULL
    13ee:	89 81       	ldd	r24, Y+1	; 0x01
    13f0:	28 2f       	mov	r18, r24
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	8b 81       	ldd	r24, Y+3	; 0x03
    13f6:	9c 81       	ldd	r25, Y+4	; 0x04
    13f8:	fc 01       	movw	r30, r24
    13fa:	e2 0f       	add	r30, r18
    13fc:	f3 1f       	adc	r31, r19
    13fe:	80 81       	ld	r24, Z
    1400:	88 23       	and	r24, r24
    1402:	a9 f6       	brne	.-86     	; 0x13ae <UART_enuSendString+0x16>
		UDR = (Copy_Au8StringData[Local_u8Iter]);
		UART_First_ConnectionFlag++;
		Local_u8Iter++;
	}

	return Local_ErorrState;
    1404:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1406:	0f 90       	pop	r0
    1408:	0f 90       	pop	r0
    140a:	0f 90       	pop	r0
    140c:	0f 90       	pop	r0
    140e:	cf 91       	pop	r28
    1410:	df 91       	pop	r29
    1412:	08 95       	ret

00001414 <UART_enuRecieveString>:

ES_t UART_enuRecieveString(u8 * Copy_Au8RxString)
{
    1414:	df 93       	push	r29
    1416:	cf 93       	push	r28
    1418:	00 d0       	rcall	.+0      	; 0x141a <UART_enuRecieveString+0x6>
    141a:	00 d0       	rcall	.+0      	; 0x141c <UART_enuRecieveString+0x8>
    141c:	00 d0       	rcall	.+0      	; 0x141e <UART_enuRecieveString+0xa>
    141e:	cd b7       	in	r28, 0x3d	; 61
    1420:	de b7       	in	r29, 0x3e	; 62
    1422:	9e 83       	std	Y+6, r25	; 0x06
    1424:	8d 83       	std	Y+5, r24	; 0x05
	ES_t Local_ErorrState = ES_NOK;
    1426:	1c 82       	std	Y+4, r1	; 0x04

#if NEW_LINE == NO
	u8 Local_u8EndChar , Local_u8TempChar, Local_u8Iter = 0;
    1428:	19 82       	std	Y+1, r1	; 0x01

	while(((UCSRA >> RXC) & MASK_BIT) == 0); // (UCSRA >> 7)-> RXc
    142a:	eb e2       	ldi	r30, 0x2B	; 43
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	88 23       	and	r24, r24
    1432:	dc f7       	brge	.-10     	; 0x142a <UART_enuRecieveString+0x16>
	Local_u8EndChar = UDR;
    1434:	ec e2       	ldi	r30, 0x2C	; 44
    1436:	f0 e0       	ldi	r31, 0x00	; 0
    1438:	80 81       	ld	r24, Z
    143a:	8b 83       	std	Y+3, r24	; 0x03

//to display what is typed

	while(! ((UCSRA>>UDRE) & MASK_BIT ));
    143c:	eb e2       	ldi	r30, 0x2B	; 43
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	82 95       	swap	r24
    1444:	86 95       	lsr	r24
    1446:	87 70       	andi	r24, 0x07	; 7
    1448:	88 2f       	mov	r24, r24
    144a:	90 e0       	ldi	r25, 0x00	; 0
    144c:	81 70       	andi	r24, 0x01	; 1
    144e:	90 70       	andi	r25, 0x00	; 0
    1450:	00 97       	sbiw	r24, 0x00	; 0
    1452:	a1 f3       	breq	.-24     	; 0x143c <UART_enuRecieveString+0x28>
	UDR = Local_u8EndChar;
    1454:	ec e2       	ldi	r30, 0x2C	; 44
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	8b 81       	ldd	r24, Y+3	; 0x03
    145a:	80 83       	st	Z, r24

	while(1)
	{

		while(((UCSRA >> RXC) & MASK_BIT) == 0); // (UCSRA >> 7)-> RXc
    145c:	eb e2       	ldi	r30, 0x2B	; 43
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	88 23       	and	r24, r24
    1464:	dc f7       	brge	.-10     	; 0x145c <UART_enuRecieveString+0x48>
		Local_u8TempChar = UDR ;
    1466:	ec e2       	ldi	r30, 0x2C	; 44
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	80 81       	ld	r24, Z
    146c:	8a 83       	std	Y+2, r24	; 0x02

//to display what is typed

		while(! ((UCSRA>>UDRE) & MASK_BIT )); // (UCSRA>>5)-> UDRE
    146e:	eb e2       	ldi	r30, 0x2B	; 43
    1470:	f0 e0       	ldi	r31, 0x00	; 0
    1472:	80 81       	ld	r24, Z
    1474:	82 95       	swap	r24
    1476:	86 95       	lsr	r24
    1478:	87 70       	andi	r24, 0x07	; 7
    147a:	88 2f       	mov	r24, r24
    147c:	90 e0       	ldi	r25, 0x00	; 0
    147e:	81 70       	andi	r24, 0x01	; 1
    1480:	90 70       	andi	r25, 0x00	; 0
    1482:	00 97       	sbiw	r24, 0x00	; 0
    1484:	a1 f3       	breq	.-24     	; 0x146e <UART_enuRecieveString+0x5a>
		UDR = Local_u8TempChar;
    1486:	ec e2       	ldi	r30, 0x2C	; 44
    1488:	f0 e0       	ldi	r31, 0x00	; 0
    148a:	8a 81       	ldd	r24, Y+2	; 0x02
    148c:	80 83       	st	Z, r24

		if(Local_u8EndChar == Local_u8TempChar )
    148e:	9b 81       	ldd	r25, Y+3	; 0x03
    1490:	8a 81       	ldd	r24, Y+2	; 0x02
    1492:	98 17       	cp	r25, r24
    1494:	b1 f4       	brne	.+44     	; 0x14c2 <UART_enuRecieveString+0xae>
		{
			(Copy_Au8RxString[Local_u8Iter++]) = 0;
    1496:	89 81       	ldd	r24, Y+1	; 0x01
    1498:	28 2f       	mov	r18, r24
    149a:	30 e0       	ldi	r19, 0x00	; 0
    149c:	8d 81       	ldd	r24, Y+5	; 0x05
    149e:	9e 81       	ldd	r25, Y+6	; 0x06
    14a0:	fc 01       	movw	r30, r24
    14a2:	e2 0f       	add	r30, r18
    14a4:	f3 1f       	adc	r31, r19
    14a6:	10 82       	st	Z, r1
    14a8:	89 81       	ldd	r24, Y+1	; 0x01
    14aa:	8f 5f       	subi	r24, 0xFF	; 255
    14ac:	89 83       	std	Y+1, r24	; 0x01

		Local_u8Iter++;
	}

#endif
	return Local_ErorrState;
    14ae:	8c 81       	ldd	r24, Y+4	; 0x04
}
    14b0:	26 96       	adiw	r28, 0x06	; 6
    14b2:	0f b6       	in	r0, 0x3f	; 63
    14b4:	f8 94       	cli
    14b6:	de bf       	out	0x3e, r29	; 62
    14b8:	0f be       	out	0x3f, r0	; 63
    14ba:	cd bf       	out	0x3d, r28	; 61
    14bc:	cf 91       	pop	r28
    14be:	df 91       	pop	r29
    14c0:	08 95       	ret
		{
			(Copy_Au8RxString[Local_u8Iter++]) = 0;
			break;
		}

	(Copy_Au8RxString[Local_u8Iter++]) = Local_u8TempChar;
    14c2:	89 81       	ldd	r24, Y+1	; 0x01
    14c4:	28 2f       	mov	r18, r24
    14c6:	30 e0       	ldi	r19, 0x00	; 0
    14c8:	8d 81       	ldd	r24, Y+5	; 0x05
    14ca:	9e 81       	ldd	r25, Y+6	; 0x06
    14cc:	fc 01       	movw	r30, r24
    14ce:	e2 0f       	add	r30, r18
    14d0:	f3 1f       	adc	r31, r19
    14d2:	8a 81       	ldd	r24, Y+2	; 0x02
    14d4:	80 83       	st	Z, r24
    14d6:	89 81       	ldd	r24, Y+1	; 0x01
    14d8:	8f 5f       	subi	r24, 0xFF	; 255
    14da:	89 83       	std	Y+1, r24	; 0x01
    14dc:	bf cf       	rjmp	.-130    	; 0x145c <UART_enuRecieveString+0x48>

000014de <UART_enuEnable_UART_RXEN>:
#endif
	return Local_ErorrState;
}

ES_t  UART_enuEnable_UART_RXEN(bool Copy_enuIsEnabled)
{
    14de:	df 93       	push	r29
    14e0:	cf 93       	push	r28
    14e2:	00 d0       	rcall	.+0      	; 0x14e4 <UART_enuEnable_UART_RXEN+0x6>
    14e4:	cd b7       	in	r28, 0x3d	; 61
    14e6:	de b7       	in	r29, 0x3e	; 62
    14e8:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    14ea:	19 82       	std	Y+1, r1	; 0x01

	if(true == Copy_enuIsEnabled){
    14ec:	8a 81       	ldd	r24, Y+2	; 0x02
    14ee:	81 30       	cpi	r24, 0x01	; 1
    14f0:	41 f4       	brne	.+16     	; 0x1502 <UART_enuEnable_UART_RXEN+0x24>
		UCSRB |= (MASK_BIT << RXEN);
    14f2:	aa e2       	ldi	r26, 0x2A	; 42
    14f4:	b0 e0       	ldi	r27, 0x00	; 0
    14f6:	ea e2       	ldi	r30, 0x2A	; 42
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
    14fc:	80 61       	ori	r24, 0x10	; 16
    14fe:	8c 93       	st	X, r24
    1500:	07 c0       	rjmp	.+14     	; 0x1510 <UART_enuEnable_UART_RXEN+0x32>
	}
	else{
		UCSRB &= ~(MASK_BIT << RXEN);
    1502:	aa e2       	ldi	r26, 0x2A	; 42
    1504:	b0 e0       	ldi	r27, 0x00	; 0
    1506:	ea e2       	ldi	r30, 0x2A	; 42
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	80 81       	ld	r24, Z
    150c:	8f 7e       	andi	r24, 0xEF	; 239
    150e:	8c 93       	st	X, r24
	}

	Local_enuErrorState = ES_OK;
    1510:	81 e0       	ldi	r24, 0x01	; 1
    1512:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorState;
    1514:	89 81       	ldd	r24, Y+1	; 0x01
}
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	cf 91       	pop	r28
    151c:	df 91       	pop	r29
    151e:	08 95       	ret

00001520 <UART_enuEnable_UART_TXEN>:

ES_t  UART_enuEnable_UART_TXEN(bool Copy_enuIsEnabled)
{
    1520:	df 93       	push	r29
    1522:	cf 93       	push	r28
    1524:	00 d0       	rcall	.+0      	; 0x1526 <UART_enuEnable_UART_TXEN+0x6>
    1526:	cd b7       	in	r28, 0x3d	; 61
    1528:	de b7       	in	r29, 0x3e	; 62
    152a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    152c:	19 82       	std	Y+1, r1	; 0x01
	if(true == Copy_enuIsEnabled){
    152e:	8a 81       	ldd	r24, Y+2	; 0x02
    1530:	81 30       	cpi	r24, 0x01	; 1
    1532:	41 f4       	brne	.+16     	; 0x1544 <UART_enuEnable_UART_TXEN+0x24>
		UCSRB |= (MASK_BIT << TXEN);
    1534:	aa e2       	ldi	r26, 0x2A	; 42
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	ea e2       	ldi	r30, 0x2A	; 42
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	88 60       	ori	r24, 0x08	; 8
    1540:	8c 93       	st	X, r24
    1542:	07 c0       	rjmp	.+14     	; 0x1552 <UART_enuEnable_UART_TXEN+0x32>
	}
	else{
		UCSRB &= ~(MASK_BIT << TXEN);
    1544:	aa e2       	ldi	r26, 0x2A	; 42
    1546:	b0 e0       	ldi	r27, 0x00	; 0
    1548:	ea e2       	ldi	r30, 0x2A	; 42
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	80 81       	ld	r24, Z
    154e:	87 7f       	andi	r24, 0xF7	; 247
    1550:	8c 93       	st	X, r24
	}

	Local_enuErrorState = ES_OK;
    1552:	81 e0       	ldi	r24, 0x01	; 1
    1554:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorState;
    1556:	89 81       	ldd	r24, Y+1	; 0x01
}
    1558:	0f 90       	pop	r0
    155a:	0f 90       	pop	r0
    155c:	cf 91       	pop	r28
    155e:	df 91       	pop	r29
    1560:	08 95       	ret

00001562 <UART_enuEnable_UART_RX_INT>:

ES_t  UART_enuEnable_UART_RX_INT(bool Copy_enuIsEnabled)
{
    1562:	df 93       	push	r29
    1564:	cf 93       	push	r28
    1566:	00 d0       	rcall	.+0      	; 0x1568 <UART_enuEnable_UART_RX_INT+0x6>
    1568:	cd b7       	in	r28, 0x3d	; 61
    156a:	de b7       	in	r29, 0x3e	; 62
    156c:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    156e:	19 82       	std	Y+1, r1	; 0x01

	if(true == Copy_enuIsEnabled){
    1570:	8a 81       	ldd	r24, Y+2	; 0x02
    1572:	81 30       	cpi	r24, 0x01	; 1
    1574:	41 f4       	brne	.+16     	; 0x1586 <UART_enuEnable_UART_RX_INT+0x24>
		UCSRB |= (MASK_BIT << RXCIE);
    1576:	aa e2       	ldi	r26, 0x2A	; 42
    1578:	b0 e0       	ldi	r27, 0x00	; 0
    157a:	ea e2       	ldi	r30, 0x2A	; 42
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	80 81       	ld	r24, Z
    1580:	80 68       	ori	r24, 0x80	; 128
    1582:	8c 93       	st	X, r24
    1584:	07 c0       	rjmp	.+14     	; 0x1594 <UART_enuEnable_UART_RX_INT+0x32>
	}
	else{
		UCSRB &= ~(MASK_BIT << RXCIE);
    1586:	aa e2       	ldi	r26, 0x2A	; 42
    1588:	b0 e0       	ldi	r27, 0x00	; 0
    158a:	ea e2       	ldi	r30, 0x2A	; 42
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	8f 77       	andi	r24, 0x7F	; 127
    1592:	8c 93       	st	X, r24
	}

	Local_enuErrorState = ES_OK;
    1594:	81 e0       	ldi	r24, 0x01	; 1
    1596:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    1598:	89 81       	ldd	r24, Y+1	; 0x01
}
    159a:	0f 90       	pop	r0
    159c:	0f 90       	pop	r0
    159e:	cf 91       	pop	r28
    15a0:	df 91       	pop	r29
    15a2:	08 95       	ret

000015a4 <UART_enuCheck_Connection>:

bool UART_enuCheck_Connection()
{
    15a4:	df 93       	push	r29
    15a6:	cf 93       	push	r28
    15a8:	0f 92       	push	r0
    15aa:	cd b7       	in	r28, 0x3d	; 61
    15ac:	de b7       	in	r29, 0x3e	; 62
	if(UART_First_ConnectionFlag!=0)
    15ae:	80 91 e4 01 	lds	r24, 0x01E4
    15b2:	88 23       	and	r24, r24
    15b4:	19 f0       	breq	.+6      	; 0x15bc <UART_enuCheck_Connection+0x18>
	{
		return true;
    15b6:	81 e0       	ldi	r24, 0x01	; 1
    15b8:	89 83       	std	Y+1, r24	; 0x01
    15ba:	01 c0       	rjmp	.+2      	; 0x15be <UART_enuCheck_Connection+0x1a>
	}

	return false;
    15bc:	19 82       	std	Y+1, r1	; 0x01
    15be:	89 81       	ldd	r24, Y+1	; 0x01
}
    15c0:	0f 90       	pop	r0
    15c2:	cf 91       	pop	r28
    15c4:	df 91       	pop	r29
    15c6:	08 95       	ret

000015c8 <UART_enuCall_Back>:

ES_t  UART_enuCall_Back(volatile void (*Copy_pfun_AppFun) (void))
{
    15c8:	df 93       	push	r29
    15ca:	cf 93       	push	r28
    15cc:	00 d0       	rcall	.+0      	; 0x15ce <UART_enuCall_Back+0x6>
    15ce:	0f 92       	push	r0
    15d0:	cd b7       	in	r28, 0x3d	; 61
    15d2:	de b7       	in	r29, 0x3e	; 62
    15d4:	9b 83       	std	Y+3, r25	; 0x03
    15d6:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    15d8:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pfun_AppFun != NULL)
    15da:	8a 81       	ldd	r24, Y+2	; 0x02
    15dc:	9b 81       	ldd	r25, Y+3	; 0x03
    15de:	00 97       	sbiw	r24, 0x00	; 0
    15e0:	49 f0       	breq	.+18     	; 0x15f4 <UART_enuCall_Back+0x2c>
	{
		UART_pfunISR_Fun = Copy_pfun_AppFun;
    15e2:	8a 81       	ldd	r24, Y+2	; 0x02
    15e4:	9b 81       	ldd	r25, Y+3	; 0x03
    15e6:	90 93 e6 01 	sts	0x01E6, r25
    15ea:	80 93 e5 01 	sts	0x01E5, r24
		Local_enuErrorState = ES_OK;
    15ee:	81 e0       	ldi	r24, 0x01	; 1
    15f0:	89 83       	std	Y+1, r24	; 0x01
    15f2:	02 c0       	rjmp	.+4      	; 0x15f8 <UART_enuCall_Back+0x30>
	}
	else
	Local_enuErrorState = ES_POINTER_TO_VOID;
    15f4:	83 e0       	ldi	r24, 0x03	; 3
    15f6:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    15f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    15fa:	0f 90       	pop	r0
    15fc:	0f 90       	pop	r0
    15fe:	0f 90       	pop	r0
    1600:	cf 91       	pop	r28
    1602:	df 91       	pop	r29
    1604:	08 95       	ret

00001606 <__vector_13>:

ISR(VECT_UART_RECIEVE)
{
    1606:	1f 92       	push	r1
    1608:	0f 92       	push	r0
    160a:	0f b6       	in	r0, 0x3f	; 63
    160c:	0f 92       	push	r0
    160e:	11 24       	eor	r1, r1
    1610:	2f 93       	push	r18
    1612:	3f 93       	push	r19
    1614:	4f 93       	push	r20
    1616:	5f 93       	push	r21
    1618:	6f 93       	push	r22
    161a:	7f 93       	push	r23
    161c:	8f 93       	push	r24
    161e:	9f 93       	push	r25
    1620:	af 93       	push	r26
    1622:	bf 93       	push	r27
    1624:	ef 93       	push	r30
    1626:	ff 93       	push	r31
    1628:	df 93       	push	r29
    162a:	cf 93       	push	r28
    162c:	cd b7       	in	r28, 0x3d	; 61
    162e:	de b7       	in	r29, 0x3e	; 62

	if(UART_pfunISR_Fun != NULL)
    1630:	80 91 e5 01 	lds	r24, 0x01E5
    1634:	90 91 e6 01 	lds	r25, 0x01E6
    1638:	00 97       	sbiw	r24, 0x00	; 0
    163a:	29 f0       	breq	.+10     	; 0x1646 <__vector_13+0x40>
	{
		UART_pfunISR_Fun();
    163c:	e0 91 e5 01 	lds	r30, 0x01E5
    1640:	f0 91 e6 01 	lds	r31, 0x01E6
    1644:	09 95       	icall
	}

}
    1646:	cf 91       	pop	r28
    1648:	df 91       	pop	r29
    164a:	ff 91       	pop	r31
    164c:	ef 91       	pop	r30
    164e:	bf 91       	pop	r27
    1650:	af 91       	pop	r26
    1652:	9f 91       	pop	r25
    1654:	8f 91       	pop	r24
    1656:	7f 91       	pop	r23
    1658:	6f 91       	pop	r22
    165a:	5f 91       	pop	r21
    165c:	4f 91       	pop	r20
    165e:	3f 91       	pop	r19
    1660:	2f 91       	pop	r18
    1662:	0f 90       	pop	r0
    1664:	0f be       	out	0x3f, r0	; 63
    1666:	0f 90       	pop	r0
    1668:	1f 90       	pop	r1
    166a:	18 95       	reti

0000166c <TIMER0_enuInit>:
/***************** TCCR0 Watch window ************************
 * FOC0	WGM00 COM01	COM00 WGM01	CS02 CS01 CS00				 *
 *   0	  0	    0 	  0	   0	 1	  0	   0	TCCR0 = 0x13 *
 *************************************************************/

ES_t TIMER0_enuInit(Timer0_Configs_t Copy_strTimer0Configs){
    166c:	df 93       	push	r29
    166e:	cf 93       	push	r28
    1670:	00 d0       	rcall	.+0      	; 0x1672 <TIMER0_enuInit+0x6>
    1672:	00 d0       	rcall	.+0      	; 0x1674 <TIMER0_enuInit+0x8>
    1674:	cd b7       	in	r28, 0x3d	; 61
    1676:	de b7       	in	r29, 0x3e	; 62
    1678:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    167a:	19 82       	std	Y+1, r1	; 0x01

	TCNT0 = 0;	//Empty
    167c:	e2 e5       	ldi	r30, 0x52	; 82
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	10 82       	st	Z, r1
	TCCR0 &= ~(MASK_BIT<<FOC0); //Force output compare match: 0
    1682:	a3 e5       	ldi	r26, 0x53	; 83
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e3 e5       	ldi	r30, 0x53	; 83
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	8f 77       	andi	r24, 0x7F	; 127
    168e:	8c 93       	st	X, r24

	/*******************************************/
	/*********** Wave Generation Mode **********/
	/*******************************************/
	switch(Copy_strTimer0Configs.WaveGenerationMode){
    1690:	8a 81       	ldd	r24, Y+2	; 0x02
    1692:	86 95       	lsr	r24
    1694:	86 95       	lsr	r24
    1696:	86 95       	lsr	r24
    1698:	83 70       	andi	r24, 0x03	; 3
    169a:	28 2f       	mov	r18, r24
    169c:	30 e0       	ldi	r19, 0x00	; 0
    169e:	3c 83       	std	Y+4, r19	; 0x04
    16a0:	2b 83       	std	Y+3, r18	; 0x03
    16a2:	8b 81       	ldd	r24, Y+3	; 0x03
    16a4:	9c 81       	ldd	r25, Y+4	; 0x04
    16a6:	81 30       	cpi	r24, 0x01	; 1
    16a8:	91 05       	cpc	r25, r1
    16aa:	09 f4       	brne	.+2      	; 0x16ae <TIMER0_enuInit+0x42>
    16ac:	5e c0       	rjmp	.+188    	; 0x176a <TIMER0_enuInit+0xfe>
    16ae:	2b 81       	ldd	r18, Y+3	; 0x03
    16b0:	3c 81       	ldd	r19, Y+4	; 0x04
    16b2:	22 30       	cpi	r18, 0x02	; 2
    16b4:	31 05       	cpc	r19, r1
    16b6:	2c f4       	brge	.+10     	; 0x16c2 <TIMER0_enuInit+0x56>
    16b8:	8b 81       	ldd	r24, Y+3	; 0x03
    16ba:	9c 81       	ldd	r25, Y+4	; 0x04
    16bc:	00 97       	sbiw	r24, 0x00	; 0
    16be:	61 f0       	breq	.+24     	; 0x16d8 <TIMER0_enuInit+0x6c>
    16c0:	63 c0       	rjmp	.+198    	; 0x1788 <TIMER0_enuInit+0x11c>
    16c2:	2b 81       	ldd	r18, Y+3	; 0x03
    16c4:	3c 81       	ldd	r19, Y+4	; 0x04
    16c6:	22 30       	cpi	r18, 0x02	; 2
    16c8:	31 05       	cpc	r19, r1
    16ca:	19 f1       	breq	.+70     	; 0x1712 <TIMER0_enuInit+0xa6>
    16cc:	8b 81       	ldd	r24, Y+3	; 0x03
    16ce:	9c 81       	ldd	r25, Y+4	; 0x04
    16d0:	83 30       	cpi	r24, 0x03	; 3
    16d2:	91 05       	cpc	r25, r1
    16d4:	d9 f1       	breq	.+118    	; 0x174c <TIMER0_enuInit+0xe0>
    16d6:	58 c0       	rjmp	.+176    	; 0x1788 <TIMER0_enuInit+0x11c>
	case Timer0_OVF_Mode:
		TCCR0 &= ~(MASK_BIT<<WGM00);
    16d8:	a3 e5       	ldi	r26, 0x53	; 83
    16da:	b0 e0       	ldi	r27, 0x00	; 0
    16dc:	e3 e5       	ldi	r30, 0x53	; 83
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	8f 7b       	andi	r24, 0xBF	; 191
    16e4:	8c 93       	st	X, r24
		TCCR0 &= ~(MASK_BIT<<WGM01);
    16e6:	a3 e5       	ldi	r26, 0x53	; 83
    16e8:	b0 e0       	ldi	r27, 0x00	; 0
    16ea:	e3 e5       	ldi	r30, 0x53	; 83
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	87 7f       	andi	r24, 0xF7	; 247
    16f2:	8c 93       	st	X, r24
		 //Overflow INT Enabled
		TIMSK |=  (MASK_BIT<<TOIE0);
    16f4:	a9 e5       	ldi	r26, 0x59	; 89
    16f6:	b0 e0       	ldi	r27, 0x00	; 0
    16f8:	e9 e5       	ldi	r30, 0x59	; 89
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
    16fe:	81 60       	ori	r24, 0x01	; 1
    1700:	8c 93       	st	X, r24
		TIMSK &= ~(MASK_BIT<<OCIE0);
    1702:	a9 e5       	ldi	r26, 0x59	; 89
    1704:	b0 e0       	ldi	r27, 0x00	; 0
    1706:	e9 e5       	ldi	r30, 0x59	; 89
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	80 81       	ld	r24, Z
    170c:	8d 7f       	andi	r24, 0xFD	; 253
    170e:	8c 93       	st	X, r24
    1710:	3d c0       	rjmp	.+122    	; 0x178c <TIMER0_enuInit+0x120>
		break;
	case Timer0_CTC_Mode:
		TCCR0 &= ~(MASK_BIT<<WGM00);
    1712:	a3 e5       	ldi	r26, 0x53	; 83
    1714:	b0 e0       	ldi	r27, 0x00	; 0
    1716:	e3 e5       	ldi	r30, 0x53	; 83
    1718:	f0 e0       	ldi	r31, 0x00	; 0
    171a:	80 81       	ld	r24, Z
    171c:	8f 7b       	andi	r24, 0xBF	; 191
    171e:	8c 93       	st	X, r24
		TCCR0 |=  (MASK_BIT<<WGM01);
    1720:	a3 e5       	ldi	r26, 0x53	; 83
    1722:	b0 e0       	ldi	r27, 0x00	; 0
    1724:	e3 e5       	ldi	r30, 0x53	; 83
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	80 81       	ld	r24, Z
    172a:	88 60       	ori	r24, 0x08	; 8
    172c:	8c 93       	st	X, r24
		//Output Compare Match INT Enabled
		TIMSK &= ~(MASK_BIT<<TOIE0);
    172e:	a9 e5       	ldi	r26, 0x59	; 89
    1730:	b0 e0       	ldi	r27, 0x00	; 0
    1732:	e9 e5       	ldi	r30, 0x59	; 89
    1734:	f0 e0       	ldi	r31, 0x00	; 0
    1736:	80 81       	ld	r24, Z
    1738:	8e 7f       	andi	r24, 0xFE	; 254
    173a:	8c 93       	st	X, r24
		TIMSK |=  (MASK_BIT<<OCIE0);
    173c:	a9 e5       	ldi	r26, 0x59	; 89
    173e:	b0 e0       	ldi	r27, 0x00	; 0
    1740:	e9 e5       	ldi	r30, 0x59	; 89
    1742:	f0 e0       	ldi	r31, 0x00	; 0
    1744:	80 81       	ld	r24, Z
    1746:	82 60       	ori	r24, 0x02	; 2
    1748:	8c 93       	st	X, r24
    174a:	20 c0       	rjmp	.+64     	; 0x178c <TIMER0_enuInit+0x120>
		break;
	case Timer0_PWM_Fast:
		TCCR0 |=  (MASK_BIT<<WGM00);
    174c:	a3 e5       	ldi	r26, 0x53	; 83
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	e3 e5       	ldi	r30, 0x53	; 83
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	80 64       	ori	r24, 0x40	; 64
    1758:	8c 93       	st	X, r24
		TCCR0 |=  (MASK_BIT<<WGM01);
    175a:	a3 e5       	ldi	r26, 0x53	; 83
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	e3 e5       	ldi	r30, 0x53	; 83
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	80 81       	ld	r24, Z
    1764:	88 60       	ori	r24, 0x08	; 8
    1766:	8c 93       	st	X, r24
    1768:	11 c0       	rjmp	.+34     	; 0x178c <TIMER0_enuInit+0x120>
		break;
	case Timer0_PWM_Phase:
		TCCR0 |=  (MASK_BIT<<WGM00);
    176a:	a3 e5       	ldi	r26, 0x53	; 83
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	e3 e5       	ldi	r30, 0x53	; 83
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	80 64       	ori	r24, 0x40	; 64
    1776:	8c 93       	st	X, r24
		TCCR0 &= ~(MASK_BIT<<WGM01);
    1778:	a3 e5       	ldi	r26, 0x53	; 83
    177a:	b0 e0       	ldi	r27, 0x00	; 0
    177c:	e3 e5       	ldi	r30, 0x53	; 83
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	87 7f       	andi	r24, 0xF7	; 247
    1784:	8c 93       	st	X, r24
    1786:	02 c0       	rjmp	.+4      	; 0x178c <TIMER0_enuInit+0x120>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    1788:	82 e0       	ldi	r24, 0x02	; 2
    178a:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    178c:	89 81       	ldd	r24, Y+1	; 0x01
    178e:	82 30       	cpi	r24, 0x02	; 2
    1790:	09 f4       	brne	.+2      	; 0x1794 <TIMER0_enuInit+0x128>
    1792:	4a c0       	rjmp	.+148    	; 0x1828 <TIMER0_enuInit+0x1bc>

		/*******************************************/
		/*********** OUTPUT COMPARE MODE ***********/
		/*******************************************/
		if(Copy_strTimer0Configs.OutputCompareMode >= Timer0_OC0_Disabled
    1794:	8a 81       	ldd	r24, Y+2	; 0x02
    1796:	82 95       	swap	r24
    1798:	86 95       	lsr	r24
    179a:	87 70       	andi	r24, 0x07	; 7
    179c:	83 70       	andi	r24, 0x03	; 3
    179e:	88 2f       	mov	r24, r24
    17a0:	90 e0       	ldi	r25, 0x00	; 0
    17a2:	99 23       	and	r25, r25
    17a4:	0c f4       	brge	.+2      	; 0x17a8 <TIMER0_enuInit+0x13c>
    17a6:	3e c0       	rjmp	.+124    	; 0x1824 <TIMER0_enuInit+0x1b8>
    17a8:	8a 81       	ldd	r24, Y+2	; 0x02
    17aa:	82 95       	swap	r24
    17ac:	86 95       	lsr	r24
    17ae:	87 70       	andi	r24, 0x07	; 7
    17b0:	83 70       	andi	r24, 0x03	; 3
    17b2:	88 2f       	mov	r24, r24
    17b4:	90 e0       	ldi	r25, 0x00	; 0
    17b6:	84 30       	cpi	r24, 0x04	; 4
    17b8:	91 05       	cpc	r25, r1
    17ba:	a4 f5       	brge	.+104    	; 0x1824 <TIMER0_enuInit+0x1b8>
				&& Copy_strTimer0Configs.OutputCompareMode <= Timer0_OC0_Set){

			TCCR0 |= (Copy_strTimer0Configs.OutputCompareMode<<COM00);
    17bc:	a3 e5       	ldi	r26, 0x53	; 83
    17be:	b0 e0       	ldi	r27, 0x00	; 0
    17c0:	e3 e5       	ldi	r30, 0x53	; 83
    17c2:	f0 e0       	ldi	r31, 0x00	; 0
    17c4:	80 81       	ld	r24, Z
    17c6:	28 2f       	mov	r18, r24
    17c8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ca:	82 95       	swap	r24
    17cc:	86 95       	lsr	r24
    17ce:	87 70       	andi	r24, 0x07	; 7
    17d0:	83 70       	andi	r24, 0x03	; 3
    17d2:	88 2f       	mov	r24, r24
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	82 95       	swap	r24
    17d8:	92 95       	swap	r25
    17da:	90 7f       	andi	r25, 0xF0	; 240
    17dc:	98 27       	eor	r25, r24
    17de:	80 7f       	andi	r24, 0xF0	; 240
    17e0:	98 27       	eor	r25, r24
    17e2:	82 2b       	or	r24, r18
    17e4:	8c 93       	st	X, r24

			/*******************************************/
			/********** Clock Mode Selection ***********/
			/*******************************************/
			if(Copy_strTimer0Configs.ClockSourceSelect >= Timer0_PRES_Disabled
    17e6:	8a 81       	ldd	r24, Y+2	; 0x02
    17e8:	87 70       	andi	r24, 0x07	; 7
    17ea:	88 2f       	mov	r24, r24
    17ec:	90 e0       	ldi	r25, 0x00	; 0
    17ee:	99 23       	and	r25, r25
    17f0:	b4 f0       	brlt	.+44     	; 0x181e <TIMER0_enuInit+0x1b2>
    17f2:	8a 81       	ldd	r24, Y+2	; 0x02
    17f4:	87 70       	andi	r24, 0x07	; 7
    17f6:	88 2f       	mov	r24, r24
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	88 30       	cpi	r24, 0x08	; 8
    17fc:	91 05       	cpc	r25, r1
    17fe:	7c f4       	brge	.+30     	; 0x181e <TIMER0_enuInit+0x1b2>
					&& Copy_strTimer0Configs.ClockSourceSelect <= Timer0_T0_Rising){

				TCCR0 |= (Copy_strTimer0Configs.ClockSourceSelect<<CS00);
    1800:	a3 e5       	ldi	r26, 0x53	; 83
    1802:	b0 e0       	ldi	r27, 0x00	; 0
    1804:	e3 e5       	ldi	r30, 0x53	; 83
    1806:	f0 e0       	ldi	r31, 0x00	; 0
    1808:	90 81       	ld	r25, Z
    180a:	8a 81       	ldd	r24, Y+2	; 0x02
    180c:	87 70       	andi	r24, 0x07	; 7
    180e:	89 2b       	or	r24, r25
    1810:	8c 93       	st	X, r24

				Local_enuErrorState = TIMER0_enuUpdatePrescaler(Copy_strTimer0Configs.ClockSourceSelect);
    1812:	8a 81       	ldd	r24, Y+2	; 0x02
    1814:	87 70       	andi	r24, 0x07	; 7
    1816:	0e 94 b5 0c 	call	0x196a	; 0x196a <TIMER0_enuUpdatePrescaler>
    181a:	89 83       	std	Y+1, r24	; 0x01
    181c:	05 c0       	rjmp	.+10     	; 0x1828 <TIMER0_enuInit+0x1bc>
			}
			else{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    181e:	82 e0       	ldi	r24, 0x02	; 2
    1820:	89 83       	std	Y+1, r24	; 0x01
    1822:	02 c0       	rjmp	.+4      	; 0x1828 <TIMER0_enuInit+0x1bc>
			}
		}
		else{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    1824:	82 e0       	ldi	r24, 0x02	; 2
    1826:	89 83       	std	Y+1, r24	; 0x01
		}
	}

	return Local_enuErrorState;
    1828:	89 81       	ldd	r24, Y+1	; 0x01
}
    182a:	0f 90       	pop	r0
    182c:	0f 90       	pop	r0
    182e:	0f 90       	pop	r0
    1830:	0f 90       	pop	r0
    1832:	cf 91       	pop	r28
    1834:	df 91       	pop	r29
    1836:	08 95       	ret

00001838 <TIMER0_enuSetOutputCompareMode>:
ES_t TIMER0_enuSetOutputCompareMode(Timer0_OCM_t Copy_enuTimer0_OCM){
    1838:	df 93       	push	r29
    183a:	cf 93       	push	r28
    183c:	00 d0       	rcall	.+0      	; 0x183e <TIMER0_enuSetOutputCompareMode+0x6>
    183e:	cd b7       	in	r28, 0x3d	; 61
    1840:	de b7       	in	r29, 0x3e	; 62
    1842:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    1844:	19 82       	std	Y+1, r1	; 0x01
	/****** OUTPUT COMPARE MODE ******/
	if(Copy_enuTimer0_OCM >= Timer0_OC0_Disabled
    1846:	8a 81       	ldd	r24, Y+2	; 0x02
    1848:	84 30       	cpi	r24, 0x04	; 4
    184a:	88 f4       	brcc	.+34     	; 0x186e <TIMER0_enuSetOutputCompareMode+0x36>
			&& Copy_enuTimer0_OCM <= Timer0_OC0_Set){

		TCCR0 |= (Copy_enuTimer0_OCM<<COM00);
    184c:	a3 e5       	ldi	r26, 0x53	; 83
    184e:	b0 e0       	ldi	r27, 0x00	; 0
    1850:	e3 e5       	ldi	r30, 0x53	; 83
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	80 81       	ld	r24, Z
    1856:	28 2f       	mov	r18, r24
    1858:	8a 81       	ldd	r24, Y+2	; 0x02
    185a:	88 2f       	mov	r24, r24
    185c:	90 e0       	ldi	r25, 0x00	; 0
    185e:	82 95       	swap	r24
    1860:	92 95       	swap	r25
    1862:	90 7f       	andi	r25, 0xF0	; 240
    1864:	98 27       	eor	r25, r24
    1866:	80 7f       	andi	r24, 0xF0	; 240
    1868:	98 27       	eor	r25, r24
    186a:	82 2b       	or	r24, r18
    186c:	8c 93       	st	X, r24
	}
	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    186e:	89 81       	ldd	r24, Y+1	; 0x01
    1870:	82 30       	cpi	r24, 0x02	; 2
    1872:	11 f0       	breq	.+4      	; 0x1878 <TIMER0_enuSetOutputCompareMode+0x40>
		Local_enuErrorState = ES_OK;
    1874:	81 e0       	ldi	r24, 0x01	; 1
    1876:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1878:	89 81       	ldd	r24, Y+1	; 0x01
}
    187a:	0f 90       	pop	r0
    187c:	0f 90       	pop	r0
    187e:	cf 91       	pop	r28
    1880:	df 91       	pop	r29
    1882:	08 95       	ret

00001884 <TIMER0_enuSetWaveGenMode>:
ES_t TIMER0_enuSetWaveGenMode(Timer0_WGM_t Copy_enuTimer0_WGM){
    1884:	df 93       	push	r29
    1886:	cf 93       	push	r28
    1888:	00 d0       	rcall	.+0      	; 0x188a <TIMER0_enuSetWaveGenMode+0x6>
    188a:	00 d0       	rcall	.+0      	; 0x188c <TIMER0_enuSetWaveGenMode+0x8>
    188c:	cd b7       	in	r28, 0x3d	; 61
    188e:	de b7       	in	r29, 0x3e	; 62
    1890:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    1892:	19 82       	std	Y+1, r1	; 0x01
	/********* Wave Generation Mode*******/
	switch(Copy_enuTimer0_WGM){
    1894:	8a 81       	ldd	r24, Y+2	; 0x02
    1896:	28 2f       	mov	r18, r24
    1898:	30 e0       	ldi	r19, 0x00	; 0
    189a:	3c 83       	std	Y+4, r19	; 0x04
    189c:	2b 83       	std	Y+3, r18	; 0x03
    189e:	8b 81       	ldd	r24, Y+3	; 0x03
    18a0:	9c 81       	ldd	r25, Y+4	; 0x04
    18a2:	81 30       	cpi	r24, 0x01	; 1
    18a4:	91 05       	cpc	r25, r1
    18a6:	09 f4       	brne	.+2      	; 0x18aa <TIMER0_enuSetWaveGenMode+0x26>
    18a8:	42 c0       	rjmp	.+132    	; 0x192e <TIMER0_enuSetWaveGenMode+0xaa>
    18aa:	2b 81       	ldd	r18, Y+3	; 0x03
    18ac:	3c 81       	ldd	r19, Y+4	; 0x04
    18ae:	22 30       	cpi	r18, 0x02	; 2
    18b0:	31 05       	cpc	r19, r1
    18b2:	2c f4       	brge	.+10     	; 0x18be <TIMER0_enuSetWaveGenMode+0x3a>
    18b4:	8b 81       	ldd	r24, Y+3	; 0x03
    18b6:	9c 81       	ldd	r25, Y+4	; 0x04
    18b8:	00 97       	sbiw	r24, 0x00	; 0
    18ba:	61 f0       	breq	.+24     	; 0x18d4 <TIMER0_enuSetWaveGenMode+0x50>
    18bc:	47 c0       	rjmp	.+142    	; 0x194c <TIMER0_enuSetWaveGenMode+0xc8>
    18be:	2b 81       	ldd	r18, Y+3	; 0x03
    18c0:	3c 81       	ldd	r19, Y+4	; 0x04
    18c2:	22 30       	cpi	r18, 0x02	; 2
    18c4:	31 05       	cpc	r19, r1
    18c6:	a9 f0       	breq	.+42     	; 0x18f2 <TIMER0_enuSetWaveGenMode+0x6e>
    18c8:	8b 81       	ldd	r24, Y+3	; 0x03
    18ca:	9c 81       	ldd	r25, Y+4	; 0x04
    18cc:	83 30       	cpi	r24, 0x03	; 3
    18ce:	91 05       	cpc	r25, r1
    18d0:	f9 f0       	breq	.+62     	; 0x1910 <TIMER0_enuSetWaveGenMode+0x8c>
    18d2:	3c c0       	rjmp	.+120    	; 0x194c <TIMER0_enuSetWaveGenMode+0xc8>
	case Timer0_OVF_Mode:
		TCCR0 &= ~(MASK_BIT<<WGM00);
    18d4:	a3 e5       	ldi	r26, 0x53	; 83
    18d6:	b0 e0       	ldi	r27, 0x00	; 0
    18d8:	e3 e5       	ldi	r30, 0x53	; 83
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	80 81       	ld	r24, Z
    18de:	8f 7b       	andi	r24, 0xBF	; 191
    18e0:	8c 93       	st	X, r24
		TCCR0 &= ~(MASK_BIT<<WGM01);
    18e2:	a3 e5       	ldi	r26, 0x53	; 83
    18e4:	b0 e0       	ldi	r27, 0x00	; 0
    18e6:	e3 e5       	ldi	r30, 0x53	; 83
    18e8:	f0 e0       	ldi	r31, 0x00	; 0
    18ea:	80 81       	ld	r24, Z
    18ec:	87 7f       	andi	r24, 0xF7	; 247
    18ee:	8c 93       	st	X, r24
    18f0:	2f c0       	rjmp	.+94     	; 0x1950 <TIMER0_enuSetWaveGenMode+0xcc>
		break;
	case Timer0_CTC_Mode:
		TCCR0 &= ~(MASK_BIT<<WGM00);
    18f2:	a3 e5       	ldi	r26, 0x53	; 83
    18f4:	b0 e0       	ldi	r27, 0x00	; 0
    18f6:	e3 e5       	ldi	r30, 0x53	; 83
    18f8:	f0 e0       	ldi	r31, 0x00	; 0
    18fa:	80 81       	ld	r24, Z
    18fc:	8f 7b       	andi	r24, 0xBF	; 191
    18fe:	8c 93       	st	X, r24
		TCCR0 |=  (MASK_BIT<<WGM01);
    1900:	a3 e5       	ldi	r26, 0x53	; 83
    1902:	b0 e0       	ldi	r27, 0x00	; 0
    1904:	e3 e5       	ldi	r30, 0x53	; 83
    1906:	f0 e0       	ldi	r31, 0x00	; 0
    1908:	80 81       	ld	r24, Z
    190a:	88 60       	ori	r24, 0x08	; 8
    190c:	8c 93       	st	X, r24
    190e:	20 c0       	rjmp	.+64     	; 0x1950 <TIMER0_enuSetWaveGenMode+0xcc>
		break;
	case Timer0_PWM_Fast:
		TCCR0 |=  (MASK_BIT<<WGM00);
    1910:	a3 e5       	ldi	r26, 0x53	; 83
    1912:	b0 e0       	ldi	r27, 0x00	; 0
    1914:	e3 e5       	ldi	r30, 0x53	; 83
    1916:	f0 e0       	ldi	r31, 0x00	; 0
    1918:	80 81       	ld	r24, Z
    191a:	80 64       	ori	r24, 0x40	; 64
    191c:	8c 93       	st	X, r24
		TCCR0 |=  (MASK_BIT<<WGM01);
    191e:	a3 e5       	ldi	r26, 0x53	; 83
    1920:	b0 e0       	ldi	r27, 0x00	; 0
    1922:	e3 e5       	ldi	r30, 0x53	; 83
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	88 60       	ori	r24, 0x08	; 8
    192a:	8c 93       	st	X, r24
    192c:	11 c0       	rjmp	.+34     	; 0x1950 <TIMER0_enuSetWaveGenMode+0xcc>
		break;
	case Timer0_PWM_Phase:
		TCCR0 |=  (MASK_BIT<<WGM00);
    192e:	a3 e5       	ldi	r26, 0x53	; 83
    1930:	b0 e0       	ldi	r27, 0x00	; 0
    1932:	e3 e5       	ldi	r30, 0x53	; 83
    1934:	f0 e0       	ldi	r31, 0x00	; 0
    1936:	80 81       	ld	r24, Z
    1938:	80 64       	ori	r24, 0x40	; 64
    193a:	8c 93       	st	X, r24
		TCCR0 &= ~(MASK_BIT<<WGM01);
    193c:	a3 e5       	ldi	r26, 0x53	; 83
    193e:	b0 e0       	ldi	r27, 0x00	; 0
    1940:	e3 e5       	ldi	r30, 0x53	; 83
    1942:	f0 e0       	ldi	r31, 0x00	; 0
    1944:	80 81       	ld	r24, Z
    1946:	87 7f       	andi	r24, 0xF7	; 247
    1948:	8c 93       	st	X, r24
    194a:	02 c0       	rjmp	.+4      	; 0x1950 <TIMER0_enuSetWaveGenMode+0xcc>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    194c:	82 e0       	ldi	r24, 0x02	; 2
    194e:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	82 30       	cpi	r24, 0x02	; 2
    1954:	11 f0       	breq	.+4      	; 0x195a <TIMER0_enuSetWaveGenMode+0xd6>
		Local_enuErrorState = ES_OK;
    1956:	81 e0       	ldi	r24, 0x01	; 1
    1958:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    195a:	89 81       	ldd	r24, Y+1	; 0x01
}
    195c:	0f 90       	pop	r0
    195e:	0f 90       	pop	r0
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	cf 91       	pop	r28
    1966:	df 91       	pop	r29
    1968:	08 95       	ret

0000196a <TIMER0_enuUpdatePrescaler>:
ES_t TIMER0_enuUpdatePrescaler(Timer0_Pres_t Copy_enuTimer0_Pres){
    196a:	df 93       	push	r29
    196c:	cf 93       	push	r28
    196e:	00 d0       	rcall	.+0      	; 0x1970 <TIMER0_enuUpdatePrescaler+0x6>
    1970:	00 d0       	rcall	.+0      	; 0x1972 <TIMER0_enuUpdatePrescaler+0x8>
    1972:	cd b7       	in	r28, 0x3d	; 61
    1974:	de b7       	in	r29, 0x3e	; 62
    1976:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    1978:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_enuTimer0_Pres){
    197a:	8a 81       	ldd	r24, Y+2	; 0x02
    197c:	28 2f       	mov	r18, r24
    197e:	30 e0       	ldi	r19, 0x00	; 0
    1980:	3c 83       	std	Y+4, r19	; 0x04
    1982:	2b 83       	std	Y+3, r18	; 0x03
    1984:	8b 81       	ldd	r24, Y+3	; 0x03
    1986:	9c 81       	ldd	r25, Y+4	; 0x04
    1988:	83 30       	cpi	r24, 0x03	; 3
    198a:	91 05       	cpc	r25, r1
    198c:	09 f4       	brne	.+2      	; 0x1990 <TIMER0_enuUpdatePrescaler+0x26>
    198e:	4f c0       	rjmp	.+158    	; 0x1a2e <TIMER0_enuUpdatePrescaler+0xc4>
    1990:	2b 81       	ldd	r18, Y+3	; 0x03
    1992:	3c 81       	ldd	r19, Y+4	; 0x04
    1994:	24 30       	cpi	r18, 0x04	; 4
    1996:	31 05       	cpc	r19, r1
    1998:	7c f4       	brge	.+30     	; 0x19b8 <TIMER0_enuUpdatePrescaler+0x4e>
    199a:	8b 81       	ldd	r24, Y+3	; 0x03
    199c:	9c 81       	ldd	r25, Y+4	; 0x04
    199e:	81 30       	cpi	r24, 0x01	; 1
    19a0:	91 05       	cpc	r25, r1
    19a2:	59 f1       	breq	.+86     	; 0x19fa <TIMER0_enuUpdatePrescaler+0x90>
    19a4:	2b 81       	ldd	r18, Y+3	; 0x03
    19a6:	3c 81       	ldd	r19, Y+4	; 0x04
    19a8:	22 30       	cpi	r18, 0x02	; 2
    19aa:	31 05       	cpc	r19, r1
    19ac:	9c f5       	brge	.+102    	; 0x1a14 <TIMER0_enuUpdatePrescaler+0xaa>
    19ae:	8b 81       	ldd	r24, Y+3	; 0x03
    19b0:	9c 81       	ldd	r25, Y+4	; 0x04
    19b2:	00 97       	sbiw	r24, 0x00	; 0
    19b4:	c9 f0       	breq	.+50     	; 0x19e8 <TIMER0_enuUpdatePrescaler+0x7e>
    19b6:	7c c0       	rjmp	.+248    	; 0x1ab0 <TIMER0_enuUpdatePrescaler+0x146>
    19b8:	2b 81       	ldd	r18, Y+3	; 0x03
    19ba:	3c 81       	ldd	r19, Y+4	; 0x04
    19bc:	25 30       	cpi	r18, 0x05	; 5
    19be:	31 05       	cpc	r19, r1
    19c0:	09 f4       	brne	.+2      	; 0x19c4 <TIMER0_enuUpdatePrescaler+0x5a>
    19c2:	4f c0       	rjmp	.+158    	; 0x1a62 <TIMER0_enuUpdatePrescaler+0xf8>
    19c4:	8b 81       	ldd	r24, Y+3	; 0x03
    19c6:	9c 81       	ldd	r25, Y+4	; 0x04
    19c8:	85 30       	cpi	r24, 0x05	; 5
    19ca:	91 05       	cpc	r25, r1
    19cc:	ec f1       	brlt	.+122    	; 0x1a48 <TIMER0_enuUpdatePrescaler+0xde>
    19ce:	2b 81       	ldd	r18, Y+3	; 0x03
    19d0:	3c 81       	ldd	r19, Y+4	; 0x04
    19d2:	26 30       	cpi	r18, 0x06	; 6
    19d4:	31 05       	cpc	r19, r1
    19d6:	09 f4       	brne	.+2      	; 0x19da <TIMER0_enuUpdatePrescaler+0x70>
    19d8:	51 c0       	rjmp	.+162    	; 0x1a7c <TIMER0_enuUpdatePrescaler+0x112>
    19da:	8b 81       	ldd	r24, Y+3	; 0x03
    19dc:	9c 81       	ldd	r25, Y+4	; 0x04
    19de:	87 30       	cpi	r24, 0x07	; 7
    19e0:	91 05       	cpc	r25, r1
    19e2:	09 f4       	brne	.+2      	; 0x19e6 <TIMER0_enuUpdatePrescaler+0x7c>
    19e4:	58 c0       	rjmp	.+176    	; 0x1a96 <TIMER0_enuUpdatePrescaler+0x12c>
    19e6:	64 c0       	rjmp	.+200    	; 0x1ab0 <TIMER0_enuUpdatePrescaler+0x146>
	case Timer0_PRES_Disabled:
		Timer0_u32PrescalerVal = 0;
    19e8:	10 92 78 01 	sts	0x0178, r1
    19ec:	10 92 79 01 	sts	0x0179, r1
    19f0:	10 92 7a 01 	sts	0x017A, r1
    19f4:	10 92 7b 01 	sts	0x017B, r1
    19f8:	5d c0       	rjmp	.+186    	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	case Timer0_PRES_1:
		Timer0_u32PrescalerVal = 1;
    19fa:	81 e0       	ldi	r24, 0x01	; 1
    19fc:	90 e0       	ldi	r25, 0x00	; 0
    19fe:	a0 e0       	ldi	r26, 0x00	; 0
    1a00:	b0 e0       	ldi	r27, 0x00	; 0
    1a02:	80 93 78 01 	sts	0x0178, r24
    1a06:	90 93 79 01 	sts	0x0179, r25
    1a0a:	a0 93 7a 01 	sts	0x017A, r26
    1a0e:	b0 93 7b 01 	sts	0x017B, r27
    1a12:	50 c0       	rjmp	.+160    	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	case Timer0_PRES_8:
		Timer0_u32PrescalerVal = 8;
    1a14:	88 e0       	ldi	r24, 0x08	; 8
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	a0 e0       	ldi	r26, 0x00	; 0
    1a1a:	b0 e0       	ldi	r27, 0x00	; 0
    1a1c:	80 93 78 01 	sts	0x0178, r24
    1a20:	90 93 79 01 	sts	0x0179, r25
    1a24:	a0 93 7a 01 	sts	0x017A, r26
    1a28:	b0 93 7b 01 	sts	0x017B, r27
    1a2c:	43 c0       	rjmp	.+134    	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	case Timer0_PRES_64:
		Timer0_u32PrescalerVal = 64;
    1a2e:	80 e4       	ldi	r24, 0x40	; 64
    1a30:	90 e0       	ldi	r25, 0x00	; 0
    1a32:	a0 e0       	ldi	r26, 0x00	; 0
    1a34:	b0 e0       	ldi	r27, 0x00	; 0
    1a36:	80 93 78 01 	sts	0x0178, r24
    1a3a:	90 93 79 01 	sts	0x0179, r25
    1a3e:	a0 93 7a 01 	sts	0x017A, r26
    1a42:	b0 93 7b 01 	sts	0x017B, r27
    1a46:	36 c0       	rjmp	.+108    	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	case Timer0_PRES_256:
		Timer0_u32PrescalerVal = 256;
    1a48:	80 e0       	ldi	r24, 0x00	; 0
    1a4a:	91 e0       	ldi	r25, 0x01	; 1
    1a4c:	a0 e0       	ldi	r26, 0x00	; 0
    1a4e:	b0 e0       	ldi	r27, 0x00	; 0
    1a50:	80 93 78 01 	sts	0x0178, r24
    1a54:	90 93 79 01 	sts	0x0179, r25
    1a58:	a0 93 7a 01 	sts	0x017A, r26
    1a5c:	b0 93 7b 01 	sts	0x017B, r27
    1a60:	29 c0       	rjmp	.+82     	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	case Timer0_PRES_1024:
		Timer0_u32PrescalerVal = 1024;
    1a62:	80 e0       	ldi	r24, 0x00	; 0
    1a64:	94 e0       	ldi	r25, 0x04	; 4
    1a66:	a0 e0       	ldi	r26, 0x00	; 0
    1a68:	b0 e0       	ldi	r27, 0x00	; 0
    1a6a:	80 93 78 01 	sts	0x0178, r24
    1a6e:	90 93 79 01 	sts	0x0179, r25
    1a72:	a0 93 7a 01 	sts	0x017A, r26
    1a76:	b0 93 7b 01 	sts	0x017B, r27
    1a7a:	1c c0       	rjmp	.+56     	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	case Timer0_T0_Falling:
		Timer0_u32PrescalerVal = 0xff;
    1a7c:	8f ef       	ldi	r24, 0xFF	; 255
    1a7e:	90 e0       	ldi	r25, 0x00	; 0
    1a80:	a0 e0       	ldi	r26, 0x00	; 0
    1a82:	b0 e0       	ldi	r27, 0x00	; 0
    1a84:	80 93 78 01 	sts	0x0178, r24
    1a88:	90 93 79 01 	sts	0x0179, r25
    1a8c:	a0 93 7a 01 	sts	0x017A, r26
    1a90:	b0 93 7b 01 	sts	0x017B, r27
    1a94:	0f c0       	rjmp	.+30     	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	case Timer0_T0_Rising:
		Timer0_u32PrescalerVal = 0xff;
    1a96:	8f ef       	ldi	r24, 0xFF	; 255
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	a0 e0       	ldi	r26, 0x00	; 0
    1a9c:	b0 e0       	ldi	r27, 0x00	; 0
    1a9e:	80 93 78 01 	sts	0x0178, r24
    1aa2:	90 93 79 01 	sts	0x0179, r25
    1aa6:	a0 93 7a 01 	sts	0x017A, r26
    1aaa:	b0 93 7b 01 	sts	0x017B, r27
    1aae:	02 c0       	rjmp	.+4      	; 0x1ab4 <TIMER0_enuUpdatePrescaler+0x14a>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    1ab0:	82 e0       	ldi	r24, 0x02	; 2
    1ab2:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    1ab4:	89 81       	ldd	r24, Y+1	; 0x01
    1ab6:	82 30       	cpi	r24, 0x02	; 2
    1ab8:	11 f0       	breq	.+4      	; 0x1abe <TIMER0_enuUpdatePrescaler+0x154>
		Local_enuErrorState = ES_OK;
    1aba:	81 e0       	ldi	r24, 0x01	; 1
    1abc:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1abe:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ac0:	0f 90       	pop	r0
    1ac2:	0f 90       	pop	r0
    1ac4:	0f 90       	pop	r0
    1ac6:	0f 90       	pop	r0
    1ac8:	cf 91       	pop	r28
    1aca:	df 91       	pop	r29
    1acc:	08 95       	ret

00001ace <TIMER0_enuSelect_Clock>:
ES_t TIMER0_enuSelect_Clock(Timer0_Pres_t Copy_enuTimer0_Pres){
    1ace:	df 93       	push	r29
    1ad0:	cf 93       	push	r28
    1ad2:	00 d0       	rcall	.+0      	; 0x1ad4 <TIMER0_enuSelect_Clock+0x6>
    1ad4:	cd b7       	in	r28, 0x3d	; 61
    1ad6:	de b7       	in	r29, 0x3e	; 62
    1ad8:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    1ada:	19 82       	std	Y+1, r1	; 0x01
	/****** Clock Mode Selection ********/
	if(Copy_enuTimer0_Pres >= Timer0_PRES_Disabled
    1adc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ade:	88 30       	cpi	r24, 0x08	; 8
    1ae0:	68 f4       	brcc	.+26     	; 0x1afc <TIMER0_enuSelect_Clock+0x2e>
			&& Copy_enuTimer0_Pres <= Timer0_T0_Rising){

		TCCR0 |= (Copy_enuTimer0_Pres<<CS00);
    1ae2:	a3 e5       	ldi	r26, 0x53	; 83
    1ae4:	b0 e0       	ldi	r27, 0x00	; 0
    1ae6:	e3 e5       	ldi	r30, 0x53	; 83
    1ae8:	f0 e0       	ldi	r31, 0x00	; 0
    1aea:	90 81       	ld	r25, Z
    1aec:	8a 81       	ldd	r24, Y+2	; 0x02
    1aee:	89 2b       	or	r24, r25
    1af0:	8c 93       	st	X, r24

		Local_enuErrorState = TIMER0_enuUpdatePrescaler(Copy_enuTimer0_Pres);
    1af2:	8a 81       	ldd	r24, Y+2	; 0x02
    1af4:	0e 94 b5 0c 	call	0x196a	; 0x196a <TIMER0_enuUpdatePrescaler>
    1af8:	89 83       	std	Y+1, r24	; 0x01
    1afa:	02 c0       	rjmp	.+4      	; 0x1b00 <TIMER0_enuSelect_Clock+0x32>
	}
	else{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    1afc:	82 e0       	ldi	r24, 0x02	; 2
    1afe:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1b00:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b02:	0f 90       	pop	r0
    1b04:	0f 90       	pop	r0
    1b06:	cf 91       	pop	r28
    1b08:	df 91       	pop	r29
    1b0a:	08 95       	ret

00001b0c <TIMER0_enuDelay_ms_OVF>:
ES_t TIMER0_enuDelay_ms_OVF(u32 Copy_u32DesiredTime_ms){
    1b0c:	df 93       	push	r29
    1b0e:	cf 93       	push	r28
    1b10:	cd b7       	in	r28, 0x3d	; 61
    1b12:	de b7       	in	r29, 0x3e	; 62
    1b14:	2a 97       	sbiw	r28, 0x0a	; 10
    1b16:	0f b6       	in	r0, 0x3f	; 63
    1b18:	f8 94       	cli
    1b1a:	de bf       	out	0x3e, r29	; 62
    1b1c:	0f be       	out	0x3f, r0	; 63
    1b1e:	cd bf       	out	0x3d, r28	; 61
    1b20:	6f 83       	std	Y+7, r22	; 0x07
    1b22:	78 87       	std	Y+8, r23	; 0x08
    1b24:	89 87       	std	Y+9, r24	; 0x09
    1b26:	9a 87       	std	Y+10, r25	; 0x0a
	u8 Local_enuErrorState = ES_NOK;
    1b28:	1e 82       	std	Y+6, r1	; 0x06

	u32 Local_u32TotalCounts = (u32)(Copy_u32DesiredTime_ms * (F_CPU /(Timer0_u32PrescalerVal * CALC_LIMIT_TO_MS)) );
    1b2a:	80 91 78 01 	lds	r24, 0x0178
    1b2e:	90 91 79 01 	lds	r25, 0x0179
    1b32:	a0 91 7a 01 	lds	r26, 0x017A
    1b36:	b0 91 7b 01 	lds	r27, 0x017B
    1b3a:	28 ee       	ldi	r18, 0xE8	; 232
    1b3c:	33 e0       	ldi	r19, 0x03	; 3
    1b3e:	40 e0       	ldi	r20, 0x00	; 0
    1b40:	50 e0       	ldi	r21, 0x00	; 0
    1b42:	bc 01       	movw	r22, r24
    1b44:	cd 01       	movw	r24, r26
    1b46:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    1b4a:	9b 01       	movw	r18, r22
    1b4c:	ac 01       	movw	r20, r24
    1b4e:	80 e4       	ldi	r24, 0x40	; 64
    1b50:	92 e4       	ldi	r25, 0x42	; 66
    1b52:	af e0       	ldi	r26, 0x0F	; 15
    1b54:	b0 e0       	ldi	r27, 0x00	; 0
    1b56:	bc 01       	movw	r22, r24
    1b58:	cd 01       	movw	r24, r26
    1b5a:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    1b5e:	da 01       	movw	r26, r20
    1b60:	c9 01       	movw	r24, r18
    1b62:	2f 81       	ldd	r18, Y+7	; 0x07
    1b64:	38 85       	ldd	r19, Y+8	; 0x08
    1b66:	49 85       	ldd	r20, Y+9	; 0x09
    1b68:	5a 85       	ldd	r21, Y+10	; 0x0a
    1b6a:	bc 01       	movw	r22, r24
    1b6c:	cd 01       	movw	r24, r26
    1b6e:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    1b72:	dc 01       	movw	r26, r24
    1b74:	cb 01       	movw	r24, r22
    1b76:	8a 83       	std	Y+2, r24	; 0x02
    1b78:	9b 83       	std	Y+3, r25	; 0x03
    1b7a:	ac 83       	std	Y+4, r26	; 0x04
    1b7c:	bd 83       	std	Y+5, r27	; 0x05

	Timer0_u32OVFs_Number = (u32)(Local_u32TotalCounts / FULL_OVF_COUNTS);
    1b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b80:	9b 81       	ldd	r25, Y+3	; 0x03
    1b82:	ac 81       	ldd	r26, Y+4	; 0x04
    1b84:	bd 81       	ldd	r27, Y+5	; 0x05
    1b86:	89 2f       	mov	r24, r25
    1b88:	9a 2f       	mov	r25, r26
    1b8a:	ab 2f       	mov	r26, r27
    1b8c:	bb 27       	eor	r27, r27
    1b8e:	80 93 e7 01 	sts	0x01E7, r24
    1b92:	90 93 e8 01 	sts	0x01E8, r25
    1b96:	a0 93 e9 01 	sts	0x01E9, r26
    1b9a:	b0 93 ea 01 	sts	0x01EA, r27
	u8 Local_u8FractionCounts = Local_u32TotalCounts % FULL_OVF_COUNTS;
    1b9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba0:	89 83       	std	Y+1, r24	; 0x01

	// this is a polling on the counter that is decremented each time ISR is executed means every ovf occurs
	while (Timer0_u32OVFs_Number > 0);
    1ba2:	80 91 e7 01 	lds	r24, 0x01E7
    1ba6:	90 91 e8 01 	lds	r25, 0x01E8
    1baa:	a0 91 e9 01 	lds	r26, 0x01E9
    1bae:	b0 91 ea 01 	lds	r27, 0x01EA
    1bb2:	00 97       	sbiw	r24, 0x00	; 0
    1bb4:	a1 05       	cpc	r26, r1
    1bb6:	b1 05       	cpc	r27, r1
    1bb8:	a1 f7       	brne	.-24     	; 0x1ba2 <TIMER0_enuDelay_ms_OVF+0x96>
	while (TCNT0 < Local_u8FractionCounts);
    1bba:	e2 e5       	ldi	r30, 0x52	; 82
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	90 81       	ld	r25, Z
    1bc0:	89 81       	ldd	r24, Y+1	; 0x01
    1bc2:	98 17       	cp	r25, r24
    1bc4:	d0 f3       	brcs	.-12     	; 0x1bba <TIMER0_enuDelay_ms_OVF+0xae>

	return Local_enuErrorState;
    1bc6:	8e 81       	ldd	r24, Y+6	; 0x06
}
    1bc8:	2a 96       	adiw	r28, 0x0a	; 10
    1bca:	0f b6       	in	r0, 0x3f	; 63
    1bcc:	f8 94       	cli
    1bce:	de bf       	out	0x3e, r29	; 62
    1bd0:	0f be       	out	0x3f, r0	; 63
    1bd2:	cd bf       	out	0x3d, r28	; 61
    1bd4:	cf 91       	pop	r28
    1bd6:	df 91       	pop	r29
    1bd8:	08 95       	ret

00001bda <TIMER0_enuDelay_ms_CTC>:
ES_t TIMER0_enuDelay_ms_CTC(u32 Copy_u32DesiredTime_ms){
    1bda:	0f 93       	push	r16
    1bdc:	1f 93       	push	r17
    1bde:	df 93       	push	r29
    1be0:	cf 93       	push	r28
    1be2:	00 d0       	rcall	.+0      	; 0x1be4 <TIMER0_enuDelay_ms_CTC+0xa>
    1be4:	00 d0       	rcall	.+0      	; 0x1be6 <TIMER0_enuDelay_ms_CTC+0xc>
    1be6:	0f 92       	push	r0
    1be8:	cd b7       	in	r28, 0x3d	; 61
    1bea:	de b7       	in	r29, 0x3e	; 62
    1bec:	6a 83       	std	Y+2, r22	; 0x02
    1bee:	7b 83       	std	Y+3, r23	; 0x03
    1bf0:	8c 83       	std	Y+4, r24	; 0x04
    1bf2:	9d 83       	std	Y+5, r25	; 0x05
	u8 Local_enuErrorState = ES_NOK;
    1bf4:	19 82       	std	Y+1, r1	; 0x01
 * for prescalers 64..256..1024 the value is divided by 1000 to convert to msec
 * But in prescaler of 1 or 8 the max OCR0 value will generate delay less than 1msec
 * so we divide by 10000 or 100000 to convert calculations from msec to the suitable scale
 */

	if(Timer0_u32PrescalerVal == 8){
    1bf6:	80 91 78 01 	lds	r24, 0x0178
    1bfa:	90 91 79 01 	lds	r25, 0x0179
    1bfe:	a0 91 7a 01 	lds	r26, 0x017A
    1c02:	b0 91 7b 01 	lds	r27, 0x017B
    1c06:	88 30       	cpi	r24, 0x08	; 8
    1c08:	91 05       	cpc	r25, r1
    1c0a:	a1 05       	cpc	r26, r1
    1c0c:	b1 05       	cpc	r27, r1
    1c0e:	b9 f5       	brne	.+110    	; 0x1c7e <TIMER0_enuDelay_ms_CTC+0xa4>
		OCR0 = (u8)( (F_CPU /(Timer0_u32PrescalerVal * 1000ul * 10)));
    1c10:	0c e5       	ldi	r16, 0x5C	; 92
    1c12:	10 e0       	ldi	r17, 0x00	; 0
    1c14:	80 91 78 01 	lds	r24, 0x0178
    1c18:	90 91 79 01 	lds	r25, 0x0179
    1c1c:	a0 91 7a 01 	lds	r26, 0x017A
    1c20:	b0 91 7b 01 	lds	r27, 0x017B
    1c24:	20 e1       	ldi	r18, 0x10	; 16
    1c26:	37 e2       	ldi	r19, 0x27	; 39
    1c28:	40 e0       	ldi	r20, 0x00	; 0
    1c2a:	50 e0       	ldi	r21, 0x00	; 0
    1c2c:	bc 01       	movw	r22, r24
    1c2e:	cd 01       	movw	r24, r26
    1c30:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    1c34:	9b 01       	movw	r18, r22
    1c36:	ac 01       	movw	r20, r24
    1c38:	80 e4       	ldi	r24, 0x40	; 64
    1c3a:	92 e4       	ldi	r25, 0x42	; 66
    1c3c:	af e0       	ldi	r26, 0x0F	; 15
    1c3e:	b0 e0       	ldi	r27, 0x00	; 0
    1c40:	bc 01       	movw	r22, r24
    1c42:	cd 01       	movw	r24, r26
    1c44:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    1c48:	da 01       	movw	r26, r20
    1c4a:	c9 01       	movw	r24, r18
    1c4c:	f8 01       	movw	r30, r16
    1c4e:	80 83       	st	Z, r24
		Timer0_u32OCFs_Number = Copy_u32DesiredTime_ms * 10;
    1c50:	8a 81       	ldd	r24, Y+2	; 0x02
    1c52:	9b 81       	ldd	r25, Y+3	; 0x03
    1c54:	ac 81       	ldd	r26, Y+4	; 0x04
    1c56:	bd 81       	ldd	r27, Y+5	; 0x05
    1c58:	2a e0       	ldi	r18, 0x0A	; 10
    1c5a:	30 e0       	ldi	r19, 0x00	; 0
    1c5c:	40 e0       	ldi	r20, 0x00	; 0
    1c5e:	50 e0       	ldi	r21, 0x00	; 0
    1c60:	bc 01       	movw	r22, r24
    1c62:	cd 01       	movw	r24, r26
    1c64:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    1c68:	dc 01       	movw	r26, r24
    1c6a:	cb 01       	movw	r24, r22
    1c6c:	80 93 eb 01 	sts	0x01EB, r24
    1c70:	90 93 ec 01 	sts	0x01EC, r25
    1c74:	a0 93 ed 01 	sts	0x01ED, r26
    1c78:	b0 93 ee 01 	sts	0x01EE, r27
    1c7c:	70 c0       	rjmp	.+224    	; 0x1d5e <TIMER0_enuDelay_ms_CTC+0x184>
	}
	else if(Timer0_u32PrescalerVal == 1){
    1c7e:	80 91 78 01 	lds	r24, 0x0178
    1c82:	90 91 79 01 	lds	r25, 0x0179
    1c86:	a0 91 7a 01 	lds	r26, 0x017A
    1c8a:	b0 91 7b 01 	lds	r27, 0x017B
    1c8e:	81 30       	cpi	r24, 0x01	; 1
    1c90:	91 05       	cpc	r25, r1
    1c92:	a1 05       	cpc	r26, r1
    1c94:	b1 05       	cpc	r27, r1
    1c96:	b9 f5       	brne	.+110    	; 0x1d06 <TIMER0_enuDelay_ms_CTC+0x12c>
		OCR0 = (u8)( (F_CPU /(Timer0_u32PrescalerVal * 1000ul * 100)) );
    1c98:	0c e5       	ldi	r16, 0x5C	; 92
    1c9a:	10 e0       	ldi	r17, 0x00	; 0
    1c9c:	80 91 78 01 	lds	r24, 0x0178
    1ca0:	90 91 79 01 	lds	r25, 0x0179
    1ca4:	a0 91 7a 01 	lds	r26, 0x017A
    1ca8:	b0 91 7b 01 	lds	r27, 0x017B
    1cac:	20 ea       	ldi	r18, 0xA0	; 160
    1cae:	36 e8       	ldi	r19, 0x86	; 134
    1cb0:	41 e0       	ldi	r20, 0x01	; 1
    1cb2:	50 e0       	ldi	r21, 0x00	; 0
    1cb4:	bc 01       	movw	r22, r24
    1cb6:	cd 01       	movw	r24, r26
    1cb8:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    1cbc:	9b 01       	movw	r18, r22
    1cbe:	ac 01       	movw	r20, r24
    1cc0:	80 e4       	ldi	r24, 0x40	; 64
    1cc2:	92 e4       	ldi	r25, 0x42	; 66
    1cc4:	af e0       	ldi	r26, 0x0F	; 15
    1cc6:	b0 e0       	ldi	r27, 0x00	; 0
    1cc8:	bc 01       	movw	r22, r24
    1cca:	cd 01       	movw	r24, r26
    1ccc:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    1cd0:	da 01       	movw	r26, r20
    1cd2:	c9 01       	movw	r24, r18
    1cd4:	f8 01       	movw	r30, r16
    1cd6:	80 83       	st	Z, r24
		Timer0_u32OCFs_Number = Copy_u32DesiredTime_ms * 100;
    1cd8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cda:	9b 81       	ldd	r25, Y+3	; 0x03
    1cdc:	ac 81       	ldd	r26, Y+4	; 0x04
    1cde:	bd 81       	ldd	r27, Y+5	; 0x05
    1ce0:	24 e6       	ldi	r18, 0x64	; 100
    1ce2:	30 e0       	ldi	r19, 0x00	; 0
    1ce4:	40 e0       	ldi	r20, 0x00	; 0
    1ce6:	50 e0       	ldi	r21, 0x00	; 0
    1ce8:	bc 01       	movw	r22, r24
    1cea:	cd 01       	movw	r24, r26
    1cec:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    1cf0:	dc 01       	movw	r26, r24
    1cf2:	cb 01       	movw	r24, r22
    1cf4:	80 93 eb 01 	sts	0x01EB, r24
    1cf8:	90 93 ec 01 	sts	0x01EC, r25
    1cfc:	a0 93 ed 01 	sts	0x01ED, r26
    1d00:	b0 93 ee 01 	sts	0x01EE, r27
    1d04:	2c c0       	rjmp	.+88     	; 0x1d5e <TIMER0_enuDelay_ms_CTC+0x184>
	}
	else{
		OCR0 = (u8)(F_CPU /(Timer0_u32PrescalerVal * 1000ul));
    1d06:	0c e5       	ldi	r16, 0x5C	; 92
    1d08:	10 e0       	ldi	r17, 0x00	; 0
    1d0a:	80 91 78 01 	lds	r24, 0x0178
    1d0e:	90 91 79 01 	lds	r25, 0x0179
    1d12:	a0 91 7a 01 	lds	r26, 0x017A
    1d16:	b0 91 7b 01 	lds	r27, 0x017B
    1d1a:	28 ee       	ldi	r18, 0xE8	; 232
    1d1c:	33 e0       	ldi	r19, 0x03	; 3
    1d1e:	40 e0       	ldi	r20, 0x00	; 0
    1d20:	50 e0       	ldi	r21, 0x00	; 0
    1d22:	bc 01       	movw	r22, r24
    1d24:	cd 01       	movw	r24, r26
    1d26:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    1d2a:	9b 01       	movw	r18, r22
    1d2c:	ac 01       	movw	r20, r24
    1d2e:	80 e4       	ldi	r24, 0x40	; 64
    1d30:	92 e4       	ldi	r25, 0x42	; 66
    1d32:	af e0       	ldi	r26, 0x0F	; 15
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	bc 01       	movw	r22, r24
    1d38:	cd 01       	movw	r24, r26
    1d3a:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    1d3e:	da 01       	movw	r26, r20
    1d40:	c9 01       	movw	r24, r18
    1d42:	f8 01       	movw	r30, r16
    1d44:	80 83       	st	Z, r24
		Timer0_u32OCFs_Number = Copy_u32DesiredTime_ms;
    1d46:	8a 81       	ldd	r24, Y+2	; 0x02
    1d48:	9b 81       	ldd	r25, Y+3	; 0x03
    1d4a:	ac 81       	ldd	r26, Y+4	; 0x04
    1d4c:	bd 81       	ldd	r27, Y+5	; 0x05
    1d4e:	80 93 eb 01 	sts	0x01EB, r24
    1d52:	90 93 ec 01 	sts	0x01EC, r25
    1d56:	a0 93 ed 01 	sts	0x01ED, r26
    1d5a:	b0 93 ee 01 	sts	0x01EE, r27
	}


	 while ( Timer0_u32OCFs_Number > 0);
    1d5e:	80 91 eb 01 	lds	r24, 0x01EB
    1d62:	90 91 ec 01 	lds	r25, 0x01EC
    1d66:	a0 91 ed 01 	lds	r26, 0x01ED
    1d6a:	b0 91 ee 01 	lds	r27, 0x01EE
    1d6e:	00 97       	sbiw	r24, 0x00	; 0
    1d70:	a1 05       	cpc	r26, r1
    1d72:	b1 05       	cpc	r27, r1
    1d74:	a1 f7       	brne	.-24     	; 0x1d5e <TIMER0_enuDelay_ms_CTC+0x184>


	return Local_enuErrorState;
    1d76:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d78:	0f 90       	pop	r0
    1d7a:	0f 90       	pop	r0
    1d7c:	0f 90       	pop	r0
    1d7e:	0f 90       	pop	r0
    1d80:	0f 90       	pop	r0
    1d82:	cf 91       	pop	r28
    1d84:	df 91       	pop	r29
    1d86:	1f 91       	pop	r17
    1d88:	0f 91       	pop	r16
    1d8a:	08 95       	ret

00001d8c <TIMER0_enuSetTCNT0_Value>:
ES_t TIMER0_enuSetTCNT0_Value(u8 Copy_u8PreloadValue) {
    1d8c:	df 93       	push	r29
    1d8e:	cf 93       	push	r28
    1d90:	00 d0       	rcall	.+0      	; 0x1d92 <TIMER0_enuSetTCNT0_Value+0x6>
    1d92:	cd b7       	in	r28, 0x3d	; 61
    1d94:	de b7       	in	r29, 0x3e	; 62
    1d96:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    1d98:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8PreloadValue >= 0 || Copy_u8PreloadValue <= 255) {
		TCNT0 = Copy_u8PreloadValue;
    1d9a:	e2 e5       	ldi	r30, 0x52	; 82
    1d9c:	f0 e0       	ldi	r31, 0x00	; 0
    1d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1da0:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    1da2:	81 e0       	ldi	r24, 0x01	; 1
    1da4:	89 83       	std	Y+1, r24	; 0x01
	} else
		Local_enuErrorState = ES_OUT_OF_RANGE;
	return Local_enuErrorState;
    1da6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1da8:	0f 90       	pop	r0
    1daa:	0f 90       	pop	r0
    1dac:	cf 91       	pop	r28
    1dae:	df 91       	pop	r29
    1db0:	08 95       	ret

00001db2 <TIMER0_enuGetTCNT0_Value>:
ES_t TIMER0_enuGetTCNT0_Value(u8* Copy_pu8PreloadValue) {
    1db2:	df 93       	push	r29
    1db4:	cf 93       	push	r28
    1db6:	00 d0       	rcall	.+0      	; 0x1db8 <TIMER0_enuGetTCNT0_Value+0x6>
    1db8:	0f 92       	push	r0
    1dba:	cd b7       	in	r28, 0x3d	; 61
    1dbc:	de b7       	in	r29, 0x3e	; 62
    1dbe:	9b 83       	std	Y+3, r25	; 0x03
    1dc0:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    1dc2:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_pu8PreloadValue != NULL) {
    1dc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc6:	9b 81       	ldd	r25, Y+3	; 0x03
    1dc8:	00 97       	sbiw	r24, 0x00	; 0
    1dca:	49 f0       	breq	.+18     	; 0x1dde <TIMER0_enuGetTCNT0_Value+0x2c>
		*Copy_pu8PreloadValue = TCNT0;
    1dcc:	e2 e5       	ldi	r30, 0x52	; 82
    1dce:	f0 e0       	ldi	r31, 0x00	; 0
    1dd0:	80 81       	ld	r24, Z
    1dd2:	ea 81       	ldd	r30, Y+2	; 0x02
    1dd4:	fb 81       	ldd	r31, Y+3	; 0x03
    1dd6:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    1dd8:	81 e0       	ldi	r24, 0x01	; 1
    1dda:	89 83       	std	Y+1, r24	; 0x01
    1ddc:	02 c0       	rjmp	.+4      	; 0x1de2 <TIMER0_enuGetTCNT0_Value+0x30>
	} else
		Local_enuErrorState = ES_POINTER_TO_VOID;
    1dde:	83 e0       	ldi	r24, 0x03	; 3
    1de0:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorState;
    1de2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1de4:	0f 90       	pop	r0
    1de6:	0f 90       	pop	r0
    1de8:	0f 90       	pop	r0
    1dea:	cf 91       	pop	r28
    1dec:	df 91       	pop	r29
    1dee:	08 95       	ret

00001df0 <TIMER0_enuSetOCR0_Value>:
ES_t TIMER0_enuSetOCR0_Value(u8 Copy_u8CompareValue) {
    1df0:	df 93       	push	r29
    1df2:	cf 93       	push	r28
    1df4:	00 d0       	rcall	.+0      	; 0x1df6 <TIMER0_enuSetOCR0_Value+0x6>
    1df6:	cd b7       	in	r28, 0x3d	; 61
    1df8:	de b7       	in	r29, 0x3e	; 62
    1dfa:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    1dfc:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8CompareValue >= 0 || Copy_u8CompareValue <= 255) {
		OCR0 = Copy_u8CompareValue;
    1dfe:	ec e5       	ldi	r30, 0x5C	; 92
    1e00:	f0 e0       	ldi	r31, 0x00	; 0
    1e02:	8a 81       	ldd	r24, Y+2	; 0x02
    1e04:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    1e06:	81 e0       	ldi	r24, 0x01	; 1
    1e08:	89 83       	std	Y+1, r24	; 0x01
	}else
		Local_enuErrorState = ES_OUT_OF_RANGE;
	return Local_enuErrorState;
    1e0a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e0c:	0f 90       	pop	r0
    1e0e:	0f 90       	pop	r0
    1e10:	cf 91       	pop	r28
    1e12:	df 91       	pop	r29
    1e14:	08 95       	ret

00001e16 <TIMER0_enuGetOCR0_Value>:
ES_t TIMER0_enuGetOCR0_Value(u8* Copy_pu8CompareValue) {
    1e16:	df 93       	push	r29
    1e18:	cf 93       	push	r28
    1e1a:	00 d0       	rcall	.+0      	; 0x1e1c <TIMER0_enuGetOCR0_Value+0x6>
    1e1c:	0f 92       	push	r0
    1e1e:	cd b7       	in	r28, 0x3d	; 61
    1e20:	de b7       	in	r29, 0x3e	; 62
    1e22:	9b 83       	std	Y+3, r25	; 0x03
    1e24:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    1e26:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_pu8CompareValue != NULL) {
    1e28:	8a 81       	ldd	r24, Y+2	; 0x02
    1e2a:	9b 81       	ldd	r25, Y+3	; 0x03
    1e2c:	00 97       	sbiw	r24, 0x00	; 0
    1e2e:	49 f0       	breq	.+18     	; 0x1e42 <TIMER0_enuGetOCR0_Value+0x2c>
		*Copy_pu8CompareValue = OCR0;
    1e30:	ec e5       	ldi	r30, 0x5C	; 92
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 81       	ld	r24, Z
    1e36:	ea 81       	ldd	r30, Y+2	; 0x02
    1e38:	fb 81       	ldd	r31, Y+3	; 0x03
    1e3a:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	89 83       	std	Y+1, r24	; 0x01
    1e40:	02 c0       	rjmp	.+4      	; 0x1e46 <TIMER0_enuGetOCR0_Value+0x30>
	}
	else{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    1e42:	83 e0       	ldi	r24, 0x03	; 3
    1e44:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    1e46:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e48:	0f 90       	pop	r0
    1e4a:	0f 90       	pop	r0
    1e4c:	0f 90       	pop	r0
    1e4e:	cf 91       	pop	r28
    1e50:	df 91       	pop	r29
    1e52:	08 95       	ret

00001e54 <TIMER0_enuOVF_Interrupt>:
ES_t TIMER0_enuOVF_Interrupt(bool Copy_enuInterruptEnable) {
    1e54:	df 93       	push	r29
    1e56:	cf 93       	push	r28
    1e58:	00 d0       	rcall	.+0      	; 0x1e5a <TIMER0_enuOVF_Interrupt+0x6>
    1e5a:	cd b7       	in	r28, 0x3d	; 61
    1e5c:	de b7       	in	r29, 0x3e	; 62
    1e5e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    1e60:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_enuInterruptEnable == false) {
    1e62:	8a 81       	ldd	r24, Y+2	; 0x02
    1e64:	88 23       	and	r24, r24
    1e66:	51 f4       	brne	.+20     	; 0x1e7c <TIMER0_enuOVF_Interrupt+0x28>
		TIMSK &= ~(MASK_BIT<<TOIE0);
    1e68:	a9 e5       	ldi	r26, 0x59	; 89
    1e6a:	b0 e0       	ldi	r27, 0x00	; 0
    1e6c:	e9 e5       	ldi	r30, 0x59	; 89
    1e6e:	f0 e0       	ldi	r31, 0x00	; 0
    1e70:	80 81       	ld	r24, Z
    1e72:	8e 7f       	andi	r24, 0xFE	; 254
    1e74:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    1e76:	81 e0       	ldi	r24, 0x01	; 1
    1e78:	89 83       	std	Y+1, r24	; 0x01
    1e7a:	0f c0       	rjmp	.+30     	; 0x1e9a <TIMER0_enuOVF_Interrupt+0x46>
	} else if (Copy_enuInterruptEnable == true) {
    1e7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e7e:	81 30       	cpi	r24, 0x01	; 1
    1e80:	51 f4       	brne	.+20     	; 0x1e96 <TIMER0_enuOVF_Interrupt+0x42>
		TIMSK |=  (MASK_BIT<<TOIE0);
    1e82:	a9 e5       	ldi	r26, 0x59	; 89
    1e84:	b0 e0       	ldi	r27, 0x00	; 0
    1e86:	e9 e5       	ldi	r30, 0x59	; 89
    1e88:	f0 e0       	ldi	r31, 0x00	; 0
    1e8a:	80 81       	ld	r24, Z
    1e8c:	81 60       	ori	r24, 0x01	; 1
    1e8e:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    1e90:	81 e0       	ldi	r24, 0x01	; 1
    1e92:	89 83       	std	Y+1, r24	; 0x01
    1e94:	02 c0       	rjmp	.+4      	; 0x1e9a <TIMER0_enuOVF_Interrupt+0x46>
	} else
		Local_enuErrorState = ES_OUT_OF_RANGE;
    1e96:	82 e0       	ldi	r24, 0x02	; 2
    1e98:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorState;
    1e9a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e9c:	0f 90       	pop	r0
    1e9e:	0f 90       	pop	r0
    1ea0:	cf 91       	pop	r28
    1ea2:	df 91       	pop	r29
    1ea4:	08 95       	ret

00001ea6 <TIMER0_enuCompareMatch_Interrupt>:
ES_t TIMER0_enuCompareMatch_Interrupt(bool Copy_enuInterruptEnable){
    1ea6:	df 93       	push	r29
    1ea8:	cf 93       	push	r28
    1eaa:	00 d0       	rcall	.+0      	; 0x1eac <TIMER0_enuCompareMatch_Interrupt+0x6>
    1eac:	cd b7       	in	r28, 0x3d	; 61
    1eae:	de b7       	in	r29, 0x3e	; 62
    1eb0:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    1eb2:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_enuInterruptEnable == false) {
    1eb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb6:	88 23       	and	r24, r24
    1eb8:	51 f4       	brne	.+20     	; 0x1ece <TIMER0_enuCompareMatch_Interrupt+0x28>
		TIMSK &= ~(MASK_BIT<<OCIE0);
    1eba:	a9 e5       	ldi	r26, 0x59	; 89
    1ebc:	b0 e0       	ldi	r27, 0x00	; 0
    1ebe:	e9 e5       	ldi	r30, 0x59	; 89
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
    1ec4:	8d 7f       	andi	r24, 0xFD	; 253
    1ec6:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    1ec8:	81 e0       	ldi	r24, 0x01	; 1
    1eca:	89 83       	std	Y+1, r24	; 0x01
    1ecc:	0f c0       	rjmp	.+30     	; 0x1eec <TIMER0_enuCompareMatch_Interrupt+0x46>
	} else if (Copy_enuInterruptEnable == true) {
    1ece:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed0:	81 30       	cpi	r24, 0x01	; 1
    1ed2:	51 f4       	brne	.+20     	; 0x1ee8 <TIMER0_enuCompareMatch_Interrupt+0x42>
		TIMSK |=  (MASK_BIT<<OCIE0);
    1ed4:	a9 e5       	ldi	r26, 0x59	; 89
    1ed6:	b0 e0       	ldi	r27, 0x00	; 0
    1ed8:	e9 e5       	ldi	r30, 0x59	; 89
    1eda:	f0 e0       	ldi	r31, 0x00	; 0
    1edc:	80 81       	ld	r24, Z
    1ede:	82 60       	ori	r24, 0x02	; 2
    1ee0:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    1ee2:	81 e0       	ldi	r24, 0x01	; 1
    1ee4:	89 83       	std	Y+1, r24	; 0x01
    1ee6:	02 c0       	rjmp	.+4      	; 0x1eec <TIMER0_enuCompareMatch_Interrupt+0x46>
	} else
		Local_enuErrorState = ES_OUT_OF_RANGE;
    1ee8:	82 e0       	ldi	r24, 0x02	; 2
    1eea:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorState;
    1eec:	89 81       	ldd	r24, Y+1	; 0x01
}
    1eee:	0f 90       	pop	r0
    1ef0:	0f 90       	pop	r0
    1ef2:	cf 91       	pop	r28
    1ef4:	df 91       	pop	r29
    1ef6:	08 95       	ret

00001ef8 <TIMER0_enuSetCallBack>:
ES_t TIMER0_enuSetCallBack(Timer0_ISRs_t Copy_enuSelectedISR, volatile void (*Copy_pfunAppFunction)(void)){
    1ef8:	df 93       	push	r29
    1efa:	cf 93       	push	r28
    1efc:	00 d0       	rcall	.+0      	; 0x1efe <TIMER0_enuSetCallBack+0x6>
    1efe:	00 d0       	rcall	.+0      	; 0x1f00 <TIMER0_enuSetCallBack+0x8>
    1f00:	cd b7       	in	r28, 0x3d	; 61
    1f02:	de b7       	in	r29, 0x3e	; 62
    1f04:	8a 83       	std	Y+2, r24	; 0x02
    1f06:	7c 83       	std	Y+4, r23	; 0x04
    1f08:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    1f0a:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_pfunAppFunction != NULL) {
    1f0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f0e:	9c 81       	ldd	r25, Y+4	; 0x04
    1f10:	00 97       	sbiw	r24, 0x00	; 0
    1f12:	b1 f0       	breq	.+44     	; 0x1f40 <TIMER0_enuSetCallBack+0x48>
		if (Copy_enuSelectedISR == Timer0_OVF_ISR)
    1f14:	8a 81       	ldd	r24, Y+2	; 0x02
    1f16:	88 23       	and	r24, r24
    1f18:	39 f4       	brne	.+14     	; 0x1f28 <TIMER0_enuSetCallBack+0x30>
			TIMER0_pfunOVF_ISR_fun = Copy_pfunAppFunction;
    1f1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f1c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f1e:	90 93 f8 01 	sts	0x01F8, r25
    1f22:	80 93 f7 01 	sts	0x01F7, r24
    1f26:	09 c0       	rjmp	.+18     	; 0x1f3a <TIMER0_enuSetCallBack+0x42>
		else if (Copy_enuSelectedISR == Timer0_COM_ISR)
    1f28:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2a:	81 30       	cpi	r24, 0x01	; 1
    1f2c:	31 f4       	brne	.+12     	; 0x1f3a <TIMER0_enuSetCallBack+0x42>
			TIMER0_pfunCOM_ISR_fun = Copy_pfunAppFunction;
    1f2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1f30:	9c 81       	ldd	r25, Y+4	; 0x04
    1f32:	90 93 fa 01 	sts	0x01FA, r25
    1f36:	80 93 f9 01 	sts	0x01F9, r24
		Local_enuErrorState = ES_OK;
    1f3a:	81 e0       	ldi	r24, 0x01	; 1
    1f3c:	89 83       	std	Y+1, r24	; 0x01
    1f3e:	02 c0       	rjmp	.+4      	; 0x1f44 <TIMER0_enuSetCallBack+0x4c>
	} else {
		Local_enuErrorState = ES_POINTER_TO_VOID;
    1f40:	83 e0       	ldi	r24, 0x03	; 3
    1f42:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    1f44:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f46:	0f 90       	pop	r0
    1f48:	0f 90       	pop	r0
    1f4a:	0f 90       	pop	r0
    1f4c:	0f 90       	pop	r0
    1f4e:	cf 91       	pop	r28
    1f50:	df 91       	pop	r29
    1f52:	08 95       	ret

00001f54 <TIMER1_enuInit>:
 ********************** TCCR1B Watch window ************************
 * ICNC1 	ICES1 	   	WGM13 	WGM12 	CS12 	CS11 	CS10   *
 *   0		  0		  d		  0		  0		  0		  0		  0	   *
 *******************************************************************/

ES_t TIMER1_enuInit(Timer1_Configs_t Copy_strTimer1Configs) {
    1f54:	df 93       	push	r29
    1f56:	cf 93       	push	r28
    1f58:	00 d0       	rcall	.+0      	; 0x1f5a <TIMER1_enuInit+0x6>
    1f5a:	0f 92       	push	r0
    1f5c:	cd b7       	in	r28, 0x3d	; 61
    1f5e:	de b7       	in	r29, 0x3e	; 62
    1f60:	9b 83       	std	Y+3, r25	; 0x03
    1f62:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    1f64:	19 82       	std	Y+1, r1	; 0x01

	/*** Interrupts Initialization ***/
	TIMSK &= ~(MASK_BIT<<TICIE1); /** Input Capture Interrupt Disabled **/
    1f66:	a9 e5       	ldi	r26, 0x59	; 89
    1f68:	b0 e0       	ldi	r27, 0x00	; 0
    1f6a:	e9 e5       	ldi	r30, 0x59	; 89
    1f6c:	f0 e0       	ldi	r31, 0x00	; 0
    1f6e:	80 81       	ld	r24, Z
    1f70:	8f 7d       	andi	r24, 0xDF	; 223
    1f72:	8c 93       	st	X, r24
	TIMSK &= ~(MASK_BIT<<OCIE1A); /** Output Compare A Match Interrupt Disabled **/
    1f74:	a9 e5       	ldi	r26, 0x59	; 89
    1f76:	b0 e0       	ldi	r27, 0x00	; 0
    1f78:	e9 e5       	ldi	r30, 0x59	; 89
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	80 81       	ld	r24, Z
    1f7e:	8f 7e       	andi	r24, 0xEF	; 239
    1f80:	8c 93       	st	X, r24
	TIMSK &= ~(MASK_BIT<<OCIE1B); /** Output Compare B Match Interrupt Disabled **/
    1f82:	a9 e5       	ldi	r26, 0x59	; 89
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	e9 e5       	ldi	r30, 0x59	; 89
    1f88:	f0 e0       	ldi	r31, 0x00	; 0
    1f8a:	80 81       	ld	r24, Z
    1f8c:	87 7f       	andi	r24, 0xF7	; 247
    1f8e:	8c 93       	st	X, r24
	TIMSK &= ~(MASK_BIT<<TOIE1);  /** Overflow Interrupt Disabled **/
    1f90:	a9 e5       	ldi	r26, 0x59	; 89
    1f92:	b0 e0       	ldi	r27, 0x00	; 0
    1f94:	e9 e5       	ldi	r30, 0x59	; 89
    1f96:	f0 e0       	ldi	r31, 0x00	; 0
    1f98:	80 81       	ld	r24, Z
    1f9a:	8b 7f       	andi	r24, 0xFB	; 251
    1f9c:	8c 93       	st	X, r24

	/*** Input Capture Initialization ***/
	TCCR1B &= ~(MASK_BIT <<ICNC1); /** Input Capture Noise Canceler Disabled **/
    1f9e:	ae e4       	ldi	r26, 0x4E	; 78
    1fa0:	b0 e0       	ldi	r27, 0x00	; 0
    1fa2:	ee e4       	ldi	r30, 0x4E	; 78
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	80 81       	ld	r24, Z
    1fa8:	8f 77       	andi	r24, 0x7F	; 127
    1faa:	8c 93       	st	X, r24
	TCCR1B &= ~(MASK_BIT <<ICES1); /** Input Capture Edge Select Falling **/
    1fac:	ae e4       	ldi	r26, 0x4E	; 78
    1fae:	b0 e0       	ldi	r27, 0x00	; 0
    1fb0:	ee e4       	ldi	r30, 0x4E	; 78
    1fb2:	f0 e0       	ldi	r31, 0x00	; 0
    1fb4:	80 81       	ld	r24, Z
    1fb6:	8f 7b       	andi	r24, 0xBF	; 191
    1fb8:	8c 93       	st	X, r24

	/*** Force Output Compare Disabled ***/
	TCCR1A &= ~(MASK_BIT<<FOC1A);
    1fba:	af e4       	ldi	r26, 0x4F	; 79
    1fbc:	b0 e0       	ldi	r27, 0x00	; 0
    1fbe:	ef e4       	ldi	r30, 0x4F	; 79
    1fc0:	f0 e0       	ldi	r31, 0x00	; 0
    1fc2:	80 81       	ld	r24, Z
    1fc4:	8b 7f       	andi	r24, 0xFB	; 251
    1fc6:	8c 93       	st	X, r24
	TCCR1A &= ~(MASK_BIT<<FOC1B);
    1fc8:	af e4       	ldi	r26, 0x4F	; 79
    1fca:	b0 e0       	ldi	r27, 0x00	; 0
    1fcc:	ef e4       	ldi	r30, 0x4F	; 79
    1fce:	f0 e0       	ldi	r31, 0x00	; 0
    1fd0:	80 81       	ld	r24, Z
    1fd2:	87 7f       	andi	r24, 0xF7	; 247
    1fd4:	8c 93       	st	X, r24

	/*******************************************/
	/*** Wave Generation Mode Initialization ***/
	/*******************************************/
	if(Copy_strTimer1Configs.WaveGenerationMode >= Timer1_OVF_Mode
    1fd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd8:	86 95       	lsr	r24
    1fda:	86 95       	lsr	r24
    1fdc:	86 95       	lsr	r24
    1fde:	8f 70       	andi	r24, 0x0F	; 15
    1fe0:	88 2f       	mov	r24, r24
    1fe2:	90 e0       	ldi	r25, 0x00	; 0
    1fe4:	99 23       	and	r25, r25
    1fe6:	0c f4       	brge	.+2      	; 0x1fea <TIMER1_enuInit+0x96>
    1fe8:	9f c0       	rjmp	.+318    	; 0x2128 <TIMER1_enuInit+0x1d4>
    1fea:	8a 81       	ldd	r24, Y+2	; 0x02
    1fec:	86 95       	lsr	r24
    1fee:	86 95       	lsr	r24
    1ff0:	86 95       	lsr	r24
    1ff2:	8f 70       	andi	r24, 0x0F	; 15
    1ff4:	88 2f       	mov	r24, r24
    1ff6:	90 e0       	ldi	r25, 0x00	; 0
    1ff8:	80 31       	cpi	r24, 0x10	; 16
    1ffa:	91 05       	cpc	r25, r1
    1ffc:	0c f0       	brlt	.+2      	; 0x2000 <TIMER1_enuInit+0xac>
    1ffe:	94 c0       	rjmp	.+296    	; 0x2128 <TIMER1_enuInit+0x1d4>
			&& Copy_strTimer1Configs.WaveGenerationMode<= Timer1_PWM_Fast_OCR1A){

		// AND with 3  (binary 00 11) to get the first two bits only from the value
		TCCR1A |= ( (Copy_strTimer1Configs.WaveGenerationMode & MASK_FIRST_TWO_BITS)<<WGM10); // 14=> 11 10 & 00 11 = 10
    2000:	af e4       	ldi	r26, 0x4F	; 79
    2002:	b0 e0       	ldi	r27, 0x00	; 0
    2004:	ef e4       	ldi	r30, 0x4F	; 79
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	98 2f       	mov	r25, r24
    200c:	8a 81       	ldd	r24, Y+2	; 0x02
    200e:	86 95       	lsr	r24
    2010:	86 95       	lsr	r24
    2012:	86 95       	lsr	r24
    2014:	8f 70       	andi	r24, 0x0F	; 15
    2016:	83 70       	andi	r24, 0x03	; 3
    2018:	89 2b       	or	r24, r25
    201a:	8c 93       	st	X, r24
		// AND with 12 (binary 11 00) to get the second two bits only from the value
		TCCR1B |= ( (Copy_strTimer1Configs.WaveGenerationMode & MASK_SECOND_TWO_BITS)<<WGM12); // 14=> 11 10 & 11 00 = 11
    201c:	ae e4       	ldi	r26, 0x4E	; 78
    201e:	b0 e0       	ldi	r27, 0x00	; 0
    2020:	ee e4       	ldi	r30, 0x4E	; 78
    2022:	f0 e0       	ldi	r31, 0x00	; 0
    2024:	80 81       	ld	r24, Z
    2026:	28 2f       	mov	r18, r24
    2028:	8a 81       	ldd	r24, Y+2	; 0x02
    202a:	86 95       	lsr	r24
    202c:	86 95       	lsr	r24
    202e:	86 95       	lsr	r24
    2030:	8f 70       	andi	r24, 0x0F	; 15
    2032:	88 2f       	mov	r24, r24
    2034:	90 e0       	ldi	r25, 0x00	; 0
    2036:	8c 70       	andi	r24, 0x0C	; 12
    2038:	90 70       	andi	r25, 0x00	; 0
    203a:	88 0f       	add	r24, r24
    203c:	99 1f       	adc	r25, r25
    203e:	88 0f       	add	r24, r24
    2040:	99 1f       	adc	r25, r25
    2042:	88 0f       	add	r24, r24
    2044:	99 1f       	adc	r25, r25
    2046:	82 2b       	or	r24, r18
    2048:	8c 93       	st	X, r24

		/*******************************************/
		/*********** OUTPUT COMPARE MODE ***********/
		/*******************************************/
		if(Copy_strTimer1Configs.OutputCompareMode >= Timer1_OC1A_B_Disabled
    204a:	8a 81       	ldd	r24, Y+2	; 0x02
    204c:	98 2f       	mov	r25, r24
    204e:	99 1f       	adc	r25, r25
    2050:	99 27       	eor	r25, r25
    2052:	99 1f       	adc	r25, r25
    2054:	8b 81       	ldd	r24, Y+3	; 0x03
    2056:	81 70       	andi	r24, 0x01	; 1
    2058:	88 0f       	add	r24, r24
    205a:	89 2b       	or	r24, r25
    205c:	88 2f       	mov	r24, r24
    205e:	90 e0       	ldi	r25, 0x00	; 0
    2060:	99 23       	and	r25, r25
    2062:	0c f4       	brge	.+2      	; 0x2066 <TIMER1_enuInit+0x112>
    2064:	5e c0       	rjmp	.+188    	; 0x2122 <TIMER1_enuInit+0x1ce>
    2066:	8a 81       	ldd	r24, Y+2	; 0x02
    2068:	98 2f       	mov	r25, r24
    206a:	99 1f       	adc	r25, r25
    206c:	99 27       	eor	r25, r25
    206e:	99 1f       	adc	r25, r25
    2070:	8b 81       	ldd	r24, Y+3	; 0x03
    2072:	81 70       	andi	r24, 0x01	; 1
    2074:	88 0f       	add	r24, r24
    2076:	89 2b       	or	r24, r25
    2078:	88 2f       	mov	r24, r24
    207a:	90 e0       	ldi	r25, 0x00	; 0
    207c:	84 30       	cpi	r24, 0x04	; 4
    207e:	91 05       	cpc	r25, r1
    2080:	0c f0       	brlt	.+2      	; 0x2084 <TIMER1_enuInit+0x130>
    2082:	4f c0       	rjmp	.+158    	; 0x2122 <TIMER1_enuInit+0x1ce>
			&& Copy_strTimer1Configs.OutputCompareMode <= Timer1_OC1A_B_Set){

			TCCR1A |= (Copy_strTimer1Configs.OutputCompareMode<<COM1B0);
    2084:	af e4       	ldi	r26, 0x4F	; 79
    2086:	b0 e0       	ldi	r27, 0x00	; 0
    2088:	ef e4       	ldi	r30, 0x4F	; 79
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	28 2f       	mov	r18, r24
    2090:	8a 81       	ldd	r24, Y+2	; 0x02
    2092:	98 2f       	mov	r25, r24
    2094:	99 1f       	adc	r25, r25
    2096:	99 27       	eor	r25, r25
    2098:	99 1f       	adc	r25, r25
    209a:	8b 81       	ldd	r24, Y+3	; 0x03
    209c:	81 70       	andi	r24, 0x01	; 1
    209e:	88 0f       	add	r24, r24
    20a0:	89 2b       	or	r24, r25
    20a2:	88 2f       	mov	r24, r24
    20a4:	90 e0       	ldi	r25, 0x00	; 0
    20a6:	82 95       	swap	r24
    20a8:	92 95       	swap	r25
    20aa:	90 7f       	andi	r25, 0xF0	; 240
    20ac:	98 27       	eor	r25, r24
    20ae:	80 7f       	andi	r24, 0xF0	; 240
    20b0:	98 27       	eor	r25, r24
    20b2:	82 2b       	or	r24, r18
    20b4:	8c 93       	st	X, r24
			TCCR1A |= (Copy_strTimer1Configs.OutputCompareMode<<COM1A0);
    20b6:	af e4       	ldi	r26, 0x4F	; 79
    20b8:	b0 e0       	ldi	r27, 0x00	; 0
    20ba:	ef e4       	ldi	r30, 0x4F	; 79
    20bc:	f0 e0       	ldi	r31, 0x00	; 0
    20be:	80 81       	ld	r24, Z
    20c0:	28 2f       	mov	r18, r24
    20c2:	8a 81       	ldd	r24, Y+2	; 0x02
    20c4:	98 2f       	mov	r25, r24
    20c6:	99 1f       	adc	r25, r25
    20c8:	99 27       	eor	r25, r25
    20ca:	99 1f       	adc	r25, r25
    20cc:	8b 81       	ldd	r24, Y+3	; 0x03
    20ce:	81 70       	andi	r24, 0x01	; 1
    20d0:	88 0f       	add	r24, r24
    20d2:	89 2b       	or	r24, r25
    20d4:	88 2f       	mov	r24, r24
    20d6:	90 e0       	ldi	r25, 0x00	; 0
    20d8:	00 24       	eor	r0, r0
    20da:	96 95       	lsr	r25
    20dc:	87 95       	ror	r24
    20de:	07 94       	ror	r0
    20e0:	96 95       	lsr	r25
    20e2:	87 95       	ror	r24
    20e4:	07 94       	ror	r0
    20e6:	98 2f       	mov	r25, r24
    20e8:	80 2d       	mov	r24, r0
    20ea:	82 2b       	or	r24, r18
    20ec:	8c 93       	st	X, r24

			/*******************************************/
			/******* Clock Source Initialization *******/
			/*******************************************/
			if(Copy_strTimer1Configs.ClockSourceSelect >= Timer1_PRES_Disabled
    20ee:	8a 81       	ldd	r24, Y+2	; 0x02
    20f0:	87 70       	andi	r24, 0x07	; 7
    20f2:	88 2f       	mov	r24, r24
    20f4:	90 e0       	ldi	r25, 0x00	; 0
    20f6:	99 23       	and	r25, r25
    20f8:	8c f0       	brlt	.+34     	; 0x211c <TIMER1_enuInit+0x1c8>
    20fa:	8a 81       	ldd	r24, Y+2	; 0x02
    20fc:	87 70       	andi	r24, 0x07	; 7
    20fe:	88 2f       	mov	r24, r24
    2100:	90 e0       	ldi	r25, 0x00	; 0
    2102:	88 30       	cpi	r24, 0x08	; 8
    2104:	91 05       	cpc	r25, r1
    2106:	54 f4       	brge	.+20     	; 0x211c <TIMER1_enuInit+0x1c8>
				&& Copy_strTimer1Configs.ClockSourceSelect <= Timer1_T1_Rising){

				TCCR1B |= (Copy_strTimer1Configs.ClockSourceSelect<<CS10);
    2108:	ae e4       	ldi	r26, 0x4E	; 78
    210a:	b0 e0       	ldi	r27, 0x00	; 0
    210c:	ee e4       	ldi	r30, 0x4E	; 78
    210e:	f0 e0       	ldi	r31, 0x00	; 0
    2110:	90 81       	ld	r25, Z
    2112:	8a 81       	ldd	r24, Y+2	; 0x02
    2114:	87 70       	andi	r24, 0x07	; 7
    2116:	89 2b       	or	r24, r25
    2118:	8c 93       	st	X, r24
    211a:	08 c0       	rjmp	.+16     	; 0x212c <TIMER1_enuInit+0x1d8>
			}
			else{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    211c:	82 e0       	ldi	r24, 0x02	; 2
    211e:	89 83       	std	Y+1, r24	; 0x01
    2120:	05 c0       	rjmp	.+10     	; 0x212c <TIMER1_enuInit+0x1d8>
			}
		}
		else{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    2122:	82 e0       	ldi	r24, 0x02	; 2
    2124:	89 83       	std	Y+1, r24	; 0x01
    2126:	02 c0       	rjmp	.+4      	; 0x212c <TIMER1_enuInit+0x1d8>
		}
	}
	else{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2128:	82 e0       	ldi	r24, 0x02	; 2
    212a:	89 83       	std	Y+1, r24	; 0x01
	}

	if(ES_OUT_OF_RANGE != Local_enuErrorState ){
    212c:	89 81       	ldd	r24, Y+1	; 0x01
    212e:	82 30       	cpi	r24, 0x02	; 2
    2130:	11 f0       	breq	.+4      	; 0x2136 <TIMER1_enuInit+0x1e2>
		Local_enuErrorState = ES_OK;
    2132:	81 e0       	ldi	r24, 0x01	; 1
    2134:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2136:	89 81       	ldd	r24, Y+1	; 0x01
}
    2138:	0f 90       	pop	r0
    213a:	0f 90       	pop	r0
    213c:	0f 90       	pop	r0
    213e:	cf 91       	pop	r28
    2140:	df 91       	pop	r29
    2142:	08 95       	ret

00002144 <TIMER1_enuSelectWaveGenMode>:
ES_t TIMER1_enuSelectWaveGenMode(Timer1_WGM_t Copy_enuTimer1_WGM) {
    2144:	df 93       	push	r29
    2146:	cf 93       	push	r28
    2148:	00 d0       	rcall	.+0      	; 0x214a <TIMER1_enuSelectWaveGenMode+0x6>
    214a:	cd b7       	in	r28, 0x3d	; 61
    214c:	de b7       	in	r29, 0x3e	; 62
    214e:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2150:	19 82       	std	Y+1, r1	; 0x01


	/*** Wave Generation Mode Initialization ***/
	if(Copy_enuTimer1_WGM >= Timer1_OVF_Mode
    2152:	8a 81       	ldd	r24, Y+2	; 0x02
    2154:	80 31       	cpi	r24, 0x10	; 16
    2156:	00 f5       	brcc	.+64     	; 0x2198 <TIMER1_enuSelectWaveGenMode+0x54>
			&& Copy_enuTimer1_WGM<= Timer1_PWM_Fast_OCR1A){

		// AND with 3  (binary 00 11) to get the first two bits only from the value
		TCCR1A |= ( (Copy_enuTimer1_WGM & MASK_FIRST_TWO_BITS)<<WGM10); // 14=> 11 10 & 00 11 = 10
    2158:	af e4       	ldi	r26, 0x4F	; 79
    215a:	b0 e0       	ldi	r27, 0x00	; 0
    215c:	ef e4       	ldi	r30, 0x4F	; 79
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	80 81       	ld	r24, Z
    2162:	98 2f       	mov	r25, r24
    2164:	8a 81       	ldd	r24, Y+2	; 0x02
    2166:	83 70       	andi	r24, 0x03	; 3
    2168:	89 2b       	or	r24, r25
    216a:	8c 93       	st	X, r24
		// AND with 12 (binary 11 00) to get the second two bits only from the value
		TCCR1B |= ( (Copy_enuTimer1_WGM & MASK_SECOND_TWO_BITS)<<WGM12); // 14=> 11 10 & 11 00 = 11
    216c:	ae e4       	ldi	r26, 0x4E	; 78
    216e:	b0 e0       	ldi	r27, 0x00	; 0
    2170:	ee e4       	ldi	r30, 0x4E	; 78
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
    2176:	28 2f       	mov	r18, r24
    2178:	8a 81       	ldd	r24, Y+2	; 0x02
    217a:	88 2f       	mov	r24, r24
    217c:	90 e0       	ldi	r25, 0x00	; 0
    217e:	8c 70       	andi	r24, 0x0C	; 12
    2180:	90 70       	andi	r25, 0x00	; 0
    2182:	88 0f       	add	r24, r24
    2184:	99 1f       	adc	r25, r25
    2186:	88 0f       	add	r24, r24
    2188:	99 1f       	adc	r25, r25
    218a:	88 0f       	add	r24, r24
    218c:	99 1f       	adc	r25, r25
    218e:	82 2b       	or	r24, r18
    2190:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    2192:	81 e0       	ldi	r24, 0x01	; 1
    2194:	89 83       	std	Y+1, r24	; 0x01
    2196:	02 c0       	rjmp	.+4      	; 0x219c <TIMER1_enuSelectWaveGenMode+0x58>
	}
	else{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2198:	82 e0       	ldi	r24, 0x02	; 2
    219a:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    219c:	89 81       	ldd	r24, Y+1	; 0x01
}
    219e:	0f 90       	pop	r0
    21a0:	0f 90       	pop	r0
    21a2:	cf 91       	pop	r28
    21a4:	df 91       	pop	r29
    21a6:	08 95       	ret

000021a8 <TIMER1_enuSelectOutputCompareMode>:
ES_t TIMER1_enuSelectOutputCompareMode(Timer1_OCM_t Copy_enuTimer1_OCM) {
    21a8:	df 93       	push	r29
    21aa:	cf 93       	push	r28
    21ac:	00 d0       	rcall	.+0      	; 0x21ae <TIMER1_enuSelectOutputCompareMode+0x6>
    21ae:	cd b7       	in	r28, 0x3d	; 61
    21b0:	de b7       	in	r29, 0x3e	; 62
    21b2:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    21b4:	19 82       	std	Y+1, r1	; 0x01

	/******** OUTPUT COMPARE MODE ********/
	if(Copy_enuTimer1_OCM >= Timer1_OC1A_B_Disabled
    21b6:	8a 81       	ldd	r24, Y+2	; 0x02
    21b8:	84 30       	cpi	r24, 0x04	; 4
    21ba:	40 f5       	brcc	.+80     	; 0x220c <TIMER1_enuSelectOutputCompareMode+0x64>
		&& Copy_enuTimer1_OCM <= Timer1_OC1A_B_Set){

		TCCR1A |= (Copy_enuTimer1_OCM<<COM1A0);
    21bc:	af e4       	ldi	r26, 0x4F	; 79
    21be:	b0 e0       	ldi	r27, 0x00	; 0
    21c0:	ef e4       	ldi	r30, 0x4F	; 79
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	80 81       	ld	r24, Z
    21c6:	28 2f       	mov	r18, r24
    21c8:	8a 81       	ldd	r24, Y+2	; 0x02
    21ca:	88 2f       	mov	r24, r24
    21cc:	90 e0       	ldi	r25, 0x00	; 0
    21ce:	00 24       	eor	r0, r0
    21d0:	96 95       	lsr	r25
    21d2:	87 95       	ror	r24
    21d4:	07 94       	ror	r0
    21d6:	96 95       	lsr	r25
    21d8:	87 95       	ror	r24
    21da:	07 94       	ror	r0
    21dc:	98 2f       	mov	r25, r24
    21de:	80 2d       	mov	r24, r0
    21e0:	82 2b       	or	r24, r18
    21e2:	8c 93       	st	X, r24
		TCCR1A |= (Copy_enuTimer1_OCM<<COM1B0);
    21e4:	af e4       	ldi	r26, 0x4F	; 79
    21e6:	b0 e0       	ldi	r27, 0x00	; 0
    21e8:	ef e4       	ldi	r30, 0x4F	; 79
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	80 81       	ld	r24, Z
    21ee:	28 2f       	mov	r18, r24
    21f0:	8a 81       	ldd	r24, Y+2	; 0x02
    21f2:	88 2f       	mov	r24, r24
    21f4:	90 e0       	ldi	r25, 0x00	; 0
    21f6:	82 95       	swap	r24
    21f8:	92 95       	swap	r25
    21fa:	90 7f       	andi	r25, 0xF0	; 240
    21fc:	98 27       	eor	r25, r24
    21fe:	80 7f       	andi	r24, 0xF0	; 240
    2200:	98 27       	eor	r25, r24
    2202:	82 2b       	or	r24, r18
    2204:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    2206:	81 e0       	ldi	r24, 0x01	; 1
    2208:	89 83       	std	Y+1, r24	; 0x01
    220a:	02 c0       	rjmp	.+4      	; 0x2210 <TIMER1_enuSelectOutputCompareMode+0x68>
	}
	else{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    220c:	82 e0       	ldi	r24, 0x02	; 2
    220e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    2210:	89 81       	ldd	r24, Y+1	; 0x01
}
    2212:	0f 90       	pop	r0
    2214:	0f 90       	pop	r0
    2216:	cf 91       	pop	r28
    2218:	df 91       	pop	r29
    221a:	08 95       	ret

0000221c <TIMER1_enuSelectClockSource>:
ES_t TIMER1_enuSelectClockSource(Timer1_Pres_t Copy_enuTimer1_Pres) {
    221c:	df 93       	push	r29
    221e:	cf 93       	push	r28
    2220:	00 d0       	rcall	.+0      	; 0x2222 <TIMER1_enuSelectClockSource+0x6>
    2222:	cd b7       	in	r28, 0x3d	; 61
    2224:	de b7       	in	r29, 0x3e	; 62
    2226:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2228:	19 82       	std	Y+1, r1	; 0x01

	/*** Clock Source Initialization ***/
	if(Copy_enuTimer1_Pres >= Timer1_PRES_Disabled
    222a:	8a 81       	ldd	r24, Y+2	; 0x02
    222c:	88 30       	cpi	r24, 0x08	; 8
    222e:	58 f4       	brcc	.+22     	; 0x2246 <TIMER1_enuSelectClockSource+0x2a>
		&& Copy_enuTimer1_Pres <= Timer1_T1_Rising){

		TCCR1B |= (Copy_enuTimer1_Pres<<CS10);
    2230:	ae e4       	ldi	r26, 0x4E	; 78
    2232:	b0 e0       	ldi	r27, 0x00	; 0
    2234:	ee e4       	ldi	r30, 0x4E	; 78
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	90 81       	ld	r25, Z
    223a:	8a 81       	ldd	r24, Y+2	; 0x02
    223c:	89 2b       	or	r24, r25
    223e:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    2240:	81 e0       	ldi	r24, 0x01	; 1
    2242:	89 83       	std	Y+1, r24	; 0x01
    2244:	02 c0       	rjmp	.+4      	; 0x224a <TIMER1_enuSelectClockSource+0x2e>
	}
	else{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2246:	82 e0       	ldi	r24, 0x02	; 2
    2248:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    224a:	89 81       	ldd	r24, Y+1	; 0x01
}
    224c:	0f 90       	pop	r0
    224e:	0f 90       	pop	r0
    2250:	cf 91       	pop	r28
    2252:	df 91       	pop	r29
    2254:	08 95       	ret

00002256 <TIMER1_enuSetTCNT1>:
ES_t TIMER1_enuSetTCNT1(u16 Copy_u16TCNT1_Value) {
    2256:	df 93       	push	r29
    2258:	cf 93       	push	r28
    225a:	00 d0       	rcall	.+0      	; 0x225c <TIMER1_enuSetTCNT1+0x6>
    225c:	0f 92       	push	r0
    225e:	cd b7       	in	r28, 0x3d	; 61
    2260:	de b7       	in	r29, 0x3e	; 62
    2262:	9b 83       	std	Y+3, r25	; 0x03
    2264:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2266:	19 82       	std	Y+1, r1	; 0x01
	if(TIMER1_MAX_COUNTS >= Copy_u16TCNT1_Value){
		TCNT1 = Copy_u16TCNT1_Value;
    2268:	ec e4       	ldi	r30, 0x4C	; 76
    226a:	f0 e0       	ldi	r31, 0x00	; 0
    226c:	8a 81       	ldd	r24, Y+2	; 0x02
    226e:	9b 81       	ldd	r25, Y+3	; 0x03
    2270:	91 83       	std	Z+1, r25	; 0x01
    2272:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2274:	81 e0       	ldi	r24, 0x01	; 1
    2276:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
	}

	return Local_enuErrorState;
    2278:	89 81       	ldd	r24, Y+1	; 0x01
}
    227a:	0f 90       	pop	r0
    227c:	0f 90       	pop	r0
    227e:	0f 90       	pop	r0
    2280:	cf 91       	pop	r28
    2282:	df 91       	pop	r29
    2284:	08 95       	ret

00002286 <TIMER1_enuSet_OCR1A>:
ES_t TIMER1_enuSet_OCR1A(u16 Copy_u16OCR1A_Value) {
    2286:	df 93       	push	r29
    2288:	cf 93       	push	r28
    228a:	00 d0       	rcall	.+0      	; 0x228c <TIMER1_enuSet_OCR1A+0x6>
    228c:	0f 92       	push	r0
    228e:	cd b7       	in	r28, 0x3d	; 61
    2290:	de b7       	in	r29, 0x3e	; 62
    2292:	9b 83       	std	Y+3, r25	; 0x03
    2294:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2296:	19 82       	std	Y+1, r1	; 0x01
	if(TIMER1_MAX_COUNTS >= Copy_u16OCR1A_Value){
		OCR1A = Copy_u16OCR1A_Value;
    2298:	ea e4       	ldi	r30, 0x4A	; 74
    229a:	f0 e0       	ldi	r31, 0x00	; 0
    229c:	8a 81       	ldd	r24, Y+2	; 0x02
    229e:	9b 81       	ldd	r25, Y+3	; 0x03
    22a0:	91 83       	std	Z+1, r25	; 0x01
    22a2:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    22a4:	81 e0       	ldi	r24, 0x01	; 1
    22a6:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
	}

	return Local_enuErrorState;
    22a8:	89 81       	ldd	r24, Y+1	; 0x01
}
    22aa:	0f 90       	pop	r0
    22ac:	0f 90       	pop	r0
    22ae:	0f 90       	pop	r0
    22b0:	cf 91       	pop	r28
    22b2:	df 91       	pop	r29
    22b4:	08 95       	ret

000022b6 <TIMER1_enuSet_OCR1B>:
ES_t TIMER1_enuSet_OCR1B(u16 Copy_u16OCR1B_Value) {
    22b6:	df 93       	push	r29
    22b8:	cf 93       	push	r28
    22ba:	00 d0       	rcall	.+0      	; 0x22bc <TIMER1_enuSet_OCR1B+0x6>
    22bc:	0f 92       	push	r0
    22be:	cd b7       	in	r28, 0x3d	; 61
    22c0:	de b7       	in	r29, 0x3e	; 62
    22c2:	9b 83       	std	Y+3, r25	; 0x03
    22c4:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    22c6:	19 82       	std	Y+1, r1	; 0x01
	if(TIMER1_MAX_COUNTS >= Copy_u16OCR1B_Value){
		OCR1B = Copy_u16OCR1B_Value;
    22c8:	e8 e4       	ldi	r30, 0x48	; 72
    22ca:	f0 e0       	ldi	r31, 0x00	; 0
    22cc:	8a 81       	ldd	r24, Y+2	; 0x02
    22ce:	9b 81       	ldd	r25, Y+3	; 0x03
    22d0:	91 83       	std	Z+1, r25	; 0x01
    22d2:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    22d4:	81 e0       	ldi	r24, 0x01	; 1
    22d6:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
	}

	return Local_enuErrorState;
    22d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    22da:	0f 90       	pop	r0
    22dc:	0f 90       	pop	r0
    22de:	0f 90       	pop	r0
    22e0:	cf 91       	pop	r28
    22e2:	df 91       	pop	r29
    22e4:	08 95       	ret

000022e6 <TIMER1_enuSet_ICR1>:
ES_t TIMER1_enuSet_ICR1(u16 Copy_u16ICR1B_Value) {
    22e6:	df 93       	push	r29
    22e8:	cf 93       	push	r28
    22ea:	00 d0       	rcall	.+0      	; 0x22ec <TIMER1_enuSet_ICR1+0x6>
    22ec:	0f 92       	push	r0
    22ee:	cd b7       	in	r28, 0x3d	; 61
    22f0:	de b7       	in	r29, 0x3e	; 62
    22f2:	9b 83       	std	Y+3, r25	; 0x03
    22f4:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    22f6:	19 82       	std	Y+1, r1	; 0x01
	if(TIMER1_MAX_COUNTS >= Copy_u16ICR1B_Value){
		ICR1 = Copy_u16ICR1B_Value;
    22f8:	e6 e4       	ldi	r30, 0x46	; 70
    22fa:	f0 e0       	ldi	r31, 0x00	; 0
    22fc:	8a 81       	ldd	r24, Y+2	; 0x02
    22fe:	9b 81       	ldd	r25, Y+3	; 0x03
    2300:	91 83       	std	Z+1, r25	; 0x01
    2302:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2304:	81 e0       	ldi	r24, 0x01	; 1
    2306:	89 83       	std	Y+1, r24	; 0x01
	else
	{
		Local_enuErrorState = ES_OUT_OF_RANGE;
	}

	return Local_enuErrorState;
    2308:	89 81       	ldd	r24, Y+1	; 0x01
}
    230a:	0f 90       	pop	r0
    230c:	0f 90       	pop	r0
    230e:	0f 90       	pop	r0
    2310:	cf 91       	pop	r28
    2312:	df 91       	pop	r29
    2314:	08 95       	ret

00002316 <TIMER1_enuGetTCNT1>:

ES_t TIMER1_enuGetTCNT1(u16* Copy_pu16TCNT1_Value) {
    2316:	df 93       	push	r29
    2318:	cf 93       	push	r28
    231a:	00 d0       	rcall	.+0      	; 0x231c <TIMER1_enuGetTCNT1+0x6>
    231c:	0f 92       	push	r0
    231e:	cd b7       	in	r28, 0x3d	; 61
    2320:	de b7       	in	r29, 0x3e	; 62
    2322:	9b 83       	std	Y+3, r25	; 0x03
    2324:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2326:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu16TCNT1_Value){
    2328:	8a 81       	ldd	r24, Y+2	; 0x02
    232a:	9b 81       	ldd	r25, Y+3	; 0x03
    232c:	00 97       	sbiw	r24, 0x00	; 0
    232e:	59 f0       	breq	.+22     	; 0x2346 <TIMER1_enuGetTCNT1+0x30>
		*Copy_pu16TCNT1_Value = TCNT1;
    2330:	ec e4       	ldi	r30, 0x4C	; 76
    2332:	f0 e0       	ldi	r31, 0x00	; 0
    2334:	80 81       	ld	r24, Z
    2336:	91 81       	ldd	r25, Z+1	; 0x01
    2338:	ea 81       	ldd	r30, Y+2	; 0x02
    233a:	fb 81       	ldd	r31, Y+3	; 0x03
    233c:	91 83       	std	Z+1, r25	; 0x01
    233e:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2340:	81 e0       	ldi	r24, 0x01	; 1
    2342:	89 83       	std	Y+1, r24	; 0x01
    2344:	02 c0       	rjmp	.+4      	; 0x234a <TIMER1_enuGetTCNT1+0x34>
	}
	else
	{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    2346:	83 e0       	ldi	r24, 0x03	; 3
    2348:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    234a:	89 81       	ldd	r24, Y+1	; 0x01
}
    234c:	0f 90       	pop	r0
    234e:	0f 90       	pop	r0
    2350:	0f 90       	pop	r0
    2352:	cf 91       	pop	r28
    2354:	df 91       	pop	r29
    2356:	08 95       	ret

00002358 <TIMER1_enuGet_OCR1A>:

ES_t TIMER1_enuGet_OCR1A(u16* Copy_pu16OCR1A_Value){
    2358:	df 93       	push	r29
    235a:	cf 93       	push	r28
    235c:	00 d0       	rcall	.+0      	; 0x235e <TIMER1_enuGet_OCR1A+0x6>
    235e:	0f 92       	push	r0
    2360:	cd b7       	in	r28, 0x3d	; 61
    2362:	de b7       	in	r29, 0x3e	; 62
    2364:	9b 83       	std	Y+3, r25	; 0x03
    2366:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2368:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu16OCR1A_Value){
    236a:	8a 81       	ldd	r24, Y+2	; 0x02
    236c:	9b 81       	ldd	r25, Y+3	; 0x03
    236e:	00 97       	sbiw	r24, 0x00	; 0
    2370:	59 f0       	breq	.+22     	; 0x2388 <TIMER1_enuGet_OCR1A+0x30>
		*Copy_pu16OCR1A_Value = OCR1A;
    2372:	ea e4       	ldi	r30, 0x4A	; 74
    2374:	f0 e0       	ldi	r31, 0x00	; 0
    2376:	80 81       	ld	r24, Z
    2378:	91 81       	ldd	r25, Z+1	; 0x01
    237a:	ea 81       	ldd	r30, Y+2	; 0x02
    237c:	fb 81       	ldd	r31, Y+3	; 0x03
    237e:	91 83       	std	Z+1, r25	; 0x01
    2380:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2382:	81 e0       	ldi	r24, 0x01	; 1
    2384:	89 83       	std	Y+1, r24	; 0x01
    2386:	02 c0       	rjmp	.+4      	; 0x238c <TIMER1_enuGet_OCR1A+0x34>
	}
	else
	{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    2388:	83 e0       	ldi	r24, 0x03	; 3
    238a:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    238c:	89 81       	ldd	r24, Y+1	; 0x01
}
    238e:	0f 90       	pop	r0
    2390:	0f 90       	pop	r0
    2392:	0f 90       	pop	r0
    2394:	cf 91       	pop	r28
    2396:	df 91       	pop	r29
    2398:	08 95       	ret

0000239a <TIMER1_enuGet_OCR1B>:

ES_t TIMER1_enuGet_OCR1B(u16* Copy_pu16OCR1B_Value){
    239a:	df 93       	push	r29
    239c:	cf 93       	push	r28
    239e:	00 d0       	rcall	.+0      	; 0x23a0 <TIMER1_enuGet_OCR1B+0x6>
    23a0:	0f 92       	push	r0
    23a2:	cd b7       	in	r28, 0x3d	; 61
    23a4:	de b7       	in	r29, 0x3e	; 62
    23a6:	9b 83       	std	Y+3, r25	; 0x03
    23a8:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    23aa:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu16OCR1B_Value){
    23ac:	8a 81       	ldd	r24, Y+2	; 0x02
    23ae:	9b 81       	ldd	r25, Y+3	; 0x03
    23b0:	00 97       	sbiw	r24, 0x00	; 0
    23b2:	59 f0       	breq	.+22     	; 0x23ca <TIMER1_enuGet_OCR1B+0x30>
		*Copy_pu16OCR1B_Value = OCR1B;
    23b4:	e8 e4       	ldi	r30, 0x48	; 72
    23b6:	f0 e0       	ldi	r31, 0x00	; 0
    23b8:	80 81       	ld	r24, Z
    23ba:	91 81       	ldd	r25, Z+1	; 0x01
    23bc:	ea 81       	ldd	r30, Y+2	; 0x02
    23be:	fb 81       	ldd	r31, Y+3	; 0x03
    23c0:	91 83       	std	Z+1, r25	; 0x01
    23c2:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    23c4:	81 e0       	ldi	r24, 0x01	; 1
    23c6:	89 83       	std	Y+1, r24	; 0x01
    23c8:	02 c0       	rjmp	.+4      	; 0x23ce <TIMER1_enuGet_OCR1B+0x34>
	}
	else
	{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    23ca:	83 e0       	ldi	r24, 0x03	; 3
    23cc:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    23ce:	89 81       	ldd	r24, Y+1	; 0x01
}
    23d0:	0f 90       	pop	r0
    23d2:	0f 90       	pop	r0
    23d4:	0f 90       	pop	r0
    23d6:	cf 91       	pop	r28
    23d8:	df 91       	pop	r29
    23da:	08 95       	ret

000023dc <TIMER1_enuGet_ICR1>:

ES_t TIMER1_enuGet_ICR1(u16* Copy_pu16ICR1_Value){
    23dc:	df 93       	push	r29
    23de:	cf 93       	push	r28
    23e0:	00 d0       	rcall	.+0      	; 0x23e2 <TIMER1_enuGet_ICR1+0x6>
    23e2:	0f 92       	push	r0
    23e4:	cd b7       	in	r28, 0x3d	; 61
    23e6:	de b7       	in	r29, 0x3e	; 62
    23e8:	9b 83       	std	Y+3, r25	; 0x03
    23ea:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    23ec:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu16ICR1_Value){
    23ee:	8a 81       	ldd	r24, Y+2	; 0x02
    23f0:	9b 81       	ldd	r25, Y+3	; 0x03
    23f2:	00 97       	sbiw	r24, 0x00	; 0
    23f4:	59 f0       	breq	.+22     	; 0x240c <TIMER1_enuGet_ICR1+0x30>
		*Copy_pu16ICR1_Value = ICR1;
    23f6:	e6 e4       	ldi	r30, 0x46	; 70
    23f8:	f0 e0       	ldi	r31, 0x00	; 0
    23fa:	80 81       	ld	r24, Z
    23fc:	91 81       	ldd	r25, Z+1	; 0x01
    23fe:	ea 81       	ldd	r30, Y+2	; 0x02
    2400:	fb 81       	ldd	r31, Y+3	; 0x03
    2402:	91 83       	std	Z+1, r25	; 0x01
    2404:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2406:	81 e0       	ldi	r24, 0x01	; 1
    2408:	89 83       	std	Y+1, r24	; 0x01
    240a:	02 c0       	rjmp	.+4      	; 0x2410 <TIMER1_enuGet_ICR1+0x34>
	}
	else
	{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    240c:	83 e0       	ldi	r24, 0x03	; 3
    240e:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2410:	89 81       	ldd	r24, Y+1	; 0x01
}
    2412:	0f 90       	pop	r0
    2414:	0f 90       	pop	r0
    2416:	0f 90       	pop	r0
    2418:	cf 91       	pop	r28
    241a:	df 91       	pop	r29
    241c:	08 95       	ret

0000241e <TIMER1_enuEnable_InputCapture_INT>:

ES_t TIMER1_enuEnable_InputCapture_INT(bool Copy_enuInterruptEnable) {
    241e:	df 93       	push	r29
    2420:	cf 93       	push	r28
    2422:	00 d0       	rcall	.+0      	; 0x2424 <TIMER1_enuEnable_InputCapture_INT+0x6>
    2424:	cd b7       	in	r28, 0x3d	; 61
    2426:	de b7       	in	r29, 0x3e	; 62
    2428:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    242a:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_enuInterruptEnable == true){
    242c:	8a 81       	ldd	r24, Y+2	; 0x02
    242e:	81 30       	cpi	r24, 0x01	; 1
    2430:	51 f4       	brne	.+20     	; 0x2446 <TIMER1_enuEnable_InputCapture_INT+0x28>
		TIMSK |= (MASK_BIT<<TICIE1); /** Input Capture Interrupt Disabled **/
    2432:	a9 e5       	ldi	r26, 0x59	; 89
    2434:	b0 e0       	ldi	r27, 0x00	; 0
    2436:	e9 e5       	ldi	r30, 0x59	; 89
    2438:	f0 e0       	ldi	r31, 0x00	; 0
    243a:	80 81       	ld	r24, Z
    243c:	80 62       	ori	r24, 0x20	; 32
    243e:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    2440:	81 e0       	ldi	r24, 0x01	; 1
    2442:	89 83       	std	Y+1, r24	; 0x01
    2444:	0c c0       	rjmp	.+24     	; 0x245e <TIMER1_enuEnable_InputCapture_INT+0x40>
	}
	else if(Copy_enuInterruptEnable == false)
    2446:	8a 81       	ldd	r24, Y+2	; 0x02
    2448:	88 23       	and	r24, r24
    244a:	49 f4       	brne	.+18     	; 0x245e <TIMER1_enuEnable_InputCapture_INT+0x40>
	{
		TIMSK &= ~(MASK_BIT<<TICIE1); /** Input Capture Interrupt Disabled **/
    244c:	a9 e5       	ldi	r26, 0x59	; 89
    244e:	b0 e0       	ldi	r27, 0x00	; 0
    2450:	e9 e5       	ldi	r30, 0x59	; 89
    2452:	f0 e0       	ldi	r31, 0x00	; 0
    2454:	80 81       	ld	r24, Z
    2456:	8f 7d       	andi	r24, 0xDF	; 223
    2458:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    245a:	81 e0       	ldi	r24, 0x01	; 1
    245c:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
    245e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2460:	0f 90       	pop	r0
    2462:	0f 90       	pop	r0
    2464:	cf 91       	pop	r28
    2466:	df 91       	pop	r29
    2468:	08 95       	ret

0000246a <TIMER1_enuEnable_OVF_INT>:
ES_t TIMER1_enuEnable_OVF_INT(bool Copy_enuInterruptEnable) {
    246a:	df 93       	push	r29
    246c:	cf 93       	push	r28
    246e:	00 d0       	rcall	.+0      	; 0x2470 <TIMER1_enuEnable_OVF_INT+0x6>
    2470:	cd b7       	in	r28, 0x3d	; 61
    2472:	de b7       	in	r29, 0x3e	; 62
    2474:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2476:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuInterruptEnable == true){
    2478:	8a 81       	ldd	r24, Y+2	; 0x02
    247a:	81 30       	cpi	r24, 0x01	; 1
    247c:	51 f4       	brne	.+20     	; 0x2492 <TIMER1_enuEnable_OVF_INT+0x28>
		TIMSK |=  (MASK_BIT<<TOIE1);  /** Overflow Interrupt Disabled **/
    247e:	a9 e5       	ldi	r26, 0x59	; 89
    2480:	b0 e0       	ldi	r27, 0x00	; 0
    2482:	e9 e5       	ldi	r30, 0x59	; 89
    2484:	f0 e0       	ldi	r31, 0x00	; 0
    2486:	80 81       	ld	r24, Z
    2488:	84 60       	ori	r24, 0x04	; 4
    248a:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    248c:	81 e0       	ldi	r24, 0x01	; 1
    248e:	89 83       	std	Y+1, r24	; 0x01
    2490:	0c c0       	rjmp	.+24     	; 0x24aa <TIMER1_enuEnable_OVF_INT+0x40>
	}
	else if(Copy_enuInterruptEnable == false)
    2492:	8a 81       	ldd	r24, Y+2	; 0x02
    2494:	88 23       	and	r24, r24
    2496:	49 f4       	brne	.+18     	; 0x24aa <TIMER1_enuEnable_OVF_INT+0x40>
	{
		TIMSK &= ~(MASK_BIT<<TOIE1);  /** Overflow Interrupt Disabled **/
    2498:	a9 e5       	ldi	r26, 0x59	; 89
    249a:	b0 e0       	ldi	r27, 0x00	; 0
    249c:	e9 e5       	ldi	r30, 0x59	; 89
    249e:	f0 e0       	ldi	r31, 0x00	; 0
    24a0:	80 81       	ld	r24, Z
    24a2:	8b 7f       	andi	r24, 0xFB	; 251
    24a4:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    24a6:	81 e0       	ldi	r24, 0x01	; 1
    24a8:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
    24aa:	89 81       	ldd	r24, Y+1	; 0x01
}
    24ac:	0f 90       	pop	r0
    24ae:	0f 90       	pop	r0
    24b0:	cf 91       	pop	r28
    24b2:	df 91       	pop	r29
    24b4:	08 95       	ret

000024b6 <TIMER1_enuEnable_OCRA_INT>:
ES_t TIMER1_enuEnable_OCRA_INT(bool Copy_enuInterruptEnable) {
    24b6:	df 93       	push	r29
    24b8:	cf 93       	push	r28
    24ba:	00 d0       	rcall	.+0      	; 0x24bc <TIMER1_enuEnable_OCRA_INT+0x6>
    24bc:	cd b7       	in	r28, 0x3d	; 61
    24be:	de b7       	in	r29, 0x3e	; 62
    24c0:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    24c2:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuInterruptEnable == true){
    24c4:	8a 81       	ldd	r24, Y+2	; 0x02
    24c6:	81 30       	cpi	r24, 0x01	; 1
    24c8:	51 f4       	brne	.+20     	; 0x24de <TIMER1_enuEnable_OCRA_INT+0x28>
		TIMSK |=  (MASK_BIT<<OCIE1A); /** Output Compare A Match Interrupt Disabled **/
    24ca:	a9 e5       	ldi	r26, 0x59	; 89
    24cc:	b0 e0       	ldi	r27, 0x00	; 0
    24ce:	e9 e5       	ldi	r30, 0x59	; 89
    24d0:	f0 e0       	ldi	r31, 0x00	; 0
    24d2:	80 81       	ld	r24, Z
    24d4:	80 61       	ori	r24, 0x10	; 16
    24d6:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    24d8:	81 e0       	ldi	r24, 0x01	; 1
    24da:	89 83       	std	Y+1, r24	; 0x01
    24dc:	0c c0       	rjmp	.+24     	; 0x24f6 <TIMER1_enuEnable_OCRA_INT+0x40>
	}
	else if(Copy_enuInterruptEnable == false)
    24de:	8a 81       	ldd	r24, Y+2	; 0x02
    24e0:	88 23       	and	r24, r24
    24e2:	49 f4       	brne	.+18     	; 0x24f6 <TIMER1_enuEnable_OCRA_INT+0x40>
	{
		TIMSK &= ~(MASK_BIT<<OCIE1A); /** Output Compare A Match Interrupt Disabled **/
    24e4:	a9 e5       	ldi	r26, 0x59	; 89
    24e6:	b0 e0       	ldi	r27, 0x00	; 0
    24e8:	e9 e5       	ldi	r30, 0x59	; 89
    24ea:	f0 e0       	ldi	r31, 0x00	; 0
    24ec:	80 81       	ld	r24, Z
    24ee:	8f 7e       	andi	r24, 0xEF	; 239
    24f0:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    24f2:	81 e0       	ldi	r24, 0x01	; 1
    24f4:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    24f6:	89 81       	ldd	r24, Y+1	; 0x01
}
    24f8:	0f 90       	pop	r0
    24fa:	0f 90       	pop	r0
    24fc:	cf 91       	pop	r28
    24fe:	df 91       	pop	r29
    2500:	08 95       	ret

00002502 <TIMER1_enuEnable_OCRB_INT>:
ES_t TIMER1_enuEnable_OCRB_INT(bool Copy_enuInterruptEnable) {
    2502:	df 93       	push	r29
    2504:	cf 93       	push	r28
    2506:	00 d0       	rcall	.+0      	; 0x2508 <TIMER1_enuEnable_OCRB_INT+0x6>
    2508:	cd b7       	in	r28, 0x3d	; 61
    250a:	de b7       	in	r29, 0x3e	; 62
    250c:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    250e:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuInterruptEnable == true){
    2510:	8a 81       	ldd	r24, Y+2	; 0x02
    2512:	81 30       	cpi	r24, 0x01	; 1
    2514:	51 f4       	brne	.+20     	; 0x252a <TIMER1_enuEnable_OCRB_INT+0x28>
		TIMSK |=  (MASK_BIT<<OCIE1B); /** Output Compare B Match Interrupt Disabled **/
    2516:	a9 e5       	ldi	r26, 0x59	; 89
    2518:	b0 e0       	ldi	r27, 0x00	; 0
    251a:	e9 e5       	ldi	r30, 0x59	; 89
    251c:	f0 e0       	ldi	r31, 0x00	; 0
    251e:	80 81       	ld	r24, Z
    2520:	88 60       	ori	r24, 0x08	; 8
    2522:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	89 83       	std	Y+1, r24	; 0x01
    2528:	0c c0       	rjmp	.+24     	; 0x2542 <TIMER1_enuEnable_OCRB_INT+0x40>
	}
	else if(Copy_enuInterruptEnable == false)
    252a:	8a 81       	ldd	r24, Y+2	; 0x02
    252c:	88 23       	and	r24, r24
    252e:	49 f4       	brne	.+18     	; 0x2542 <TIMER1_enuEnable_OCRB_INT+0x40>
	{
		TIMSK &= ~(MASK_BIT<<OCIE1B); /** Output Compare B Match Interrupt Disabled **/
    2530:	a9 e5       	ldi	r26, 0x59	; 89
    2532:	b0 e0       	ldi	r27, 0x00	; 0
    2534:	e9 e5       	ldi	r30, 0x59	; 89
    2536:	f0 e0       	ldi	r31, 0x00	; 0
    2538:	80 81       	ld	r24, Z
    253a:	87 7f       	andi	r24, 0xF7	; 247
    253c:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    253e:	81 e0       	ldi	r24, 0x01	; 1
    2540:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2542:	89 81       	ldd	r24, Y+1	; 0x01
}
    2544:	0f 90       	pop	r0
    2546:	0f 90       	pop	r0
    2548:	cf 91       	pop	r28
    254a:	df 91       	pop	r29
    254c:	08 95       	ret

0000254e <TIMER1_enuSetCallBack>:
ES_t TIMER1_enuSetCallBack(Timer1_ISRs_t Copy_enuTimer1_SelectedISR,volatile void (*Copy_pfunAppCallBack)(void)) {
    254e:	df 93       	push	r29
    2550:	cf 93       	push	r28
    2552:	00 d0       	rcall	.+0      	; 0x2554 <TIMER1_enuSetCallBack+0x6>
    2554:	00 d0       	rcall	.+0      	; 0x2556 <TIMER1_enuSetCallBack+0x8>
    2556:	00 d0       	rcall	.+0      	; 0x2558 <TIMER1_enuSetCallBack+0xa>
    2558:	cd b7       	in	r28, 0x3d	; 61
    255a:	de b7       	in	r29, 0x3e	; 62
    255c:	8a 83       	std	Y+2, r24	; 0x02
    255e:	7c 83       	std	Y+4, r23	; 0x04
    2560:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    2562:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pfunAppCallBack){
    2564:	8b 81       	ldd	r24, Y+3	; 0x03
    2566:	9c 81       	ldd	r25, Y+4	; 0x04
    2568:	00 97       	sbiw	r24, 0x00	; 0
    256a:	61 f1       	breq	.+88     	; 0x25c4 <TIMER1_enuSetCallBack+0x76>
		switch(Copy_enuTimer1_SelectedISR){
    256c:	8a 81       	ldd	r24, Y+2	; 0x02
    256e:	28 2f       	mov	r18, r24
    2570:	30 e0       	ldi	r19, 0x00	; 0
    2572:	3e 83       	std	Y+6, r19	; 0x06
    2574:	2d 83       	std	Y+5, r18	; 0x05
    2576:	8d 81       	ldd	r24, Y+5	; 0x05
    2578:	9e 81       	ldd	r25, Y+6	; 0x06
    257a:	82 30       	cpi	r24, 0x02	; 2
    257c:	91 05       	cpc	r25, r1
    257e:	89 f0       	breq	.+34     	; 0x25a2 <TIMER1_enuSetCallBack+0x54>
    2580:	2d 81       	ldd	r18, Y+5	; 0x05
    2582:	3e 81       	ldd	r19, Y+6	; 0x06
    2584:	23 30       	cpi	r18, 0x03	; 3
    2586:	31 05       	cpc	r19, r1
    2588:	99 f0       	breq	.+38     	; 0x25b0 <TIMER1_enuSetCallBack+0x62>
    258a:	8d 81       	ldd	r24, Y+5	; 0x05
    258c:	9e 81       	ldd	r25, Y+6	; 0x06
    258e:	81 30       	cpi	r24, 0x01	; 1
    2590:	91 05       	cpc	r25, r1
    2592:	a9 f4       	brne	.+42     	; 0x25be <TIMER1_enuSetCallBack+0x70>
		case Timer1_OCR1A_ISR:
				TIMER1_pfunComA_ISR_fun = Copy_pfunAppCallBack;
    2594:	8b 81       	ldd	r24, Y+3	; 0x03
    2596:	9c 81       	ldd	r25, Y+4	; 0x04
    2598:	90 93 fc 01 	sts	0x01FC, r25
    259c:	80 93 fb 01 	sts	0x01FB, r24
    25a0:	13 c0       	rjmp	.+38     	; 0x25c8 <TIMER1_enuSetCallBack+0x7a>
			break;
		case Timer1_OCR1B_ISR:
				TIMER1_pfunComB_ISR_fun = Copy_pfunAppCallBack;
    25a2:	8b 81       	ldd	r24, Y+3	; 0x03
    25a4:	9c 81       	ldd	r25, Y+4	; 0x04
    25a6:	90 93 fe 01 	sts	0x01FE, r25
    25aa:	80 93 fd 01 	sts	0x01FD, r24
    25ae:	0c c0       	rjmp	.+24     	; 0x25c8 <TIMER1_enuSetCallBack+0x7a>
			break;
		case Timer1_OVF_ISR:
				TIMER0_pfunOVF_ISR_fun = Copy_pfunAppCallBack;
    25b0:	8b 81       	ldd	r24, Y+3	; 0x03
    25b2:	9c 81       	ldd	r25, Y+4	; 0x04
    25b4:	90 93 f8 01 	sts	0x01F8, r25
    25b8:	80 93 f7 01 	sts	0x01F7, r24
    25bc:	05 c0       	rjmp	.+10     	; 0x25c8 <TIMER1_enuSetCallBack+0x7a>
			break;
		default:
			Local_enuErrorState = ES_OUT_OF_RANGE;
    25be:	82 e0       	ldi	r24, 0x02	; 2
    25c0:	89 83       	std	Y+1, r24	; 0x01
    25c2:	02 c0       	rjmp	.+4      	; 0x25c8 <TIMER1_enuSetCallBack+0x7a>
			}
		}

	}
	else{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    25c4:	83 e0       	ldi	r24, 0x03	; 3
    25c6:	89 83       	std	Y+1, r24	; 0x01
	}



	return Local_enuErrorState;
    25c8:	89 81       	ldd	r24, Y+1	; 0x01
}
    25ca:	26 96       	adiw	r28, 0x06	; 6
    25cc:	0f b6       	in	r0, 0x3f	; 63
    25ce:	f8 94       	cli
    25d0:	de bf       	out	0x3e, r29	; 62
    25d2:	0f be       	out	0x3f, r0	; 63
    25d4:	cd bf       	out	0x3d, r28	; 61
    25d6:	cf 91       	pop	r28
    25d8:	df 91       	pop	r29
    25da:	08 95       	ret

000025dc <TIMER2_enuInit>:
/***************** TCCR2 Watch window ************************
 * FOC2	WGM20 COM21	COM20 WGM21	CS22 CS21 CS20				 *
 *   0	  0	    0 	  0	   0	 1	  0	   0	TCCR2 = 0x13 *
 *************************************************************/

ES_t TIMER2_enuInit(Timer2_Configs_t Copy_strTimer2Configs){
    25dc:	df 93       	push	r29
    25de:	cf 93       	push	r28
    25e0:	00 d0       	rcall	.+0      	; 0x25e2 <TIMER2_enuInit+0x6>
    25e2:	00 d0       	rcall	.+0      	; 0x25e4 <TIMER2_enuInit+0x8>
    25e4:	cd b7       	in	r28, 0x3d	; 61
    25e6:	de b7       	in	r29, 0x3e	; 62
    25e8:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    25ea:	19 82       	std	Y+1, r1	; 0x01

	TCNT2 = 0;	//Empty
    25ec:	e4 e4       	ldi	r30, 0x44	; 68
    25ee:	f0 e0       	ldi	r31, 0x00	; 0
    25f0:	10 82       	st	Z, r1
	TCCR2 &= ~(MASK_BIT<<7); //Force output compare match: 0
    25f2:	a5 e4       	ldi	r26, 0x45	; 69
    25f4:	b0 e0       	ldi	r27, 0x00	; 0
    25f6:	e5 e4       	ldi	r30, 0x45	; 69
    25f8:	f0 e0       	ldi	r31, 0x00	; 0
    25fa:	80 81       	ld	r24, Z
    25fc:	8f 77       	andi	r24, 0x7F	; 127
    25fe:	8c 93       	st	X, r24

	/*******************************************/
	/*********** Wave Generation Mode **********/
	/*******************************************/
	switch(Copy_strTimer2Configs.WaveGenerationMode){
    2600:	8a 81       	ldd	r24, Y+2	; 0x02
    2602:	86 95       	lsr	r24
    2604:	86 95       	lsr	r24
    2606:	86 95       	lsr	r24
    2608:	83 70       	andi	r24, 0x03	; 3
    260a:	28 2f       	mov	r18, r24
    260c:	30 e0       	ldi	r19, 0x00	; 0
    260e:	3c 83       	std	Y+4, r19	; 0x04
    2610:	2b 83       	std	Y+3, r18	; 0x03
    2612:	8b 81       	ldd	r24, Y+3	; 0x03
    2614:	9c 81       	ldd	r25, Y+4	; 0x04
    2616:	81 30       	cpi	r24, 0x01	; 1
    2618:	91 05       	cpc	r25, r1
    261a:	a1 f1       	breq	.+104    	; 0x2684 <TIMER2_enuInit+0xa8>
    261c:	2b 81       	ldd	r18, Y+3	; 0x03
    261e:	3c 81       	ldd	r19, Y+4	; 0x04
    2620:	22 30       	cpi	r18, 0x02	; 2
    2622:	31 05       	cpc	r19, r1
    2624:	2c f4       	brge	.+10     	; 0x2630 <TIMER2_enuInit+0x54>
    2626:	8b 81       	ldd	r24, Y+3	; 0x03
    2628:	9c 81       	ldd	r25, Y+4	; 0x04
    262a:	00 97       	sbiw	r24, 0x00	; 0
    262c:	71 f0       	breq	.+28     	; 0x264a <TIMER2_enuInit+0x6e>
    262e:	65 c0       	rjmp	.+202    	; 0x26fa <TIMER2_enuInit+0x11e>
    2630:	2b 81       	ldd	r18, Y+3	; 0x03
    2632:	3c 81       	ldd	r19, Y+4	; 0x04
    2634:	22 30       	cpi	r18, 0x02	; 2
    2636:	31 05       	cpc	r19, r1
    2638:	09 f4       	brne	.+2      	; 0x263c <TIMER2_enuInit+0x60>
    263a:	41 c0       	rjmp	.+130    	; 0x26be <TIMER2_enuInit+0xe2>
    263c:	8b 81       	ldd	r24, Y+3	; 0x03
    263e:	9c 81       	ldd	r25, Y+4	; 0x04
    2640:	83 30       	cpi	r24, 0x03	; 3
    2642:	91 05       	cpc	r25, r1
    2644:	09 f4       	brne	.+2      	; 0x2648 <TIMER2_enuInit+0x6c>
    2646:	4a c0       	rjmp	.+148    	; 0x26dc <TIMER2_enuInit+0x100>
    2648:	58 c0       	rjmp	.+176    	; 0x26fa <TIMER2_enuInit+0x11e>
	case Timer2_OVF_Mode:
		TCCR2 &= ~(MASK_BIT<<WGM20);
    264a:	a5 e4       	ldi	r26, 0x45	; 69
    264c:	b0 e0       	ldi	r27, 0x00	; 0
    264e:	e5 e4       	ldi	r30, 0x45	; 69
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	80 81       	ld	r24, Z
    2654:	8f 7b       	andi	r24, 0xBF	; 191
    2656:	8c 93       	st	X, r24
		TCCR2 &= ~(MASK_BIT<<WGM21);
    2658:	a5 e4       	ldi	r26, 0x45	; 69
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	e5 e4       	ldi	r30, 0x45	; 69
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	80 81       	ld	r24, Z
    2662:	87 7f       	andi	r24, 0xF7	; 247
    2664:	8c 93       	st	X, r24

		TIMSK |=  (MASK_BIT<<TOIE2); //Overflow INT Enabled
    2666:	a9 e5       	ldi	r26, 0x59	; 89
    2668:	b0 e0       	ldi	r27, 0x00	; 0
    266a:	e9 e5       	ldi	r30, 0x59	; 89
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	80 81       	ld	r24, Z
    2670:	80 64       	ori	r24, 0x40	; 64
    2672:	8c 93       	st	X, r24
		TIMSK &= ~(MASK_BIT<<OCIE2);
    2674:	a9 e5       	ldi	r26, 0x59	; 89
    2676:	b0 e0       	ldi	r27, 0x00	; 0
    2678:	e9 e5       	ldi	r30, 0x59	; 89
    267a:	f0 e0       	ldi	r31, 0x00	; 0
    267c:	80 81       	ld	r24, Z
    267e:	8f 77       	andi	r24, 0x7F	; 127
    2680:	8c 93       	st	X, r24
    2682:	3d c0       	rjmp	.+122    	; 0x26fe <TIMER2_enuInit+0x122>
		break;
	case Timer2_CTC_Mode:
		TCCR2 &= ~(MASK_BIT<<WGM20);
    2684:	a5 e4       	ldi	r26, 0x45	; 69
    2686:	b0 e0       	ldi	r27, 0x00	; 0
    2688:	e5 e4       	ldi	r30, 0x45	; 69
    268a:	f0 e0       	ldi	r31, 0x00	; 0
    268c:	80 81       	ld	r24, Z
    268e:	8f 7b       	andi	r24, 0xBF	; 191
    2690:	8c 93       	st	X, r24
		TCCR2 |=  (MASK_BIT<<WGM21);
    2692:	a5 e4       	ldi	r26, 0x45	; 69
    2694:	b0 e0       	ldi	r27, 0x00	; 0
    2696:	e5 e4       	ldi	r30, 0x45	; 69
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	80 81       	ld	r24, Z
    269c:	88 60       	ori	r24, 0x08	; 8
    269e:	8c 93       	st	X, r24

		TIMSK &= ~(MASK_BIT<<TOIE2); //Overflow INT Disabled
    26a0:	a9 e5       	ldi	r26, 0x59	; 89
    26a2:	b0 e0       	ldi	r27, 0x00	; 0
    26a4:	e9 e5       	ldi	r30, 0x59	; 89
    26a6:	f0 e0       	ldi	r31, 0x00	; 0
    26a8:	80 81       	ld	r24, Z
    26aa:	8f 7b       	andi	r24, 0xBF	; 191
    26ac:	8c 93       	st	X, r24
		TIMSK |=  (MASK_BIT<<OCIE2); //Output Compare Match INT Enabled
    26ae:	a9 e5       	ldi	r26, 0x59	; 89
    26b0:	b0 e0       	ldi	r27, 0x00	; 0
    26b2:	e9 e5       	ldi	r30, 0x59	; 89
    26b4:	f0 e0       	ldi	r31, 0x00	; 0
    26b6:	80 81       	ld	r24, Z
    26b8:	80 68       	ori	r24, 0x80	; 128
    26ba:	8c 93       	st	X, r24
    26bc:	20 c0       	rjmp	.+64     	; 0x26fe <TIMER2_enuInit+0x122>
		break;
	case Timer2_PWM_Fast:
		TCCR2 |=  (MASK_BIT<<WGM20);
    26be:	a5 e4       	ldi	r26, 0x45	; 69
    26c0:	b0 e0       	ldi	r27, 0x00	; 0
    26c2:	e5 e4       	ldi	r30, 0x45	; 69
    26c4:	f0 e0       	ldi	r31, 0x00	; 0
    26c6:	80 81       	ld	r24, Z
    26c8:	80 64       	ori	r24, 0x40	; 64
    26ca:	8c 93       	st	X, r24
		TCCR2 |=  (MASK_BIT<<WGM21);
    26cc:	a5 e4       	ldi	r26, 0x45	; 69
    26ce:	b0 e0       	ldi	r27, 0x00	; 0
    26d0:	e5 e4       	ldi	r30, 0x45	; 69
    26d2:	f0 e0       	ldi	r31, 0x00	; 0
    26d4:	80 81       	ld	r24, Z
    26d6:	88 60       	ori	r24, 0x08	; 8
    26d8:	8c 93       	st	X, r24
    26da:	11 c0       	rjmp	.+34     	; 0x26fe <TIMER2_enuInit+0x122>
		break;
	case Timer2_PWM_Phase:
		TCCR2 |=  (MASK_BIT<<WGM20);
    26dc:	a5 e4       	ldi	r26, 0x45	; 69
    26de:	b0 e0       	ldi	r27, 0x00	; 0
    26e0:	e5 e4       	ldi	r30, 0x45	; 69
    26e2:	f0 e0       	ldi	r31, 0x00	; 0
    26e4:	80 81       	ld	r24, Z
    26e6:	80 64       	ori	r24, 0x40	; 64
    26e8:	8c 93       	st	X, r24
		TCCR2 &= ~(MASK_BIT<<WGM21);
    26ea:	a5 e4       	ldi	r26, 0x45	; 69
    26ec:	b0 e0       	ldi	r27, 0x00	; 0
    26ee:	e5 e4       	ldi	r30, 0x45	; 69
    26f0:	f0 e0       	ldi	r31, 0x00	; 0
    26f2:	80 81       	ld	r24, Z
    26f4:	87 7f       	andi	r24, 0xF7	; 247
    26f6:	8c 93       	st	X, r24
    26f8:	02 c0       	rjmp	.+4      	; 0x26fe <TIMER2_enuInit+0x122>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    26fa:	82 e0       	ldi	r24, 0x02	; 2
    26fc:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    26fe:	89 81       	ldd	r24, Y+1	; 0x01
    2700:	82 30       	cpi	r24, 0x02	; 2
    2702:	09 f4       	brne	.+2      	; 0x2706 <TIMER2_enuInit+0x12a>
    2704:	4a c0       	rjmp	.+148    	; 0x279a <TIMER2_enuInit+0x1be>

		/*******************************************/
		/*********** OUTPUT COMPARE MODE ***********/
		/*******************************************/
		if(Copy_strTimer2Configs.OutputCompareMode >= Timer2_OC2_Disabled
    2706:	8a 81       	ldd	r24, Y+2	; 0x02
    2708:	82 95       	swap	r24
    270a:	86 95       	lsr	r24
    270c:	87 70       	andi	r24, 0x07	; 7
    270e:	83 70       	andi	r24, 0x03	; 3
    2710:	88 2f       	mov	r24, r24
    2712:	90 e0       	ldi	r25, 0x00	; 0
    2714:	99 23       	and	r25, r25
    2716:	0c f4       	brge	.+2      	; 0x271a <TIMER2_enuInit+0x13e>
    2718:	3e c0       	rjmp	.+124    	; 0x2796 <TIMER2_enuInit+0x1ba>
    271a:	8a 81       	ldd	r24, Y+2	; 0x02
    271c:	82 95       	swap	r24
    271e:	86 95       	lsr	r24
    2720:	87 70       	andi	r24, 0x07	; 7
    2722:	83 70       	andi	r24, 0x03	; 3
    2724:	88 2f       	mov	r24, r24
    2726:	90 e0       	ldi	r25, 0x00	; 0
    2728:	84 30       	cpi	r24, 0x04	; 4
    272a:	91 05       	cpc	r25, r1
    272c:	a4 f5       	brge	.+104    	; 0x2796 <TIMER2_enuInit+0x1ba>
				&& Copy_strTimer2Configs.OutputCompareMode <= Timer2_OC2_Set){

			TCCR2 |= (Copy_strTimer2Configs.OutputCompareMode<<COM20);
    272e:	a5 e4       	ldi	r26, 0x45	; 69
    2730:	b0 e0       	ldi	r27, 0x00	; 0
    2732:	e5 e4       	ldi	r30, 0x45	; 69
    2734:	f0 e0       	ldi	r31, 0x00	; 0
    2736:	80 81       	ld	r24, Z
    2738:	28 2f       	mov	r18, r24
    273a:	8a 81       	ldd	r24, Y+2	; 0x02
    273c:	82 95       	swap	r24
    273e:	86 95       	lsr	r24
    2740:	87 70       	andi	r24, 0x07	; 7
    2742:	83 70       	andi	r24, 0x03	; 3
    2744:	88 2f       	mov	r24, r24
    2746:	90 e0       	ldi	r25, 0x00	; 0
    2748:	82 95       	swap	r24
    274a:	92 95       	swap	r25
    274c:	90 7f       	andi	r25, 0xF0	; 240
    274e:	98 27       	eor	r25, r24
    2750:	80 7f       	andi	r24, 0xF0	; 240
    2752:	98 27       	eor	r25, r24
    2754:	82 2b       	or	r24, r18
    2756:	8c 93       	st	X, r24

			/*******************************************/
			/********** Clock Mode Selection ***********/
			/*******************************************/
			if(Copy_strTimer2Configs.ClockSourceSelect >= Timer2_PRES_Disabled
    2758:	8a 81       	ldd	r24, Y+2	; 0x02
    275a:	87 70       	andi	r24, 0x07	; 7
    275c:	88 2f       	mov	r24, r24
    275e:	90 e0       	ldi	r25, 0x00	; 0
    2760:	99 23       	and	r25, r25
    2762:	b4 f0       	brlt	.+44     	; 0x2790 <TIMER2_enuInit+0x1b4>
    2764:	8a 81       	ldd	r24, Y+2	; 0x02
    2766:	87 70       	andi	r24, 0x07	; 7
    2768:	88 2f       	mov	r24, r24
    276a:	90 e0       	ldi	r25, 0x00	; 0
    276c:	88 30       	cpi	r24, 0x08	; 8
    276e:	91 05       	cpc	r25, r1
    2770:	7c f4       	brge	.+30     	; 0x2790 <TIMER2_enuInit+0x1b4>
					&& Copy_strTimer2Configs.ClockSourceSelect <= Timer2_PRES_1024){

				TCCR2 |= (Copy_strTimer2Configs.ClockSourceSelect<<CS20);
    2772:	a5 e4       	ldi	r26, 0x45	; 69
    2774:	b0 e0       	ldi	r27, 0x00	; 0
    2776:	e5 e4       	ldi	r30, 0x45	; 69
    2778:	f0 e0       	ldi	r31, 0x00	; 0
    277a:	90 81       	ld	r25, Z
    277c:	8a 81       	ldd	r24, Y+2	; 0x02
    277e:	87 70       	andi	r24, 0x07	; 7
    2780:	89 2b       	or	r24, r25
    2782:	8c 93       	st	X, r24

				Local_enuErrorState = TIMER2_enuUpdatePrescaler(Copy_strTimer2Configs.ClockSourceSelect);
    2784:	8a 81       	ldd	r24, Y+2	; 0x02
    2786:	87 70       	andi	r24, 0x07	; 7
    2788:	0e 94 d5 13 	call	0x27aa	; 0x27aa <TIMER2_enuUpdatePrescaler>
    278c:	89 83       	std	Y+1, r24	; 0x01
    278e:	05 c0       	rjmp	.+10     	; 0x279a <TIMER2_enuInit+0x1be>
			}
			else{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    2790:	82 e0       	ldi	r24, 0x02	; 2
    2792:	89 83       	std	Y+1, r24	; 0x01
    2794:	02 c0       	rjmp	.+4      	; 0x279a <TIMER2_enuInit+0x1be>
			}
		}
		else{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    2796:	82 e0       	ldi	r24, 0x02	; 2
    2798:	89 83       	std	Y+1, r24	; 0x01
		}
	}
	return Local_enuErrorState;
    279a:	89 81       	ldd	r24, Y+1	; 0x01
}
    279c:	0f 90       	pop	r0
    279e:	0f 90       	pop	r0
    27a0:	0f 90       	pop	r0
    27a2:	0f 90       	pop	r0
    27a4:	cf 91       	pop	r28
    27a6:	df 91       	pop	r29
    27a8:	08 95       	ret

000027aa <TIMER2_enuUpdatePrescaler>:
ES_t TIMER2_enuUpdatePrescaler(Timer2_Pres_t Copy_enuTimer2_Pres){
    27aa:	df 93       	push	r29
    27ac:	cf 93       	push	r28
    27ae:	00 d0       	rcall	.+0      	; 0x27b0 <TIMER2_enuUpdatePrescaler+0x6>
    27b0:	00 d0       	rcall	.+0      	; 0x27b2 <TIMER2_enuUpdatePrescaler+0x8>
    27b2:	cd b7       	in	r28, 0x3d	; 61
    27b4:	de b7       	in	r29, 0x3e	; 62
    27b6:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    27b8:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_enuTimer2_Pres){
    27ba:	8a 81       	ldd	r24, Y+2	; 0x02
    27bc:	28 2f       	mov	r18, r24
    27be:	30 e0       	ldi	r19, 0x00	; 0
    27c0:	3c 83       	std	Y+4, r19	; 0x04
    27c2:	2b 83       	std	Y+3, r18	; 0x03
    27c4:	8b 81       	ldd	r24, Y+3	; 0x03
    27c6:	9c 81       	ldd	r25, Y+4	; 0x04
    27c8:	83 30       	cpi	r24, 0x03	; 3
    27ca:	91 05       	cpc	r25, r1
    27cc:	09 f4       	brne	.+2      	; 0x27d0 <TIMER2_enuUpdatePrescaler+0x26>
    27ce:	4f c0       	rjmp	.+158    	; 0x286e <TIMER2_enuUpdatePrescaler+0xc4>
    27d0:	2b 81       	ldd	r18, Y+3	; 0x03
    27d2:	3c 81       	ldd	r19, Y+4	; 0x04
    27d4:	24 30       	cpi	r18, 0x04	; 4
    27d6:	31 05       	cpc	r19, r1
    27d8:	7c f4       	brge	.+30     	; 0x27f8 <TIMER2_enuUpdatePrescaler+0x4e>
    27da:	8b 81       	ldd	r24, Y+3	; 0x03
    27dc:	9c 81       	ldd	r25, Y+4	; 0x04
    27de:	81 30       	cpi	r24, 0x01	; 1
    27e0:	91 05       	cpc	r25, r1
    27e2:	59 f1       	breq	.+86     	; 0x283a <TIMER2_enuUpdatePrescaler+0x90>
    27e4:	2b 81       	ldd	r18, Y+3	; 0x03
    27e6:	3c 81       	ldd	r19, Y+4	; 0x04
    27e8:	22 30       	cpi	r18, 0x02	; 2
    27ea:	31 05       	cpc	r19, r1
    27ec:	9c f5       	brge	.+102    	; 0x2854 <TIMER2_enuUpdatePrescaler+0xaa>
    27ee:	8b 81       	ldd	r24, Y+3	; 0x03
    27f0:	9c 81       	ldd	r25, Y+4	; 0x04
    27f2:	00 97       	sbiw	r24, 0x00	; 0
    27f4:	c9 f0       	breq	.+50     	; 0x2828 <TIMER2_enuUpdatePrescaler+0x7e>
    27f6:	7c c0       	rjmp	.+248    	; 0x28f0 <TIMER2_enuUpdatePrescaler+0x146>
    27f8:	2b 81       	ldd	r18, Y+3	; 0x03
    27fa:	3c 81       	ldd	r19, Y+4	; 0x04
    27fc:	25 30       	cpi	r18, 0x05	; 5
    27fe:	31 05       	cpc	r19, r1
    2800:	09 f4       	brne	.+2      	; 0x2804 <TIMER2_enuUpdatePrescaler+0x5a>
    2802:	4f c0       	rjmp	.+158    	; 0x28a2 <TIMER2_enuUpdatePrescaler+0xf8>
    2804:	8b 81       	ldd	r24, Y+3	; 0x03
    2806:	9c 81       	ldd	r25, Y+4	; 0x04
    2808:	85 30       	cpi	r24, 0x05	; 5
    280a:	91 05       	cpc	r25, r1
    280c:	ec f1       	brlt	.+122    	; 0x2888 <TIMER2_enuUpdatePrescaler+0xde>
    280e:	2b 81       	ldd	r18, Y+3	; 0x03
    2810:	3c 81       	ldd	r19, Y+4	; 0x04
    2812:	26 30       	cpi	r18, 0x06	; 6
    2814:	31 05       	cpc	r19, r1
    2816:	09 f4       	brne	.+2      	; 0x281a <TIMER2_enuUpdatePrescaler+0x70>
    2818:	51 c0       	rjmp	.+162    	; 0x28bc <TIMER2_enuUpdatePrescaler+0x112>
    281a:	8b 81       	ldd	r24, Y+3	; 0x03
    281c:	9c 81       	ldd	r25, Y+4	; 0x04
    281e:	87 30       	cpi	r24, 0x07	; 7
    2820:	91 05       	cpc	r25, r1
    2822:	09 f4       	brne	.+2      	; 0x2826 <TIMER2_enuUpdatePrescaler+0x7c>
    2824:	58 c0       	rjmp	.+176    	; 0x28d6 <TIMER2_enuUpdatePrescaler+0x12c>
    2826:	64 c0       	rjmp	.+200    	; 0x28f0 <TIMER2_enuUpdatePrescaler+0x146>
	case Timer2_PRES_Disabled:
		Timer2_u32PrescalerVal = 0;
    2828:	10 92 7c 01 	sts	0x017C, r1
    282c:	10 92 7d 01 	sts	0x017D, r1
    2830:	10 92 7e 01 	sts	0x017E, r1
    2834:	10 92 7f 01 	sts	0x017F, r1
    2838:	5d c0       	rjmp	.+186    	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	case Timer2_PRES_1:
		Timer2_u32PrescalerVal = 1;
    283a:	81 e0       	ldi	r24, 0x01	; 1
    283c:	90 e0       	ldi	r25, 0x00	; 0
    283e:	a0 e0       	ldi	r26, 0x00	; 0
    2840:	b0 e0       	ldi	r27, 0x00	; 0
    2842:	80 93 7c 01 	sts	0x017C, r24
    2846:	90 93 7d 01 	sts	0x017D, r25
    284a:	a0 93 7e 01 	sts	0x017E, r26
    284e:	b0 93 7f 01 	sts	0x017F, r27
    2852:	50 c0       	rjmp	.+160    	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	case Timer2_PRES_8:
		Timer2_u32PrescalerVal = 8;
    2854:	88 e0       	ldi	r24, 0x08	; 8
    2856:	90 e0       	ldi	r25, 0x00	; 0
    2858:	a0 e0       	ldi	r26, 0x00	; 0
    285a:	b0 e0       	ldi	r27, 0x00	; 0
    285c:	80 93 7c 01 	sts	0x017C, r24
    2860:	90 93 7d 01 	sts	0x017D, r25
    2864:	a0 93 7e 01 	sts	0x017E, r26
    2868:	b0 93 7f 01 	sts	0x017F, r27
    286c:	43 c0       	rjmp	.+134    	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	case Timer2_PRES_32:
		Timer2_u32PrescalerVal = 32;
    286e:	80 e2       	ldi	r24, 0x20	; 32
    2870:	90 e0       	ldi	r25, 0x00	; 0
    2872:	a0 e0       	ldi	r26, 0x00	; 0
    2874:	b0 e0       	ldi	r27, 0x00	; 0
    2876:	80 93 7c 01 	sts	0x017C, r24
    287a:	90 93 7d 01 	sts	0x017D, r25
    287e:	a0 93 7e 01 	sts	0x017E, r26
    2882:	b0 93 7f 01 	sts	0x017F, r27
    2886:	36 c0       	rjmp	.+108    	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	case Timer2_PRES_64:
		Timer2_u32PrescalerVal = 64;
    2888:	80 e4       	ldi	r24, 0x40	; 64
    288a:	90 e0       	ldi	r25, 0x00	; 0
    288c:	a0 e0       	ldi	r26, 0x00	; 0
    288e:	b0 e0       	ldi	r27, 0x00	; 0
    2890:	80 93 7c 01 	sts	0x017C, r24
    2894:	90 93 7d 01 	sts	0x017D, r25
    2898:	a0 93 7e 01 	sts	0x017E, r26
    289c:	b0 93 7f 01 	sts	0x017F, r27
    28a0:	29 c0       	rjmp	.+82     	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	case Timer2_PRES_128:
		Timer2_u32PrescalerVal = 128;
    28a2:	80 e8       	ldi	r24, 0x80	; 128
    28a4:	90 e0       	ldi	r25, 0x00	; 0
    28a6:	a0 e0       	ldi	r26, 0x00	; 0
    28a8:	b0 e0       	ldi	r27, 0x00	; 0
    28aa:	80 93 7c 01 	sts	0x017C, r24
    28ae:	90 93 7d 01 	sts	0x017D, r25
    28b2:	a0 93 7e 01 	sts	0x017E, r26
    28b6:	b0 93 7f 01 	sts	0x017F, r27
    28ba:	1c c0       	rjmp	.+56     	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	case Timer2_PRES_256:
		Timer2_u32PrescalerVal = 256;
    28bc:	80 e0       	ldi	r24, 0x00	; 0
    28be:	91 e0       	ldi	r25, 0x01	; 1
    28c0:	a0 e0       	ldi	r26, 0x00	; 0
    28c2:	b0 e0       	ldi	r27, 0x00	; 0
    28c4:	80 93 7c 01 	sts	0x017C, r24
    28c8:	90 93 7d 01 	sts	0x017D, r25
    28cc:	a0 93 7e 01 	sts	0x017E, r26
    28d0:	b0 93 7f 01 	sts	0x017F, r27
    28d4:	0f c0       	rjmp	.+30     	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	case Timer2_PRES_1024:
		Timer2_u32PrescalerVal = 1024;
    28d6:	80 e0       	ldi	r24, 0x00	; 0
    28d8:	94 e0       	ldi	r25, 0x04	; 4
    28da:	a0 e0       	ldi	r26, 0x00	; 0
    28dc:	b0 e0       	ldi	r27, 0x00	; 0
    28de:	80 93 7c 01 	sts	0x017C, r24
    28e2:	90 93 7d 01 	sts	0x017D, r25
    28e6:	a0 93 7e 01 	sts	0x017E, r26
    28ea:	b0 93 7f 01 	sts	0x017F, r27
    28ee:	02 c0       	rjmp	.+4      	; 0x28f4 <TIMER2_enuUpdatePrescaler+0x14a>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    28f0:	82 e0       	ldi	r24, 0x02	; 2
    28f2:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    28f4:	89 81       	ldd	r24, Y+1	; 0x01
    28f6:	82 30       	cpi	r24, 0x02	; 2
    28f8:	11 f0       	breq	.+4      	; 0x28fe <TIMER2_enuUpdatePrescaler+0x154>
		Local_enuErrorState = ES_OK;
    28fa:	81 e0       	ldi	r24, 0x01	; 1
    28fc:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    28fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    2900:	0f 90       	pop	r0
    2902:	0f 90       	pop	r0
    2904:	0f 90       	pop	r0
    2906:	0f 90       	pop	r0
    2908:	cf 91       	pop	r28
    290a:	df 91       	pop	r29
    290c:	08 95       	ret

0000290e <TIMER2_enuSetOutputCompareMode>:
ES_t TIMER2_enuSetOutputCompareMode(Timer2_OCM_t Copy_enuTimer2_OCM){
    290e:	df 93       	push	r29
    2910:	cf 93       	push	r28
    2912:	00 d0       	rcall	.+0      	; 0x2914 <TIMER2_enuSetOutputCompareMode+0x6>
    2914:	cd b7       	in	r28, 0x3d	; 61
    2916:	de b7       	in	r29, 0x3e	; 62
    2918:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    291a:	19 82       	std	Y+1, r1	; 0x01
	/****** OUTPUT COMPARE MODE ******/
	if(Copy_enuTimer2_OCM >= Timer2_OC2_Disabled
    291c:	8a 81       	ldd	r24, Y+2	; 0x02
    291e:	84 30       	cpi	r24, 0x04	; 4
    2920:	88 f4       	brcc	.+34     	; 0x2944 <TIMER2_enuSetOutputCompareMode+0x36>
			&& Copy_enuTimer2_OCM <= Timer2_OC2_Set){

		TCCR2 |= (Copy_enuTimer2_OCM<<COM20);
    2922:	a5 e4       	ldi	r26, 0x45	; 69
    2924:	b0 e0       	ldi	r27, 0x00	; 0
    2926:	e5 e4       	ldi	r30, 0x45	; 69
    2928:	f0 e0       	ldi	r31, 0x00	; 0
    292a:	80 81       	ld	r24, Z
    292c:	28 2f       	mov	r18, r24
    292e:	8a 81       	ldd	r24, Y+2	; 0x02
    2930:	88 2f       	mov	r24, r24
    2932:	90 e0       	ldi	r25, 0x00	; 0
    2934:	82 95       	swap	r24
    2936:	92 95       	swap	r25
    2938:	90 7f       	andi	r25, 0xF0	; 240
    293a:	98 27       	eor	r25, r24
    293c:	80 7f       	andi	r24, 0xF0	; 240
    293e:	98 27       	eor	r25, r24
    2940:	82 2b       	or	r24, r18
    2942:	8c 93       	st	X, r24
	}
	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    2944:	89 81       	ldd	r24, Y+1	; 0x01
    2946:	82 30       	cpi	r24, 0x02	; 2
    2948:	11 f0       	breq	.+4      	; 0x294e <TIMER2_enuSetOutputCompareMode+0x40>
		Local_enuErrorState = ES_OK;
    294a:	81 e0       	ldi	r24, 0x01	; 1
    294c:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    294e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2950:	0f 90       	pop	r0
    2952:	0f 90       	pop	r0
    2954:	cf 91       	pop	r28
    2956:	df 91       	pop	r29
    2958:	08 95       	ret

0000295a <TIMER2_enuSetWaveGenMode>:
ES_t TIMER2_enuSetWaveGenMode(Timer2_WGM_t Copy_enuTimer2_WGM){
    295a:	df 93       	push	r29
    295c:	cf 93       	push	r28
    295e:	00 d0       	rcall	.+0      	; 0x2960 <TIMER2_enuSetWaveGenMode+0x6>
    2960:	00 d0       	rcall	.+0      	; 0x2962 <TIMER2_enuSetWaveGenMode+0x8>
    2962:	cd b7       	in	r28, 0x3d	; 61
    2964:	de b7       	in	r29, 0x3e	; 62
    2966:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2968:	19 82       	std	Y+1, r1	; 0x01
	/********* Wave Generation Mode*******/
	switch(Copy_enuTimer2_WGM){
    296a:	8a 81       	ldd	r24, Y+2	; 0x02
    296c:	28 2f       	mov	r18, r24
    296e:	30 e0       	ldi	r19, 0x00	; 0
    2970:	3c 83       	std	Y+4, r19	; 0x04
    2972:	2b 83       	std	Y+3, r18	; 0x03
    2974:	8b 81       	ldd	r24, Y+3	; 0x03
    2976:	9c 81       	ldd	r25, Y+4	; 0x04
    2978:	81 30       	cpi	r24, 0x01	; 1
    297a:	91 05       	cpc	r25, r1
    297c:	21 f1       	breq	.+72     	; 0x29c6 <TIMER2_enuSetWaveGenMode+0x6c>
    297e:	2b 81       	ldd	r18, Y+3	; 0x03
    2980:	3c 81       	ldd	r19, Y+4	; 0x04
    2982:	22 30       	cpi	r18, 0x02	; 2
    2984:	31 05       	cpc	r19, r1
    2986:	2c f4       	brge	.+10     	; 0x2992 <TIMER2_enuSetWaveGenMode+0x38>
    2988:	8b 81       	ldd	r24, Y+3	; 0x03
    298a:	9c 81       	ldd	r25, Y+4	; 0x04
    298c:	00 97       	sbiw	r24, 0x00	; 0
    298e:	61 f0       	breq	.+24     	; 0x29a8 <TIMER2_enuSetWaveGenMode+0x4e>
    2990:	47 c0       	rjmp	.+142    	; 0x2a20 <TIMER2_enuSetWaveGenMode+0xc6>
    2992:	2b 81       	ldd	r18, Y+3	; 0x03
    2994:	3c 81       	ldd	r19, Y+4	; 0x04
    2996:	22 30       	cpi	r18, 0x02	; 2
    2998:	31 05       	cpc	r19, r1
    299a:	21 f1       	breq	.+72     	; 0x29e4 <TIMER2_enuSetWaveGenMode+0x8a>
    299c:	8b 81       	ldd	r24, Y+3	; 0x03
    299e:	9c 81       	ldd	r25, Y+4	; 0x04
    29a0:	83 30       	cpi	r24, 0x03	; 3
    29a2:	91 05       	cpc	r25, r1
    29a4:	71 f1       	breq	.+92     	; 0x2a02 <TIMER2_enuSetWaveGenMode+0xa8>
    29a6:	3c c0       	rjmp	.+120    	; 0x2a20 <TIMER2_enuSetWaveGenMode+0xc6>
	case Timer2_OVF_Mode:
		TCCR2 &= ~(MASK_BIT<<WGM20);
    29a8:	a5 e4       	ldi	r26, 0x45	; 69
    29aa:	b0 e0       	ldi	r27, 0x00	; 0
    29ac:	e5 e4       	ldi	r30, 0x45	; 69
    29ae:	f0 e0       	ldi	r31, 0x00	; 0
    29b0:	80 81       	ld	r24, Z
    29b2:	8f 7b       	andi	r24, 0xBF	; 191
    29b4:	8c 93       	st	X, r24
		TCCR2 &= ~(MASK_BIT<<WGM21);
    29b6:	a5 e4       	ldi	r26, 0x45	; 69
    29b8:	b0 e0       	ldi	r27, 0x00	; 0
    29ba:	e5 e4       	ldi	r30, 0x45	; 69
    29bc:	f0 e0       	ldi	r31, 0x00	; 0
    29be:	80 81       	ld	r24, Z
    29c0:	87 7f       	andi	r24, 0xF7	; 247
    29c2:	8c 93       	st	X, r24
    29c4:	2f c0       	rjmp	.+94     	; 0x2a24 <TIMER2_enuSetWaveGenMode+0xca>
		break;
	case Timer2_CTC_Mode:
		TCCR2 &= ~(MASK_BIT<<WGM20);
    29c6:	a5 e4       	ldi	r26, 0x45	; 69
    29c8:	b0 e0       	ldi	r27, 0x00	; 0
    29ca:	e5 e4       	ldi	r30, 0x45	; 69
    29cc:	f0 e0       	ldi	r31, 0x00	; 0
    29ce:	80 81       	ld	r24, Z
    29d0:	8f 7b       	andi	r24, 0xBF	; 191
    29d2:	8c 93       	st	X, r24
		TCCR2 |=  (MASK_BIT<<WGM21);
    29d4:	a5 e4       	ldi	r26, 0x45	; 69
    29d6:	b0 e0       	ldi	r27, 0x00	; 0
    29d8:	e5 e4       	ldi	r30, 0x45	; 69
    29da:	f0 e0       	ldi	r31, 0x00	; 0
    29dc:	80 81       	ld	r24, Z
    29de:	88 60       	ori	r24, 0x08	; 8
    29e0:	8c 93       	st	X, r24
    29e2:	20 c0       	rjmp	.+64     	; 0x2a24 <TIMER2_enuSetWaveGenMode+0xca>
		break;
	case Timer2_PWM_Fast:
		TCCR2 |=  (MASK_BIT<<WGM20);
    29e4:	a5 e4       	ldi	r26, 0x45	; 69
    29e6:	b0 e0       	ldi	r27, 0x00	; 0
    29e8:	e5 e4       	ldi	r30, 0x45	; 69
    29ea:	f0 e0       	ldi	r31, 0x00	; 0
    29ec:	80 81       	ld	r24, Z
    29ee:	80 64       	ori	r24, 0x40	; 64
    29f0:	8c 93       	st	X, r24
		TCCR2 |=  (MASK_BIT<<WGM21);
    29f2:	a5 e4       	ldi	r26, 0x45	; 69
    29f4:	b0 e0       	ldi	r27, 0x00	; 0
    29f6:	e5 e4       	ldi	r30, 0x45	; 69
    29f8:	f0 e0       	ldi	r31, 0x00	; 0
    29fa:	80 81       	ld	r24, Z
    29fc:	88 60       	ori	r24, 0x08	; 8
    29fe:	8c 93       	st	X, r24
    2a00:	11 c0       	rjmp	.+34     	; 0x2a24 <TIMER2_enuSetWaveGenMode+0xca>
		break;
	case Timer2_PWM_Phase:
		TCCR2 |=  (MASK_BIT<<WGM20);
    2a02:	a5 e4       	ldi	r26, 0x45	; 69
    2a04:	b0 e0       	ldi	r27, 0x00	; 0
    2a06:	e5 e4       	ldi	r30, 0x45	; 69
    2a08:	f0 e0       	ldi	r31, 0x00	; 0
    2a0a:	80 81       	ld	r24, Z
    2a0c:	80 64       	ori	r24, 0x40	; 64
    2a0e:	8c 93       	st	X, r24
		TCCR2 &= ~(MASK_BIT<<WGM21);
    2a10:	a5 e4       	ldi	r26, 0x45	; 69
    2a12:	b0 e0       	ldi	r27, 0x00	; 0
    2a14:	e5 e4       	ldi	r30, 0x45	; 69
    2a16:	f0 e0       	ldi	r31, 0x00	; 0
    2a18:	80 81       	ld	r24, Z
    2a1a:	87 7f       	andi	r24, 0xF7	; 247
    2a1c:	8c 93       	st	X, r24
    2a1e:	02 c0       	rjmp	.+4      	; 0x2a24 <TIMER2_enuSetWaveGenMode+0xca>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2a20:	82 e0       	ldi	r24, 0x02	; 2
    2a22:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	if(ES_OUT_OF_RANGE != Local_enuErrorState){
    2a24:	89 81       	ldd	r24, Y+1	; 0x01
    2a26:	82 30       	cpi	r24, 0x02	; 2
    2a28:	11 f0       	breq	.+4      	; 0x2a2e <TIMER2_enuSetWaveGenMode+0xd4>
		Local_enuErrorState = ES_OK;
    2a2a:	81 e0       	ldi	r24, 0x01	; 1
    2a2c:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2a2e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a30:	0f 90       	pop	r0
    2a32:	0f 90       	pop	r0
    2a34:	0f 90       	pop	r0
    2a36:	0f 90       	pop	r0
    2a38:	cf 91       	pop	r28
    2a3a:	df 91       	pop	r29
    2a3c:	08 95       	ret

00002a3e <TIMER2_enuSelect_Clock>:
ES_t TIMER2_enuSelect_Clock(Timer2_Pres_t Copy_enuTimer2_Pres){
    2a3e:	df 93       	push	r29
    2a40:	cf 93       	push	r28
    2a42:	00 d0       	rcall	.+0      	; 0x2a44 <TIMER2_enuSelect_Clock+0x6>
    2a44:	cd b7       	in	r28, 0x3d	; 61
    2a46:	de b7       	in	r29, 0x3e	; 62
    2a48:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2a4a:	19 82       	std	Y+1, r1	; 0x01
	/****** Clock Mode Selection ********/
	if(Copy_enuTimer2_Pres >= Timer2_PRES_Disabled
    2a4c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a4e:	88 30       	cpi	r24, 0x08	; 8
    2a50:	68 f4       	brcc	.+26     	; 0x2a6c <TIMER2_enuSelect_Clock+0x2e>
			&& Copy_enuTimer2_Pres <= Timer2_PRES_1024){

		TCCR2 |= (Copy_enuTimer2_Pres<<CS20);
    2a52:	a5 e4       	ldi	r26, 0x45	; 69
    2a54:	b0 e0       	ldi	r27, 0x00	; 0
    2a56:	e5 e4       	ldi	r30, 0x45	; 69
    2a58:	f0 e0       	ldi	r31, 0x00	; 0
    2a5a:	90 81       	ld	r25, Z
    2a5c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a5e:	89 2b       	or	r24, r25
    2a60:	8c 93       	st	X, r24

		Local_enuErrorState = TIMER2_enuUpdatePrescaler(Copy_enuTimer2_Pres);
    2a62:	8a 81       	ldd	r24, Y+2	; 0x02
    2a64:	0e 94 d5 13 	call	0x27aa	; 0x27aa <TIMER2_enuUpdatePrescaler>
    2a68:	89 83       	std	Y+1, r24	; 0x01
    2a6a:	02 c0       	rjmp	.+4      	; 0x2a70 <TIMER2_enuSelect_Clock+0x32>
	}
	else{
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2a6c:	82 e0       	ldi	r24, 0x02	; 2
    2a6e:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
    2a70:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a72:	0f 90       	pop	r0
    2a74:	0f 90       	pop	r0
    2a76:	cf 91       	pop	r28
    2a78:	df 91       	pop	r29
    2a7a:	08 95       	ret

00002a7c <TIMER2_enuDelay_ms_OVF>:
ES_t TIMER2_enuDelay_ms_OVF(u32 Copy_u32DesiredTime_ms){
    2a7c:	df 93       	push	r29
    2a7e:	cf 93       	push	r28
    2a80:	cd b7       	in	r28, 0x3d	; 61
    2a82:	de b7       	in	r29, 0x3e	; 62
    2a84:	2a 97       	sbiw	r28, 0x0a	; 10
    2a86:	0f b6       	in	r0, 0x3f	; 63
    2a88:	f8 94       	cli
    2a8a:	de bf       	out	0x3e, r29	; 62
    2a8c:	0f be       	out	0x3f, r0	; 63
    2a8e:	cd bf       	out	0x3d, r28	; 61
    2a90:	6f 83       	std	Y+7, r22	; 0x07
    2a92:	78 87       	std	Y+8, r23	; 0x08
    2a94:	89 87       	std	Y+9, r24	; 0x09
    2a96:	9a 87       	std	Y+10, r25	; 0x0a
	u8 Local_enuErrorState = ES_NOK;
    2a98:	1e 82       	std	Y+6, r1	; 0x06

		u32 Local_u32TotalCounts = (u32)(Copy_u32DesiredTime_ms * (F_CPU /(Timer2_u32PrescalerVal * CALC_LIMIT_TO_MS)) );
    2a9a:	80 91 7c 01 	lds	r24, 0x017C
    2a9e:	90 91 7d 01 	lds	r25, 0x017D
    2aa2:	a0 91 7e 01 	lds	r26, 0x017E
    2aa6:	b0 91 7f 01 	lds	r27, 0x017F
    2aaa:	28 ee       	ldi	r18, 0xE8	; 232
    2aac:	33 e0       	ldi	r19, 0x03	; 3
    2aae:	40 e0       	ldi	r20, 0x00	; 0
    2ab0:	50 e0       	ldi	r21, 0x00	; 0
    2ab2:	bc 01       	movw	r22, r24
    2ab4:	cd 01       	movw	r24, r26
    2ab6:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    2aba:	9b 01       	movw	r18, r22
    2abc:	ac 01       	movw	r20, r24
    2abe:	80 e4       	ldi	r24, 0x40	; 64
    2ac0:	92 e4       	ldi	r25, 0x42	; 66
    2ac2:	af e0       	ldi	r26, 0x0F	; 15
    2ac4:	b0 e0       	ldi	r27, 0x00	; 0
    2ac6:	bc 01       	movw	r22, r24
    2ac8:	cd 01       	movw	r24, r26
    2aca:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    2ace:	da 01       	movw	r26, r20
    2ad0:	c9 01       	movw	r24, r18
    2ad2:	2f 81       	ldd	r18, Y+7	; 0x07
    2ad4:	38 85       	ldd	r19, Y+8	; 0x08
    2ad6:	49 85       	ldd	r20, Y+9	; 0x09
    2ad8:	5a 85       	ldd	r21, Y+10	; 0x0a
    2ada:	bc 01       	movw	r22, r24
    2adc:	cd 01       	movw	r24, r26
    2ade:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    2ae2:	dc 01       	movw	r26, r24
    2ae4:	cb 01       	movw	r24, r22
    2ae6:	8a 83       	std	Y+2, r24	; 0x02
    2ae8:	9b 83       	std	Y+3, r25	; 0x03
    2aea:	ac 83       	std	Y+4, r26	; 0x04
    2aec:	bd 83       	std	Y+5, r27	; 0x05

		Timer2_u32OVFs_Number = (u32)(Local_u32TotalCounts / FULL_OVF_COUNTS);
    2aee:	8a 81       	ldd	r24, Y+2	; 0x02
    2af0:	9b 81       	ldd	r25, Y+3	; 0x03
    2af2:	ac 81       	ldd	r26, Y+4	; 0x04
    2af4:	bd 81       	ldd	r27, Y+5	; 0x05
    2af6:	89 2f       	mov	r24, r25
    2af8:	9a 2f       	mov	r25, r26
    2afa:	ab 2f       	mov	r26, r27
    2afc:	bb 27       	eor	r27, r27
    2afe:	80 93 ef 01 	sts	0x01EF, r24
    2b02:	90 93 f0 01 	sts	0x01F0, r25
    2b06:	a0 93 f1 01 	sts	0x01F1, r26
    2b0a:	b0 93 f2 01 	sts	0x01F2, r27
		u8 Local_u8FractionCounts = Local_u32TotalCounts % FULL_OVF_COUNTS;
    2b0e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b10:	89 83       	std	Y+1, r24	; 0x01

		// this is a polling on the counter that is decremented each time ISR is executed means every ovf occurs
		while (Timer2_u32OVFs_Number > 0);
    2b12:	80 91 ef 01 	lds	r24, 0x01EF
    2b16:	90 91 f0 01 	lds	r25, 0x01F0
    2b1a:	a0 91 f1 01 	lds	r26, 0x01F1
    2b1e:	b0 91 f2 01 	lds	r27, 0x01F2
    2b22:	00 97       	sbiw	r24, 0x00	; 0
    2b24:	a1 05       	cpc	r26, r1
    2b26:	b1 05       	cpc	r27, r1
    2b28:	a1 f7       	brne	.-24     	; 0x2b12 <TIMER2_enuDelay_ms_OVF+0x96>
		while (TCNT2 < Local_u8FractionCounts);
    2b2a:	e4 e4       	ldi	r30, 0x44	; 68
    2b2c:	f0 e0       	ldi	r31, 0x00	; 0
    2b2e:	90 81       	ld	r25, Z
    2b30:	89 81       	ldd	r24, Y+1	; 0x01
    2b32:	98 17       	cp	r25, r24
    2b34:	d0 f3       	brcs	.-12     	; 0x2b2a <TIMER2_enuDelay_ms_OVF+0xae>

		return Local_enuErrorState;
    2b36:	8e 81       	ldd	r24, Y+6	; 0x06
}
    2b38:	2a 96       	adiw	r28, 0x0a	; 10
    2b3a:	0f b6       	in	r0, 0x3f	; 63
    2b3c:	f8 94       	cli
    2b3e:	de bf       	out	0x3e, r29	; 62
    2b40:	0f be       	out	0x3f, r0	; 63
    2b42:	cd bf       	out	0x3d, r28	; 61
    2b44:	cf 91       	pop	r28
    2b46:	df 91       	pop	r29
    2b48:	08 95       	ret

00002b4a <TIMER2_enuDelay_ms_CTC>:
ES_t TIMER2_enuDelay_ms_CTC(u32 Copy_u32DesiredTime_ms){
    2b4a:	0f 93       	push	r16
    2b4c:	1f 93       	push	r17
    2b4e:	df 93       	push	r29
    2b50:	cf 93       	push	r28
    2b52:	00 d0       	rcall	.+0      	; 0x2b54 <TIMER2_enuDelay_ms_CTC+0xa>
    2b54:	00 d0       	rcall	.+0      	; 0x2b56 <TIMER2_enuDelay_ms_CTC+0xc>
    2b56:	0f 92       	push	r0
    2b58:	cd b7       	in	r28, 0x3d	; 61
    2b5a:	de b7       	in	r29, 0x3e	; 62
    2b5c:	6a 83       	std	Y+2, r22	; 0x02
    2b5e:	7b 83       	std	Y+3, r23	; 0x03
    2b60:	8c 83       	std	Y+4, r24	; 0x04
    2b62:	9d 83       	std	Y+5, r25	; 0x05
	u8 Local_enuErrorState = ES_NOK;
    2b64:	19 82       	std	Y+1, r1	; 0x01
 * for prescalers 64..128..256..1024 the value is divided by 1000 to convert to msec
 * But in prescaler of 1 or 8 or 32 the max OCR0 value will generate delay less than 1msec
 * so we divide by 10000 or 100000 to convert calculations from msec to the suitable scale
 */

	if(Timer2_u32PrescalerVal == 8 || Timer2_u32PrescalerVal == 32){
    2b66:	80 91 7c 01 	lds	r24, 0x017C
    2b6a:	90 91 7d 01 	lds	r25, 0x017D
    2b6e:	a0 91 7e 01 	lds	r26, 0x017E
    2b72:	b0 91 7f 01 	lds	r27, 0x017F
    2b76:	88 30       	cpi	r24, 0x08	; 8
    2b78:	91 05       	cpc	r25, r1
    2b7a:	a1 05       	cpc	r26, r1
    2b7c:	b1 05       	cpc	r27, r1
    2b7e:	69 f0       	breq	.+26     	; 0x2b9a <TIMER2_enuDelay_ms_CTC+0x50>
    2b80:	80 91 7c 01 	lds	r24, 0x017C
    2b84:	90 91 7d 01 	lds	r25, 0x017D
    2b88:	a0 91 7e 01 	lds	r26, 0x017E
    2b8c:	b0 91 7f 01 	lds	r27, 0x017F
    2b90:	80 32       	cpi	r24, 0x20	; 32
    2b92:	91 05       	cpc	r25, r1
    2b94:	a1 05       	cpc	r26, r1
    2b96:	b1 05       	cpc	r27, r1
    2b98:	b9 f5       	brne	.+110    	; 0x2c08 <TIMER2_enuDelay_ms_CTC+0xbe>
		OCR2 = (u8)( (F_CPU /(Timer2_u32PrescalerVal * 1000ul * 10)));
    2b9a:	03 e4       	ldi	r16, 0x43	; 67
    2b9c:	10 e0       	ldi	r17, 0x00	; 0
    2b9e:	80 91 7c 01 	lds	r24, 0x017C
    2ba2:	90 91 7d 01 	lds	r25, 0x017D
    2ba6:	a0 91 7e 01 	lds	r26, 0x017E
    2baa:	b0 91 7f 01 	lds	r27, 0x017F
    2bae:	20 e1       	ldi	r18, 0x10	; 16
    2bb0:	37 e2       	ldi	r19, 0x27	; 39
    2bb2:	40 e0       	ldi	r20, 0x00	; 0
    2bb4:	50 e0       	ldi	r21, 0x00	; 0
    2bb6:	bc 01       	movw	r22, r24
    2bb8:	cd 01       	movw	r24, r26
    2bba:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    2bbe:	9b 01       	movw	r18, r22
    2bc0:	ac 01       	movw	r20, r24
    2bc2:	80 e4       	ldi	r24, 0x40	; 64
    2bc4:	92 e4       	ldi	r25, 0x42	; 66
    2bc6:	af e0       	ldi	r26, 0x0F	; 15
    2bc8:	b0 e0       	ldi	r27, 0x00	; 0
    2bca:	bc 01       	movw	r22, r24
    2bcc:	cd 01       	movw	r24, r26
    2bce:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    2bd2:	da 01       	movw	r26, r20
    2bd4:	c9 01       	movw	r24, r18
    2bd6:	f8 01       	movw	r30, r16
    2bd8:	80 83       	st	Z, r24
		Timer2_u32OCFs_Number = Copy_u32DesiredTime_ms * 10;
    2bda:	8a 81       	ldd	r24, Y+2	; 0x02
    2bdc:	9b 81       	ldd	r25, Y+3	; 0x03
    2bde:	ac 81       	ldd	r26, Y+4	; 0x04
    2be0:	bd 81       	ldd	r27, Y+5	; 0x05
    2be2:	2a e0       	ldi	r18, 0x0A	; 10
    2be4:	30 e0       	ldi	r19, 0x00	; 0
    2be6:	40 e0       	ldi	r20, 0x00	; 0
    2be8:	50 e0       	ldi	r21, 0x00	; 0
    2bea:	bc 01       	movw	r22, r24
    2bec:	cd 01       	movw	r24, r26
    2bee:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    2bf2:	dc 01       	movw	r26, r24
    2bf4:	cb 01       	movw	r24, r22
    2bf6:	80 93 f3 01 	sts	0x01F3, r24
    2bfa:	90 93 f4 01 	sts	0x01F4, r25
    2bfe:	a0 93 f5 01 	sts	0x01F5, r26
    2c02:	b0 93 f6 01 	sts	0x01F6, r27
    2c06:	70 c0       	rjmp	.+224    	; 0x2ce8 <TIMER2_enuDelay_ms_CTC+0x19e>
	}
	else if(Timer2_u32PrescalerVal == 1){
    2c08:	80 91 7c 01 	lds	r24, 0x017C
    2c0c:	90 91 7d 01 	lds	r25, 0x017D
    2c10:	a0 91 7e 01 	lds	r26, 0x017E
    2c14:	b0 91 7f 01 	lds	r27, 0x017F
    2c18:	81 30       	cpi	r24, 0x01	; 1
    2c1a:	91 05       	cpc	r25, r1
    2c1c:	a1 05       	cpc	r26, r1
    2c1e:	b1 05       	cpc	r27, r1
    2c20:	b9 f5       	brne	.+110    	; 0x2c90 <TIMER2_enuDelay_ms_CTC+0x146>
		OCR2 = (u8)( (F_CPU /(Timer2_u32PrescalerVal * 1000ul * 100)) );
    2c22:	03 e4       	ldi	r16, 0x43	; 67
    2c24:	10 e0       	ldi	r17, 0x00	; 0
    2c26:	80 91 7c 01 	lds	r24, 0x017C
    2c2a:	90 91 7d 01 	lds	r25, 0x017D
    2c2e:	a0 91 7e 01 	lds	r26, 0x017E
    2c32:	b0 91 7f 01 	lds	r27, 0x017F
    2c36:	20 ea       	ldi	r18, 0xA0	; 160
    2c38:	36 e8       	ldi	r19, 0x86	; 134
    2c3a:	41 e0       	ldi	r20, 0x01	; 1
    2c3c:	50 e0       	ldi	r21, 0x00	; 0
    2c3e:	bc 01       	movw	r22, r24
    2c40:	cd 01       	movw	r24, r26
    2c42:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    2c46:	9b 01       	movw	r18, r22
    2c48:	ac 01       	movw	r20, r24
    2c4a:	80 e4       	ldi	r24, 0x40	; 64
    2c4c:	92 e4       	ldi	r25, 0x42	; 66
    2c4e:	af e0       	ldi	r26, 0x0F	; 15
    2c50:	b0 e0       	ldi	r27, 0x00	; 0
    2c52:	bc 01       	movw	r22, r24
    2c54:	cd 01       	movw	r24, r26
    2c56:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    2c5a:	da 01       	movw	r26, r20
    2c5c:	c9 01       	movw	r24, r18
    2c5e:	f8 01       	movw	r30, r16
    2c60:	80 83       	st	Z, r24
		Timer2_u32OCFs_Number = Copy_u32DesiredTime_ms * 100;
    2c62:	8a 81       	ldd	r24, Y+2	; 0x02
    2c64:	9b 81       	ldd	r25, Y+3	; 0x03
    2c66:	ac 81       	ldd	r26, Y+4	; 0x04
    2c68:	bd 81       	ldd	r27, Y+5	; 0x05
    2c6a:	24 e6       	ldi	r18, 0x64	; 100
    2c6c:	30 e0       	ldi	r19, 0x00	; 0
    2c6e:	40 e0       	ldi	r20, 0x00	; 0
    2c70:	50 e0       	ldi	r21, 0x00	; 0
    2c72:	bc 01       	movw	r22, r24
    2c74:	cd 01       	movw	r24, r26
    2c76:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    2c7a:	dc 01       	movw	r26, r24
    2c7c:	cb 01       	movw	r24, r22
    2c7e:	80 93 f3 01 	sts	0x01F3, r24
    2c82:	90 93 f4 01 	sts	0x01F4, r25
    2c86:	a0 93 f5 01 	sts	0x01F5, r26
    2c8a:	b0 93 f6 01 	sts	0x01F6, r27
    2c8e:	2c c0       	rjmp	.+88     	; 0x2ce8 <TIMER2_enuDelay_ms_CTC+0x19e>
	}
	else{
		OCR2 = (u8)(F_CPU /(Timer2_u32PrescalerVal * 1000ul));
    2c90:	03 e4       	ldi	r16, 0x43	; 67
    2c92:	10 e0       	ldi	r17, 0x00	; 0
    2c94:	80 91 7c 01 	lds	r24, 0x017C
    2c98:	90 91 7d 01 	lds	r25, 0x017D
    2c9c:	a0 91 7e 01 	lds	r26, 0x017E
    2ca0:	b0 91 7f 01 	lds	r27, 0x017F
    2ca4:	28 ee       	ldi	r18, 0xE8	; 232
    2ca6:	33 e0       	ldi	r19, 0x03	; 3
    2ca8:	40 e0       	ldi	r20, 0x00	; 0
    2caa:	50 e0       	ldi	r21, 0x00	; 0
    2cac:	bc 01       	movw	r22, r24
    2cae:	cd 01       	movw	r24, r26
    2cb0:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    2cb4:	9b 01       	movw	r18, r22
    2cb6:	ac 01       	movw	r20, r24
    2cb8:	80 e4       	ldi	r24, 0x40	; 64
    2cba:	92 e4       	ldi	r25, 0x42	; 66
    2cbc:	af e0       	ldi	r26, 0x0F	; 15
    2cbe:	b0 e0       	ldi	r27, 0x00	; 0
    2cc0:	bc 01       	movw	r22, r24
    2cc2:	cd 01       	movw	r24, r26
    2cc4:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    2cc8:	da 01       	movw	r26, r20
    2cca:	c9 01       	movw	r24, r18
    2ccc:	f8 01       	movw	r30, r16
    2cce:	80 83       	st	Z, r24
		Timer2_u32OCFs_Number = Copy_u32DesiredTime_ms;
    2cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    2cd2:	9b 81       	ldd	r25, Y+3	; 0x03
    2cd4:	ac 81       	ldd	r26, Y+4	; 0x04
    2cd6:	bd 81       	ldd	r27, Y+5	; 0x05
    2cd8:	80 93 f3 01 	sts	0x01F3, r24
    2cdc:	90 93 f4 01 	sts	0x01F4, r25
    2ce0:	a0 93 f5 01 	sts	0x01F5, r26
    2ce4:	b0 93 f6 01 	sts	0x01F6, r27
	}


	 while ( Timer2_u32OCFs_Number > 0);
    2ce8:	80 91 f3 01 	lds	r24, 0x01F3
    2cec:	90 91 f4 01 	lds	r25, 0x01F4
    2cf0:	a0 91 f5 01 	lds	r26, 0x01F5
    2cf4:	b0 91 f6 01 	lds	r27, 0x01F6
    2cf8:	00 97       	sbiw	r24, 0x00	; 0
    2cfa:	a1 05       	cpc	r26, r1
    2cfc:	b1 05       	cpc	r27, r1
    2cfe:	a1 f7       	brne	.-24     	; 0x2ce8 <TIMER2_enuDelay_ms_CTC+0x19e>


	return Local_enuErrorState;
    2d00:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d02:	0f 90       	pop	r0
    2d04:	0f 90       	pop	r0
    2d06:	0f 90       	pop	r0
    2d08:	0f 90       	pop	r0
    2d0a:	0f 90       	pop	r0
    2d0c:	cf 91       	pop	r28
    2d0e:	df 91       	pop	r29
    2d10:	1f 91       	pop	r17
    2d12:	0f 91       	pop	r16
    2d14:	08 95       	ret

00002d16 <TIMER2_enuSetTCNT2_Value>:
ES_t TIMER2_enuSetTCNT2_Value(u8 Copy_u8PreloadValue) {
    2d16:	df 93       	push	r29
    2d18:	cf 93       	push	r28
    2d1a:	00 d0       	rcall	.+0      	; 0x2d1c <TIMER2_enuSetTCNT2_Value+0x6>
    2d1c:	cd b7       	in	r28, 0x3d	; 61
    2d1e:	de b7       	in	r29, 0x3e	; 62
    2d20:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    2d22:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8PreloadValue >= 0 || Copy_u8PreloadValue <= 255) {
		TCNT2 = Copy_u8PreloadValue;
    2d24:	e4 e4       	ldi	r30, 0x44	; 68
    2d26:	f0 e0       	ldi	r31, 0x00	; 0
    2d28:	8a 81       	ldd	r24, Y+2	; 0x02
    2d2a:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2d2c:	81 e0       	ldi	r24, 0x01	; 1
    2d2e:	89 83       	std	Y+1, r24	; 0x01
	} else
		Local_enuErrorState = ES_OUT_OF_RANGE;
	return Local_enuErrorState;
    2d30:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d32:	0f 90       	pop	r0
    2d34:	0f 90       	pop	r0
    2d36:	cf 91       	pop	r28
    2d38:	df 91       	pop	r29
    2d3a:	08 95       	ret

00002d3c <TIMER2_enuSetOCR2_Value>:
ES_t TIMER2_enuSetOCR2_Value(u8 Copy_u8CompareValue) {
    2d3c:	df 93       	push	r29
    2d3e:	cf 93       	push	r28
    2d40:	00 d0       	rcall	.+0      	; 0x2d42 <TIMER2_enuSetOCR2_Value+0x6>
    2d42:	cd b7       	in	r28, 0x3d	; 61
    2d44:	de b7       	in	r29, 0x3e	; 62
    2d46:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    2d48:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8CompareValue >= 0 || Copy_u8CompareValue <= 255) {
		OCR2 = Copy_u8CompareValue;
    2d4a:	e3 e4       	ldi	r30, 0x43	; 67
    2d4c:	f0 e0       	ldi	r31, 0x00	; 0
    2d4e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d50:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2d52:	81 e0       	ldi	r24, 0x01	; 1
    2d54:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    2d56:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d58:	0f 90       	pop	r0
    2d5a:	0f 90       	pop	r0
    2d5c:	cf 91       	pop	r28
    2d5e:	df 91       	pop	r29
    2d60:	08 95       	ret

00002d62 <TIMER2_enuGetTCNT2_Value>:
ES_t TIMER2_enuGetTCNT2_Value(u8* Copy_pu8PreloadValue){
    2d62:	df 93       	push	r29
    2d64:	cf 93       	push	r28
    2d66:	00 d0       	rcall	.+0      	; 0x2d68 <TIMER2_enuGetTCNT2_Value+0x6>
    2d68:	0f 92       	push	r0
    2d6a:	cd b7       	in	r28, 0x3d	; 61
    2d6c:	de b7       	in	r29, 0x3e	; 62
    2d6e:	9b 83       	std	Y+3, r25	; 0x03
    2d70:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2d72:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu8PreloadValue){
    2d74:	8a 81       	ldd	r24, Y+2	; 0x02
    2d76:	9b 81       	ldd	r25, Y+3	; 0x03
    2d78:	00 97       	sbiw	r24, 0x00	; 0
    2d7a:	49 f0       	breq	.+18     	; 0x2d8e <TIMER2_enuGetTCNT2_Value+0x2c>
		*Copy_pu8PreloadValue = TCNT2;
    2d7c:	e4 e4       	ldi	r30, 0x44	; 68
    2d7e:	f0 e0       	ldi	r31, 0x00	; 0
    2d80:	80 81       	ld	r24, Z
    2d82:	ea 81       	ldd	r30, Y+2	; 0x02
    2d84:	fb 81       	ldd	r31, Y+3	; 0x03
    2d86:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2d88:	81 e0       	ldi	r24, 0x01	; 1
    2d8a:	89 83       	std	Y+1, r24	; 0x01
    2d8c:	02 c0       	rjmp	.+4      	; 0x2d92 <TIMER2_enuGetTCNT2_Value+0x30>
	}
	else
	{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    2d8e:	83 e0       	ldi	r24, 0x03	; 3
    2d90:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2d92:	89 81       	ldd	r24, Y+1	; 0x01
}
    2d94:	0f 90       	pop	r0
    2d96:	0f 90       	pop	r0
    2d98:	0f 90       	pop	r0
    2d9a:	cf 91       	pop	r28
    2d9c:	df 91       	pop	r29
    2d9e:	08 95       	ret

00002da0 <TIMER2_enuGetOCR2_Value>:

ES_t TIMER2_enuGetOCR2_Value(u8* Copy_pu8CompareValue){
    2da0:	df 93       	push	r29
    2da2:	cf 93       	push	r28
    2da4:	00 d0       	rcall	.+0      	; 0x2da6 <TIMER2_enuGetOCR2_Value+0x6>
    2da6:	0f 92       	push	r0
    2da8:	cd b7       	in	r28, 0x3d	; 61
    2daa:	de b7       	in	r29, 0x3e	; 62
    2dac:	9b 83       	std	Y+3, r25	; 0x03
    2dae:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    2db0:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu8CompareValue){
    2db2:	8a 81       	ldd	r24, Y+2	; 0x02
    2db4:	9b 81       	ldd	r25, Y+3	; 0x03
    2db6:	00 97       	sbiw	r24, 0x00	; 0
    2db8:	49 f0       	breq	.+18     	; 0x2dcc <TIMER2_enuGetOCR2_Value+0x2c>
		*Copy_pu8CompareValue = OCR2;
    2dba:	e3 e4       	ldi	r30, 0x43	; 67
    2dbc:	f0 e0       	ldi	r31, 0x00	; 0
    2dbe:	80 81       	ld	r24, Z
    2dc0:	ea 81       	ldd	r30, Y+2	; 0x02
    2dc2:	fb 81       	ldd	r31, Y+3	; 0x03
    2dc4:	80 83       	st	Z, r24
		Local_enuErrorState = ES_OK;
    2dc6:	81 e0       	ldi	r24, 0x01	; 1
    2dc8:	89 83       	std	Y+1, r24	; 0x01
    2dca:	02 c0       	rjmp	.+4      	; 0x2dd0 <TIMER2_enuGetOCR2_Value+0x30>
	}
	else
	{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    2dcc:	83 e0       	ldi	r24, 0x03	; 3
    2dce:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2dd0:	89 81       	ldd	r24, Y+1	; 0x01
}
    2dd2:	0f 90       	pop	r0
    2dd4:	0f 90       	pop	r0
    2dd6:	0f 90       	pop	r0
    2dd8:	cf 91       	pop	r28
    2dda:	df 91       	pop	r29
    2ddc:	08 95       	ret

00002dde <TIMER2_enuOVF_Interrupt>:

ES_t TIMER2_enuOVF_Interrupt(bool Copy_enuInterruptEnable) {
    2dde:	df 93       	push	r29
    2de0:	cf 93       	push	r28
    2de2:	00 d0       	rcall	.+0      	; 0x2de4 <TIMER2_enuOVF_Interrupt+0x6>
    2de4:	cd b7       	in	r28, 0x3d	; 61
    2de6:	de b7       	in	r29, 0x3e	; 62
    2de8:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    2dea:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_enuInterruptEnable == false) {
    2dec:	8a 81       	ldd	r24, Y+2	; 0x02
    2dee:	88 23       	and	r24, r24
    2df0:	51 f4       	brne	.+20     	; 0x2e06 <TIMER2_enuOVF_Interrupt+0x28>
		TIMSK &= ~(MASK_BIT<<TOIE2);
    2df2:	a9 e5       	ldi	r26, 0x59	; 89
    2df4:	b0 e0       	ldi	r27, 0x00	; 0
    2df6:	e9 e5       	ldi	r30, 0x59	; 89
    2df8:	f0 e0       	ldi	r31, 0x00	; 0
    2dfa:	80 81       	ld	r24, Z
    2dfc:	8f 7b       	andi	r24, 0xBF	; 191
    2dfe:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    2e00:	81 e0       	ldi	r24, 0x01	; 1
    2e02:	89 83       	std	Y+1, r24	; 0x01
    2e04:	0f c0       	rjmp	.+30     	; 0x2e24 <TIMER2_enuOVF_Interrupt+0x46>
	} else if (Copy_enuInterruptEnable == true) {
    2e06:	8a 81       	ldd	r24, Y+2	; 0x02
    2e08:	81 30       	cpi	r24, 0x01	; 1
    2e0a:	51 f4       	brne	.+20     	; 0x2e20 <TIMER2_enuOVF_Interrupt+0x42>
		TIMSK |=  (MASK_BIT<<TOIE2);
    2e0c:	a9 e5       	ldi	r26, 0x59	; 89
    2e0e:	b0 e0       	ldi	r27, 0x00	; 0
    2e10:	e9 e5       	ldi	r30, 0x59	; 89
    2e12:	f0 e0       	ldi	r31, 0x00	; 0
    2e14:	80 81       	ld	r24, Z
    2e16:	80 64       	ori	r24, 0x40	; 64
    2e18:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    2e1a:	81 e0       	ldi	r24, 0x01	; 1
    2e1c:	89 83       	std	Y+1, r24	; 0x01
    2e1e:	02 c0       	rjmp	.+4      	; 0x2e24 <TIMER2_enuOVF_Interrupt+0x46>
	} else
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2e20:	82 e0       	ldi	r24, 0x02	; 2
    2e22:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorState;
    2e24:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e26:	0f 90       	pop	r0
    2e28:	0f 90       	pop	r0
    2e2a:	cf 91       	pop	r28
    2e2c:	df 91       	pop	r29
    2e2e:	08 95       	ret

00002e30 <TIMER2_enuCompareMatch_Interrupt>:
ES_t TIMER2_enuCompareMatch_Interrupt(bool Copy_enuInterruptEnable){
    2e30:	df 93       	push	r29
    2e32:	cf 93       	push	r28
    2e34:	00 d0       	rcall	.+0      	; 0x2e36 <TIMER2_enuCompareMatch_Interrupt+0x6>
    2e36:	cd b7       	in	r28, 0x3d	; 61
    2e38:	de b7       	in	r29, 0x3e	; 62
    2e3a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_enuErrorState = ES_NOK;
    2e3c:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_enuInterruptEnable == false) {
    2e3e:	8a 81       	ldd	r24, Y+2	; 0x02
    2e40:	88 23       	and	r24, r24
    2e42:	51 f4       	brne	.+20     	; 0x2e58 <TIMER2_enuCompareMatch_Interrupt+0x28>
		TIMSK &= ~(MASK_BIT<<OCIE2);
    2e44:	a9 e5       	ldi	r26, 0x59	; 89
    2e46:	b0 e0       	ldi	r27, 0x00	; 0
    2e48:	e9 e5       	ldi	r30, 0x59	; 89
    2e4a:	f0 e0       	ldi	r31, 0x00	; 0
    2e4c:	80 81       	ld	r24, Z
    2e4e:	8f 77       	andi	r24, 0x7F	; 127
    2e50:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    2e52:	81 e0       	ldi	r24, 0x01	; 1
    2e54:	89 83       	std	Y+1, r24	; 0x01
    2e56:	0f c0       	rjmp	.+30     	; 0x2e76 <TIMER2_enuCompareMatch_Interrupt+0x46>
	} else if (Copy_enuInterruptEnable == true) {
    2e58:	8a 81       	ldd	r24, Y+2	; 0x02
    2e5a:	81 30       	cpi	r24, 0x01	; 1
    2e5c:	51 f4       	brne	.+20     	; 0x2e72 <TIMER2_enuCompareMatch_Interrupt+0x42>
		TIMSK |=  (MASK_BIT<<OCIE2);
    2e5e:	a9 e5       	ldi	r26, 0x59	; 89
    2e60:	b0 e0       	ldi	r27, 0x00	; 0
    2e62:	e9 e5       	ldi	r30, 0x59	; 89
    2e64:	f0 e0       	ldi	r31, 0x00	; 0
    2e66:	80 81       	ld	r24, Z
    2e68:	80 68       	ori	r24, 0x80	; 128
    2e6a:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    2e6c:	81 e0       	ldi	r24, 0x01	; 1
    2e6e:	89 83       	std	Y+1, r24	; 0x01
    2e70:	02 c0       	rjmp	.+4      	; 0x2e76 <TIMER2_enuCompareMatch_Interrupt+0x46>
	} else
		Local_enuErrorState = ES_OUT_OF_RANGE;
    2e72:	82 e0       	ldi	r24, 0x02	; 2
    2e74:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErrorState;
    2e76:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e78:	0f 90       	pop	r0
    2e7a:	0f 90       	pop	r0
    2e7c:	cf 91       	pop	r28
    2e7e:	df 91       	pop	r29
    2e80:	08 95       	ret

00002e82 <TIMER2_enuSetCallBack>:
ES_t TIMER2_enuSetCallBack(Timer2_ISRs_t Copy_enuSelectedISR, volatile void (*Copy_pfunAppFunction)(void)){
    2e82:	df 93       	push	r29
    2e84:	cf 93       	push	r28
    2e86:	00 d0       	rcall	.+0      	; 0x2e88 <TIMER2_enuSetCallBack+0x6>
    2e88:	00 d0       	rcall	.+0      	; 0x2e8a <TIMER2_enuSetCallBack+0x8>
    2e8a:	cd b7       	in	r28, 0x3d	; 61
    2e8c:	de b7       	in	r29, 0x3e	; 62
    2e8e:	8a 83       	std	Y+2, r24	; 0x02
    2e90:	7c 83       	std	Y+4, r23	; 0x04
    2e92:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    2e94:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_pfunAppFunction != NULL) {
    2e96:	8b 81       	ldd	r24, Y+3	; 0x03
    2e98:	9c 81       	ldd	r25, Y+4	; 0x04
    2e9a:	00 97       	sbiw	r24, 0x00	; 0
    2e9c:	b1 f0       	breq	.+44     	; 0x2eca <TIMER2_enuSetCallBack+0x48>
		if (Copy_enuSelectedISR == Timer2_OVF_ISR)
    2e9e:	8a 81       	ldd	r24, Y+2	; 0x02
    2ea0:	88 23       	and	r24, r24
    2ea2:	39 f4       	brne	.+14     	; 0x2eb2 <TIMER2_enuSetCallBack+0x30>
			TIMER2_pfunOVF_ISR_fun = Copy_pfunAppFunction;
    2ea4:	8b 81       	ldd	r24, Y+3	; 0x03
    2ea6:	9c 81       	ldd	r25, Y+4	; 0x04
    2ea8:	90 93 02 02 	sts	0x0202, r25
    2eac:	80 93 01 02 	sts	0x0201, r24
    2eb0:	09 c0       	rjmp	.+18     	; 0x2ec4 <TIMER2_enuSetCallBack+0x42>
		else if (Copy_enuSelectedISR == Timer2_COM_ISR)
    2eb2:	8a 81       	ldd	r24, Y+2	; 0x02
    2eb4:	81 30       	cpi	r24, 0x01	; 1
    2eb6:	31 f4       	brne	.+12     	; 0x2ec4 <TIMER2_enuSetCallBack+0x42>
			TIMER2_pfunCOM_ISR_fun = Copy_pfunAppFunction;
    2eb8:	8b 81       	ldd	r24, Y+3	; 0x03
    2eba:	9c 81       	ldd	r25, Y+4	; 0x04
    2ebc:	90 93 04 02 	sts	0x0204, r25
    2ec0:	80 93 03 02 	sts	0x0203, r24
		Local_enuErrorState = ES_OK;
    2ec4:	81 e0       	ldi	r24, 0x01	; 1
    2ec6:	89 83       	std	Y+1, r24	; 0x01
    2ec8:	02 c0       	rjmp	.+4      	; 0x2ece <TIMER2_enuSetCallBack+0x4c>
	} else {
		Local_enuErrorState = ES_POINTER_TO_VOID;
    2eca:	83 e0       	ldi	r24, 0x03	; 3
    2ecc:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    2ece:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ed0:	0f 90       	pop	r0
    2ed2:	0f 90       	pop	r0
    2ed4:	0f 90       	pop	r0
    2ed6:	0f 90       	pop	r0
    2ed8:	cf 91       	pop	r28
    2eda:	df 91       	pop	r29
    2edc:	08 95       	ret

00002ede <__vector_11>:
 /******************************************************************************************************
 ****************************************** ISR Implementations ****************************************
 *******************************************************************************************************/

/**** Timer0 ISRs ****/
ISR(VECT_TIMER0_OVF) {
    2ede:	1f 92       	push	r1
    2ee0:	0f 92       	push	r0
    2ee2:	0f b6       	in	r0, 0x3f	; 63
    2ee4:	0f 92       	push	r0
    2ee6:	11 24       	eor	r1, r1
    2ee8:	2f 93       	push	r18
    2eea:	3f 93       	push	r19
    2eec:	4f 93       	push	r20
    2eee:	5f 93       	push	r21
    2ef0:	6f 93       	push	r22
    2ef2:	7f 93       	push	r23
    2ef4:	8f 93       	push	r24
    2ef6:	9f 93       	push	r25
    2ef8:	af 93       	push	r26
    2efa:	bf 93       	push	r27
    2efc:	ef 93       	push	r30
    2efe:	ff 93       	push	r31
    2f00:	df 93       	push	r29
    2f02:	cf 93       	push	r28
    2f04:	cd b7       	in	r28, 0x3d	; 61
    2f06:	de b7       	in	r29, 0x3e	; 62

	if (Timer0_u32OVFs_Number > 0) {
    2f08:	80 91 e7 01 	lds	r24, 0x01E7
    2f0c:	90 91 e8 01 	lds	r25, 0x01E8
    2f10:	a0 91 e9 01 	lds	r26, 0x01E9
    2f14:	b0 91 ea 01 	lds	r27, 0x01EA
    2f18:	00 97       	sbiw	r24, 0x00	; 0
    2f1a:	a1 05       	cpc	r26, r1
    2f1c:	b1 05       	cpc	r27, r1
    2f1e:	99 f0       	breq	.+38     	; 0x2f46 <__vector_11+0x68>
		Timer0_u32OVFs_Number--;
    2f20:	80 91 e7 01 	lds	r24, 0x01E7
    2f24:	90 91 e8 01 	lds	r25, 0x01E8
    2f28:	a0 91 e9 01 	lds	r26, 0x01E9
    2f2c:	b0 91 ea 01 	lds	r27, 0x01EA
    2f30:	01 97       	sbiw	r24, 0x01	; 1
    2f32:	a1 09       	sbc	r26, r1
    2f34:	b1 09       	sbc	r27, r1
    2f36:	80 93 e7 01 	sts	0x01E7, r24
    2f3a:	90 93 e8 01 	sts	0x01E8, r25
    2f3e:	a0 93 e9 01 	sts	0x01E9, r26
    2f42:	b0 93 ea 01 	sts	0x01EA, r27
	}
	if (TIMER0_pfunOVF_ISR_fun != NULL) {
    2f46:	80 91 f7 01 	lds	r24, 0x01F7
    2f4a:	90 91 f8 01 	lds	r25, 0x01F8
    2f4e:	00 97       	sbiw	r24, 0x00	; 0
    2f50:	29 f0       	breq	.+10     	; 0x2f5c <__vector_11+0x7e>
		TIMER0_pfunOVF_ISR_fun();
    2f52:	e0 91 f7 01 	lds	r30, 0x01F7
    2f56:	f0 91 f8 01 	lds	r31, 0x01F8
    2f5a:	09 95       	icall
	}
}
    2f5c:	cf 91       	pop	r28
    2f5e:	df 91       	pop	r29
    2f60:	ff 91       	pop	r31
    2f62:	ef 91       	pop	r30
    2f64:	bf 91       	pop	r27
    2f66:	af 91       	pop	r26
    2f68:	9f 91       	pop	r25
    2f6a:	8f 91       	pop	r24
    2f6c:	7f 91       	pop	r23
    2f6e:	6f 91       	pop	r22
    2f70:	5f 91       	pop	r21
    2f72:	4f 91       	pop	r20
    2f74:	3f 91       	pop	r19
    2f76:	2f 91       	pop	r18
    2f78:	0f 90       	pop	r0
    2f7a:	0f be       	out	0x3f, r0	; 63
    2f7c:	0f 90       	pop	r0
    2f7e:	1f 90       	pop	r1
    2f80:	18 95       	reti

00002f82 <__vector_10>:
ISR(VECT_TIMER0_COM) {
    2f82:	1f 92       	push	r1
    2f84:	0f 92       	push	r0
    2f86:	0f b6       	in	r0, 0x3f	; 63
    2f88:	0f 92       	push	r0
    2f8a:	11 24       	eor	r1, r1
    2f8c:	2f 93       	push	r18
    2f8e:	3f 93       	push	r19
    2f90:	4f 93       	push	r20
    2f92:	5f 93       	push	r21
    2f94:	6f 93       	push	r22
    2f96:	7f 93       	push	r23
    2f98:	8f 93       	push	r24
    2f9a:	9f 93       	push	r25
    2f9c:	af 93       	push	r26
    2f9e:	bf 93       	push	r27
    2fa0:	ef 93       	push	r30
    2fa2:	ff 93       	push	r31
    2fa4:	df 93       	push	r29
    2fa6:	cf 93       	push	r28
    2fa8:	cd b7       	in	r28, 0x3d	; 61
    2faa:	de b7       	in	r29, 0x3e	; 62
	if (Timer0_u32OCFs_Number > 0) {
    2fac:	80 91 eb 01 	lds	r24, 0x01EB
    2fb0:	90 91 ec 01 	lds	r25, 0x01EC
    2fb4:	a0 91 ed 01 	lds	r26, 0x01ED
    2fb8:	b0 91 ee 01 	lds	r27, 0x01EE
    2fbc:	00 97       	sbiw	r24, 0x00	; 0
    2fbe:	a1 05       	cpc	r26, r1
    2fc0:	b1 05       	cpc	r27, r1
    2fc2:	99 f0       	breq	.+38     	; 0x2fea <__vector_10+0x68>
		Timer0_u32OCFs_Number--;
    2fc4:	80 91 eb 01 	lds	r24, 0x01EB
    2fc8:	90 91 ec 01 	lds	r25, 0x01EC
    2fcc:	a0 91 ed 01 	lds	r26, 0x01ED
    2fd0:	b0 91 ee 01 	lds	r27, 0x01EE
    2fd4:	01 97       	sbiw	r24, 0x01	; 1
    2fd6:	a1 09       	sbc	r26, r1
    2fd8:	b1 09       	sbc	r27, r1
    2fda:	80 93 eb 01 	sts	0x01EB, r24
    2fde:	90 93 ec 01 	sts	0x01EC, r25
    2fe2:	a0 93 ed 01 	sts	0x01ED, r26
    2fe6:	b0 93 ee 01 	sts	0x01EE, r27
	}
	if (TIMER0_pfunCOM_ISR_fun != NULL) {
    2fea:	80 91 f9 01 	lds	r24, 0x01F9
    2fee:	90 91 fa 01 	lds	r25, 0x01FA
    2ff2:	00 97       	sbiw	r24, 0x00	; 0
    2ff4:	29 f0       	breq	.+10     	; 0x3000 <__vector_10+0x7e>
		TIMER0_pfunCOM_ISR_fun();
    2ff6:	e0 91 f9 01 	lds	r30, 0x01F9
    2ffa:	f0 91 fa 01 	lds	r31, 0x01FA
    2ffe:	09 95       	icall
	}
}
    3000:	cf 91       	pop	r28
    3002:	df 91       	pop	r29
    3004:	ff 91       	pop	r31
    3006:	ef 91       	pop	r30
    3008:	bf 91       	pop	r27
    300a:	af 91       	pop	r26
    300c:	9f 91       	pop	r25
    300e:	8f 91       	pop	r24
    3010:	7f 91       	pop	r23
    3012:	6f 91       	pop	r22
    3014:	5f 91       	pop	r21
    3016:	4f 91       	pop	r20
    3018:	3f 91       	pop	r19
    301a:	2f 91       	pop	r18
    301c:	0f 90       	pop	r0
    301e:	0f be       	out	0x3f, r0	; 63
    3020:	0f 90       	pop	r0
    3022:	1f 90       	pop	r1
    3024:	18 95       	reti

00003026 <__vector_7>:
/**** Timer1 ISRs ****/
ISR(VECT_TIMER1_COMA){
    3026:	1f 92       	push	r1
    3028:	0f 92       	push	r0
    302a:	0f b6       	in	r0, 0x3f	; 63
    302c:	0f 92       	push	r0
    302e:	11 24       	eor	r1, r1
    3030:	2f 93       	push	r18
    3032:	3f 93       	push	r19
    3034:	4f 93       	push	r20
    3036:	5f 93       	push	r21
    3038:	6f 93       	push	r22
    303a:	7f 93       	push	r23
    303c:	8f 93       	push	r24
    303e:	9f 93       	push	r25
    3040:	af 93       	push	r26
    3042:	bf 93       	push	r27
    3044:	ef 93       	push	r30
    3046:	ff 93       	push	r31
    3048:	df 93       	push	r29
    304a:	cf 93       	push	r28
    304c:	cd b7       	in	r28, 0x3d	; 61
    304e:	de b7       	in	r29, 0x3e	; 62

	if (TIMER1_pfunComA_ISR_fun != NULL) {
    3050:	80 91 fb 01 	lds	r24, 0x01FB
    3054:	90 91 fc 01 	lds	r25, 0x01FC
    3058:	00 97       	sbiw	r24, 0x00	; 0
    305a:	29 f0       	breq	.+10     	; 0x3066 <__vector_7+0x40>
		TIMER1_pfunComA_ISR_fun();
    305c:	e0 91 fb 01 	lds	r30, 0x01FB
    3060:	f0 91 fc 01 	lds	r31, 0x01FC
    3064:	09 95       	icall
	}
}
    3066:	cf 91       	pop	r28
    3068:	df 91       	pop	r29
    306a:	ff 91       	pop	r31
    306c:	ef 91       	pop	r30
    306e:	bf 91       	pop	r27
    3070:	af 91       	pop	r26
    3072:	9f 91       	pop	r25
    3074:	8f 91       	pop	r24
    3076:	7f 91       	pop	r23
    3078:	6f 91       	pop	r22
    307a:	5f 91       	pop	r21
    307c:	4f 91       	pop	r20
    307e:	3f 91       	pop	r19
    3080:	2f 91       	pop	r18
    3082:	0f 90       	pop	r0
    3084:	0f be       	out	0x3f, r0	; 63
    3086:	0f 90       	pop	r0
    3088:	1f 90       	pop	r1
    308a:	18 95       	reti

0000308c <__vector_8>:
ISR(VECT_TIMER1_COMB){
    308c:	1f 92       	push	r1
    308e:	0f 92       	push	r0
    3090:	0f b6       	in	r0, 0x3f	; 63
    3092:	0f 92       	push	r0
    3094:	11 24       	eor	r1, r1
    3096:	2f 93       	push	r18
    3098:	3f 93       	push	r19
    309a:	4f 93       	push	r20
    309c:	5f 93       	push	r21
    309e:	6f 93       	push	r22
    30a0:	7f 93       	push	r23
    30a2:	8f 93       	push	r24
    30a4:	9f 93       	push	r25
    30a6:	af 93       	push	r26
    30a8:	bf 93       	push	r27
    30aa:	ef 93       	push	r30
    30ac:	ff 93       	push	r31
    30ae:	df 93       	push	r29
    30b0:	cf 93       	push	r28
    30b2:	cd b7       	in	r28, 0x3d	; 61
    30b4:	de b7       	in	r29, 0x3e	; 62

	if (TIMER1_pfunComB_ISR_fun != NULL) {
    30b6:	80 91 fd 01 	lds	r24, 0x01FD
    30ba:	90 91 fe 01 	lds	r25, 0x01FE
    30be:	00 97       	sbiw	r24, 0x00	; 0
    30c0:	29 f0       	breq	.+10     	; 0x30cc <__vector_8+0x40>
		TIMER1_pfunComB_ISR_fun();
    30c2:	e0 91 fd 01 	lds	r30, 0x01FD
    30c6:	f0 91 fe 01 	lds	r31, 0x01FE
    30ca:	09 95       	icall
	}
}
    30cc:	cf 91       	pop	r28
    30ce:	df 91       	pop	r29
    30d0:	ff 91       	pop	r31
    30d2:	ef 91       	pop	r30
    30d4:	bf 91       	pop	r27
    30d6:	af 91       	pop	r26
    30d8:	9f 91       	pop	r25
    30da:	8f 91       	pop	r24
    30dc:	7f 91       	pop	r23
    30de:	6f 91       	pop	r22
    30e0:	5f 91       	pop	r21
    30e2:	4f 91       	pop	r20
    30e4:	3f 91       	pop	r19
    30e6:	2f 91       	pop	r18
    30e8:	0f 90       	pop	r0
    30ea:	0f be       	out	0x3f, r0	; 63
    30ec:	0f 90       	pop	r0
    30ee:	1f 90       	pop	r1
    30f0:	18 95       	reti

000030f2 <__vector_9>:
ISR(VECT_TIMER1_OVF){
    30f2:	1f 92       	push	r1
    30f4:	0f 92       	push	r0
    30f6:	0f b6       	in	r0, 0x3f	; 63
    30f8:	0f 92       	push	r0
    30fa:	11 24       	eor	r1, r1
    30fc:	2f 93       	push	r18
    30fe:	3f 93       	push	r19
    3100:	4f 93       	push	r20
    3102:	5f 93       	push	r21
    3104:	6f 93       	push	r22
    3106:	7f 93       	push	r23
    3108:	8f 93       	push	r24
    310a:	9f 93       	push	r25
    310c:	af 93       	push	r26
    310e:	bf 93       	push	r27
    3110:	ef 93       	push	r30
    3112:	ff 93       	push	r31
    3114:	df 93       	push	r29
    3116:	cf 93       	push	r28
    3118:	cd b7       	in	r28, 0x3d	; 61
    311a:	de b7       	in	r29, 0x3e	; 62

	if (TIMER1_pfunOVF_ISR_fun != NULL) {
    311c:	80 91 ff 01 	lds	r24, 0x01FF
    3120:	90 91 00 02 	lds	r25, 0x0200
    3124:	00 97       	sbiw	r24, 0x00	; 0
    3126:	29 f0       	breq	.+10     	; 0x3132 <__vector_9+0x40>
		TIMER1_pfunOVF_ISR_fun();
    3128:	e0 91 ff 01 	lds	r30, 0x01FF
    312c:	f0 91 00 02 	lds	r31, 0x0200
    3130:	09 95       	icall
	}
}
    3132:	cf 91       	pop	r28
    3134:	df 91       	pop	r29
    3136:	ff 91       	pop	r31
    3138:	ef 91       	pop	r30
    313a:	bf 91       	pop	r27
    313c:	af 91       	pop	r26
    313e:	9f 91       	pop	r25
    3140:	8f 91       	pop	r24
    3142:	7f 91       	pop	r23
    3144:	6f 91       	pop	r22
    3146:	5f 91       	pop	r21
    3148:	4f 91       	pop	r20
    314a:	3f 91       	pop	r19
    314c:	2f 91       	pop	r18
    314e:	0f 90       	pop	r0
    3150:	0f be       	out	0x3f, r0	; 63
    3152:	0f 90       	pop	r0
    3154:	1f 90       	pop	r1
    3156:	18 95       	reti

00003158 <__vector_4>:
/**** Timer2 ISRs ****/
ISR(VECT_TIMER2_COM){
    3158:	1f 92       	push	r1
    315a:	0f 92       	push	r0
    315c:	0f b6       	in	r0, 0x3f	; 63
    315e:	0f 92       	push	r0
    3160:	11 24       	eor	r1, r1
    3162:	2f 93       	push	r18
    3164:	3f 93       	push	r19
    3166:	4f 93       	push	r20
    3168:	5f 93       	push	r21
    316a:	6f 93       	push	r22
    316c:	7f 93       	push	r23
    316e:	8f 93       	push	r24
    3170:	9f 93       	push	r25
    3172:	af 93       	push	r26
    3174:	bf 93       	push	r27
    3176:	ef 93       	push	r30
    3178:	ff 93       	push	r31
    317a:	df 93       	push	r29
    317c:	cf 93       	push	r28
    317e:	cd b7       	in	r28, 0x3d	; 61
    3180:	de b7       	in	r29, 0x3e	; 62
	if (Timer2_u32OCFs_Number > 0) {
    3182:	80 91 f3 01 	lds	r24, 0x01F3
    3186:	90 91 f4 01 	lds	r25, 0x01F4
    318a:	a0 91 f5 01 	lds	r26, 0x01F5
    318e:	b0 91 f6 01 	lds	r27, 0x01F6
    3192:	00 97       	sbiw	r24, 0x00	; 0
    3194:	a1 05       	cpc	r26, r1
    3196:	b1 05       	cpc	r27, r1
    3198:	99 f0       	breq	.+38     	; 0x31c0 <__vector_4+0x68>
		Timer2_u32OCFs_Number--;
    319a:	80 91 f3 01 	lds	r24, 0x01F3
    319e:	90 91 f4 01 	lds	r25, 0x01F4
    31a2:	a0 91 f5 01 	lds	r26, 0x01F5
    31a6:	b0 91 f6 01 	lds	r27, 0x01F6
    31aa:	01 97       	sbiw	r24, 0x01	; 1
    31ac:	a1 09       	sbc	r26, r1
    31ae:	b1 09       	sbc	r27, r1
    31b0:	80 93 f3 01 	sts	0x01F3, r24
    31b4:	90 93 f4 01 	sts	0x01F4, r25
    31b8:	a0 93 f5 01 	sts	0x01F5, r26
    31bc:	b0 93 f6 01 	sts	0x01F6, r27
	}
	if (TIMER2_pfunCOM_ISR_fun != NULL) {
    31c0:	80 91 03 02 	lds	r24, 0x0203
    31c4:	90 91 04 02 	lds	r25, 0x0204
    31c8:	00 97       	sbiw	r24, 0x00	; 0
    31ca:	29 f0       	breq	.+10     	; 0x31d6 <__vector_4+0x7e>
		TIMER2_pfunCOM_ISR_fun();
    31cc:	e0 91 03 02 	lds	r30, 0x0203
    31d0:	f0 91 04 02 	lds	r31, 0x0204
    31d4:	09 95       	icall
	}
}
    31d6:	cf 91       	pop	r28
    31d8:	df 91       	pop	r29
    31da:	ff 91       	pop	r31
    31dc:	ef 91       	pop	r30
    31de:	bf 91       	pop	r27
    31e0:	af 91       	pop	r26
    31e2:	9f 91       	pop	r25
    31e4:	8f 91       	pop	r24
    31e6:	7f 91       	pop	r23
    31e8:	6f 91       	pop	r22
    31ea:	5f 91       	pop	r21
    31ec:	4f 91       	pop	r20
    31ee:	3f 91       	pop	r19
    31f0:	2f 91       	pop	r18
    31f2:	0f 90       	pop	r0
    31f4:	0f be       	out	0x3f, r0	; 63
    31f6:	0f 90       	pop	r0
    31f8:	1f 90       	pop	r1
    31fa:	18 95       	reti

000031fc <__vector_5>:
ISR(VECT_TIMER2_OVF){
    31fc:	1f 92       	push	r1
    31fe:	0f 92       	push	r0
    3200:	0f b6       	in	r0, 0x3f	; 63
    3202:	0f 92       	push	r0
    3204:	11 24       	eor	r1, r1
    3206:	2f 93       	push	r18
    3208:	3f 93       	push	r19
    320a:	4f 93       	push	r20
    320c:	5f 93       	push	r21
    320e:	6f 93       	push	r22
    3210:	7f 93       	push	r23
    3212:	8f 93       	push	r24
    3214:	9f 93       	push	r25
    3216:	af 93       	push	r26
    3218:	bf 93       	push	r27
    321a:	ef 93       	push	r30
    321c:	ff 93       	push	r31
    321e:	df 93       	push	r29
    3220:	cf 93       	push	r28
    3222:	cd b7       	in	r28, 0x3d	; 61
    3224:	de b7       	in	r29, 0x3e	; 62
	if (Timer2_u32OVFs_Number > 0) {
    3226:	80 91 ef 01 	lds	r24, 0x01EF
    322a:	90 91 f0 01 	lds	r25, 0x01F0
    322e:	a0 91 f1 01 	lds	r26, 0x01F1
    3232:	b0 91 f2 01 	lds	r27, 0x01F2
    3236:	00 97       	sbiw	r24, 0x00	; 0
    3238:	a1 05       	cpc	r26, r1
    323a:	b1 05       	cpc	r27, r1
    323c:	99 f0       	breq	.+38     	; 0x3264 <__vector_5+0x68>
		Timer2_u32OVFs_Number--;
    323e:	80 91 ef 01 	lds	r24, 0x01EF
    3242:	90 91 f0 01 	lds	r25, 0x01F0
    3246:	a0 91 f1 01 	lds	r26, 0x01F1
    324a:	b0 91 f2 01 	lds	r27, 0x01F2
    324e:	01 97       	sbiw	r24, 0x01	; 1
    3250:	a1 09       	sbc	r26, r1
    3252:	b1 09       	sbc	r27, r1
    3254:	80 93 ef 01 	sts	0x01EF, r24
    3258:	90 93 f0 01 	sts	0x01F0, r25
    325c:	a0 93 f1 01 	sts	0x01F1, r26
    3260:	b0 93 f2 01 	sts	0x01F2, r27
	}
	if (TIMER2_pfunOVF_ISR_fun != NULL) {
    3264:	80 91 01 02 	lds	r24, 0x0201
    3268:	90 91 02 02 	lds	r25, 0x0202
    326c:	00 97       	sbiw	r24, 0x00	; 0
    326e:	29 f0       	breq	.+10     	; 0x327a <__vector_5+0x7e>
		TIMER2_pfunOVF_ISR_fun();
    3270:	e0 91 01 02 	lds	r30, 0x0201
    3274:	f0 91 02 02 	lds	r31, 0x0202
    3278:	09 95       	icall
	}
}
    327a:	cf 91       	pop	r28
    327c:	df 91       	pop	r29
    327e:	ff 91       	pop	r31
    3280:	ef 91       	pop	r30
    3282:	bf 91       	pop	r27
    3284:	af 91       	pop	r26
    3286:	9f 91       	pop	r25
    3288:	8f 91       	pop	r24
    328a:	7f 91       	pop	r23
    328c:	6f 91       	pop	r22
    328e:	5f 91       	pop	r21
    3290:	4f 91       	pop	r20
    3292:	3f 91       	pop	r19
    3294:	2f 91       	pop	r18
    3296:	0f 90       	pop	r0
    3298:	0f be       	out	0x3f, r0	; 63
    329a:	0f 90       	pop	r0
    329c:	1f 90       	pop	r1
    329e:	18 95       	reti

000032a0 <SPI_vidInit>:
#include "SPI_priv.h"



void SPI_vidInit(void)
{
    32a0:	df 93       	push	r29
    32a2:	cf 93       	push	r28
    32a4:	cd b7       	in	r28, 0x3d	; 61
    32a6:	de b7       	in	r29, 0x3e	; 62


//Master
	SPCR |=(1<<4);
    32a8:	ad e2       	ldi	r26, 0x2D	; 45
    32aa:	b0 e0       	ldi	r27, 0x00	; 0
    32ac:	ed e2       	ldi	r30, 0x2D	; 45
    32ae:	f0 e0       	ldi	r31, 0x00	; 0
    32b0:	80 81       	ld	r24, Z
    32b2:	80 61       	ori	r24, 0x10	; 16
    32b4:	8c 93       	st	X, r24
//	SPCR &=~(1<<4);




	SPCR |=(1<<1);
    32b6:	ad e2       	ldi	r26, 0x2D	; 45
    32b8:	b0 e0       	ldi	r27, 0x00	; 0
    32ba:	ed e2       	ldi	r30, 0x2D	; 45
    32bc:	f0 e0       	ldi	r31, 0x00	; 0
    32be:	80 81       	ld	r24, Z
    32c0:	82 60       	ori	r24, 0x02	; 2
    32c2:	8c 93       	st	X, r24
	SPCR &=~(1<<0);
    32c4:	ad e2       	ldi	r26, 0x2D	; 45
    32c6:	b0 e0       	ldi	r27, 0x00	; 0
    32c8:	ed e2       	ldi	r30, 0x2D	; 45
    32ca:	f0 e0       	ldi	r31, 0x00	; 0
    32cc:	80 81       	ld	r24, Z
    32ce:	8e 7f       	andi	r24, 0xFE	; 254
    32d0:	8c 93       	st	X, r24

	SPCR |=(1<<6);
    32d2:	ad e2       	ldi	r26, 0x2D	; 45
    32d4:	b0 e0       	ldi	r27, 0x00	; 0
    32d6:	ed e2       	ldi	r30, 0x2D	; 45
    32d8:	f0 e0       	ldi	r31, 0x00	; 0
    32da:	80 81       	ld	r24, Z
    32dc:	80 64       	ori	r24, 0x40	; 64
    32de:	8c 93       	st	X, r24
}
    32e0:	cf 91       	pop	r28
    32e2:	df 91       	pop	r29
    32e4:	08 95       	ret

000032e6 <SPI_vidTranscieve>:

u8 SPI_vidTranscieve(u8 Copy_u8Data)
{
    32e6:	df 93       	push	r29
    32e8:	cf 93       	push	r28
    32ea:	0f 92       	push	r0
    32ec:	cd b7       	in	r28, 0x3d	; 61
    32ee:	de b7       	in	r29, 0x3e	; 62
    32f0:	89 83       	std	Y+1, r24	; 0x01
	SPDR = Copy_u8Data;
    32f2:	ef e2       	ldi	r30, 0x2F	; 47
    32f4:	f0 e0       	ldi	r31, 0x00	; 0
    32f6:	89 81       	ldd	r24, Y+1	; 0x01
    32f8:	80 83       	st	Z, r24
	while(! ((SPSR>>7)&1));
    32fa:	ee e2       	ldi	r30, 0x2E	; 46
    32fc:	f0 e0       	ldi	r31, 0x00	; 0
    32fe:	80 81       	ld	r24, Z
    3300:	88 23       	and	r24, r24
    3302:	dc f7       	brge	.-10     	; 0x32fa <SPI_vidTranscieve+0x14>
	return SPDR;
    3304:	ef e2       	ldi	r30, 0x2F	; 47
    3306:	f0 e0       	ldi	r31, 0x00	; 0
    3308:	80 81       	ld	r24, Z
}
    330a:	0f 90       	pop	r0
    330c:	cf 91       	pop	r28
    330e:	df 91       	pop	r29
    3310:	08 95       	ret

00003312 <SPI_enuInit>:
 *	INT		EN	  Data Order	SPI Mode   Clk polarity		Clk Phase	  Clk Rate
 *	SPSR
 *	Double speed by SPI2X Bit
 */
ES_t SPI_enuInit(SPI_Cfg_t Copy_strSPI_Config)
{
    3312:	df 93       	push	r29
    3314:	cf 93       	push	r28
    3316:	cd b7       	in	r28, 0x3d	; 61
    3318:	de b7       	in	r29, 0x3e	; 62
    331a:	2a 97       	sbiw	r28, 0x0a	; 10
    331c:	0f b6       	in	r0, 0x3f	; 63
    331e:	f8 94       	cli
    3320:	de bf       	out	0x3e, r29	; 62
    3322:	0f be       	out	0x3f, r0	; 63
    3324:	cd bf       	out	0x3d, r28	; 61
    3326:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    3328:	19 82       	std	Y+1, r1	; 0x01

	switch(Copy_strSPI_Config.OperatingMode){
    332a:	8a 81       	ldd	r24, Y+2	; 0x02
    332c:	86 95       	lsr	r24
    332e:	86 95       	lsr	r24
    3330:	86 95       	lsr	r24
    3332:	81 70       	andi	r24, 0x01	; 1
    3334:	28 2f       	mov	r18, r24
    3336:	30 e0       	ldi	r19, 0x00	; 0
    3338:	3a 87       	std	Y+10, r19	; 0x0a
    333a:	29 87       	std	Y+9, r18	; 0x09
    333c:	89 85       	ldd	r24, Y+9	; 0x09
    333e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3340:	00 97       	sbiw	r24, 0x00	; 0
    3342:	69 f0       	breq	.+26     	; 0x335e <SPI_enuInit+0x4c>
    3344:	29 85       	ldd	r18, Y+9	; 0x09
    3346:	3a 85       	ldd	r19, Y+10	; 0x0a
    3348:	21 30       	cpi	r18, 0x01	; 1
    334a:	31 05       	cpc	r19, r1
    334c:	81 f4       	brne	.+32     	; 0x336e <SPI_enuInit+0x5c>
	case SPI_Master:
		SPCR |=  (MASK_BIT<<MSTR);
    334e:	ad e2       	ldi	r26, 0x2D	; 45
    3350:	b0 e0       	ldi	r27, 0x00	; 0
    3352:	ed e2       	ldi	r30, 0x2D	; 45
    3354:	f0 e0       	ldi	r31, 0x00	; 0
    3356:	80 81       	ld	r24, Z
    3358:	80 61       	ori	r24, 0x10	; 16
    335a:	8c 93       	st	X, r24
    335c:	0a c0       	rjmp	.+20     	; 0x3372 <SPI_enuInit+0x60>
		break;
	case SPI_Slave:
		SPCR &= ~(MASK_BIT<<MSTR);
    335e:	ad e2       	ldi	r26, 0x2D	; 45
    3360:	b0 e0       	ldi	r27, 0x00	; 0
    3362:	ed e2       	ldi	r30, 0x2D	; 45
    3364:	f0 e0       	ldi	r31, 0x00	; 0
    3366:	80 81       	ld	r24, Z
    3368:	8f 7e       	andi	r24, 0xEF	; 239
    336a:	8c 93       	st	X, r24
    336c:	02 c0       	rjmp	.+4      	; 0x3372 <SPI_enuInit+0x60>
		break;
	default:
		Local_enuErorrState = ES_OUT_OF_RANGE;
    336e:	82 e0       	ldi	r24, 0x02	; 2
    3370:	89 83       	std	Y+1, r24	; 0x01
	}
	if(ES_OUT_OF_RANGE != Local_enuErorrState){
    3372:	89 81       	ldd	r24, Y+1	; 0x01
    3374:	82 30       	cpi	r24, 0x02	; 2
    3376:	09 f4       	brne	.+2      	; 0x337a <SPI_enuInit+0x68>
    3378:	79 c1       	rjmp	.+754    	; 0x366c <SPI_enuInit+0x35a>

		switch(Copy_strSPI_Config.ClockRate){
    337a:	8a 81       	ldd	r24, Y+2	; 0x02
    337c:	87 70       	andi	r24, 0x07	; 7
    337e:	28 2f       	mov	r18, r24
    3380:	30 e0       	ldi	r19, 0x00	; 0
    3382:	38 87       	std	Y+8, r19	; 0x08
    3384:	2f 83       	std	Y+7, r18	; 0x07
    3386:	8f 81       	ldd	r24, Y+7	; 0x07
    3388:	98 85       	ldd	r25, Y+8	; 0x08
    338a:	83 30       	cpi	r24, 0x03	; 3
    338c:	91 05       	cpc	r25, r1
    338e:	09 f4       	brne	.+2      	; 0x3392 <SPI_enuInit+0x80>
    3390:	70 c0       	rjmp	.+224    	; 0x3472 <SPI_enuInit+0x160>
    3392:	2f 81       	ldd	r18, Y+7	; 0x07
    3394:	38 85       	ldd	r19, Y+8	; 0x08
    3396:	24 30       	cpi	r18, 0x04	; 4
    3398:	31 05       	cpc	r19, r1
    339a:	84 f4       	brge	.+32     	; 0x33bc <SPI_enuInit+0xaa>
    339c:	8f 81       	ldd	r24, Y+7	; 0x07
    339e:	98 85       	ldd	r25, Y+8	; 0x08
    33a0:	81 30       	cpi	r24, 0x01	; 1
    33a2:	91 05       	cpc	r25, r1
    33a4:	d1 f1       	breq	.+116    	; 0x341a <SPI_enuInit+0x108>
    33a6:	2f 81       	ldd	r18, Y+7	; 0x07
    33a8:	38 85       	ldd	r19, Y+8	; 0x08
    33aa:	22 30       	cpi	r18, 0x02	; 2
    33ac:	31 05       	cpc	r19, r1
    33ae:	0c f0       	brlt	.+2      	; 0x33b2 <SPI_enuInit+0xa0>
    33b0:	4a c0       	rjmp	.+148    	; 0x3446 <SPI_enuInit+0x134>
    33b2:	8f 81       	ldd	r24, Y+7	; 0x07
    33b4:	98 85       	ldd	r25, Y+8	; 0x08
    33b6:	00 97       	sbiw	r24, 0x00	; 0
    33b8:	d1 f0       	breq	.+52     	; 0x33ee <SPI_enuInit+0xdc>
    33ba:	c9 c0       	rjmp	.+402    	; 0x354e <SPI_enuInit+0x23c>
    33bc:	2f 81       	ldd	r18, Y+7	; 0x07
    33be:	38 85       	ldd	r19, Y+8	; 0x08
    33c0:	25 30       	cpi	r18, 0x05	; 5
    33c2:	31 05       	cpc	r19, r1
    33c4:	09 f4       	brne	.+2      	; 0x33c8 <SPI_enuInit+0xb6>
    33c6:	81 c0       	rjmp	.+258    	; 0x34ca <SPI_enuInit+0x1b8>
    33c8:	8f 81       	ldd	r24, Y+7	; 0x07
    33ca:	98 85       	ldd	r25, Y+8	; 0x08
    33cc:	85 30       	cpi	r24, 0x05	; 5
    33ce:	91 05       	cpc	r25, r1
    33d0:	0c f4       	brge	.+2      	; 0x33d4 <SPI_enuInit+0xc2>
    33d2:	65 c0       	rjmp	.+202    	; 0x349e <SPI_enuInit+0x18c>
    33d4:	2f 81       	ldd	r18, Y+7	; 0x07
    33d6:	38 85       	ldd	r19, Y+8	; 0x08
    33d8:	26 30       	cpi	r18, 0x06	; 6
    33da:	31 05       	cpc	r19, r1
    33dc:	09 f4       	brne	.+2      	; 0x33e0 <SPI_enuInit+0xce>
    33de:	8b c0       	rjmp	.+278    	; 0x34f6 <SPI_enuInit+0x1e4>
    33e0:	8f 81       	ldd	r24, Y+7	; 0x07
    33e2:	98 85       	ldd	r25, Y+8	; 0x08
    33e4:	87 30       	cpi	r24, 0x07	; 7
    33e6:	91 05       	cpc	r25, r1
    33e8:	09 f4       	brne	.+2      	; 0x33ec <SPI_enuInit+0xda>
    33ea:	9b c0       	rjmp	.+310    	; 0x3522 <SPI_enuInit+0x210>
    33ec:	b0 c0       	rjmp	.+352    	; 0x354e <SPI_enuInit+0x23c>
		case SPI_NormalSpeedPRES_4:
			SPSR &= ~(MASK_BIT<<SPI2X);// for the normal speed operation
    33ee:	ae e2       	ldi	r26, 0x2E	; 46
    33f0:	b0 e0       	ldi	r27, 0x00	; 0
    33f2:	ee e2       	ldi	r30, 0x2E	; 46
    33f4:	f0 e0       	ldi	r31, 0x00	; 0
    33f6:	80 81       	ld	r24, Z
    33f8:	8e 7f       	andi	r24, 0xFE	; 254
    33fa:	8c 93       	st	X, r24

			SPCR &= ~(MASK_BIT<<SPR0); // to select the clock rate
    33fc:	ad e2       	ldi	r26, 0x2D	; 45
    33fe:	b0 e0       	ldi	r27, 0x00	; 0
    3400:	ed e2       	ldi	r30, 0x2D	; 45
    3402:	f0 e0       	ldi	r31, 0x00	; 0
    3404:	80 81       	ld	r24, Z
    3406:	8e 7f       	andi	r24, 0xFE	; 254
    3408:	8c 93       	st	X, r24
			SPCR &= ~(MASK_BIT<<SPR1);
    340a:	ad e2       	ldi	r26, 0x2D	; 45
    340c:	b0 e0       	ldi	r27, 0x00	; 0
    340e:	ed e2       	ldi	r30, 0x2D	; 45
    3410:	f0 e0       	ldi	r31, 0x00	; 0
    3412:	80 81       	ld	r24, Z
    3414:	8d 7f       	andi	r24, 0xFD	; 253
    3416:	8c 93       	st	X, r24
    3418:	9c c0       	rjmp	.+312    	; 0x3552 <SPI_enuInit+0x240>
			break;
		case SPI_NormalSpeedPRES_16:
			SPSR &= ~(MASK_BIT<<SPI2X);
    341a:	ae e2       	ldi	r26, 0x2E	; 46
    341c:	b0 e0       	ldi	r27, 0x00	; 0
    341e:	ee e2       	ldi	r30, 0x2E	; 46
    3420:	f0 e0       	ldi	r31, 0x00	; 0
    3422:	80 81       	ld	r24, Z
    3424:	8e 7f       	andi	r24, 0xFE	; 254
    3426:	8c 93       	st	X, r24

			SPCR |=  (MASK_BIT<<SPR0);
    3428:	ad e2       	ldi	r26, 0x2D	; 45
    342a:	b0 e0       	ldi	r27, 0x00	; 0
    342c:	ed e2       	ldi	r30, 0x2D	; 45
    342e:	f0 e0       	ldi	r31, 0x00	; 0
    3430:	80 81       	ld	r24, Z
    3432:	81 60       	ori	r24, 0x01	; 1
    3434:	8c 93       	st	X, r24
			SPCR &= ~(MASK_BIT<<SPR1);
    3436:	ad e2       	ldi	r26, 0x2D	; 45
    3438:	b0 e0       	ldi	r27, 0x00	; 0
    343a:	ed e2       	ldi	r30, 0x2D	; 45
    343c:	f0 e0       	ldi	r31, 0x00	; 0
    343e:	80 81       	ld	r24, Z
    3440:	8d 7f       	andi	r24, 0xFD	; 253
    3442:	8c 93       	st	X, r24
    3444:	86 c0       	rjmp	.+268    	; 0x3552 <SPI_enuInit+0x240>
			break;
		case SPI_NormalSpeedPRES_64:
			SPSR &= ~(MASK_BIT<<SPI2X);
    3446:	ae e2       	ldi	r26, 0x2E	; 46
    3448:	b0 e0       	ldi	r27, 0x00	; 0
    344a:	ee e2       	ldi	r30, 0x2E	; 46
    344c:	f0 e0       	ldi	r31, 0x00	; 0
    344e:	80 81       	ld	r24, Z
    3450:	8e 7f       	andi	r24, 0xFE	; 254
    3452:	8c 93       	st	X, r24

			SPCR &= ~(MASK_BIT<<SPR0);
    3454:	ad e2       	ldi	r26, 0x2D	; 45
    3456:	b0 e0       	ldi	r27, 0x00	; 0
    3458:	ed e2       	ldi	r30, 0x2D	; 45
    345a:	f0 e0       	ldi	r31, 0x00	; 0
    345c:	80 81       	ld	r24, Z
    345e:	8e 7f       	andi	r24, 0xFE	; 254
    3460:	8c 93       	st	X, r24
			SPCR |=  (MASK_BIT<<SPR1);
    3462:	ad e2       	ldi	r26, 0x2D	; 45
    3464:	b0 e0       	ldi	r27, 0x00	; 0
    3466:	ed e2       	ldi	r30, 0x2D	; 45
    3468:	f0 e0       	ldi	r31, 0x00	; 0
    346a:	80 81       	ld	r24, Z
    346c:	82 60       	ori	r24, 0x02	; 2
    346e:	8c 93       	st	X, r24
    3470:	70 c0       	rjmp	.+224    	; 0x3552 <SPI_enuInit+0x240>
			break;
		case SPI_NormalSpeedPRES_128:
			SPSR &= ~(MASK_BIT<<SPI2X);
    3472:	ae e2       	ldi	r26, 0x2E	; 46
    3474:	b0 e0       	ldi	r27, 0x00	; 0
    3476:	ee e2       	ldi	r30, 0x2E	; 46
    3478:	f0 e0       	ldi	r31, 0x00	; 0
    347a:	80 81       	ld	r24, Z
    347c:	8e 7f       	andi	r24, 0xFE	; 254
    347e:	8c 93       	st	X, r24

			SPCR |=  (MASK_BIT<<SPR0);
    3480:	ad e2       	ldi	r26, 0x2D	; 45
    3482:	b0 e0       	ldi	r27, 0x00	; 0
    3484:	ed e2       	ldi	r30, 0x2D	; 45
    3486:	f0 e0       	ldi	r31, 0x00	; 0
    3488:	80 81       	ld	r24, Z
    348a:	81 60       	ori	r24, 0x01	; 1
    348c:	8c 93       	st	X, r24
			SPCR |=  (MASK_BIT<<SPR1);
    348e:	ad e2       	ldi	r26, 0x2D	; 45
    3490:	b0 e0       	ldi	r27, 0x00	; 0
    3492:	ed e2       	ldi	r30, 0x2D	; 45
    3494:	f0 e0       	ldi	r31, 0x00	; 0
    3496:	80 81       	ld	r24, Z
    3498:	82 60       	ori	r24, 0x02	; 2
    349a:	8c 93       	st	X, r24
    349c:	5a c0       	rjmp	.+180    	; 0x3552 <SPI_enuInit+0x240>
			break;
		case SPI_DoubleSpeedPRES_2:
			SPSR |=  (MASK_BIT<<SPI2X);
    349e:	ae e2       	ldi	r26, 0x2E	; 46
    34a0:	b0 e0       	ldi	r27, 0x00	; 0
    34a2:	ee e2       	ldi	r30, 0x2E	; 46
    34a4:	f0 e0       	ldi	r31, 0x00	; 0
    34a6:	80 81       	ld	r24, Z
    34a8:	81 60       	ori	r24, 0x01	; 1
    34aa:	8c 93       	st	X, r24

			SPCR &= ~(MASK_BIT<<SPR0);
    34ac:	ad e2       	ldi	r26, 0x2D	; 45
    34ae:	b0 e0       	ldi	r27, 0x00	; 0
    34b0:	ed e2       	ldi	r30, 0x2D	; 45
    34b2:	f0 e0       	ldi	r31, 0x00	; 0
    34b4:	80 81       	ld	r24, Z
    34b6:	8e 7f       	andi	r24, 0xFE	; 254
    34b8:	8c 93       	st	X, r24
			SPCR &= ~(MASK_BIT<<SPR1);
    34ba:	ad e2       	ldi	r26, 0x2D	; 45
    34bc:	b0 e0       	ldi	r27, 0x00	; 0
    34be:	ed e2       	ldi	r30, 0x2D	; 45
    34c0:	f0 e0       	ldi	r31, 0x00	; 0
    34c2:	80 81       	ld	r24, Z
    34c4:	8d 7f       	andi	r24, 0xFD	; 253
    34c6:	8c 93       	st	X, r24
    34c8:	44 c0       	rjmp	.+136    	; 0x3552 <SPI_enuInit+0x240>
		break;
		case SPI_DoubleSpeedPRES_8:
			SPSR |=  (MASK_BIT<<SPI2X);
    34ca:	ae e2       	ldi	r26, 0x2E	; 46
    34cc:	b0 e0       	ldi	r27, 0x00	; 0
    34ce:	ee e2       	ldi	r30, 0x2E	; 46
    34d0:	f0 e0       	ldi	r31, 0x00	; 0
    34d2:	80 81       	ld	r24, Z
    34d4:	81 60       	ori	r24, 0x01	; 1
    34d6:	8c 93       	st	X, r24

			SPCR |=  (MASK_BIT<<SPR0);
    34d8:	ad e2       	ldi	r26, 0x2D	; 45
    34da:	b0 e0       	ldi	r27, 0x00	; 0
    34dc:	ed e2       	ldi	r30, 0x2D	; 45
    34de:	f0 e0       	ldi	r31, 0x00	; 0
    34e0:	80 81       	ld	r24, Z
    34e2:	81 60       	ori	r24, 0x01	; 1
    34e4:	8c 93       	st	X, r24
			SPCR &= ~(MASK_BIT<<SPR1);
    34e6:	ad e2       	ldi	r26, 0x2D	; 45
    34e8:	b0 e0       	ldi	r27, 0x00	; 0
    34ea:	ed e2       	ldi	r30, 0x2D	; 45
    34ec:	f0 e0       	ldi	r31, 0x00	; 0
    34ee:	80 81       	ld	r24, Z
    34f0:	8d 7f       	andi	r24, 0xFD	; 253
    34f2:	8c 93       	st	X, r24
    34f4:	2e c0       	rjmp	.+92     	; 0x3552 <SPI_enuInit+0x240>
		break;
		case SPI_DoubleSpeedPRES_32:
			SPSR |=  (MASK_BIT<<SPI2X);
    34f6:	ae e2       	ldi	r26, 0x2E	; 46
    34f8:	b0 e0       	ldi	r27, 0x00	; 0
    34fa:	ee e2       	ldi	r30, 0x2E	; 46
    34fc:	f0 e0       	ldi	r31, 0x00	; 0
    34fe:	80 81       	ld	r24, Z
    3500:	81 60       	ori	r24, 0x01	; 1
    3502:	8c 93       	st	X, r24

			SPCR &= ~(MASK_BIT<<SPR0);
    3504:	ad e2       	ldi	r26, 0x2D	; 45
    3506:	b0 e0       	ldi	r27, 0x00	; 0
    3508:	ed e2       	ldi	r30, 0x2D	; 45
    350a:	f0 e0       	ldi	r31, 0x00	; 0
    350c:	80 81       	ld	r24, Z
    350e:	8e 7f       	andi	r24, 0xFE	; 254
    3510:	8c 93       	st	X, r24
			SPCR |=  (MASK_BIT<<SPR1);
    3512:	ad e2       	ldi	r26, 0x2D	; 45
    3514:	b0 e0       	ldi	r27, 0x00	; 0
    3516:	ed e2       	ldi	r30, 0x2D	; 45
    3518:	f0 e0       	ldi	r31, 0x00	; 0
    351a:	80 81       	ld	r24, Z
    351c:	82 60       	ori	r24, 0x02	; 2
    351e:	8c 93       	st	X, r24
    3520:	18 c0       	rjmp	.+48     	; 0x3552 <SPI_enuInit+0x240>
		break;
		case SPI_DoubleSpeedPRES_64:
			SPSR |=  (MASK_BIT<<SPI2X);
    3522:	ae e2       	ldi	r26, 0x2E	; 46
    3524:	b0 e0       	ldi	r27, 0x00	; 0
    3526:	ee e2       	ldi	r30, 0x2E	; 46
    3528:	f0 e0       	ldi	r31, 0x00	; 0
    352a:	80 81       	ld	r24, Z
    352c:	81 60       	ori	r24, 0x01	; 1
    352e:	8c 93       	st	X, r24

			SPCR |=  (MASK_BIT<<SPR0);
    3530:	ad e2       	ldi	r26, 0x2D	; 45
    3532:	b0 e0       	ldi	r27, 0x00	; 0
    3534:	ed e2       	ldi	r30, 0x2D	; 45
    3536:	f0 e0       	ldi	r31, 0x00	; 0
    3538:	80 81       	ld	r24, Z
    353a:	81 60       	ori	r24, 0x01	; 1
    353c:	8c 93       	st	X, r24
			SPCR |=  (MASK_BIT<<SPR1);
    353e:	ad e2       	ldi	r26, 0x2D	; 45
    3540:	b0 e0       	ldi	r27, 0x00	; 0
    3542:	ed e2       	ldi	r30, 0x2D	; 45
    3544:	f0 e0       	ldi	r31, 0x00	; 0
    3546:	80 81       	ld	r24, Z
    3548:	82 60       	ori	r24, 0x02	; 2
    354a:	8c 93       	st	X, r24
    354c:	02 c0       	rjmp	.+4      	; 0x3552 <SPI_enuInit+0x240>
		break;
		default:
			Local_enuErorrState = ES_OUT_OF_RANGE;
    354e:	82 e0       	ldi	r24, 0x02	; 2
    3550:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		if(ES_OUT_OF_RANGE != Local_enuErorrState){
    3552:	89 81       	ldd	r24, Y+1	; 0x01
    3554:	82 30       	cpi	r24, 0x02	; 2
    3556:	09 f4       	brne	.+2      	; 0x355a <SPI_enuInit+0x248>
    3558:	89 c0       	rjmp	.+274    	; 0x366c <SPI_enuInit+0x35a>

			switch(Copy_strSPI_Config.DataOrder){
    355a:	8a 81       	ldd	r24, Y+2	; 0x02
    355c:	82 95       	swap	r24
    355e:	8f 70       	andi	r24, 0x0F	; 15
    3560:	81 70       	andi	r24, 0x01	; 1
    3562:	28 2f       	mov	r18, r24
    3564:	30 e0       	ldi	r19, 0x00	; 0
    3566:	3e 83       	std	Y+6, r19	; 0x06
    3568:	2d 83       	std	Y+5, r18	; 0x05
    356a:	8d 81       	ldd	r24, Y+5	; 0x05
    356c:	9e 81       	ldd	r25, Y+6	; 0x06
    356e:	00 97       	sbiw	r24, 0x00	; 0
    3570:	31 f0       	breq	.+12     	; 0x357e <SPI_enuInit+0x26c>
    3572:	2d 81       	ldd	r18, Y+5	; 0x05
    3574:	3e 81       	ldd	r19, Y+6	; 0x06
    3576:	21 30       	cpi	r18, 0x01	; 1
    3578:	31 05       	cpc	r19, r1
    357a:	49 f0       	breq	.+18     	; 0x358e <SPI_enuInit+0x27c>
    357c:	10 c0       	rjmp	.+32     	; 0x359e <SPI_enuInit+0x28c>
			case SPI_MSB:
				SPCR &= ~(MASK_BIT<<DORD);
    357e:	ad e2       	ldi	r26, 0x2D	; 45
    3580:	b0 e0       	ldi	r27, 0x00	; 0
    3582:	ed e2       	ldi	r30, 0x2D	; 45
    3584:	f0 e0       	ldi	r31, 0x00	; 0
    3586:	80 81       	ld	r24, Z
    3588:	8f 7d       	andi	r24, 0xDF	; 223
    358a:	8c 93       	st	X, r24
    358c:	0a c0       	rjmp	.+20     	; 0x35a2 <SPI_enuInit+0x290>
				break;
			case SPI_LSB:
				SPCR |=  (MASK_BIT<<DORD);
    358e:	ad e2       	ldi	r26, 0x2D	; 45
    3590:	b0 e0       	ldi	r27, 0x00	; 0
    3592:	ed e2       	ldi	r30, 0x2D	; 45
    3594:	f0 e0       	ldi	r31, 0x00	; 0
    3596:	80 81       	ld	r24, Z
    3598:	80 62       	ori	r24, 0x20	; 32
    359a:	8c 93       	st	X, r24
    359c:	02 c0       	rjmp	.+4      	; 0x35a2 <SPI_enuInit+0x290>
				break;
			default:
				Local_enuErorrState = ES_OUT_OF_RANGE;
    359e:	82 e0       	ldi	r24, 0x02	; 2
    35a0:	89 83       	std	Y+1, r24	; 0x01
				break;
			}
			if(ES_OUT_OF_RANGE != Local_enuErorrState){
    35a2:	89 81       	ldd	r24, Y+1	; 0x01
    35a4:	82 30       	cpi	r24, 0x02	; 2
    35a6:	09 f4       	brne	.+2      	; 0x35aa <SPI_enuInit+0x298>
    35a8:	61 c0       	rjmp	.+194    	; 0x366c <SPI_enuInit+0x35a>

				switch(Copy_strSPI_Config.PhasePolarityCfg){
    35aa:	8a 81       	ldd	r24, Y+2	; 0x02
    35ac:	82 95       	swap	r24
    35ae:	86 95       	lsr	r24
    35b0:	87 70       	andi	r24, 0x07	; 7
    35b2:	83 70       	andi	r24, 0x03	; 3
    35b4:	28 2f       	mov	r18, r24
    35b6:	30 e0       	ldi	r19, 0x00	; 0
    35b8:	3c 83       	std	Y+4, r19	; 0x04
    35ba:	2b 83       	std	Y+3, r18	; 0x03
    35bc:	8b 81       	ldd	r24, Y+3	; 0x03
    35be:	9c 81       	ldd	r25, Y+4	; 0x04
    35c0:	81 30       	cpi	r24, 0x01	; 1
    35c2:	91 05       	cpc	r25, r1
    35c4:	21 f1       	breq	.+72     	; 0x360e <SPI_enuInit+0x2fc>
    35c6:	2b 81       	ldd	r18, Y+3	; 0x03
    35c8:	3c 81       	ldd	r19, Y+4	; 0x04
    35ca:	22 30       	cpi	r18, 0x02	; 2
    35cc:	31 05       	cpc	r19, r1
    35ce:	2c f4       	brge	.+10     	; 0x35da <SPI_enuInit+0x2c8>
    35d0:	8b 81       	ldd	r24, Y+3	; 0x03
    35d2:	9c 81       	ldd	r25, Y+4	; 0x04
    35d4:	00 97       	sbiw	r24, 0x00	; 0
    35d6:	61 f0       	breq	.+24     	; 0x35f0 <SPI_enuInit+0x2de>
    35d8:	47 c0       	rjmp	.+142    	; 0x3668 <SPI_enuInit+0x356>
    35da:	2b 81       	ldd	r18, Y+3	; 0x03
    35dc:	3c 81       	ldd	r19, Y+4	; 0x04
    35de:	22 30       	cpi	r18, 0x02	; 2
    35e0:	31 05       	cpc	r19, r1
    35e2:	21 f1       	breq	.+72     	; 0x362c <SPI_enuInit+0x31a>
    35e4:	8b 81       	ldd	r24, Y+3	; 0x03
    35e6:	9c 81       	ldd	r25, Y+4	; 0x04
    35e8:	83 30       	cpi	r24, 0x03	; 3
    35ea:	91 05       	cpc	r25, r1
    35ec:	71 f1       	breq	.+92     	; 0x364a <SPI_enuInit+0x338>
    35ee:	3c c0       	rjmp	.+120    	; 0x3668 <SPI_enuInit+0x356>
				case SPI_SampleAtRisingSetupAtFalling:
					SPCR &= ~(MASK_BIT<<CPOL);
    35f0:	ad e2       	ldi	r26, 0x2D	; 45
    35f2:	b0 e0       	ldi	r27, 0x00	; 0
    35f4:	ed e2       	ldi	r30, 0x2D	; 45
    35f6:	f0 e0       	ldi	r31, 0x00	; 0
    35f8:	80 81       	ld	r24, Z
    35fa:	87 7f       	andi	r24, 0xF7	; 247
    35fc:	8c 93       	st	X, r24
					SPCR &= ~(MASK_BIT<<CPHA);
    35fe:	ad e2       	ldi	r26, 0x2D	; 45
    3600:	b0 e0       	ldi	r27, 0x00	; 0
    3602:	ed e2       	ldi	r30, 0x2D	; 45
    3604:	f0 e0       	ldi	r31, 0x00	; 0
    3606:	80 81       	ld	r24, Z
    3608:	8b 7f       	andi	r24, 0xFB	; 251
    360a:	8c 93       	st	X, r24
    360c:	2f c0       	rjmp	.+94     	; 0x366c <SPI_enuInit+0x35a>
					break;
				case SPI_SetupAtRisingSampleAtFalling:
					SPCR |=  (MASK_BIT<<CPOL);
    360e:	ad e2       	ldi	r26, 0x2D	; 45
    3610:	b0 e0       	ldi	r27, 0x00	; 0
    3612:	ed e2       	ldi	r30, 0x2D	; 45
    3614:	f0 e0       	ldi	r31, 0x00	; 0
    3616:	80 81       	ld	r24, Z
    3618:	88 60       	ori	r24, 0x08	; 8
    361a:	8c 93       	st	X, r24
					SPCR &= ~(MASK_BIT<<CPHA);
    361c:	ad e2       	ldi	r26, 0x2D	; 45
    361e:	b0 e0       	ldi	r27, 0x00	; 0
    3620:	ed e2       	ldi	r30, 0x2D	; 45
    3622:	f0 e0       	ldi	r31, 0x00	; 0
    3624:	80 81       	ld	r24, Z
    3626:	8b 7f       	andi	r24, 0xFB	; 251
    3628:	8c 93       	st	X, r24
    362a:	20 c0       	rjmp	.+64     	; 0x366c <SPI_enuInit+0x35a>
					break;
				case SPI_SampleAtFallingSetupAtRising:
					SPCR &= ~(MASK_BIT<<CPOL);
    362c:	ad e2       	ldi	r26, 0x2D	; 45
    362e:	b0 e0       	ldi	r27, 0x00	; 0
    3630:	ed e2       	ldi	r30, 0x2D	; 45
    3632:	f0 e0       	ldi	r31, 0x00	; 0
    3634:	80 81       	ld	r24, Z
    3636:	87 7f       	andi	r24, 0xF7	; 247
    3638:	8c 93       	st	X, r24
					SPCR |=  (MASK_BIT<<CPHA);
    363a:	ad e2       	ldi	r26, 0x2D	; 45
    363c:	b0 e0       	ldi	r27, 0x00	; 0
    363e:	ed e2       	ldi	r30, 0x2D	; 45
    3640:	f0 e0       	ldi	r31, 0x00	; 0
    3642:	80 81       	ld	r24, Z
    3644:	84 60       	ori	r24, 0x04	; 4
    3646:	8c 93       	st	X, r24
    3648:	11 c0       	rjmp	.+34     	; 0x366c <SPI_enuInit+0x35a>

					break;
				case SPI_SetupAtFallingSampleAtRising:
					SPCR |=  (MASK_BIT<<CPOL);
    364a:	ad e2       	ldi	r26, 0x2D	; 45
    364c:	b0 e0       	ldi	r27, 0x00	; 0
    364e:	ed e2       	ldi	r30, 0x2D	; 45
    3650:	f0 e0       	ldi	r31, 0x00	; 0
    3652:	80 81       	ld	r24, Z
    3654:	88 60       	ori	r24, 0x08	; 8
    3656:	8c 93       	st	X, r24
					SPCR |=  (MASK_BIT<<CPHA);
    3658:	ad e2       	ldi	r26, 0x2D	; 45
    365a:	b0 e0       	ldi	r27, 0x00	; 0
    365c:	ed e2       	ldi	r30, 0x2D	; 45
    365e:	f0 e0       	ldi	r31, 0x00	; 0
    3660:	80 81       	ld	r24, Z
    3662:	84 60       	ori	r24, 0x04	; 4
    3664:	8c 93       	st	X, r24
    3666:	02 c0       	rjmp	.+4      	; 0x366c <SPI_enuInit+0x35a>
					break;
				default:
					Local_enuErorrState = ES_OUT_OF_RANGE;
    3668:	82 e0       	ldi	r24, 0x02	; 2
    366a:	89 83       	std	Y+1, r24	; 0x01
				}
			}
		}
	}
	if(ES_OUT_OF_RANGE != Local_enuErorrState){	//After all previous end success >>> Enable SPI and disable SPI Interrupt
    366c:	89 81       	ldd	r24, Y+1	; 0x01
    366e:	82 30       	cpi	r24, 0x02	; 2
    3670:	81 f0       	breq	.+32     	; 0x3692 <SPI_enuInit+0x380>
		SPCR &= ~(MASK_BIT<<SPIE);
    3672:	ad e2       	ldi	r26, 0x2D	; 45
    3674:	b0 e0       	ldi	r27, 0x00	; 0
    3676:	ed e2       	ldi	r30, 0x2D	; 45
    3678:	f0 e0       	ldi	r31, 0x00	; 0
    367a:	80 81       	ld	r24, Z
    367c:	8f 77       	andi	r24, 0x7F	; 127
    367e:	8c 93       	st	X, r24
		SPCR |=  (MASK_BIT<<SPE);
    3680:	ad e2       	ldi	r26, 0x2D	; 45
    3682:	b0 e0       	ldi	r27, 0x00	; 0
    3684:	ed e2       	ldi	r30, 0x2D	; 45
    3686:	f0 e0       	ldi	r31, 0x00	; 0
    3688:	80 81       	ld	r24, Z
    368a:	80 64       	ori	r24, 0x40	; 64
    368c:	8c 93       	st	X, r24
		Local_enuErorrState = ES_OK;
    368e:	81 e0       	ldi	r24, 0x01	; 1
    3690:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErorrState;
    3692:	89 81       	ldd	r24, Y+1	; 0x01
}
    3694:	2a 96       	adiw	r28, 0x0a	; 10
    3696:	0f b6       	in	r0, 0x3f	; 63
    3698:	f8 94       	cli
    369a:	de bf       	out	0x3e, r29	; 62
    369c:	0f be       	out	0x3f, r0	; 63
    369e:	cd bf       	out	0x3d, r28	; 61
    36a0:	cf 91       	pop	r28
    36a2:	df 91       	pop	r29
    36a4:	08 95       	ret

000036a6 <SPI_enuTranscieve>:

ES_t SPI_enuTranscieve(u8 Copy_u8DataSent, u8 * Copy_pu8DataRecieved,bool Copy_enuIsBlocking)
{
    36a6:	df 93       	push	r29
    36a8:	cf 93       	push	r28
    36aa:	00 d0       	rcall	.+0      	; 0x36ac <SPI_enuTranscieve+0x6>
    36ac:	00 d0       	rcall	.+0      	; 0x36ae <SPI_enuTranscieve+0x8>
    36ae:	00 d0       	rcall	.+0      	; 0x36b0 <SPI_enuTranscieve+0xa>
    36b0:	cd b7       	in	r28, 0x3d	; 61
    36b2:	de b7       	in	r29, 0x3e	; 62
    36b4:	8a 83       	std	Y+2, r24	; 0x02
    36b6:	7c 83       	std	Y+4, r23	; 0x04
    36b8:	6b 83       	std	Y+3, r22	; 0x03
    36ba:	4d 83       	std	Y+5, r20	; 0x05
	ES_t Local_enuErorrState = ES_NOK;
    36bc:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8DataSent <=255 && Copy_u8DataSent>=0){
		SPDR = Copy_u8DataSent;
    36be:	ef e2       	ldi	r30, 0x2F	; 47
    36c0:	f0 e0       	ldi	r31, 0x00	; 0
    36c2:	8a 81       	ldd	r24, Y+2	; 0x02
    36c4:	80 83       	st	Z, r24
		//check for write collision if exist return NOK
		if((SPSR & (MASK_BIT<<WCOL)) != 0){
    36c6:	ee e2       	ldi	r30, 0x2E	; 46
    36c8:	f0 e0       	ldi	r31, 0x00	; 0
    36ca:	80 81       	ld	r24, Z
    36cc:	88 2f       	mov	r24, r24
    36ce:	90 e0       	ldi	r25, 0x00	; 0
    36d0:	80 74       	andi	r24, 0x40	; 64
    36d2:	90 70       	andi	r25, 0x00	; 0
    36d4:	00 97       	sbiw	r24, 0x00	; 0
    36d6:	21 f0       	breq	.+8      	; 0x36e0 <SPI_enuTranscieve+0x3a>
			Local_enuErorrState = ES_NOK;
    36d8:	19 82       	std	Y+1, r1	; 0x01
			return Local_enuErorrState;
    36da:	89 81       	ldd	r24, Y+1	; 0x01
    36dc:	8e 83       	std	Y+6, r24	; 0x06
    36de:	19 c0       	rjmp	.+50     	; 0x3712 <SPI_enuTranscieve+0x6c>
		}
		//check if we should block till data transfer complete or not
		if(true == Copy_enuIsBlocking){
    36e0:	8d 81       	ldd	r24, Y+5	; 0x05
    36e2:	81 30       	cpi	r24, 0x01	; 1
    36e4:	29 f4       	brne	.+10     	; 0x36f0 <SPI_enuTranscieve+0x4a>
			while(!( (SPSR>>SPIF)&MASK_BIT) );
    36e6:	ee e2       	ldi	r30, 0x2E	; 46
    36e8:	f0 e0       	ldi	r31, 0x00	; 0
    36ea:	80 81       	ld	r24, Z
    36ec:	88 23       	and	r24, r24
    36ee:	dc f7       	brge	.-10     	; 0x36e6 <SPI_enuTranscieve+0x40>
		}
		//check for pointer then return the data into it
		if(NULL != Copy_pu8DataRecieved){
    36f0:	8b 81       	ldd	r24, Y+3	; 0x03
    36f2:	9c 81       	ldd	r25, Y+4	; 0x04
    36f4:	00 97       	sbiw	r24, 0x00	; 0
    36f6:	49 f0       	breq	.+18     	; 0x370a <SPI_enuTranscieve+0x64>
			*Copy_pu8DataRecieved = SPDR;
    36f8:	ef e2       	ldi	r30, 0x2F	; 47
    36fa:	f0 e0       	ldi	r31, 0x00	; 0
    36fc:	80 81       	ld	r24, Z
    36fe:	eb 81       	ldd	r30, Y+3	; 0x03
    3700:	fc 81       	ldd	r31, Y+4	; 0x04
    3702:	80 83       	st	Z, r24
			Local_enuErorrState = ES_OK;
    3704:	81 e0       	ldi	r24, 0x01	; 1
    3706:	89 83       	std	Y+1, r24	; 0x01
    3708:	02 c0       	rjmp	.+4      	; 0x370e <SPI_enuTranscieve+0x68>
		}
		else{
			Local_enuErorrState = ES_POINTER_TO_VOID;
    370a:	83 e0       	ldi	r24, 0x03	; 3
    370c:	89 83       	std	Y+1, r24	; 0x01
		}
	}else{
		Local_enuErorrState = ES_OUT_OF_RANGE;
	}

	return Local_enuErorrState;
    370e:	89 81       	ldd	r24, Y+1	; 0x01
    3710:	8e 83       	std	Y+6, r24	; 0x06
    3712:	8e 81       	ldd	r24, Y+6	; 0x06
}
    3714:	26 96       	adiw	r28, 0x06	; 6
    3716:	0f b6       	in	r0, 0x3f	; 63
    3718:	f8 94       	cli
    371a:	de bf       	out	0x3e, r29	; 62
    371c:	0f be       	out	0x3f, r0	; 63
    371e:	cd bf       	out	0x3d, r28	; 61
    3720:	cf 91       	pop	r28
    3722:	df 91       	pop	r29
    3724:	08 95       	ret

00003726 <SPI_enuSetSPI_Mode>:
ES_t SPI_enuSetSPI_Mode(SPI_Mode_enuType Copy_enuOperatingMode){
    3726:	df 93       	push	r29
    3728:	cf 93       	push	r28
    372a:	00 d0       	rcall	.+0      	; 0x372c <SPI_enuSetSPI_Mode+0x6>
    372c:	00 d0       	rcall	.+0      	; 0x372e <SPI_enuSetSPI_Mode+0x8>
    372e:	cd b7       	in	r28, 0x3d	; 61
    3730:	de b7       	in	r29, 0x3e	; 62
    3732:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    3734:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_enuOperatingMode){
    3736:	8a 81       	ldd	r24, Y+2	; 0x02
    3738:	28 2f       	mov	r18, r24
    373a:	30 e0       	ldi	r19, 0x00	; 0
    373c:	3c 83       	std	Y+4, r19	; 0x04
    373e:	2b 83       	std	Y+3, r18	; 0x03
    3740:	8b 81       	ldd	r24, Y+3	; 0x03
    3742:	9c 81       	ldd	r25, Y+4	; 0x04
    3744:	00 97       	sbiw	r24, 0x00	; 0
    3746:	79 f0       	breq	.+30     	; 0x3766 <SPI_enuSetSPI_Mode+0x40>
    3748:	2b 81       	ldd	r18, Y+3	; 0x03
    374a:	3c 81       	ldd	r19, Y+4	; 0x04
    374c:	21 30       	cpi	r18, 0x01	; 1
    374e:	31 05       	cpc	r19, r1
    3750:	a1 f4       	brne	.+40     	; 0x377a <SPI_enuSetSPI_Mode+0x54>
	case SPI_Master:
		SPCR |=  (MASK_BIT<<MSTR);
    3752:	ad e2       	ldi	r26, 0x2D	; 45
    3754:	b0 e0       	ldi	r27, 0x00	; 0
    3756:	ed e2       	ldi	r30, 0x2D	; 45
    3758:	f0 e0       	ldi	r31, 0x00	; 0
    375a:	80 81       	ld	r24, Z
    375c:	80 61       	ori	r24, 0x10	; 16
    375e:	8c 93       	st	X, r24
		Local_enuErorrState = ES_OK;
    3760:	81 e0       	ldi	r24, 0x01	; 1
    3762:	89 83       	std	Y+1, r24	; 0x01
    3764:	0c c0       	rjmp	.+24     	; 0x377e <SPI_enuSetSPI_Mode+0x58>
		break;
	case SPI_Slave:
		SPCR &= ~(MASK_BIT<<MSTR);
    3766:	ad e2       	ldi	r26, 0x2D	; 45
    3768:	b0 e0       	ldi	r27, 0x00	; 0
    376a:	ed e2       	ldi	r30, 0x2D	; 45
    376c:	f0 e0       	ldi	r31, 0x00	; 0
    376e:	80 81       	ld	r24, Z
    3770:	8f 7e       	andi	r24, 0xEF	; 239
    3772:	8c 93       	st	X, r24
		Local_enuErorrState = ES_OK;
    3774:	81 e0       	ldi	r24, 0x01	; 1
    3776:	89 83       	std	Y+1, r24	; 0x01
    3778:	02 c0       	rjmp	.+4      	; 0x377e <SPI_enuSetSPI_Mode+0x58>
		break;
	default:
		Local_enuErorrState = ES_OUT_OF_RANGE;
    377a:	82 e0       	ldi	r24, 0x02	; 2
    377c:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErorrState;
    377e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3780:	0f 90       	pop	r0
    3782:	0f 90       	pop	r0
    3784:	0f 90       	pop	r0
    3786:	0f 90       	pop	r0
    3788:	cf 91       	pop	r28
    378a:	df 91       	pop	r29
    378c:	08 95       	ret

0000378e <SPI_enuSetClockRate>:
ES_t SPI_enuSetClockRate(SPI_PRES_enuType Copy_enuClockRate){
    378e:	df 93       	push	r29
    3790:	cf 93       	push	r28
    3792:	00 d0       	rcall	.+0      	; 0x3794 <SPI_enuSetClockRate+0x6>
    3794:	00 d0       	rcall	.+0      	; 0x3796 <SPI_enuSetClockRate+0x8>
    3796:	cd b7       	in	r28, 0x3d	; 61
    3798:	de b7       	in	r29, 0x3e	; 62
    379a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    379c:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_enuClockRate){
    379e:	8a 81       	ldd	r24, Y+2	; 0x02
    37a0:	28 2f       	mov	r18, r24
    37a2:	30 e0       	ldi	r19, 0x00	; 0
    37a4:	3c 83       	std	Y+4, r19	; 0x04
    37a6:	2b 83       	std	Y+3, r18	; 0x03
    37a8:	8b 81       	ldd	r24, Y+3	; 0x03
    37aa:	9c 81       	ldd	r25, Y+4	; 0x04
    37ac:	83 30       	cpi	r24, 0x03	; 3
    37ae:	91 05       	cpc	r25, r1
    37b0:	09 f4       	brne	.+2      	; 0x37b4 <SPI_enuSetClockRate+0x26>
    37b2:	70 c0       	rjmp	.+224    	; 0x3894 <SPI_enuSetClockRate+0x106>
    37b4:	2b 81       	ldd	r18, Y+3	; 0x03
    37b6:	3c 81       	ldd	r19, Y+4	; 0x04
    37b8:	24 30       	cpi	r18, 0x04	; 4
    37ba:	31 05       	cpc	r19, r1
    37bc:	84 f4       	brge	.+32     	; 0x37de <SPI_enuSetClockRate+0x50>
    37be:	8b 81       	ldd	r24, Y+3	; 0x03
    37c0:	9c 81       	ldd	r25, Y+4	; 0x04
    37c2:	81 30       	cpi	r24, 0x01	; 1
    37c4:	91 05       	cpc	r25, r1
    37c6:	d1 f1       	breq	.+116    	; 0x383c <SPI_enuSetClockRate+0xae>
    37c8:	2b 81       	ldd	r18, Y+3	; 0x03
    37ca:	3c 81       	ldd	r19, Y+4	; 0x04
    37cc:	22 30       	cpi	r18, 0x02	; 2
    37ce:	31 05       	cpc	r19, r1
    37d0:	0c f0       	brlt	.+2      	; 0x37d4 <SPI_enuSetClockRate+0x46>
    37d2:	4a c0       	rjmp	.+148    	; 0x3868 <SPI_enuSetClockRate+0xda>
    37d4:	8b 81       	ldd	r24, Y+3	; 0x03
    37d6:	9c 81       	ldd	r25, Y+4	; 0x04
    37d8:	00 97       	sbiw	r24, 0x00	; 0
    37da:	d1 f0       	breq	.+52     	; 0x3810 <SPI_enuSetClockRate+0x82>
    37dc:	c9 c0       	rjmp	.+402    	; 0x3970 <SPI_enuSetClockRate+0x1e2>
    37de:	2b 81       	ldd	r18, Y+3	; 0x03
    37e0:	3c 81       	ldd	r19, Y+4	; 0x04
    37e2:	25 30       	cpi	r18, 0x05	; 5
    37e4:	31 05       	cpc	r19, r1
    37e6:	09 f4       	brne	.+2      	; 0x37ea <SPI_enuSetClockRate+0x5c>
    37e8:	81 c0       	rjmp	.+258    	; 0x38ec <SPI_enuSetClockRate+0x15e>
    37ea:	8b 81       	ldd	r24, Y+3	; 0x03
    37ec:	9c 81       	ldd	r25, Y+4	; 0x04
    37ee:	85 30       	cpi	r24, 0x05	; 5
    37f0:	91 05       	cpc	r25, r1
    37f2:	0c f4       	brge	.+2      	; 0x37f6 <SPI_enuSetClockRate+0x68>
    37f4:	65 c0       	rjmp	.+202    	; 0x38c0 <SPI_enuSetClockRate+0x132>
    37f6:	2b 81       	ldd	r18, Y+3	; 0x03
    37f8:	3c 81       	ldd	r19, Y+4	; 0x04
    37fa:	26 30       	cpi	r18, 0x06	; 6
    37fc:	31 05       	cpc	r19, r1
    37fe:	09 f4       	brne	.+2      	; 0x3802 <SPI_enuSetClockRate+0x74>
    3800:	8b c0       	rjmp	.+278    	; 0x3918 <SPI_enuSetClockRate+0x18a>
    3802:	8b 81       	ldd	r24, Y+3	; 0x03
    3804:	9c 81       	ldd	r25, Y+4	; 0x04
    3806:	87 30       	cpi	r24, 0x07	; 7
    3808:	91 05       	cpc	r25, r1
    380a:	09 f4       	brne	.+2      	; 0x380e <SPI_enuSetClockRate+0x80>
    380c:	9b c0       	rjmp	.+310    	; 0x3944 <SPI_enuSetClockRate+0x1b6>
    380e:	b0 c0       	rjmp	.+352    	; 0x3970 <SPI_enuSetClockRate+0x1e2>
	case SPI_NormalSpeedPRES_4:
		SPSR &= ~(MASK_BIT<<SPI2X);// for the normal speed operation
    3810:	ae e2       	ldi	r26, 0x2E	; 46
    3812:	b0 e0       	ldi	r27, 0x00	; 0
    3814:	ee e2       	ldi	r30, 0x2E	; 46
    3816:	f0 e0       	ldi	r31, 0x00	; 0
    3818:	80 81       	ld	r24, Z
    381a:	8e 7f       	andi	r24, 0xFE	; 254
    381c:	8c 93       	st	X, r24

		SPCR &= ~(MASK_BIT<<SPR0); // to select the clock rate
    381e:	ad e2       	ldi	r26, 0x2D	; 45
    3820:	b0 e0       	ldi	r27, 0x00	; 0
    3822:	ed e2       	ldi	r30, 0x2D	; 45
    3824:	f0 e0       	ldi	r31, 0x00	; 0
    3826:	80 81       	ld	r24, Z
    3828:	8e 7f       	andi	r24, 0xFE	; 254
    382a:	8c 93       	st	X, r24
		SPCR &= ~(MASK_BIT<<SPR1);
    382c:	ad e2       	ldi	r26, 0x2D	; 45
    382e:	b0 e0       	ldi	r27, 0x00	; 0
    3830:	ed e2       	ldi	r30, 0x2D	; 45
    3832:	f0 e0       	ldi	r31, 0x00	; 0
    3834:	80 81       	ld	r24, Z
    3836:	8d 7f       	andi	r24, 0xFD	; 253
    3838:	8c 93       	st	X, r24
    383a:	9c c0       	rjmp	.+312    	; 0x3974 <SPI_enuSetClockRate+0x1e6>
		break;
	case SPI_NormalSpeedPRES_16:
		SPSR &= ~(MASK_BIT<<SPI2X);
    383c:	ae e2       	ldi	r26, 0x2E	; 46
    383e:	b0 e0       	ldi	r27, 0x00	; 0
    3840:	ee e2       	ldi	r30, 0x2E	; 46
    3842:	f0 e0       	ldi	r31, 0x00	; 0
    3844:	80 81       	ld	r24, Z
    3846:	8e 7f       	andi	r24, 0xFE	; 254
    3848:	8c 93       	st	X, r24

		SPCR |=  (MASK_BIT<<SPR0);
    384a:	ad e2       	ldi	r26, 0x2D	; 45
    384c:	b0 e0       	ldi	r27, 0x00	; 0
    384e:	ed e2       	ldi	r30, 0x2D	; 45
    3850:	f0 e0       	ldi	r31, 0x00	; 0
    3852:	80 81       	ld	r24, Z
    3854:	81 60       	ori	r24, 0x01	; 1
    3856:	8c 93       	st	X, r24
		SPCR &= ~(MASK_BIT<<SPR1);
    3858:	ad e2       	ldi	r26, 0x2D	; 45
    385a:	b0 e0       	ldi	r27, 0x00	; 0
    385c:	ed e2       	ldi	r30, 0x2D	; 45
    385e:	f0 e0       	ldi	r31, 0x00	; 0
    3860:	80 81       	ld	r24, Z
    3862:	8d 7f       	andi	r24, 0xFD	; 253
    3864:	8c 93       	st	X, r24
    3866:	86 c0       	rjmp	.+268    	; 0x3974 <SPI_enuSetClockRate+0x1e6>
		break;
	case SPI_NormalSpeedPRES_64:
		SPSR &= ~(MASK_BIT<<SPI2X);
    3868:	ae e2       	ldi	r26, 0x2E	; 46
    386a:	b0 e0       	ldi	r27, 0x00	; 0
    386c:	ee e2       	ldi	r30, 0x2E	; 46
    386e:	f0 e0       	ldi	r31, 0x00	; 0
    3870:	80 81       	ld	r24, Z
    3872:	8e 7f       	andi	r24, 0xFE	; 254
    3874:	8c 93       	st	X, r24

		SPCR &= ~(MASK_BIT<<SPR0);
    3876:	ad e2       	ldi	r26, 0x2D	; 45
    3878:	b0 e0       	ldi	r27, 0x00	; 0
    387a:	ed e2       	ldi	r30, 0x2D	; 45
    387c:	f0 e0       	ldi	r31, 0x00	; 0
    387e:	80 81       	ld	r24, Z
    3880:	8e 7f       	andi	r24, 0xFE	; 254
    3882:	8c 93       	st	X, r24
		SPCR |=  (MASK_BIT<<SPR1);
    3884:	ad e2       	ldi	r26, 0x2D	; 45
    3886:	b0 e0       	ldi	r27, 0x00	; 0
    3888:	ed e2       	ldi	r30, 0x2D	; 45
    388a:	f0 e0       	ldi	r31, 0x00	; 0
    388c:	80 81       	ld	r24, Z
    388e:	82 60       	ori	r24, 0x02	; 2
    3890:	8c 93       	st	X, r24
    3892:	70 c0       	rjmp	.+224    	; 0x3974 <SPI_enuSetClockRate+0x1e6>
		break;
	case SPI_NormalSpeedPRES_128:
		SPSR &= ~(MASK_BIT<<SPI2X);
    3894:	ae e2       	ldi	r26, 0x2E	; 46
    3896:	b0 e0       	ldi	r27, 0x00	; 0
    3898:	ee e2       	ldi	r30, 0x2E	; 46
    389a:	f0 e0       	ldi	r31, 0x00	; 0
    389c:	80 81       	ld	r24, Z
    389e:	8e 7f       	andi	r24, 0xFE	; 254
    38a0:	8c 93       	st	X, r24

		SPCR |=  (MASK_BIT<<SPR0);
    38a2:	ad e2       	ldi	r26, 0x2D	; 45
    38a4:	b0 e0       	ldi	r27, 0x00	; 0
    38a6:	ed e2       	ldi	r30, 0x2D	; 45
    38a8:	f0 e0       	ldi	r31, 0x00	; 0
    38aa:	80 81       	ld	r24, Z
    38ac:	81 60       	ori	r24, 0x01	; 1
    38ae:	8c 93       	st	X, r24
		SPCR |=  (MASK_BIT<<SPR1);
    38b0:	ad e2       	ldi	r26, 0x2D	; 45
    38b2:	b0 e0       	ldi	r27, 0x00	; 0
    38b4:	ed e2       	ldi	r30, 0x2D	; 45
    38b6:	f0 e0       	ldi	r31, 0x00	; 0
    38b8:	80 81       	ld	r24, Z
    38ba:	82 60       	ori	r24, 0x02	; 2
    38bc:	8c 93       	st	X, r24
    38be:	5a c0       	rjmp	.+180    	; 0x3974 <SPI_enuSetClockRate+0x1e6>
		break;
	case SPI_DoubleSpeedPRES_2:
		SPSR |=  (MASK_BIT<<SPI2X);
    38c0:	ae e2       	ldi	r26, 0x2E	; 46
    38c2:	b0 e0       	ldi	r27, 0x00	; 0
    38c4:	ee e2       	ldi	r30, 0x2E	; 46
    38c6:	f0 e0       	ldi	r31, 0x00	; 0
    38c8:	80 81       	ld	r24, Z
    38ca:	81 60       	ori	r24, 0x01	; 1
    38cc:	8c 93       	st	X, r24

		SPCR &= ~(MASK_BIT<<SPR0);
    38ce:	ad e2       	ldi	r26, 0x2D	; 45
    38d0:	b0 e0       	ldi	r27, 0x00	; 0
    38d2:	ed e2       	ldi	r30, 0x2D	; 45
    38d4:	f0 e0       	ldi	r31, 0x00	; 0
    38d6:	80 81       	ld	r24, Z
    38d8:	8e 7f       	andi	r24, 0xFE	; 254
    38da:	8c 93       	st	X, r24
		SPCR &= ~(MASK_BIT<<SPR1);
    38dc:	ad e2       	ldi	r26, 0x2D	; 45
    38de:	b0 e0       	ldi	r27, 0x00	; 0
    38e0:	ed e2       	ldi	r30, 0x2D	; 45
    38e2:	f0 e0       	ldi	r31, 0x00	; 0
    38e4:	80 81       	ld	r24, Z
    38e6:	8d 7f       	andi	r24, 0xFD	; 253
    38e8:	8c 93       	st	X, r24
    38ea:	44 c0       	rjmp	.+136    	; 0x3974 <SPI_enuSetClockRate+0x1e6>
	break;
	case SPI_DoubleSpeedPRES_8:
		SPSR |=  (MASK_BIT<<SPI2X);
    38ec:	ae e2       	ldi	r26, 0x2E	; 46
    38ee:	b0 e0       	ldi	r27, 0x00	; 0
    38f0:	ee e2       	ldi	r30, 0x2E	; 46
    38f2:	f0 e0       	ldi	r31, 0x00	; 0
    38f4:	80 81       	ld	r24, Z
    38f6:	81 60       	ori	r24, 0x01	; 1
    38f8:	8c 93       	st	X, r24

		SPCR |=  (MASK_BIT<<SPR0);
    38fa:	ad e2       	ldi	r26, 0x2D	; 45
    38fc:	b0 e0       	ldi	r27, 0x00	; 0
    38fe:	ed e2       	ldi	r30, 0x2D	; 45
    3900:	f0 e0       	ldi	r31, 0x00	; 0
    3902:	80 81       	ld	r24, Z
    3904:	81 60       	ori	r24, 0x01	; 1
    3906:	8c 93       	st	X, r24
		SPCR &= ~(MASK_BIT<<SPR1);
    3908:	ad e2       	ldi	r26, 0x2D	; 45
    390a:	b0 e0       	ldi	r27, 0x00	; 0
    390c:	ed e2       	ldi	r30, 0x2D	; 45
    390e:	f0 e0       	ldi	r31, 0x00	; 0
    3910:	80 81       	ld	r24, Z
    3912:	8d 7f       	andi	r24, 0xFD	; 253
    3914:	8c 93       	st	X, r24
    3916:	2e c0       	rjmp	.+92     	; 0x3974 <SPI_enuSetClockRate+0x1e6>
	break;
	case SPI_DoubleSpeedPRES_32:
		SPSR |=  (MASK_BIT<<SPI2X);
    3918:	ae e2       	ldi	r26, 0x2E	; 46
    391a:	b0 e0       	ldi	r27, 0x00	; 0
    391c:	ee e2       	ldi	r30, 0x2E	; 46
    391e:	f0 e0       	ldi	r31, 0x00	; 0
    3920:	80 81       	ld	r24, Z
    3922:	81 60       	ori	r24, 0x01	; 1
    3924:	8c 93       	st	X, r24

		SPCR &= ~(MASK_BIT<<SPR0);
    3926:	ad e2       	ldi	r26, 0x2D	; 45
    3928:	b0 e0       	ldi	r27, 0x00	; 0
    392a:	ed e2       	ldi	r30, 0x2D	; 45
    392c:	f0 e0       	ldi	r31, 0x00	; 0
    392e:	80 81       	ld	r24, Z
    3930:	8e 7f       	andi	r24, 0xFE	; 254
    3932:	8c 93       	st	X, r24
		SPCR |=  (MASK_BIT<<SPR1);
    3934:	ad e2       	ldi	r26, 0x2D	; 45
    3936:	b0 e0       	ldi	r27, 0x00	; 0
    3938:	ed e2       	ldi	r30, 0x2D	; 45
    393a:	f0 e0       	ldi	r31, 0x00	; 0
    393c:	80 81       	ld	r24, Z
    393e:	82 60       	ori	r24, 0x02	; 2
    3940:	8c 93       	st	X, r24
    3942:	18 c0       	rjmp	.+48     	; 0x3974 <SPI_enuSetClockRate+0x1e6>
	break;
	case SPI_DoubleSpeedPRES_64:
		SPSR |=  (MASK_BIT<<SPI2X);
    3944:	ae e2       	ldi	r26, 0x2E	; 46
    3946:	b0 e0       	ldi	r27, 0x00	; 0
    3948:	ee e2       	ldi	r30, 0x2E	; 46
    394a:	f0 e0       	ldi	r31, 0x00	; 0
    394c:	80 81       	ld	r24, Z
    394e:	81 60       	ori	r24, 0x01	; 1
    3950:	8c 93       	st	X, r24

		SPCR |=  (MASK_BIT<<SPR0);
    3952:	ad e2       	ldi	r26, 0x2D	; 45
    3954:	b0 e0       	ldi	r27, 0x00	; 0
    3956:	ed e2       	ldi	r30, 0x2D	; 45
    3958:	f0 e0       	ldi	r31, 0x00	; 0
    395a:	80 81       	ld	r24, Z
    395c:	81 60       	ori	r24, 0x01	; 1
    395e:	8c 93       	st	X, r24
		SPCR |=  (MASK_BIT<<SPR1);
    3960:	ad e2       	ldi	r26, 0x2D	; 45
    3962:	b0 e0       	ldi	r27, 0x00	; 0
    3964:	ed e2       	ldi	r30, 0x2D	; 45
    3966:	f0 e0       	ldi	r31, 0x00	; 0
    3968:	80 81       	ld	r24, Z
    396a:	82 60       	ori	r24, 0x02	; 2
    396c:	8c 93       	st	X, r24
    396e:	02 c0       	rjmp	.+4      	; 0x3974 <SPI_enuSetClockRate+0x1e6>
	break;
	default:
		Local_enuErorrState = ES_OUT_OF_RANGE;
    3970:	82 e0       	ldi	r24, 0x02	; 2
    3972:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	if(ES_OUT_OF_RANGE != Local_enuErorrState){
    3974:	89 81       	ldd	r24, Y+1	; 0x01
    3976:	82 30       	cpi	r24, 0x02	; 2
    3978:	11 f0       	breq	.+4      	; 0x397e <SPI_enuSetClockRate+0x1f0>
		Local_enuErorrState = ES_OK;
    397a:	81 e0       	ldi	r24, 0x01	; 1
    397c:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErorrState;
    397e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3980:	0f 90       	pop	r0
    3982:	0f 90       	pop	r0
    3984:	0f 90       	pop	r0
    3986:	0f 90       	pop	r0
    3988:	cf 91       	pop	r28
    398a:	df 91       	pop	r29
    398c:	08 95       	ret

0000398e <SPI_enuSetDataTransferOrder>:
ES_t SPI_enuSetDataTransferOrder(SPI_DataOrder_enuType Copy_enuDataOrder){
    398e:	df 93       	push	r29
    3990:	cf 93       	push	r28
    3992:	00 d0       	rcall	.+0      	; 0x3994 <SPI_enuSetDataTransferOrder+0x6>
    3994:	00 d0       	rcall	.+0      	; 0x3996 <SPI_enuSetDataTransferOrder+0x8>
    3996:	cd b7       	in	r28, 0x3d	; 61
    3998:	de b7       	in	r29, 0x3e	; 62
    399a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    399c:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_enuDataOrder){
    399e:	8a 81       	ldd	r24, Y+2	; 0x02
    39a0:	28 2f       	mov	r18, r24
    39a2:	30 e0       	ldi	r19, 0x00	; 0
    39a4:	3c 83       	std	Y+4, r19	; 0x04
    39a6:	2b 83       	std	Y+3, r18	; 0x03
    39a8:	8b 81       	ldd	r24, Y+3	; 0x03
    39aa:	9c 81       	ldd	r25, Y+4	; 0x04
    39ac:	00 97       	sbiw	r24, 0x00	; 0
    39ae:	31 f0       	breq	.+12     	; 0x39bc <SPI_enuSetDataTransferOrder+0x2e>
    39b0:	2b 81       	ldd	r18, Y+3	; 0x03
    39b2:	3c 81       	ldd	r19, Y+4	; 0x04
    39b4:	21 30       	cpi	r18, 0x01	; 1
    39b6:	31 05       	cpc	r19, r1
    39b8:	59 f0       	breq	.+22     	; 0x39d0 <SPI_enuSetDataTransferOrder+0x42>
    39ba:	14 c0       	rjmp	.+40     	; 0x39e4 <SPI_enuSetDataTransferOrder+0x56>
	case SPI_MSB:
		SPCR &= ~(MASK_BIT<<DORD);
    39bc:	ad e2       	ldi	r26, 0x2D	; 45
    39be:	b0 e0       	ldi	r27, 0x00	; 0
    39c0:	ed e2       	ldi	r30, 0x2D	; 45
    39c2:	f0 e0       	ldi	r31, 0x00	; 0
    39c4:	80 81       	ld	r24, Z
    39c6:	8f 7d       	andi	r24, 0xDF	; 223
    39c8:	8c 93       	st	X, r24
		Local_enuErorrState = ES_OK;
    39ca:	81 e0       	ldi	r24, 0x01	; 1
    39cc:	89 83       	std	Y+1, r24	; 0x01
    39ce:	0c c0       	rjmp	.+24     	; 0x39e8 <SPI_enuSetDataTransferOrder+0x5a>
		break;
	case SPI_LSB:
		SPCR |=  (MASK_BIT<<DORD);
    39d0:	ad e2       	ldi	r26, 0x2D	; 45
    39d2:	b0 e0       	ldi	r27, 0x00	; 0
    39d4:	ed e2       	ldi	r30, 0x2D	; 45
    39d6:	f0 e0       	ldi	r31, 0x00	; 0
    39d8:	80 81       	ld	r24, Z
    39da:	80 62       	ori	r24, 0x20	; 32
    39dc:	8c 93       	st	X, r24
		Local_enuErorrState = ES_OK;
    39de:	81 e0       	ldi	r24, 0x01	; 1
    39e0:	89 83       	std	Y+1, r24	; 0x01
    39e2:	02 c0       	rjmp	.+4      	; 0x39e8 <SPI_enuSetDataTransferOrder+0x5a>
		break;
	default:
		Local_enuErorrState = ES_OUT_OF_RANGE;
    39e4:	82 e0       	ldi	r24, 0x02	; 2
    39e6:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	return Local_enuErorrState;
    39e8:	89 81       	ldd	r24, Y+1	; 0x01
}
    39ea:	0f 90       	pop	r0
    39ec:	0f 90       	pop	r0
    39ee:	0f 90       	pop	r0
    39f0:	0f 90       	pop	r0
    39f2:	cf 91       	pop	r28
    39f4:	df 91       	pop	r29
    39f6:	08 95       	ret

000039f8 <SPI_enuSetPhasePolarityMode>:
ES_t SPI_enuSetPhasePolarityMode(SPI_PolarityPhase_enuType	Copy_enuPhasePolarityCfg){
    39f8:	df 93       	push	r29
    39fa:	cf 93       	push	r28
    39fc:	00 d0       	rcall	.+0      	; 0x39fe <SPI_enuSetPhasePolarityMode+0x6>
    39fe:	00 d0       	rcall	.+0      	; 0x3a00 <SPI_enuSetPhasePolarityMode+0x8>
    3a00:	cd b7       	in	r28, 0x3d	; 61
    3a02:	de b7       	in	r29, 0x3e	; 62
    3a04:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    3a06:	19 82       	std	Y+1, r1	; 0x01

	switch(Copy_enuPhasePolarityCfg){
    3a08:	8a 81       	ldd	r24, Y+2	; 0x02
    3a0a:	28 2f       	mov	r18, r24
    3a0c:	30 e0       	ldi	r19, 0x00	; 0
    3a0e:	3c 83       	std	Y+4, r19	; 0x04
    3a10:	2b 83       	std	Y+3, r18	; 0x03
    3a12:	8b 81       	ldd	r24, Y+3	; 0x03
    3a14:	9c 81       	ldd	r25, Y+4	; 0x04
    3a16:	81 30       	cpi	r24, 0x01	; 1
    3a18:	91 05       	cpc	r25, r1
    3a1a:	21 f1       	breq	.+72     	; 0x3a64 <SPI_enuSetPhasePolarityMode+0x6c>
    3a1c:	2b 81       	ldd	r18, Y+3	; 0x03
    3a1e:	3c 81       	ldd	r19, Y+4	; 0x04
    3a20:	22 30       	cpi	r18, 0x02	; 2
    3a22:	31 05       	cpc	r19, r1
    3a24:	2c f4       	brge	.+10     	; 0x3a30 <SPI_enuSetPhasePolarityMode+0x38>
    3a26:	8b 81       	ldd	r24, Y+3	; 0x03
    3a28:	9c 81       	ldd	r25, Y+4	; 0x04
    3a2a:	00 97       	sbiw	r24, 0x00	; 0
    3a2c:	61 f0       	breq	.+24     	; 0x3a46 <SPI_enuSetPhasePolarityMode+0x4e>
    3a2e:	47 c0       	rjmp	.+142    	; 0x3abe <SPI_enuSetPhasePolarityMode+0xc6>
    3a30:	2b 81       	ldd	r18, Y+3	; 0x03
    3a32:	3c 81       	ldd	r19, Y+4	; 0x04
    3a34:	22 30       	cpi	r18, 0x02	; 2
    3a36:	31 05       	cpc	r19, r1
    3a38:	21 f1       	breq	.+72     	; 0x3a82 <SPI_enuSetPhasePolarityMode+0x8a>
    3a3a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a3c:	9c 81       	ldd	r25, Y+4	; 0x04
    3a3e:	83 30       	cpi	r24, 0x03	; 3
    3a40:	91 05       	cpc	r25, r1
    3a42:	71 f1       	breq	.+92     	; 0x3aa0 <SPI_enuSetPhasePolarityMode+0xa8>
    3a44:	3c c0       	rjmp	.+120    	; 0x3abe <SPI_enuSetPhasePolarityMode+0xc6>
	case SPI_SampleAtRisingSetupAtFalling:
		SPCR &= ~(MASK_BIT<<CPOL);
    3a46:	ad e2       	ldi	r26, 0x2D	; 45
    3a48:	b0 e0       	ldi	r27, 0x00	; 0
    3a4a:	ed e2       	ldi	r30, 0x2D	; 45
    3a4c:	f0 e0       	ldi	r31, 0x00	; 0
    3a4e:	80 81       	ld	r24, Z
    3a50:	87 7f       	andi	r24, 0xF7	; 247
    3a52:	8c 93       	st	X, r24
		SPCR &= ~(MASK_BIT<<CPHA);
    3a54:	ad e2       	ldi	r26, 0x2D	; 45
    3a56:	b0 e0       	ldi	r27, 0x00	; 0
    3a58:	ed e2       	ldi	r30, 0x2D	; 45
    3a5a:	f0 e0       	ldi	r31, 0x00	; 0
    3a5c:	80 81       	ld	r24, Z
    3a5e:	8b 7f       	andi	r24, 0xFB	; 251
    3a60:	8c 93       	st	X, r24
    3a62:	2f c0       	rjmp	.+94     	; 0x3ac2 <SPI_enuSetPhasePolarityMode+0xca>
		break;
	case SPI_SetupAtRisingSampleAtFalling:
		SPCR |=  (MASK_BIT<<CPOL);
    3a64:	ad e2       	ldi	r26, 0x2D	; 45
    3a66:	b0 e0       	ldi	r27, 0x00	; 0
    3a68:	ed e2       	ldi	r30, 0x2D	; 45
    3a6a:	f0 e0       	ldi	r31, 0x00	; 0
    3a6c:	80 81       	ld	r24, Z
    3a6e:	88 60       	ori	r24, 0x08	; 8
    3a70:	8c 93       	st	X, r24
		SPCR &= ~(MASK_BIT<<CPHA);
    3a72:	ad e2       	ldi	r26, 0x2D	; 45
    3a74:	b0 e0       	ldi	r27, 0x00	; 0
    3a76:	ed e2       	ldi	r30, 0x2D	; 45
    3a78:	f0 e0       	ldi	r31, 0x00	; 0
    3a7a:	80 81       	ld	r24, Z
    3a7c:	8b 7f       	andi	r24, 0xFB	; 251
    3a7e:	8c 93       	st	X, r24
    3a80:	20 c0       	rjmp	.+64     	; 0x3ac2 <SPI_enuSetPhasePolarityMode+0xca>
		break;
	case SPI_SampleAtFallingSetupAtRising:
		SPCR &= ~(MASK_BIT<<CPOL);
    3a82:	ad e2       	ldi	r26, 0x2D	; 45
    3a84:	b0 e0       	ldi	r27, 0x00	; 0
    3a86:	ed e2       	ldi	r30, 0x2D	; 45
    3a88:	f0 e0       	ldi	r31, 0x00	; 0
    3a8a:	80 81       	ld	r24, Z
    3a8c:	87 7f       	andi	r24, 0xF7	; 247
    3a8e:	8c 93       	st	X, r24
		SPCR |=  (MASK_BIT<<CPHA);
    3a90:	ad e2       	ldi	r26, 0x2D	; 45
    3a92:	b0 e0       	ldi	r27, 0x00	; 0
    3a94:	ed e2       	ldi	r30, 0x2D	; 45
    3a96:	f0 e0       	ldi	r31, 0x00	; 0
    3a98:	80 81       	ld	r24, Z
    3a9a:	84 60       	ori	r24, 0x04	; 4
    3a9c:	8c 93       	st	X, r24
    3a9e:	11 c0       	rjmp	.+34     	; 0x3ac2 <SPI_enuSetPhasePolarityMode+0xca>

		break;
	case SPI_SetupAtFallingSampleAtRising:
		SPCR |=  (MASK_BIT<<CPOL);
    3aa0:	ad e2       	ldi	r26, 0x2D	; 45
    3aa2:	b0 e0       	ldi	r27, 0x00	; 0
    3aa4:	ed e2       	ldi	r30, 0x2D	; 45
    3aa6:	f0 e0       	ldi	r31, 0x00	; 0
    3aa8:	80 81       	ld	r24, Z
    3aaa:	88 60       	ori	r24, 0x08	; 8
    3aac:	8c 93       	st	X, r24
		SPCR |=  (MASK_BIT<<CPHA);
    3aae:	ad e2       	ldi	r26, 0x2D	; 45
    3ab0:	b0 e0       	ldi	r27, 0x00	; 0
    3ab2:	ed e2       	ldi	r30, 0x2D	; 45
    3ab4:	f0 e0       	ldi	r31, 0x00	; 0
    3ab6:	80 81       	ld	r24, Z
    3ab8:	84 60       	ori	r24, 0x04	; 4
    3aba:	8c 93       	st	X, r24
    3abc:	02 c0       	rjmp	.+4      	; 0x3ac2 <SPI_enuSetPhasePolarityMode+0xca>
		break;
	default:
		Local_enuErorrState = ES_OUT_OF_RANGE;
    3abe:	82 e0       	ldi	r24, 0x02	; 2
    3ac0:	89 83       	std	Y+1, r24	; 0x01
	}
	if(ES_OUT_OF_RANGE != Local_enuErorrState){
    3ac2:	89 81       	ldd	r24, Y+1	; 0x01
    3ac4:	82 30       	cpi	r24, 0x02	; 2
    3ac6:	11 f0       	breq	.+4      	; 0x3acc <SPI_enuSetPhasePolarityMode+0xd4>
		Local_enuErorrState = ES_OK;
    3ac8:	81 e0       	ldi	r24, 0x01	; 1
    3aca:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErorrState;
    3acc:	89 81       	ldd	r24, Y+1	; 0x01
}
    3ace:	0f 90       	pop	r0
    3ad0:	0f 90       	pop	r0
    3ad2:	0f 90       	pop	r0
    3ad4:	0f 90       	pop	r0
    3ad6:	cf 91       	pop	r28
    3ad8:	df 91       	pop	r29
    3ada:	08 95       	ret

00003adc <SPI_enuSetInterrupt_Enable>:

ES_t SPI_enuSetInterrupt_Enable(bool Copy_enuIsEnabled){
    3adc:	df 93       	push	r29
    3ade:	cf 93       	push	r28
    3ae0:	00 d0       	rcall	.+0      	; 0x3ae2 <SPI_enuSetInterrupt_Enable+0x6>
    3ae2:	cd b7       	in	r28, 0x3d	; 61
    3ae4:	de b7       	in	r29, 0x3e	; 62
    3ae6:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    3ae8:	19 82       	std	Y+1, r1	; 0x01
	if(true == Copy_enuIsEnabled){
    3aea:	8a 81       	ldd	r24, Y+2	; 0x02
    3aec:	81 30       	cpi	r24, 0x01	; 1
    3aee:	41 f4       	brne	.+16     	; 0x3b00 <SPI_enuSetInterrupt_Enable+0x24>
		SPCR |=  (MASK_BIT<<SPIE);
    3af0:	ad e2       	ldi	r26, 0x2D	; 45
    3af2:	b0 e0       	ldi	r27, 0x00	; 0
    3af4:	ed e2       	ldi	r30, 0x2D	; 45
    3af6:	f0 e0       	ldi	r31, 0x00	; 0
    3af8:	80 81       	ld	r24, Z
    3afa:	80 68       	ori	r24, 0x80	; 128
    3afc:	8c 93       	st	X, r24
    3afe:	0a c0       	rjmp	.+20     	; 0x3b14 <SPI_enuSetInterrupt_Enable+0x38>
	}
	else if(false == Copy_enuIsEnabled){
    3b00:	8a 81       	ldd	r24, Y+2	; 0x02
    3b02:	88 23       	and	r24, r24
    3b04:	39 f4       	brne	.+14     	; 0x3b14 <SPI_enuSetInterrupt_Enable+0x38>
		SPCR &= ~(MASK_BIT<<SPIE);
    3b06:	ad e2       	ldi	r26, 0x2D	; 45
    3b08:	b0 e0       	ldi	r27, 0x00	; 0
    3b0a:	ed e2       	ldi	r30, 0x2D	; 45
    3b0c:	f0 e0       	ldi	r31, 0x00	; 0
    3b0e:	80 81       	ld	r24, Z
    3b10:	8f 77       	andi	r24, 0x7F	; 127
    3b12:	8c 93       	st	X, r24
	}
	return Local_enuErorrState;
    3b14:	89 81       	ldd	r24, Y+1	; 0x01
}
    3b16:	0f 90       	pop	r0
    3b18:	0f 90       	pop	r0
    3b1a:	cf 91       	pop	r28
    3b1c:	df 91       	pop	r29
    3b1e:	08 95       	ret

00003b20 <SPI_enuSetSPI_Enable>:
ES_t SPI_enuSetSPI_Enable(bool Copy_enuIsEnabled){
    3b20:	df 93       	push	r29
    3b22:	cf 93       	push	r28
    3b24:	00 d0       	rcall	.+0      	; 0x3b26 <SPI_enuSetSPI_Enable+0x6>
    3b26:	cd b7       	in	r28, 0x3d	; 61
    3b28:	de b7       	in	r29, 0x3e	; 62
    3b2a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    3b2c:	19 82       	std	Y+1, r1	; 0x01
	if(true == Copy_enuIsEnabled){
    3b2e:	8a 81       	ldd	r24, Y+2	; 0x02
    3b30:	81 30       	cpi	r24, 0x01	; 1
    3b32:	41 f4       	brne	.+16     	; 0x3b44 <SPI_enuSetSPI_Enable+0x24>
		SPCR |=  (MASK_BIT<<SPE);
    3b34:	ad e2       	ldi	r26, 0x2D	; 45
    3b36:	b0 e0       	ldi	r27, 0x00	; 0
    3b38:	ed e2       	ldi	r30, 0x2D	; 45
    3b3a:	f0 e0       	ldi	r31, 0x00	; 0
    3b3c:	80 81       	ld	r24, Z
    3b3e:	80 64       	ori	r24, 0x40	; 64
    3b40:	8c 93       	st	X, r24
    3b42:	0a c0       	rjmp	.+20     	; 0x3b58 <SPI_enuSetSPI_Enable+0x38>
	}
	else if(false == Copy_enuIsEnabled){
    3b44:	8a 81       	ldd	r24, Y+2	; 0x02
    3b46:	88 23       	and	r24, r24
    3b48:	39 f4       	brne	.+14     	; 0x3b58 <SPI_enuSetSPI_Enable+0x38>
		SPCR &= ~(MASK_BIT<<SPE);
    3b4a:	ad e2       	ldi	r26, 0x2D	; 45
    3b4c:	b0 e0       	ldi	r27, 0x00	; 0
    3b4e:	ed e2       	ldi	r30, 0x2D	; 45
    3b50:	f0 e0       	ldi	r31, 0x00	; 0
    3b52:	80 81       	ld	r24, Z
    3b54:	8f 7b       	andi	r24, 0xBF	; 191
    3b56:	8c 93       	st	X, r24
	}
	return Local_enuErorrState;
    3b58:	89 81       	ldd	r24, Y+1	; 0x01
}
    3b5a:	0f 90       	pop	r0
    3b5c:	0f 90       	pop	r0
    3b5e:	cf 91       	pop	r28
    3b60:	df 91       	pop	r29
    3b62:	08 95       	ret

00003b64 <SPI_enuCallBack>:

ES_t SPI_enuCallBack(volatile void (*Copy_pfunAppFunc)(void)){
    3b64:	df 93       	push	r29
    3b66:	cf 93       	push	r28
    3b68:	00 d0       	rcall	.+0      	; 0x3b6a <SPI_enuCallBack+0x6>
    3b6a:	0f 92       	push	r0
    3b6c:	cd b7       	in	r28, 0x3d	; 61
    3b6e:	de b7       	in	r29, 0x3e	; 62
    3b70:	9b 83       	std	Y+3, r25	; 0x03
    3b72:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    3b74:	19 82       	std	Y+1, r1	; 0x01

	if(NULL != Copy_pfunAppFunc){
    3b76:	8a 81       	ldd	r24, Y+2	; 0x02
    3b78:	9b 81       	ldd	r25, Y+3	; 0x03
    3b7a:	00 97       	sbiw	r24, 0x00	; 0
    3b7c:	49 f0       	breq	.+18     	; 0x3b90 <SPI_enuCallBack+0x2c>
		SPI_pfunISR_Func = Copy_pfunAppFunc;
    3b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    3b80:	9b 81       	ldd	r25, Y+3	; 0x03
    3b82:	90 93 06 02 	sts	0x0206, r25
    3b86:	80 93 05 02 	sts	0x0205, r24
		Local_enuErorrState = ES_OK;
    3b8a:	81 e0       	ldi	r24, 0x01	; 1
    3b8c:	89 83       	std	Y+1, r24	; 0x01
    3b8e:	02 c0       	rjmp	.+4      	; 0x3b94 <SPI_enuCallBack+0x30>
	}
	else{
		Local_enuErorrState = ES_POINTER_TO_VOID;
    3b90:	83 e0       	ldi	r24, 0x03	; 3
    3b92:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErorrState;
    3b94:	89 81       	ldd	r24, Y+1	; 0x01
}
    3b96:	0f 90       	pop	r0
    3b98:	0f 90       	pop	r0
    3b9a:	0f 90       	pop	r0
    3b9c:	cf 91       	pop	r28
    3b9e:	df 91       	pop	r29
    3ba0:	08 95       	ret

00003ba2 <__vector_12>:

ISR(VECT_SPI_TRANSFER){
    3ba2:	1f 92       	push	r1
    3ba4:	0f 92       	push	r0
    3ba6:	0f b6       	in	r0, 0x3f	; 63
    3ba8:	0f 92       	push	r0
    3baa:	11 24       	eor	r1, r1
    3bac:	2f 93       	push	r18
    3bae:	3f 93       	push	r19
    3bb0:	4f 93       	push	r20
    3bb2:	5f 93       	push	r21
    3bb4:	6f 93       	push	r22
    3bb6:	7f 93       	push	r23
    3bb8:	8f 93       	push	r24
    3bba:	9f 93       	push	r25
    3bbc:	af 93       	push	r26
    3bbe:	bf 93       	push	r27
    3bc0:	ef 93       	push	r30
    3bc2:	ff 93       	push	r31
    3bc4:	df 93       	push	r29
    3bc6:	cf 93       	push	r28
    3bc8:	cd b7       	in	r28, 0x3d	; 61
    3bca:	de b7       	in	r29, 0x3e	; 62
	if(NULL != SPI_pfunISR_Func){
    3bcc:	80 91 05 02 	lds	r24, 0x0205
    3bd0:	90 91 06 02 	lds	r25, 0x0206
    3bd4:	00 97       	sbiw	r24, 0x00	; 0
    3bd6:	29 f0       	breq	.+10     	; 0x3be2 <__vector_12+0x40>
		SPI_pfunISR_Func();
    3bd8:	e0 91 05 02 	lds	r30, 0x0205
    3bdc:	f0 91 06 02 	lds	r31, 0x0206
    3be0:	09 95       	icall
	}
}
    3be2:	cf 91       	pop	r28
    3be4:	df 91       	pop	r29
    3be6:	ff 91       	pop	r31
    3be8:	ef 91       	pop	r30
    3bea:	bf 91       	pop	r27
    3bec:	af 91       	pop	r26
    3bee:	9f 91       	pop	r25
    3bf0:	8f 91       	pop	r24
    3bf2:	7f 91       	pop	r23
    3bf4:	6f 91       	pop	r22
    3bf6:	5f 91       	pop	r21
    3bf8:	4f 91       	pop	r20
    3bfa:	3f 91       	pop	r19
    3bfc:	2f 91       	pop	r18
    3bfe:	0f 90       	pop	r0
    3c00:	0f be       	out	0x3f, r0	; 63
    3c02:	0f 90       	pop	r0
    3c04:	1f 90       	pop	r1
    3c06:	18 95       	reti

00003c08 <PWM_enuInit>:
 ********************** TCCR1B Watch window ************************
 * ICNC1 	ICES1 	   	WGM13 	WGM12 	CS12 	CS11 	CS10   *
 *   0		  0		  d		  0		  0		  0		  0		  0	   *
 *******************************************************************/

ES_t PWM_enuInit(PWM1_t Copy_strPWM_Config){
    3c08:	df 93       	push	r29
    3c0a:	cf 93       	push	r28
    3c0c:	00 d0       	rcall	.+0      	; 0x3c0e <PWM_enuInit+0x6>
    3c0e:	00 d0       	rcall	.+0      	; 0x3c10 <PWM_enuInit+0x8>
    3c10:	0f 92       	push	r0
    3c12:	cd b7       	in	r28, 0x3d	; 61
    3c14:	de b7       	in	r29, 0x3e	; 62
    3c16:	6a 83       	std	Y+2, r22	; 0x02
    3c18:	7b 83       	std	Y+3, r23	; 0x03
    3c1a:	8c 83       	std	Y+4, r24	; 0x04
    3c1c:	9d 83       	std	Y+5, r25	; 0x05
	ES_t Local_enuErrorState = ES_NOK;
    3c1e:	19 82       	std	Y+1, r1	; 0x01

	PWM_Type = Copy_strPWM_Config.PWM_Type;
    3c20:	8b 81       	ldd	r24, Y+3	; 0x03
    3c22:	80 93 95 01 	sts	0x0195, r24
	PWM_OC_Mode = Copy_strPWM_Config.PWM_Mode;
    3c26:	8c 81       	ldd	r24, Y+4	; 0x04
    3c28:	80 93 09 02 	sts	0x0209, r24

	if(Copy_strPWM_Config.PWM_EnableState == true){
    3c2c:	8a 81       	ldd	r24, Y+2	; 0x02
    3c2e:	81 30       	cpi	r24, 0x01	; 1
    3c30:	09 f0       	breq	.+2      	; 0x3c34 <PWM_enuInit+0x2c>
    3c32:	21 c1       	rjmp	.+578    	; 0x3e76 <PWM_enuInit+0x26e>
		/*** Interrupts Initialization ***/
		TIMSK |=  (MASK_BIT<<OCIE1A); /** Output Compare A Match Interrupt Enabled **/
    3c34:	a9 e5       	ldi	r26, 0x59	; 89
    3c36:	b0 e0       	ldi	r27, 0x00	; 0
    3c38:	e9 e5       	ldi	r30, 0x59	; 89
    3c3a:	f0 e0       	ldi	r31, 0x00	; 0
    3c3c:	80 81       	ld	r24, Z
    3c3e:	80 61       	ori	r24, 0x10	; 16
    3c40:	8c 93       	st	X, r24
		TIMSK |=  (MASK_BIT<<OCIE1B); /** Output Compare B Match Interrupt Enabled **/
    3c42:	a9 e5       	ldi	r26, 0x59	; 89
    3c44:	b0 e0       	ldi	r27, 0x00	; 0
    3c46:	e9 e5       	ldi	r30, 0x59	; 89
    3c48:	f0 e0       	ldi	r31, 0x00	; 0
    3c4a:	80 81       	ld	r24, Z
    3c4c:	88 60       	ori	r24, 0x08	; 8
    3c4e:	8c 93       	st	X, r24

		/*** Force Output Compare Disabled ***/
		TCCR1A =0;
    3c50:	ef e4       	ldi	r30, 0x4F	; 79
    3c52:	f0 e0       	ldi	r31, 0x00	; 0
    3c54:	10 82       	st	Z, r1
		TCCR1B =0;
    3c56:	ee e4       	ldi	r30, 0x4E	; 78
    3c58:	f0 e0       	ldi	r31, 0x00	; 0
    3c5a:	10 82       	st	Z, r1

		/*******************************/
		/*** PWM Mode Initialization ***/
		/*******************************/
		if(Copy_strPWM_Config.PWM_Type >= PWM1_PhaseCorrect_8bit
    3c5c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c5e:	88 23       	and	r24, r24
    3c60:	09 f4       	brne	.+2      	; 0x3c64 <PWM_enuInit+0x5c>
    3c62:	07 c1       	rjmp	.+526    	; 0x3e72 <PWM_enuInit+0x26a>
    3c64:	8b 81       	ldd	r24, Y+3	; 0x03
    3c66:	80 31       	cpi	r24, 0x10	; 16
    3c68:	08 f0       	brcs	.+2      	; 0x3c6c <PWM_enuInit+0x64>
    3c6a:	03 c1       	rjmp	.+518    	; 0x3e72 <PWM_enuInit+0x26a>
				&& Copy_strPWM_Config.PWM_Type <= PWM1_Fast_OCR1A){

			// Apply get bit mechanism to extract each bit mapped to the WGM bits to apply the change
			TCCR1A |= (((Copy_strPWM_Config.PWM_Type>>GET_BIT0)&MASK_BIT)<<WGM10); // 14=> 11 10 & 0001 = 0
    3c6c:	af e4       	ldi	r26, 0x4F	; 79
    3c6e:	b0 e0       	ldi	r27, 0x00	; 0
    3c70:	ef e4       	ldi	r30, 0x4F	; 79
    3c72:	f0 e0       	ldi	r31, 0x00	; 0
    3c74:	80 81       	ld	r24, Z
    3c76:	98 2f       	mov	r25, r24
    3c78:	8b 81       	ldd	r24, Y+3	; 0x03
    3c7a:	81 70       	andi	r24, 0x01	; 1
    3c7c:	89 2b       	or	r24, r25
    3c7e:	8c 93       	st	X, r24
			TCCR1A |= (((Copy_strPWM_Config.PWM_Type>>GET_BIT1)&MASK_BIT)<<WGM11); // 14=> 11 10 & 0010 = 1
    3c80:	af e4       	ldi	r26, 0x4F	; 79
    3c82:	b0 e0       	ldi	r27, 0x00	; 0
    3c84:	ef e4       	ldi	r30, 0x4F	; 79
    3c86:	f0 e0       	ldi	r31, 0x00	; 0
    3c88:	80 81       	ld	r24, Z
    3c8a:	28 2f       	mov	r18, r24
    3c8c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c8e:	86 95       	lsr	r24
    3c90:	88 2f       	mov	r24, r24
    3c92:	90 e0       	ldi	r25, 0x00	; 0
    3c94:	81 70       	andi	r24, 0x01	; 1
    3c96:	90 70       	andi	r25, 0x00	; 0
    3c98:	88 0f       	add	r24, r24
    3c9a:	99 1f       	adc	r25, r25
    3c9c:	82 2b       	or	r24, r18
    3c9e:	8c 93       	st	X, r24
			TCCR1B |= (((Copy_strPWM_Config.PWM_Type>>GET_BIT2)&MASK_BIT)<<WGM12); // 14=> 11 10 & 0100 = 1
    3ca0:	ae e4       	ldi	r26, 0x4E	; 78
    3ca2:	b0 e0       	ldi	r27, 0x00	; 0
    3ca4:	ee e4       	ldi	r30, 0x4E	; 78
    3ca6:	f0 e0       	ldi	r31, 0x00	; 0
    3ca8:	80 81       	ld	r24, Z
    3caa:	28 2f       	mov	r18, r24
    3cac:	8b 81       	ldd	r24, Y+3	; 0x03
    3cae:	86 95       	lsr	r24
    3cb0:	86 95       	lsr	r24
    3cb2:	88 2f       	mov	r24, r24
    3cb4:	90 e0       	ldi	r25, 0x00	; 0
    3cb6:	81 70       	andi	r24, 0x01	; 1
    3cb8:	90 70       	andi	r25, 0x00	; 0
    3cba:	88 0f       	add	r24, r24
    3cbc:	99 1f       	adc	r25, r25
    3cbe:	88 0f       	add	r24, r24
    3cc0:	99 1f       	adc	r25, r25
    3cc2:	88 0f       	add	r24, r24
    3cc4:	99 1f       	adc	r25, r25
    3cc6:	82 2b       	or	r24, r18
    3cc8:	8c 93       	st	X, r24
			TCCR1B |= (((Copy_strPWM_Config.PWM_Type>>GET_BIT3)&MASK_BIT)<<WGM13); // 14=> 11 10 & 1000 = 1
    3cca:	ae e4       	ldi	r26, 0x4E	; 78
    3ccc:	b0 e0       	ldi	r27, 0x00	; 0
    3cce:	ee e4       	ldi	r30, 0x4E	; 78
    3cd0:	f0 e0       	ldi	r31, 0x00	; 0
    3cd2:	80 81       	ld	r24, Z
    3cd4:	28 2f       	mov	r18, r24
    3cd6:	8b 81       	ldd	r24, Y+3	; 0x03
    3cd8:	86 95       	lsr	r24
    3cda:	86 95       	lsr	r24
    3cdc:	86 95       	lsr	r24
    3cde:	88 2f       	mov	r24, r24
    3ce0:	90 e0       	ldi	r25, 0x00	; 0
    3ce2:	81 70       	andi	r24, 0x01	; 1
    3ce4:	90 70       	andi	r25, 0x00	; 0
    3ce6:	82 95       	swap	r24
    3ce8:	92 95       	swap	r25
    3cea:	90 7f       	andi	r25, 0xF0	; 240
    3cec:	98 27       	eor	r25, r24
    3cee:	80 7f       	andi	r24, 0xF0	; 240
    3cf0:	98 27       	eor	r25, r24
    3cf2:	82 2b       	or	r24, r18
    3cf4:	8c 93       	st	X, r24

			/*******************************************/
			/*********** OUTPUT COMPARE MODE ***********/
			/*******************************************/
			// Case Fast PWM
			if((Copy_strPWM_Config.PWM_Type >= PWM1_Fast_8bit
    3cf6:	8b 81       	ldd	r24, Y+3	; 0x03
    3cf8:	85 30       	cpi	r24, 0x05	; 5
    3cfa:	18 f0       	brcs	.+6      	; 0x3d02 <PWM_enuInit+0xfa>
    3cfc:	8b 81       	ldd	r24, Y+3	; 0x03
    3cfe:	88 30       	cpi	r24, 0x08	; 8
    3d00:	38 f0       	brcs	.+14     	; 0x3d10 <PWM_enuInit+0x108>
    3d02:	8b 81       	ldd	r24, Y+3	; 0x03
    3d04:	8e 30       	cpi	r24, 0x0E	; 14
    3d06:	21 f0       	breq	.+8      	; 0x3d10 <PWM_enuInit+0x108>
    3d08:	8b 81       	ldd	r24, Y+3	; 0x03
    3d0a:	8f 30       	cpi	r24, 0x0F	; 15
    3d0c:	09 f0       	breq	.+2      	; 0x3d10 <PWM_enuInit+0x108>
    3d0e:	51 c0       	rjmp	.+162    	; 0x3db2 <PWM_enuInit+0x1aa>
					&& Copy_strPWM_Config.PWM_Type <= PWM1_Fast_10bit)
					|| Copy_strPWM_Config.PWM_Type == PWM1_Fast_ICR1
					|| Copy_strPWM_Config.PWM_Type == PWM1_Fast_OCR1A ){

				if(Copy_strPWM_Config.PWM_Mode == OC_InvertingMode){  // Clear on OCR
    3d10:	8c 81       	ldd	r24, Y+4	; 0x04
    3d12:	88 23       	and	r24, r24
    3d14:	29 f5       	brne	.+74     	; 0x3d60 <PWM_enuInit+0x158>
					if(Copy_strPWM_Config.PWM_Channel == PWM1_OC_ChannelA_B){
    3d16:	8d 81       	ldd	r24, Y+5	; 0x05
    3d18:	88 23       	and	r24, r24
    3d1a:	79 f4       	brne	.+30     	; 0x3d3a <PWM_enuInit+0x132>
						TCCR1A |= (INVERTING<<COM1A0);
    3d1c:	af e4       	ldi	r26, 0x4F	; 79
    3d1e:	b0 e0       	ldi	r27, 0x00	; 0
    3d20:	ef e4       	ldi	r30, 0x4F	; 79
    3d22:	f0 e0       	ldi	r31, 0x00	; 0
    3d24:	80 81       	ld	r24, Z
    3d26:	80 68       	ori	r24, 0x80	; 128
    3d28:	8c 93       	st	X, r24
						TCCR1A |= (INVERTING<<COM1B0);
    3d2a:	af e4       	ldi	r26, 0x4F	; 79
    3d2c:	b0 e0       	ldi	r27, 0x00	; 0
    3d2e:	ef e4       	ldi	r30, 0x4F	; 79
    3d30:	f0 e0       	ldi	r31, 0x00	; 0
    3d32:	80 81       	ld	r24, Z
    3d34:	80 62       	ori	r24, 0x20	; 32
    3d36:	8c 93       	st	X, r24
    3d38:	9e c0       	rjmp	.+316    	; 0x3e76 <PWM_enuInit+0x26e>
					}
					else if(Copy_strPWM_Config.PWM_Channel  == PWM1_OC_ChannelA){
    3d3a:	8d 81       	ldd	r24, Y+5	; 0x05
    3d3c:	81 30       	cpi	r24, 0x01	; 1
    3d3e:	41 f4       	brne	.+16     	; 0x3d50 <PWM_enuInit+0x148>
						TCCR1A |= (INVERTING<<COM1A0);
    3d40:	af e4       	ldi	r26, 0x4F	; 79
    3d42:	b0 e0       	ldi	r27, 0x00	; 0
    3d44:	ef e4       	ldi	r30, 0x4F	; 79
    3d46:	f0 e0       	ldi	r31, 0x00	; 0
    3d48:	80 81       	ld	r24, Z
    3d4a:	80 68       	ori	r24, 0x80	; 128
    3d4c:	8c 93       	st	X, r24
    3d4e:	93 c0       	rjmp	.+294    	; 0x3e76 <PWM_enuInit+0x26e>
					}
					else{
						TCCR1A |= (INVERTING<<COM1B0);
    3d50:	af e4       	ldi	r26, 0x4F	; 79
    3d52:	b0 e0       	ldi	r27, 0x00	; 0
    3d54:	ef e4       	ldi	r30, 0x4F	; 79
    3d56:	f0 e0       	ldi	r31, 0x00	; 0
    3d58:	80 81       	ld	r24, Z
    3d5a:	80 62       	ori	r24, 0x20	; 32
    3d5c:	8c 93       	st	X, r24
    3d5e:	8b c0       	rjmp	.+278    	; 0x3e76 <PWM_enuInit+0x26e>
					}
				}
				else if(Copy_strPWM_Config.PWM_Mode == OC_Non_InvertingMode){ // Set on OCR
    3d60:	8c 81       	ldd	r24, Y+4	; 0x04
    3d62:	81 30       	cpi	r24, 0x01	; 1
    3d64:	09 f0       	breq	.+2      	; 0x3d68 <PWM_enuInit+0x160>
    3d66:	87 c0       	rjmp	.+270    	; 0x3e76 <PWM_enuInit+0x26e>
					if(Copy_strPWM_Config.PWM_Channel == PWM1_OC_ChannelA_B){
    3d68:	8d 81       	ldd	r24, Y+5	; 0x05
    3d6a:	88 23       	and	r24, r24
    3d6c:	79 f4       	brne	.+30     	; 0x3d8c <PWM_enuInit+0x184>
						TCCR1A |= (NON_INVERTING<<COM1A0);
    3d6e:	af e4       	ldi	r26, 0x4F	; 79
    3d70:	b0 e0       	ldi	r27, 0x00	; 0
    3d72:	ef e4       	ldi	r30, 0x4F	; 79
    3d74:	f0 e0       	ldi	r31, 0x00	; 0
    3d76:	80 81       	ld	r24, Z
    3d78:	80 6c       	ori	r24, 0xC0	; 192
    3d7a:	8c 93       	st	X, r24
						TCCR1A |= (NON_INVERTING<<COM1B0);
    3d7c:	af e4       	ldi	r26, 0x4F	; 79
    3d7e:	b0 e0       	ldi	r27, 0x00	; 0
    3d80:	ef e4       	ldi	r30, 0x4F	; 79
    3d82:	f0 e0       	ldi	r31, 0x00	; 0
    3d84:	80 81       	ld	r24, Z
    3d86:	80 63       	ori	r24, 0x30	; 48
    3d88:	8c 93       	st	X, r24
    3d8a:	75 c0       	rjmp	.+234    	; 0x3e76 <PWM_enuInit+0x26e>
					}
					else if(Copy_strPWM_Config.PWM_Channel  == PWM1_OC_ChannelA){
    3d8c:	8d 81       	ldd	r24, Y+5	; 0x05
    3d8e:	81 30       	cpi	r24, 0x01	; 1
    3d90:	41 f4       	brne	.+16     	; 0x3da2 <PWM_enuInit+0x19a>
						TCCR1A |= (NON_INVERTING<<COM1A0);
    3d92:	af e4       	ldi	r26, 0x4F	; 79
    3d94:	b0 e0       	ldi	r27, 0x00	; 0
    3d96:	ef e4       	ldi	r30, 0x4F	; 79
    3d98:	f0 e0       	ldi	r31, 0x00	; 0
    3d9a:	80 81       	ld	r24, Z
    3d9c:	80 6c       	ori	r24, 0xC0	; 192
    3d9e:	8c 93       	st	X, r24
    3da0:	6a c0       	rjmp	.+212    	; 0x3e76 <PWM_enuInit+0x26e>
					}
					else{
						TCCR1A |= (NON_INVERTING<<COM1B0);
    3da2:	af e4       	ldi	r26, 0x4F	; 79
    3da4:	b0 e0       	ldi	r27, 0x00	; 0
    3da6:	ef e4       	ldi	r30, 0x4F	; 79
    3da8:	f0 e0       	ldi	r31, 0x00	; 0
    3daa:	80 81       	ld	r24, Z
    3dac:	80 63       	ori	r24, 0x30	; 48
    3dae:	8c 93       	st	X, r24
    3db0:	62 c0       	rjmp	.+196    	; 0x3e76 <PWM_enuInit+0x26e>
					}
				}
			}
			// Case Phase or Phase and frequency Correct PWM
			else if((Copy_strPWM_Config.PWM_Type >= PWM1_PhaseCorrect_8bit
    3db2:	8b 81       	ldd	r24, Y+3	; 0x03
    3db4:	88 23       	and	r24, r24
    3db6:	19 f0       	breq	.+6      	; 0x3dbe <PWM_enuInit+0x1b6>
    3db8:	8b 81       	ldd	r24, Y+3	; 0x03
    3dba:	84 30       	cpi	r24, 0x04	; 4
    3dbc:	38 f0       	brcs	.+14     	; 0x3dcc <PWM_enuInit+0x1c4>
    3dbe:	8b 81       	ldd	r24, Y+3	; 0x03
    3dc0:	88 30       	cpi	r24, 0x08	; 8
    3dc2:	21 f0       	breq	.+8      	; 0x3dcc <PWM_enuInit+0x1c4>
    3dc4:	8b 81       	ldd	r24, Y+3	; 0x03
    3dc6:	8b 30       	cpi	r24, 0x0B	; 11
    3dc8:	09 f0       	breq	.+2      	; 0x3dcc <PWM_enuInit+0x1c4>
    3dca:	50 c0       	rjmp	.+160    	; 0x3e6c <PWM_enuInit+0x264>
					&& Copy_strPWM_Config.PWM_Type <= PWM1_PhaseCorrect_10bit)
					|| Copy_strPWM_Config.PWM_Type == PWM1_PhaseFrequencyCorrect_ICR1
					|| Copy_strPWM_Config.PWM_Type == PWM1_PhaseCorrect_OCR1A ){

				if(Copy_strPWM_Config.PWM_Mode == OC_InvertingMode){  // Set up counting
    3dcc:	8c 81       	ldd	r24, Y+4	; 0x04
    3dce:	88 23       	and	r24, r24
    3dd0:	29 f5       	brne	.+74     	; 0x3e1c <PWM_enuInit+0x214>
					if(Copy_strPWM_Config.PWM_Channel == PWM1_OC_ChannelA_B){
    3dd2:	8d 81       	ldd	r24, Y+5	; 0x05
    3dd4:	88 23       	and	r24, r24
    3dd6:	79 f4       	brne	.+30     	; 0x3df6 <PWM_enuInit+0x1ee>
						TCCR1A |= (NON_INVERTING<<COM1A0);
    3dd8:	af e4       	ldi	r26, 0x4F	; 79
    3dda:	b0 e0       	ldi	r27, 0x00	; 0
    3ddc:	ef e4       	ldi	r30, 0x4F	; 79
    3dde:	f0 e0       	ldi	r31, 0x00	; 0
    3de0:	80 81       	ld	r24, Z
    3de2:	80 6c       	ori	r24, 0xC0	; 192
    3de4:	8c 93       	st	X, r24
						TCCR1A |= (NON_INVERTING<<COM1B0);
    3de6:	af e4       	ldi	r26, 0x4F	; 79
    3de8:	b0 e0       	ldi	r27, 0x00	; 0
    3dea:	ef e4       	ldi	r30, 0x4F	; 79
    3dec:	f0 e0       	ldi	r31, 0x00	; 0
    3dee:	80 81       	ld	r24, Z
    3df0:	80 63       	ori	r24, 0x30	; 48
    3df2:	8c 93       	st	X, r24
    3df4:	40 c0       	rjmp	.+128    	; 0x3e76 <PWM_enuInit+0x26e>
					}
					else if(Copy_strPWM_Config.PWM_Channel  == PWM1_OC_ChannelA){
    3df6:	8d 81       	ldd	r24, Y+5	; 0x05
    3df8:	81 30       	cpi	r24, 0x01	; 1
    3dfa:	41 f4       	brne	.+16     	; 0x3e0c <PWM_enuInit+0x204>
						TCCR1A |= (NON_INVERTING<<COM1A0);
    3dfc:	af e4       	ldi	r26, 0x4F	; 79
    3dfe:	b0 e0       	ldi	r27, 0x00	; 0
    3e00:	ef e4       	ldi	r30, 0x4F	; 79
    3e02:	f0 e0       	ldi	r31, 0x00	; 0
    3e04:	80 81       	ld	r24, Z
    3e06:	80 6c       	ori	r24, 0xC0	; 192
    3e08:	8c 93       	st	X, r24
    3e0a:	35 c0       	rjmp	.+106    	; 0x3e76 <PWM_enuInit+0x26e>
					}
					else{
						TCCR1A |= (NON_INVERTING<<COM1B0);
    3e0c:	af e4       	ldi	r26, 0x4F	; 79
    3e0e:	b0 e0       	ldi	r27, 0x00	; 0
    3e10:	ef e4       	ldi	r30, 0x4F	; 79
    3e12:	f0 e0       	ldi	r31, 0x00	; 0
    3e14:	80 81       	ld	r24, Z
    3e16:	80 63       	ori	r24, 0x30	; 48
    3e18:	8c 93       	st	X, r24
    3e1a:	2d c0       	rjmp	.+90     	; 0x3e76 <PWM_enuInit+0x26e>
					}
				}
				else if(Copy_strPWM_Config.PWM_Mode == OC_Non_InvertingMode){ // Clear up counting
    3e1c:	8c 81       	ldd	r24, Y+4	; 0x04
    3e1e:	81 30       	cpi	r24, 0x01	; 1
    3e20:	51 f5       	brne	.+84     	; 0x3e76 <PWM_enuInit+0x26e>
			//		if(Copy_strPWM_Config.PWM_Mode == OC_InvertingMode){  // Clear on OCR
						if(Copy_strPWM_Config.PWM_Channel == PWM1_OC_ChannelA_B){
    3e22:	8d 81       	ldd	r24, Y+5	; 0x05
    3e24:	88 23       	and	r24, r24
    3e26:	79 f4       	brne	.+30     	; 0x3e46 <PWM_enuInit+0x23e>
							TCCR1A |= (INVERTING<<COM1A0);
    3e28:	af e4       	ldi	r26, 0x4F	; 79
    3e2a:	b0 e0       	ldi	r27, 0x00	; 0
    3e2c:	ef e4       	ldi	r30, 0x4F	; 79
    3e2e:	f0 e0       	ldi	r31, 0x00	; 0
    3e30:	80 81       	ld	r24, Z
    3e32:	80 68       	ori	r24, 0x80	; 128
    3e34:	8c 93       	st	X, r24
							TCCR1A |= (INVERTING<<COM1B0);
    3e36:	af e4       	ldi	r26, 0x4F	; 79
    3e38:	b0 e0       	ldi	r27, 0x00	; 0
    3e3a:	ef e4       	ldi	r30, 0x4F	; 79
    3e3c:	f0 e0       	ldi	r31, 0x00	; 0
    3e3e:	80 81       	ld	r24, Z
    3e40:	80 62       	ori	r24, 0x20	; 32
    3e42:	8c 93       	st	X, r24
    3e44:	18 c0       	rjmp	.+48     	; 0x3e76 <PWM_enuInit+0x26e>
						}
						else if(Copy_strPWM_Config.PWM_Channel  == PWM1_OC_ChannelA){
    3e46:	8d 81       	ldd	r24, Y+5	; 0x05
    3e48:	81 30       	cpi	r24, 0x01	; 1
    3e4a:	41 f4       	brne	.+16     	; 0x3e5c <PWM_enuInit+0x254>
							TCCR1A |= (INVERTING<<COM1A0);
    3e4c:	af e4       	ldi	r26, 0x4F	; 79
    3e4e:	b0 e0       	ldi	r27, 0x00	; 0
    3e50:	ef e4       	ldi	r30, 0x4F	; 79
    3e52:	f0 e0       	ldi	r31, 0x00	; 0
    3e54:	80 81       	ld	r24, Z
    3e56:	80 68       	ori	r24, 0x80	; 128
    3e58:	8c 93       	st	X, r24
    3e5a:	0d c0       	rjmp	.+26     	; 0x3e76 <PWM_enuInit+0x26e>
						}
						else{
							TCCR1A |= (INVERTING<<COM1B0);
    3e5c:	af e4       	ldi	r26, 0x4F	; 79
    3e5e:	b0 e0       	ldi	r27, 0x00	; 0
    3e60:	ef e4       	ldi	r30, 0x4F	; 79
    3e62:	f0 e0       	ldi	r31, 0x00	; 0
    3e64:	80 81       	ld	r24, Z
    3e66:	80 62       	ori	r24, 0x20	; 32
    3e68:	8c 93       	st	X, r24
    3e6a:	05 c0       	rjmp	.+10     	; 0x3e76 <PWM_enuInit+0x26e>
						}
				}
			}
			else{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    3e6c:	82 e0       	ldi	r24, 0x02	; 2
    3e6e:	89 83       	std	Y+1, r24	; 0x01
    3e70:	02 c0       	rjmp	.+4      	; 0x3e76 <PWM_enuInit+0x26e>
			}

		}
		else{
			Local_enuErrorState = ES_OUT_OF_RANGE;
    3e72:	82 e0       	ldi	r24, 0x02	; 2
    3e74:	89 83       	std	Y+1, r24	; 0x01
		}
	}

	return Local_enuErrorState;
    3e76:	89 81       	ldd	r24, Y+1	; 0x01
}
    3e78:	0f 90       	pop	r0
    3e7a:	0f 90       	pop	r0
    3e7c:	0f 90       	pop	r0
    3e7e:	0f 90       	pop	r0
    3e80:	0f 90       	pop	r0
    3e82:	cf 91       	pop	r28
    3e84:	df 91       	pop	r29
    3e86:	08 95       	ret

00003e88 <PWM_enuSetFrequency>:

ES_t PWM_enuSetFrequency(u16 Copy_u16Frequency){
    3e88:	df 93       	push	r29
    3e8a:	cf 93       	push	r28
    3e8c:	cd b7       	in	r28, 0x3d	; 61
    3e8e:	de b7       	in	r29, 0x3e	; 62
    3e90:	27 97       	sbiw	r28, 0x07	; 7
    3e92:	0f b6       	in	r0, 0x3f	; 63
    3e94:	f8 94       	cli
    3e96:	de bf       	out	0x3e, r29	; 62
    3e98:	0f be       	out	0x3f, r0	; 63
    3e9a:	cd bf       	out	0x3d, r28	; 61
    3e9c:	9f 83       	std	Y+7, r25	; 0x07
    3e9e:	8e 83       	std	Y+6, r24	; 0x06
	ES_t Local_enuErrorState = ES_NOK;
    3ea0:	1d 82       	std	Y+5, r1	; 0x05
/*
 * in accuracy types there are two cases....fast or phase
 */
	// 14,15 are types with FAST PWM mode
		// set clock
		TCCR1B |= (PWM_Pres<<CS10);
    3ea2:	ae e4       	ldi	r26, 0x4E	; 78
    3ea4:	b0 e0       	ldi	r27, 0x00	; 0
    3ea6:	ee e4       	ldi	r30, 0x4E	; 78
    3ea8:	f0 e0       	ldi	r31, 0x00	; 0
    3eaa:	90 81       	ld	r25, Z
    3eac:	80 91 96 01 	lds	r24, 0x0196
    3eb0:	89 2b       	or	r24, r25
    3eb2:	8c 93       	st	X, r24
	if( PWM_Type == PWM1_Fast_ICR1){
    3eb4:	80 91 95 01 	lds	r24, 0x0195
    3eb8:	8e 30       	cpi	r24, 0x0E	; 14
    3eba:	81 f5       	brne	.+96     	; 0x3f1c <PWM_enuSetFrequency+0x94>
		// set ICR to the required frequency
		u16 ICR_Val = (u16)(F_CPU/(Copy_u16Frequency * Prescaler[PWM_Pres]) );
    3ebc:	80 91 96 01 	lds	r24, 0x0196
    3ec0:	88 2f       	mov	r24, r24
    3ec2:	90 e0       	ldi	r25, 0x00	; 0
    3ec4:	88 0f       	add	r24, r24
    3ec6:	99 1f       	adc	r25, r25
    3ec8:	fc 01       	movw	r30, r24
    3eca:	e9 56       	subi	r30, 0x69	; 105
    3ecc:	fe 4f       	sbci	r31, 0xFE	; 254
    3ece:	20 81       	ld	r18, Z
    3ed0:	31 81       	ldd	r19, Z+1	; 0x01
    3ed2:	8e 81       	ldd	r24, Y+6	; 0x06
    3ed4:	9f 81       	ldd	r25, Y+7	; 0x07
    3ed6:	ac 01       	movw	r20, r24
    3ed8:	24 9f       	mul	r18, r20
    3eda:	c0 01       	movw	r24, r0
    3edc:	25 9f       	mul	r18, r21
    3ede:	90 0d       	add	r25, r0
    3ee0:	34 9f       	mul	r19, r20
    3ee2:	90 0d       	add	r25, r0
    3ee4:	11 24       	eor	r1, r1
    3ee6:	9c 01       	movw	r18, r24
    3ee8:	40 e0       	ldi	r20, 0x00	; 0
    3eea:	50 e0       	ldi	r21, 0x00	; 0
    3eec:	80 e4       	ldi	r24, 0x40	; 64
    3eee:	92 e4       	ldi	r25, 0x42	; 66
    3ef0:	af e0       	ldi	r26, 0x0F	; 15
    3ef2:	b0 e0       	ldi	r27, 0x00	; 0
    3ef4:	bc 01       	movw	r22, r24
    3ef6:	cd 01       	movw	r24, r26
    3ef8:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    3efc:	da 01       	movw	r26, r20
    3efe:	c9 01       	movw	r24, r18
    3f00:	9c 83       	std	Y+4, r25	; 0x04
    3f02:	8b 83       	std	Y+3, r24	; 0x03
		ICR_Val--;
    3f04:	8b 81       	ldd	r24, Y+3	; 0x03
    3f06:	9c 81       	ldd	r25, Y+4	; 0x04
    3f08:	01 97       	sbiw	r24, 0x01	; 1
    3f0a:	9c 83       	std	Y+4, r25	; 0x04
    3f0c:	8b 83       	std	Y+3, r24	; 0x03
		ICR1 = ICR_Val;
    3f0e:	e6 e4       	ldi	r30, 0x46	; 70
    3f10:	f0 e0       	ldi	r31, 0x00	; 0
    3f12:	8b 81       	ldd	r24, Y+3	; 0x03
    3f14:	9c 81       	ldd	r25, Y+4	; 0x04
    3f16:	91 83       	std	Z+1, r25	; 0x01
    3f18:	80 83       	st	Z, r24
    3f1a:	33 c0       	rjmp	.+102    	; 0x3f82 <PWM_enuSetFrequency+0xfa>
	}
	else if(PWM_Type == PWM1_Fast_OCR1A){
    3f1c:	80 91 95 01 	lds	r24, 0x0195
    3f20:	8f 30       	cpi	r24, 0x0F	; 15
    3f22:	79 f5       	brne	.+94     	; 0x3f82 <PWM_enuSetFrequency+0xfa>
		u16 OCR_Value = (u16)(F_CPU/(Copy_u16Frequency * Prescaler[PWM_Pres]) );
    3f24:	80 91 96 01 	lds	r24, 0x0196
    3f28:	88 2f       	mov	r24, r24
    3f2a:	90 e0       	ldi	r25, 0x00	; 0
    3f2c:	88 0f       	add	r24, r24
    3f2e:	99 1f       	adc	r25, r25
    3f30:	fc 01       	movw	r30, r24
    3f32:	e9 56       	subi	r30, 0x69	; 105
    3f34:	fe 4f       	sbci	r31, 0xFE	; 254
    3f36:	20 81       	ld	r18, Z
    3f38:	31 81       	ldd	r19, Z+1	; 0x01
    3f3a:	8e 81       	ldd	r24, Y+6	; 0x06
    3f3c:	9f 81       	ldd	r25, Y+7	; 0x07
    3f3e:	ac 01       	movw	r20, r24
    3f40:	24 9f       	mul	r18, r20
    3f42:	c0 01       	movw	r24, r0
    3f44:	25 9f       	mul	r18, r21
    3f46:	90 0d       	add	r25, r0
    3f48:	34 9f       	mul	r19, r20
    3f4a:	90 0d       	add	r25, r0
    3f4c:	11 24       	eor	r1, r1
    3f4e:	9c 01       	movw	r18, r24
    3f50:	40 e0       	ldi	r20, 0x00	; 0
    3f52:	50 e0       	ldi	r21, 0x00	; 0
    3f54:	80 e4       	ldi	r24, 0x40	; 64
    3f56:	92 e4       	ldi	r25, 0x42	; 66
    3f58:	af e0       	ldi	r26, 0x0F	; 15
    3f5a:	b0 e0       	ldi	r27, 0x00	; 0
    3f5c:	bc 01       	movw	r22, r24
    3f5e:	cd 01       	movw	r24, r26
    3f60:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    3f64:	da 01       	movw	r26, r20
    3f66:	c9 01       	movw	r24, r18
    3f68:	9a 83       	std	Y+2, r25	; 0x02
    3f6a:	89 83       	std	Y+1, r24	; 0x01
		OCR_Value--;
    3f6c:	89 81       	ldd	r24, Y+1	; 0x01
    3f6e:	9a 81       	ldd	r25, Y+2	; 0x02
    3f70:	01 97       	sbiw	r24, 0x01	; 1
    3f72:	9a 83       	std	Y+2, r25	; 0x02
    3f74:	89 83       	std	Y+1, r24	; 0x01
		OCR1A = OCR_Value;
    3f76:	ea e4       	ldi	r30, 0x4A	; 74
    3f78:	f0 e0       	ldi	r31, 0x00	; 0
    3f7a:	89 81       	ldd	r24, Y+1	; 0x01
    3f7c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f7e:	91 83       	std	Z+1, r25	; 0x01
    3f80:	80 83       	st	Z, r24
	}
	freq = Copy_u16Frequency;
    3f82:	8e 81       	ldd	r24, Y+6	; 0x06
    3f84:	80 93 0a 02 	sts	0x020A, r24

	return Local_enuErrorState;
    3f88:	8d 81       	ldd	r24, Y+5	; 0x05
}
    3f8a:	27 96       	adiw	r28, 0x07	; 7
    3f8c:	0f b6       	in	r0, 0x3f	; 63
    3f8e:	f8 94       	cli
    3f90:	de bf       	out	0x3e, r29	; 62
    3f92:	0f be       	out	0x3f, r0	; 63
    3f94:	cd bf       	out	0x3d, r28	; 61
    3f96:	cf 91       	pop	r28
    3f98:	df 91       	pop	r29
    3f9a:	08 95       	ret

00003f9c <PWM_enuSetDutyCycle>:

ES_t PWM_enuSetDutyCycle(f32 Copy_f32DutyCycle){
    3f9c:	ef 92       	push	r14
    3f9e:	ff 92       	push	r15
    3fa0:	0f 93       	push	r16
    3fa2:	1f 93       	push	r17
    3fa4:	df 93       	push	r29
    3fa6:	cf 93       	push	r28
    3fa8:	cd b7       	in	r28, 0x3d	; 61
    3faa:	de b7       	in	r29, 0x3e	; 62
    3fac:	27 97       	sbiw	r28, 0x07	; 7
    3fae:	0f b6       	in	r0, 0x3f	; 63
    3fb0:	f8 94       	cli
    3fb2:	de bf       	out	0x3e, r29	; 62
    3fb4:	0f be       	out	0x3f, r0	; 63
    3fb6:	cd bf       	out	0x3d, r28	; 61
    3fb8:	6c 83       	std	Y+4, r22	; 0x04
    3fba:	7d 83       	std	Y+5, r23	; 0x05
    3fbc:	8e 83       	std	Y+6, r24	; 0x06
    3fbe:	9f 83       	std	Y+7, r25	; 0x07
	ES_t Local_enuErrorState = ES_NOK;
    3fc0:	1b 82       	std	Y+3, r1	; 0x03

	u16 Local_u16OCR_Val;

	if( PWM_Type == PWM1_Fast_ICR1){
    3fc2:	80 91 95 01 	lds	r24, 0x0195
    3fc6:	8e 30       	cpi	r24, 0x0E	; 14
    3fc8:	09 f0       	breq	.+2      	; 0x3fcc <PWM_enuSetDutyCycle+0x30>
    3fca:	51 c0       	rjmp	.+162    	; 0x406e <PWM_enuSetDutyCycle+0xd2>
		Local_u16OCR_Val = (F_CPU*Copy_f32DutyCycle/(freq *  Prescaler[PWM_Pres])/100 );
    3fcc:	6c 81       	ldd	r22, Y+4	; 0x04
    3fce:	7d 81       	ldd	r23, Y+5	; 0x05
    3fd0:	8e 81       	ldd	r24, Y+6	; 0x06
    3fd2:	9f 81       	ldd	r25, Y+7	; 0x07
    3fd4:	20 e0       	ldi	r18, 0x00	; 0
    3fd6:	34 e2       	ldi	r19, 0x24	; 36
    3fd8:	44 e7       	ldi	r20, 0x74	; 116
    3fda:	59 e4       	ldi	r21, 0x49	; 73
    3fdc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fe0:	dc 01       	movw	r26, r24
    3fe2:	cb 01       	movw	r24, r22
    3fe4:	7c 01       	movw	r14, r24
    3fe6:	8d 01       	movw	r16, r26
    3fe8:	80 91 0a 02 	lds	r24, 0x020A
    3fec:	28 2f       	mov	r18, r24
    3fee:	30 e0       	ldi	r19, 0x00	; 0
    3ff0:	80 91 96 01 	lds	r24, 0x0196
    3ff4:	88 2f       	mov	r24, r24
    3ff6:	90 e0       	ldi	r25, 0x00	; 0
    3ff8:	88 0f       	add	r24, r24
    3ffa:	99 1f       	adc	r25, r25
    3ffc:	fc 01       	movw	r30, r24
    3ffe:	e9 56       	subi	r30, 0x69	; 105
    4000:	fe 4f       	sbci	r31, 0xFE	; 254
    4002:	80 81       	ld	r24, Z
    4004:	91 81       	ldd	r25, Z+1	; 0x01
    4006:	ac 01       	movw	r20, r24
    4008:	24 9f       	mul	r18, r20
    400a:	c0 01       	movw	r24, r0
    400c:	25 9f       	mul	r18, r21
    400e:	90 0d       	add	r25, r0
    4010:	34 9f       	mul	r19, r20
    4012:	90 0d       	add	r25, r0
    4014:	11 24       	eor	r1, r1
    4016:	cc 01       	movw	r24, r24
    4018:	a0 e0       	ldi	r26, 0x00	; 0
    401a:	b0 e0       	ldi	r27, 0x00	; 0
    401c:	bc 01       	movw	r22, r24
    401e:	cd 01       	movw	r24, r26
    4020:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    4024:	9b 01       	movw	r18, r22
    4026:	ac 01       	movw	r20, r24
    4028:	c8 01       	movw	r24, r16
    402a:	b7 01       	movw	r22, r14
    402c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4030:	dc 01       	movw	r26, r24
    4032:	cb 01       	movw	r24, r22
    4034:	bc 01       	movw	r22, r24
    4036:	cd 01       	movw	r24, r26
    4038:	20 e0       	ldi	r18, 0x00	; 0
    403a:	30 e0       	ldi	r19, 0x00	; 0
    403c:	48 ec       	ldi	r20, 0xC8	; 200
    403e:	52 e4       	ldi	r21, 0x42	; 66
    4040:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    4044:	dc 01       	movw	r26, r24
    4046:	cb 01       	movw	r24, r22
    4048:	bc 01       	movw	r22, r24
    404a:	cd 01       	movw	r24, r26
    404c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4050:	dc 01       	movw	r26, r24
    4052:	cb 01       	movw	r24, r22
    4054:	9a 83       	std	Y+2, r25	; 0x02
    4056:	89 83       	std	Y+1, r24	; 0x01
		Local_u16OCR_Val--;
    4058:	89 81       	ldd	r24, Y+1	; 0x01
    405a:	9a 81       	ldd	r25, Y+2	; 0x02
    405c:	01 97       	sbiw	r24, 0x01	; 1
    405e:	9a 83       	std	Y+2, r25	; 0x02
    4060:	89 83       	std	Y+1, r24	; 0x01
		OCR1A =Local_u16OCR_Val;
    4062:	ea e4       	ldi	r30, 0x4A	; 74
    4064:	f0 e0       	ldi	r31, 0x00	; 0
    4066:	89 81       	ldd	r24, Y+1	; 0x01
    4068:	9a 81       	ldd	r25, Y+2	; 0x02
    406a:	91 83       	std	Z+1, r25	; 0x01
    406c:	80 83       	st	Z, r24
	}
	else if(PWM_Type == PWM1_Fast_OCR1A){

	}
	return Local_enuErrorState;
    406e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    4070:	27 96       	adiw	r28, 0x07	; 7
    4072:	0f b6       	in	r0, 0x3f	; 63
    4074:	f8 94       	cli
    4076:	de bf       	out	0x3e, r29	; 62
    4078:	0f be       	out	0x3f, r0	; 63
    407a:	cd bf       	out	0x3d, r28	; 61
    407c:	cf 91       	pop	r28
    407e:	df 91       	pop	r29
    4080:	1f 91       	pop	r17
    4082:	0f 91       	pop	r16
    4084:	ff 90       	pop	r15
    4086:	ef 90       	pop	r14
    4088:	08 95       	ret

0000408a <PWM_enuInitLowAccuracy>:
/*
 * Following are all solid configuration and approximate calculations as Timer 1 is the best choice for Wave generation
 * but they are implemented in case you will generate two waves for example
 */
ES_t PWM_enuInitLowAccuracy(PWM_Weak_t Copy_AstrPWM_Config)
{
    408a:	df 93       	push	r29
    408c:	cf 93       	push	r28
    408e:	00 d0       	rcall	.+0      	; 0x4090 <PWM_enuInitLowAccuracy+0x6>
    4090:	cd b7       	in	r28, 0x3d	; 61
    4092:	de b7       	in	r29, 0x3e	; 62
    4094:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    4096:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_AstrPWM_Config.PWM_EnableState == true){
    4098:	8a 81       	ldd	r24, Y+2	; 0x02
    409a:	81 70       	andi	r24, 0x01	; 1
    409c:	88 23       	and	r24, r24
    409e:	99 f1       	breq	.+102    	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>
		if(Copy_AstrPWM_Config.PWM_Selected == PWM_Timer0){
    40a0:	8a 81       	ldd	r24, Y+2	; 0x02
    40a2:	82 70       	andi	r24, 0x02	; 2
    40a4:	88 23       	and	r24, r24
    40a6:	c1 f4       	brne	.+48     	; 0x40d8 <PWM_enuInitLowAccuracy+0x4e>
			TCCR0 = 0xef;
    40a8:	e3 e5       	ldi	r30, 0x53	; 83
    40aa:	f0 e0       	ldi	r31, 0x00	; 0
    40ac:	8f ee       	ldi	r24, 0xEF	; 239
    40ae:	80 83       	st	Z, r24

			if (Copy_AstrPWM_Config.PWM_Type == PWM_Fast)
    40b0:	8a 81       	ldd	r24, Y+2	; 0x02
    40b2:	84 70       	andi	r24, 0x04	; 4
    40b4:	88 23       	and	r24, r24
    40b6:	49 f4       	brne	.+18     	; 0x40ca <PWM_enuInitLowAccuracy+0x40>
			{
				if (Copy_AstrPWM_Config.PWM_Mode == OC_Non_InvertingModeWeak)
    40b8:	8a 81       	ldd	r24, Y+2	; 0x02
    40ba:	88 70       	andi	r24, 0x08	; 8
    40bc:	88 23       	and	r24, r24
    40be:	19 f1       	breq	.+70     	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>
				{
					TCCR0 = 0x68;
    40c0:	e3 e5       	ldi	r30, 0x53	; 83
    40c2:	f0 e0       	ldi	r31, 0x00	; 0
    40c4:	88 e6       	ldi	r24, 0x68	; 104
    40c6:	80 83       	st	Z, r24
    40c8:	1e c0       	rjmp	.+60     	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>
				}
			}
			else if(Copy_AstrPWM_Config.PWM_Type == PWM_PhaseCorrect)
    40ca:	8a 81       	ldd	r24, Y+2	; 0x02
    40cc:	84 70       	andi	r24, 0x04	; 4
    40ce:	88 23       	and	r24, r24
    40d0:	d1 f4       	brne	.+52     	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>

			}

			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    40d2:	82 e0       	ldi	r24, 0x02	; 2
    40d4:	89 83       	std	Y+1, r24	; 0x01
    40d6:	17 c0       	rjmp	.+46     	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>
			}
		}
		else{
			TCCR2 = 0xef;
    40d8:	e5 e4       	ldi	r30, 0x45	; 69
    40da:	f0 e0       	ldi	r31, 0x00	; 0
    40dc:	8f ee       	ldi	r24, 0xEF	; 239
    40de:	80 83       	st	Z, r24

			if (Copy_AstrPWM_Config.PWM_Type == PWM_Fast)
    40e0:	8a 81       	ldd	r24, Y+2	; 0x02
    40e2:	84 70       	andi	r24, 0x04	; 4
    40e4:	88 23       	and	r24, r24
    40e6:	49 f4       	brne	.+18     	; 0x40fa <PWM_enuInitLowAccuracy+0x70>
			{
				if (Copy_AstrPWM_Config.PWM_Mode == OC_Non_InvertingModeWeak)
    40e8:	8a 81       	ldd	r24, Y+2	; 0x02
    40ea:	88 70       	andi	r24, 0x08	; 8
    40ec:	88 23       	and	r24, r24
    40ee:	59 f0       	breq	.+22     	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>
				{
					TCCR2 = 0x68;
    40f0:	e5 e4       	ldi	r30, 0x45	; 69
    40f2:	f0 e0       	ldi	r31, 0x00	; 0
    40f4:	88 e6       	ldi	r24, 0x68	; 104
    40f6:	80 83       	st	Z, r24
    40f8:	06 c0       	rjmp	.+12     	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>
				}
			}
			else if(Copy_AstrPWM_Config.PWM_Type == PWM_PhaseCorrect)
    40fa:	8a 81       	ldd	r24, Y+2	; 0x02
    40fc:	84 70       	andi	r24, 0x04	; 4
    40fe:	88 23       	and	r24, r24
    4100:	11 f4       	brne	.+4      	; 0x4106 <PWM_enuInitLowAccuracy+0x7c>

			}

			else
			{
				Local_enuErrorState = ES_OUT_OF_RANGE;
    4102:	82 e0       	ldi	r24, 0x02	; 2
    4104:	89 83       	std	Y+1, r24	; 0x01
	}




	return Local_enuErrorState;
    4106:	89 81       	ldd	r24, Y+1	; 0x01
}
    4108:	0f 90       	pop	r0
    410a:	0f 90       	pop	r0
    410c:	cf 91       	pop	r28
    410e:	df 91       	pop	r29
    4110:	08 95       	ret

00004112 <PWM_enuSet_FrequencyLowAccuracy>:

ES_t PWM_enuSet_FrequencyLowAccuracy(u16 Copy_u16Frequency , PWM_Weak_t * Copy_pstrPWM_Config)
{
    4112:	df 93       	push	r29
    4114:	cf 93       	push	r28
    4116:	cd b7       	in	r28, 0x3d	; 61
    4118:	de b7       	in	r29, 0x3e	; 62
    411a:	a6 97       	sbiw	r28, 0x26	; 38
    411c:	0f b6       	in	r0, 0x3f	; 63
    411e:	f8 94       	cli
    4120:	de bf       	out	0x3e, r29	; 62
    4122:	0f be       	out	0x3f, r0	; 63
    4124:	cd bf       	out	0x3d, r28	; 61
    4126:	9a 8f       	std	Y+26, r25	; 0x1a
    4128:	89 8f       	std	Y+25, r24	; 0x19
    412a:	7c 8f       	std	Y+28, r23	; 0x1c
    412c:	6b 8f       	std	Y+27, r22	; 0x1b
	ES_t Local_enuErrorState = ES_NOK;
    412e:	1c 82       	std	Y+4, r1	; 0x04
	u16 Local_Au16FreqFast []={62400,7812,976,245,61};
    4130:	ce 01       	movw	r24, r28
    4132:	05 96       	adiw	r24, 0x05	; 5
    4134:	9e 8f       	std	Y+30, r25	; 0x1e
    4136:	8d 8f       	std	Y+29, r24	; 0x1d
    4138:	e9 ed       	ldi	r30, 0xD9	; 217
    413a:	f1 e0       	ldi	r31, 0x01	; 1
    413c:	f8 a3       	std	Y+32, r31	; 0x20
    413e:	ef 8f       	std	Y+31, r30	; 0x1f
    4140:	fa e0       	ldi	r31, 0x0A	; 10
    4142:	f9 a3       	std	Y+33, r31	; 0x21
    4144:	ef 8d       	ldd	r30, Y+31	; 0x1f
    4146:	f8 a1       	ldd	r31, Y+32	; 0x20
    4148:	00 80       	ld	r0, Z
    414a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    414c:	98 a1       	ldd	r25, Y+32	; 0x20
    414e:	01 96       	adiw	r24, 0x01	; 1
    4150:	98 a3       	std	Y+32, r25	; 0x20
    4152:	8f 8f       	std	Y+31, r24	; 0x1f
    4154:	ed 8d       	ldd	r30, Y+29	; 0x1d
    4156:	fe 8d       	ldd	r31, Y+30	; 0x1e
    4158:	00 82       	st	Z, r0
    415a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    415c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    415e:	01 96       	adiw	r24, 0x01	; 1
    4160:	9e 8f       	std	Y+30, r25	; 0x1e
    4162:	8d 8f       	std	Y+29, r24	; 0x1d
    4164:	99 a1       	ldd	r25, Y+33	; 0x21
    4166:	91 50       	subi	r25, 0x01	; 1
    4168:	99 a3       	std	Y+33, r25	; 0x21
    416a:	e9 a1       	ldd	r30, Y+33	; 0x21
    416c:	ee 23       	and	r30, r30
    416e:	51 f7       	brne	.-44     	; 0x4144 <PWM_enuSet_FrequencyLowAccuracy+0x32>
	u16 Local_Au16FreqPhase[]={31200,3650,467,123,30};
    4170:	ce 01       	movw	r24, r28
    4172:	0f 96       	adiw	r24, 0x0f	; 15
    4174:	9b a3       	std	Y+35, r25	; 0x23
    4176:	8a a3       	std	Y+34, r24	; 0x22
    4178:	ef ec       	ldi	r30, 0xCF	; 207
    417a:	f1 e0       	ldi	r31, 0x01	; 1
    417c:	fd a3       	std	Y+37, r31	; 0x25
    417e:	ec a3       	std	Y+36, r30	; 0x24
    4180:	fa e0       	ldi	r31, 0x0A	; 10
    4182:	fe a3       	std	Y+38, r31	; 0x26
    4184:	ec a1       	ldd	r30, Y+36	; 0x24
    4186:	fd a1       	ldd	r31, Y+37	; 0x25
    4188:	00 80       	ld	r0, Z
    418a:	8c a1       	ldd	r24, Y+36	; 0x24
    418c:	9d a1       	ldd	r25, Y+37	; 0x25
    418e:	01 96       	adiw	r24, 0x01	; 1
    4190:	9d a3       	std	Y+37, r25	; 0x25
    4192:	8c a3       	std	Y+36, r24	; 0x24
    4194:	ea a1       	ldd	r30, Y+34	; 0x22
    4196:	fb a1       	ldd	r31, Y+35	; 0x23
    4198:	00 82       	st	Z, r0
    419a:	8a a1       	ldd	r24, Y+34	; 0x22
    419c:	9b a1       	ldd	r25, Y+35	; 0x23
    419e:	01 96       	adiw	r24, 0x01	; 1
    41a0:	9b a3       	std	Y+35, r25	; 0x23
    41a2:	8a a3       	std	Y+34, r24	; 0x22
    41a4:	9e a1       	ldd	r25, Y+38	; 0x26
    41a6:	91 50       	subi	r25, 0x01	; 1
    41a8:	9e a3       	std	Y+38, r25	; 0x26
    41aa:	ee a1       	ldd	r30, Y+38	; 0x26
    41ac:	ee 23       	and	r30, r30
    41ae:	51 f7       	brne	.-44     	; 0x4184 <PWM_enuSet_FrequencyLowAccuracy+0x72>

		u8 flag=0;
    41b0:	1b 82       	std	Y+3, r1	; 0x03
		TCCR2 = 0b01101111;
    41b2:	e5 e4       	ldi	r30, 0x45	; 69
    41b4:	f0 e0       	ldi	r31, 0x00	; 0
    41b6:	8f e6       	ldi	r24, 0x6F	; 111
    41b8:	80 83       	st	Z, r24


		if (Copy_pstrPWM_Config[0].PWM_EnableState == true )
    41ba:	eb 8d       	ldd	r30, Y+27	; 0x1b
    41bc:	fc 8d       	ldd	r31, Y+28	; 0x1c
    41be:	80 81       	ld	r24, Z
    41c0:	81 70       	andi	r24, 0x01	; 1
    41c2:	88 23       	and	r24, r24
    41c4:	09 f4       	brne	.+2      	; 0x41c8 <PWM_enuSet_FrequencyLowAccuracy+0xb6>
    41c6:	7a c0       	rjmp	.+244    	; 0x42bc <PWM_enuSet_FrequencyLowAccuracy+0x1aa>
		{
			if (Copy_pstrPWM_Config[0].PWM_Type == PWM_Fast)
    41c8:	eb 8d       	ldd	r30, Y+27	; 0x1b
    41ca:	fc 8d       	ldd	r31, Y+28	; 0x1c
    41cc:	80 81       	ld	r24, Z
    41ce:	84 70       	andi	r24, 0x04	; 4
    41d0:	88 23       	and	r24, r24
    41d2:	09 f0       	breq	.+2      	; 0x41d6 <PWM_enuSet_FrequencyLowAccuracy+0xc4>
    41d4:	73 c0       	rjmp	.+230    	; 0x42bc <PWM_enuSet_FrequencyLowAccuracy+0x1aa>
			{
				for (u8 i=0 ; i<5 ; i++)
    41d6:	1a 82       	std	Y+2, r1	; 0x02
    41d8:	2a c0       	rjmp	.+84     	; 0x422e <PWM_enuSet_FrequencyLowAccuracy+0x11c>
				{
					if (Copy_u16Frequency == Local_Au16FreqFast[i])
    41da:	8a 81       	ldd	r24, Y+2	; 0x02
    41dc:	88 2f       	mov	r24, r24
    41de:	90 e0       	ldi	r25, 0x00	; 0
    41e0:	9c 01       	movw	r18, r24
    41e2:	22 0f       	add	r18, r18
    41e4:	33 1f       	adc	r19, r19
    41e6:	ce 01       	movw	r24, r28
    41e8:	01 96       	adiw	r24, 0x01	; 1
    41ea:	82 0f       	add	r24, r18
    41ec:	93 1f       	adc	r25, r19
    41ee:	fc 01       	movw	r30, r24
    41f0:	34 96       	adiw	r30, 0x04	; 4
    41f2:	20 81       	ld	r18, Z
    41f4:	31 81       	ldd	r19, Z+1	; 0x01
    41f6:	89 8d       	ldd	r24, Y+25	; 0x19
    41f8:	9a 8d       	ldd	r25, Y+26	; 0x1a
    41fa:	28 17       	cp	r18, r24
    41fc:	39 07       	cpc	r19, r25
    41fe:	a1 f4       	brne	.+40     	; 0x4228 <PWM_enuSet_FrequencyLowAccuracy+0x116>
					{
						TCCR0 &=~(7<<0);
    4200:	a3 e5       	ldi	r26, 0x53	; 83
    4202:	b0 e0       	ldi	r27, 0x00	; 0
    4204:	e3 e5       	ldi	r30, 0x53	; 83
    4206:	f0 e0       	ldi	r31, 0x00	; 0
    4208:	80 81       	ld	r24, Z
    420a:	88 7f       	andi	r24, 0xF8	; 248
    420c:	8c 93       	st	X, r24
						TCCR0 |= (i+1);
    420e:	a3 e5       	ldi	r26, 0x53	; 83
    4210:	b0 e0       	ldi	r27, 0x00	; 0
    4212:	e3 e5       	ldi	r30, 0x53	; 83
    4214:	f0 e0       	ldi	r31, 0x00	; 0
    4216:	80 81       	ld	r24, Z
    4218:	98 2f       	mov	r25, r24
    421a:	8a 81       	ldd	r24, Y+2	; 0x02
    421c:	8f 5f       	subi	r24, 0xFF	; 255
    421e:	89 2b       	or	r24, r25
    4220:	8c 93       	st	X, r24
						flag=1;
    4222:	81 e0       	ldi	r24, 0x01	; 1
    4224:	8b 83       	std	Y+3, r24	; 0x03
    4226:	06 c0       	rjmp	.+12     	; 0x4234 <PWM_enuSet_FrequencyLowAccuracy+0x122>

		if (Copy_pstrPWM_Config[0].PWM_EnableState == true )
		{
			if (Copy_pstrPWM_Config[0].PWM_Type == PWM_Fast)
			{
				for (u8 i=0 ; i<5 ; i++)
    4228:	8a 81       	ldd	r24, Y+2	; 0x02
    422a:	8f 5f       	subi	r24, 0xFF	; 255
    422c:	8a 83       	std	Y+2, r24	; 0x02
    422e:	8a 81       	ldd	r24, Y+2	; 0x02
    4230:	85 30       	cpi	r24, 0x05	; 5
    4232:	98 f2       	brcs	.-90     	; 0x41da <PWM_enuSet_FrequencyLowAccuracy+0xc8>
						TCCR0 |= (i+1);
						flag=1;
						break;
					}
				}
				if(flag==0)
    4234:	8b 81       	ldd	r24, Y+3	; 0x03
    4236:	88 23       	and	r24, r24
    4238:	09 f0       	breq	.+2      	; 0x423c <PWM_enuSet_FrequencyLowAccuracy+0x12a>
    423a:	40 c0       	rjmp	.+128    	; 0x42bc <PWM_enuSet_FrequencyLowAccuracy+0x1aa>
				{
					for (u8 i=0; i<5 ; i++)
    423c:	19 82       	std	Y+1, r1	; 0x01
    423e:	2a c0       	rjmp	.+84     	; 0x4294 <PWM_enuSet_FrequencyLowAccuracy+0x182>
					{
						if (Copy_u16Frequency > Local_Au16FreqFast[i])
    4240:	89 81       	ldd	r24, Y+1	; 0x01
    4242:	88 2f       	mov	r24, r24
    4244:	90 e0       	ldi	r25, 0x00	; 0
    4246:	9c 01       	movw	r18, r24
    4248:	22 0f       	add	r18, r18
    424a:	33 1f       	adc	r19, r19
    424c:	ce 01       	movw	r24, r28
    424e:	01 96       	adiw	r24, 0x01	; 1
    4250:	82 0f       	add	r24, r18
    4252:	93 1f       	adc	r25, r19
    4254:	fc 01       	movw	r30, r24
    4256:	34 96       	adiw	r30, 0x04	; 4
    4258:	20 81       	ld	r18, Z
    425a:	31 81       	ldd	r19, Z+1	; 0x01
    425c:	89 8d       	ldd	r24, Y+25	; 0x19
    425e:	9a 8d       	ldd	r25, Y+26	; 0x1a
    4260:	28 17       	cp	r18, r24
    4262:	39 07       	cpc	r19, r25
    4264:	a0 f4       	brcc	.+40     	; 0x428e <PWM_enuSet_FrequencyLowAccuracy+0x17c>
						{
							TCCR0 &=~(7<<0);
    4266:	a3 e5       	ldi	r26, 0x53	; 83
    4268:	b0 e0       	ldi	r27, 0x00	; 0
    426a:	e3 e5       	ldi	r30, 0x53	; 83
    426c:	f0 e0       	ldi	r31, 0x00	; 0
    426e:	80 81       	ld	r24, Z
    4270:	88 7f       	andi	r24, 0xF8	; 248
    4272:	8c 93       	st	X, r24
							TCCR0 |= (i+1);
    4274:	a3 e5       	ldi	r26, 0x53	; 83
    4276:	b0 e0       	ldi	r27, 0x00	; 0
    4278:	e3 e5       	ldi	r30, 0x53	; 83
    427a:	f0 e0       	ldi	r31, 0x00	; 0
    427c:	80 81       	ld	r24, Z
    427e:	98 2f       	mov	r25, r24
    4280:	89 81       	ldd	r24, Y+1	; 0x01
    4282:	8f 5f       	subi	r24, 0xFF	; 255
    4284:	89 2b       	or	r24, r25
    4286:	8c 93       	st	X, r24
							flag=1;
    4288:	81 e0       	ldi	r24, 0x01	; 1
    428a:	8b 83       	std	Y+3, r24	; 0x03
    428c:	06 c0       	rjmp	.+12     	; 0x429a <PWM_enuSet_FrequencyLowAccuracy+0x188>
						break;
					}
				}
				if(flag==0)
				{
					for (u8 i=0; i<5 ; i++)
    428e:	89 81       	ldd	r24, Y+1	; 0x01
    4290:	8f 5f       	subi	r24, 0xFF	; 255
    4292:	89 83       	std	Y+1, r24	; 0x01
    4294:	89 81       	ldd	r24, Y+1	; 0x01
    4296:	85 30       	cpi	r24, 0x05	; 5
    4298:	98 f2       	brcs	.-90     	; 0x4240 <PWM_enuSet_FrequencyLowAccuracy+0x12e>
							TCCR0 |= (i+1);
							flag=1;
							break;
						}
					}
					if (flag==0)
    429a:	8b 81       	ldd	r24, Y+3	; 0x03
    429c:	88 23       	and	r24, r24
    429e:	71 f4       	brne	.+28     	; 0x42bc <PWM_enuSet_FrequencyLowAccuracy+0x1aa>
					{
						TCCR0 &=~(7<<0);
    42a0:	a3 e5       	ldi	r26, 0x53	; 83
    42a2:	b0 e0       	ldi	r27, 0x00	; 0
    42a4:	e3 e5       	ldi	r30, 0x53	; 83
    42a6:	f0 e0       	ldi	r31, 0x00	; 0
    42a8:	80 81       	ld	r24, Z
    42aa:	88 7f       	andi	r24, 0xF8	; 248
    42ac:	8c 93       	st	X, r24
						TCCR0 |= (5);
    42ae:	a3 e5       	ldi	r26, 0x53	; 83
    42b0:	b0 e0       	ldi	r27, 0x00	; 0
    42b2:	e3 e5       	ldi	r30, 0x53	; 83
    42b4:	f0 e0       	ldi	r31, 0x00	; 0
    42b6:	80 81       	ld	r24, Z
    42b8:	85 60       	ori	r24, 0x05	; 5
    42ba:	8c 93       	st	X, r24
				}
			}
		}


	return Local_enuErrorState;
    42bc:	8c 81       	ldd	r24, Y+4	; 0x04
}
    42be:	a6 96       	adiw	r28, 0x26	; 38
    42c0:	0f b6       	in	r0, 0x3f	; 63
    42c2:	f8 94       	cli
    42c4:	de bf       	out	0x3e, r29	; 62
    42c6:	0f be       	out	0x3f, r0	; 63
    42c8:	cd bf       	out	0x3d, r28	; 61
    42ca:	cf 91       	pop	r28
    42cc:	df 91       	pop	r29
    42ce:	08 95       	ret

000042d0 <PWM_enuSet_DutyCycleLowAccuracy>:

ES_t PWM_enuSet_DutyCycleLowAccuracy(u8 Copy_u16DutyCycle , PWM_Weak_t * Copy_pstrPWM_Config)
{
    42d0:	df 93       	push	r29
    42d2:	cf 93       	push	r28
    42d4:	00 d0       	rcall	.+0      	; 0x42d6 <PWM_enuSet_DutyCycleLowAccuracy+0x6>
    42d6:	00 d0       	rcall	.+0      	; 0x42d8 <PWM_enuSet_DutyCycleLowAccuracy+0x8>
    42d8:	00 d0       	rcall	.+0      	; 0x42da <PWM_enuSet_DutyCycleLowAccuracy+0xa>
    42da:	cd b7       	in	r28, 0x3d	; 61
    42dc:	de b7       	in	r29, 0x3e	; 62
    42de:	8c 83       	std	Y+4, r24	; 0x04
    42e0:	7e 83       	std	Y+6, r23	; 0x06
    42e2:	6d 83       	std	Y+5, r22	; 0x05
	ES_t Local_enuErrorState = ES_NOK;
    42e4:	1b 82       	std	Y+3, r1	; 0x03

	u8 OCR_Value = (u8)( (Copy_u16DutyCycle * 256ul)/100ul );
    42e6:	8c 81       	ldd	r24, Y+4	; 0x04
    42e8:	88 2f       	mov	r24, r24
    42ea:	90 e0       	ldi	r25, 0x00	; 0
    42ec:	a0 e0       	ldi	r26, 0x00	; 0
    42ee:	b0 e0       	ldi	r27, 0x00	; 0
    42f0:	ba 2f       	mov	r27, r26
    42f2:	a9 2f       	mov	r26, r25
    42f4:	98 2f       	mov	r25, r24
    42f6:	88 27       	eor	r24, r24
    42f8:	24 e6       	ldi	r18, 0x64	; 100
    42fa:	30 e0       	ldi	r19, 0x00	; 0
    42fc:	40 e0       	ldi	r20, 0x00	; 0
    42fe:	50 e0       	ldi	r21, 0x00	; 0
    4300:	bc 01       	movw	r22, r24
    4302:	cd 01       	movw	r24, r26
    4304:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    4308:	da 01       	movw	r26, r20
    430a:	c9 01       	movw	r24, r18
    430c:	8a 83       	std	Y+2, r24	; 0x02
	OCR2 = OCR_Value;
    430e:	e3 e4       	ldi	r30, 0x43	; 67
    4310:	f0 e0       	ldi	r31, 0x00	; 0
    4312:	8a 81       	ldd	r24, Y+2	; 0x02
    4314:	80 83       	st	Z, r24


	if (Copy_u16DutyCycle <=100)
    4316:	8c 81       	ldd	r24, Y+4	; 0x04
    4318:	85 36       	cpi	r24, 0x65	; 101
    431a:	50 f5       	brcc	.+84     	; 0x4370 <PWM_enuSet_DutyCycleLowAccuracy+0xa0>
		{
			if (Copy_pstrPWM_Config[0].PWM_EnableState == true )
    431c:	ed 81       	ldd	r30, Y+5	; 0x05
    431e:	fe 81       	ldd	r31, Y+6	; 0x06
    4320:	80 81       	ld	r24, Z
    4322:	81 70       	andi	r24, 0x01	; 1
    4324:	88 23       	and	r24, r24
    4326:	21 f1       	breq	.+72     	; 0x4370 <PWM_enuSet_DutyCycleLowAccuracy+0xa0>
			{
				if (Copy_pstrPWM_Config[0].PWM_Type == PWM_Fast)
    4328:	ed 81       	ldd	r30, Y+5	; 0x05
    432a:	fe 81       	ldd	r31, Y+6	; 0x06
    432c:	80 81       	ld	r24, Z
    432e:	84 70       	andi	r24, 0x04	; 4
    4330:	88 23       	and	r24, r24
    4332:	f1 f4       	brne	.+60     	; 0x4370 <PWM_enuSet_DutyCycleLowAccuracy+0xa0>
				{
					if (Copy_pstrPWM_Config[0].PWM_Type == OC_Non_InvertingModeWeak)
    4334:	ed 81       	ldd	r30, Y+5	; 0x05
    4336:	fe 81       	ldd	r31, Y+6	; 0x06
    4338:	80 81       	ld	r24, Z
    433a:	84 70       	andi	r24, 0x04	; 4
    433c:	88 23       	and	r24, r24
    433e:	c1 f0       	breq	.+48     	; 0x4370 <PWM_enuSet_DutyCycleLowAccuracy+0xa0>
					{
						u8 OCR_Value = (u8)( (Copy_u16DutyCycle * 256ul)/100ul );
    4340:	8c 81       	ldd	r24, Y+4	; 0x04
    4342:	88 2f       	mov	r24, r24
    4344:	90 e0       	ldi	r25, 0x00	; 0
    4346:	a0 e0       	ldi	r26, 0x00	; 0
    4348:	b0 e0       	ldi	r27, 0x00	; 0
    434a:	ba 2f       	mov	r27, r26
    434c:	a9 2f       	mov	r26, r25
    434e:	98 2f       	mov	r25, r24
    4350:	88 27       	eor	r24, r24
    4352:	24 e6       	ldi	r18, 0x64	; 100
    4354:	30 e0       	ldi	r19, 0x00	; 0
    4356:	40 e0       	ldi	r20, 0x00	; 0
    4358:	50 e0       	ldi	r21, 0x00	; 0
    435a:	bc 01       	movw	r22, r24
    435c:	cd 01       	movw	r24, r26
    435e:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    4362:	da 01       	movw	r26, r20
    4364:	c9 01       	movw	r24, r18
    4366:	89 83       	std	Y+1, r24	; 0x01
						OCR0 = OCR_Value;
    4368:	ec e5       	ldi	r30, 0x5C	; 92
    436a:	f0 e0       	ldi	r31, 0x00	; 0
    436c:	89 81       	ldd	r24, Y+1	; 0x01
    436e:	80 83       	st	Z, r24
					}
				}
			}
		}

	return Local_enuErrorState;
    4370:	8b 81       	ldd	r24, Y+3	; 0x03
}
    4372:	26 96       	adiw	r28, 0x06	; 6
    4374:	0f b6       	in	r0, 0x3f	; 63
    4376:	f8 94       	cli
    4378:	de bf       	out	0x3e, r29	; 62
    437a:	0f be       	out	0x3f, r0	; 63
    437c:	cd bf       	out	0x3d, r28	; 61
    437e:	cf 91       	pop	r28
    4380:	df 91       	pop	r29
    4382:	08 95       	ret

00004384 <ICU_enuInit>:
 */

#include "ICU_Private.h"


ES_t ICU_enuInit(ICU_Cfg_t Copy_strConfigs){
    4384:	df 93       	push	r29
    4386:	cf 93       	push	r28
    4388:	00 d0       	rcall	.+0      	; 0x438a <ICU_enuInit+0x6>
    438a:	cd b7       	in	r28, 0x3d	; 61
    438c:	de b7       	in	r29, 0x3e	; 62
    438e:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    4390:	19 82       	std	Y+1, r1	; 0x01

	    // Set Timer1 to Normal mode
	    TCCR1A = 0;
    4392:	ef e4       	ldi	r30, 0x4F	; 79
    4394:	f0 e0       	ldi	r31, 0x00	; 0
    4396:	10 82       	st	Z, r1
	    TCCR1B = 0;
    4398:	ee e4       	ldi	r30, 0x4E	; 78
    439a:	f0 e0       	ldi	r31, 0x00	; 0
    439c:	10 82       	st	Z, r1
	    if(Copy_strConfigs.NoiseCanceler_EN == true){
    439e:	8a 81       	ldd	r24, Y+2	; 0x02
    43a0:	81 70       	andi	r24, 0x01	; 1
    43a2:	88 23       	and	r24, r24
    43a4:	41 f0       	breq	.+16     	; 0x43b6 <ICU_enuInit+0x32>
		    TCCR1B |=  (MASK_BIT << ICNC1);
    43a6:	ae e4       	ldi	r26, 0x4E	; 78
    43a8:	b0 e0       	ldi	r27, 0x00	; 0
    43aa:	ee e4       	ldi	r30, 0x4E	; 78
    43ac:	f0 e0       	ldi	r31, 0x00	; 0
    43ae:	80 81       	ld	r24, Z
    43b0:	80 68       	ori	r24, 0x80	; 128
    43b2:	8c 93       	st	X, r24
    43b4:	0e c0       	rjmp	.+28     	; 0x43d2 <ICU_enuInit+0x4e>
	    }
	    else if(Copy_strConfigs.NoiseCanceler_EN == false){
    43b6:	8a 81       	ldd	r24, Y+2	; 0x02
    43b8:	81 70       	andi	r24, 0x01	; 1
    43ba:	88 23       	and	r24, r24
    43bc:	41 f4       	brne	.+16     	; 0x43ce <ICU_enuInit+0x4a>
		    TCCR1B &= ~(MASK_BIT << ICNC1);
    43be:	ae e4       	ldi	r26, 0x4E	; 78
    43c0:	b0 e0       	ldi	r27, 0x00	; 0
    43c2:	ee e4       	ldi	r30, 0x4E	; 78
    43c4:	f0 e0       	ldi	r31, 0x00	; 0
    43c6:	80 81       	ld	r24, Z
    43c8:	8f 77       	andi	r24, 0x7F	; 127
    43ca:	8c 93       	st	X, r24
    43cc:	02 c0       	rjmp	.+4      	; 0x43d2 <ICU_enuInit+0x4e>
	    }
	    else
	    	Local_enuErorrState = ES_OUT_OF_RANGE;
    43ce:	82 e0       	ldi	r24, 0x02	; 2
    43d0:	89 83       	std	Y+1, r24	; 0x01

	    if(Copy_strConfigs.EdgeSelect == ICU_RisingEdge){
    43d2:	8a 81       	ldd	r24, Y+2	; 0x02
    43d4:	82 70       	andi	r24, 0x02	; 2
    43d6:	88 23       	and	r24, r24
    43d8:	41 f0       	breq	.+16     	; 0x43ea <ICU_enuInit+0x66>
		    TCCR1B |=  (MASK_BIT << ICES1);
    43da:	ae e4       	ldi	r26, 0x4E	; 78
    43dc:	b0 e0       	ldi	r27, 0x00	; 0
    43de:	ee e4       	ldi	r30, 0x4E	; 78
    43e0:	f0 e0       	ldi	r31, 0x00	; 0
    43e2:	80 81       	ld	r24, Z
    43e4:	80 64       	ori	r24, 0x40	; 64
    43e6:	8c 93       	st	X, r24
    43e8:	0e c0       	rjmp	.+28     	; 0x4406 <ICU_enuInit+0x82>
	    }
	    else if(Copy_strConfigs.EdgeSelect == ICU_FallingEdge){
    43ea:	8a 81       	ldd	r24, Y+2	; 0x02
    43ec:	82 70       	andi	r24, 0x02	; 2
    43ee:	88 23       	and	r24, r24
    43f0:	41 f4       	brne	.+16     	; 0x4402 <ICU_enuInit+0x7e>
		    TCCR1B &= ~(MASK_BIT << ICES1);
    43f2:	ae e4       	ldi	r26, 0x4E	; 78
    43f4:	b0 e0       	ldi	r27, 0x00	; 0
    43f6:	ee e4       	ldi	r30, 0x4E	; 78
    43f8:	f0 e0       	ldi	r31, 0x00	; 0
    43fa:	80 81       	ld	r24, Z
    43fc:	8f 7b       	andi	r24, 0xBF	; 191
    43fe:	8c 93       	st	X, r24
    4400:	02 c0       	rjmp	.+4      	; 0x4406 <ICU_enuInit+0x82>
	    }
	    else
	    	Local_enuErorrState = ES_OUT_OF_RANGE;
    4402:	82 e0       	ldi	r24, 0x02	; 2
    4404:	89 83       	std	Y+1, r24	; 0x01

	    if(Copy_strConfigs.ICU_Prescaler >= ICU_T1_Rising
    4406:	8a 81       	ldd	r24, Y+2	; 0x02
    4408:	86 95       	lsr	r24
    440a:	86 95       	lsr	r24
    440c:	87 70       	andi	r24, 0x07	; 7
    440e:	88 2f       	mov	r24, r24
    4410:	90 e0       	ldi	r25, 0x00	; 0
    4412:	87 30       	cpi	r24, 0x07	; 7
    4414:	91 05       	cpc	r25, r1
    4416:	0c f4       	brge	.+2      	; 0x441a <ICU_enuInit+0x96>
    4418:	5b c0       	rjmp	.+182    	; 0x44d0 <ICU_enuInit+0x14c>
    441a:	8a 81       	ldd	r24, Y+2	; 0x02
    441c:	86 95       	lsr	r24
    441e:	86 95       	lsr	r24
    4420:	87 70       	andi	r24, 0x07	; 7
    4422:	88 2f       	mov	r24, r24
    4424:	90 e0       	ldi	r25, 0x00	; 0
    4426:	18 16       	cp	r1, r24
    4428:	19 06       	cpc	r1, r25
    442a:	0c f4       	brge	.+2      	; 0x442e <ICU_enuInit+0xaa>
    442c:	51 c0       	rjmp	.+162    	; 0x44d0 <ICU_enuInit+0x14c>
	    		&& Copy_strConfigs.ICU_Prescaler <= ICU_PRES_Disabled){
	    	TCCR1B &= ICU_PRES_MASKING;
    442e:	ae e4       	ldi	r26, 0x4E	; 78
    4430:	b0 e0       	ldi	r27, 0x00	; 0
    4432:	ee e4       	ldi	r30, 0x4E	; 78
    4434:	f0 e0       	ldi	r31, 0x00	; 0
    4436:	80 81       	ld	r24, Z
    4438:	8f 73       	andi	r24, 0x3F	; 63
    443a:	8c 93       	st	X, r24
		    TCCR1B |=  (Copy_strConfigs.ICU_Prescaler << ICES1);
    443c:	ae e4       	ldi	r26, 0x4E	; 78
    443e:	b0 e0       	ldi	r27, 0x00	; 0
    4440:	ee e4       	ldi	r30, 0x4E	; 78
    4442:	f0 e0       	ldi	r31, 0x00	; 0
    4444:	80 81       	ld	r24, Z
    4446:	28 2f       	mov	r18, r24
    4448:	8a 81       	ldd	r24, Y+2	; 0x02
    444a:	86 95       	lsr	r24
    444c:	86 95       	lsr	r24
    444e:	87 70       	andi	r24, 0x07	; 7
    4450:	88 2f       	mov	r24, r24
    4452:	90 e0       	ldi	r25, 0x00	; 0
    4454:	00 24       	eor	r0, r0
    4456:	96 95       	lsr	r25
    4458:	87 95       	ror	r24
    445a:	07 94       	ror	r0
    445c:	96 95       	lsr	r25
    445e:	87 95       	ror	r24
    4460:	07 94       	ror	r0
    4462:	98 2f       	mov	r25, r24
    4464:	80 2d       	mov	r24, r0
    4466:	82 2b       	or	r24, r18
    4468:	8c 93       	st	X, r24
		    TickTime = (f32)( (PresValue[Copy_strConfigs.ICU_Prescaler]*1000000ul) / F_CPU);
    446a:	8a 81       	ldd	r24, Y+2	; 0x02
    446c:	86 95       	lsr	r24
    446e:	86 95       	lsr	r24
    4470:	87 70       	andi	r24, 0x07	; 7
    4472:	88 2f       	mov	r24, r24
    4474:	90 e0       	ldi	r25, 0x00	; 0
    4476:	88 0f       	add	r24, r24
    4478:	99 1f       	adc	r25, r25
    447a:	fc 01       	movw	r30, r24
    447c:	ec 55       	subi	r30, 0x5C	; 92
    447e:	fe 4f       	sbci	r31, 0xFE	; 254
    4480:	80 81       	ld	r24, Z
    4482:	91 81       	ldd	r25, Z+1	; 0x01
    4484:	cc 01       	movw	r24, r24
    4486:	a0 e0       	ldi	r26, 0x00	; 0
    4488:	b0 e0       	ldi	r27, 0x00	; 0
    448a:	20 e4       	ldi	r18, 0x40	; 64
    448c:	32 e4       	ldi	r19, 0x42	; 66
    448e:	4f e0       	ldi	r20, 0x0F	; 15
    4490:	50 e0       	ldi	r21, 0x00	; 0
    4492:	bc 01       	movw	r22, r24
    4494:	cd 01       	movw	r24, r26
    4496:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    449a:	dc 01       	movw	r26, r24
    449c:	cb 01       	movw	r24, r22
    449e:	20 e4       	ldi	r18, 0x40	; 64
    44a0:	32 e4       	ldi	r19, 0x42	; 66
    44a2:	4f e0       	ldi	r20, 0x0F	; 15
    44a4:	50 e0       	ldi	r21, 0x00	; 0
    44a6:	bc 01       	movw	r22, r24
    44a8:	cd 01       	movw	r24, r26
    44aa:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    44ae:	da 01       	movw	r26, r20
    44b0:	c9 01       	movw	r24, r18
    44b2:	bc 01       	movw	r22, r24
    44b4:	cd 01       	movw	r24, r26
    44b6:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    44ba:	dc 01       	movw	r26, r24
    44bc:	cb 01       	movw	r24, r22
    44be:	80 93 2a 02 	sts	0x022A, r24
    44c2:	90 93 2b 02 	sts	0x022B, r25
    44c6:	a0 93 2c 02 	sts	0x022C, r26
    44ca:	b0 93 2d 02 	sts	0x022D, r27
    44ce:	02 c0       	rjmp	.+4      	; 0x44d4 <ICU_enuInit+0x150>
	    }
	    else
	    	Local_enuErorrState = ES_OUT_OF_RANGE;
    44d0:	82 e0       	ldi	r24, 0x02	; 2
    44d2:	89 83       	std	Y+1, r24	; 0x01


	    if(ES_OUT_OF_RANGE != Local_enuErorrState){
    44d4:	89 81       	ldd	r24, Y+1	; 0x01
    44d6:	82 30       	cpi	r24, 0x02	; 2
    44d8:	49 f0       	breq	.+18     	; 0x44ec <ICU_enuInit+0x168>
		    // Enable input capture interrupt for Timer1
		    TIMSK |= (MASK_BIT << TICIE1);
    44da:	a9 e5       	ldi	r26, 0x59	; 89
    44dc:	b0 e0       	ldi	r27, 0x00	; 0
    44de:	e9 e5       	ldi	r30, 0x59	; 89
    44e0:	f0 e0       	ldi	r31, 0x00	; 0
    44e2:	80 81       	ld	r24, Z
    44e4:	80 62       	ori	r24, 0x20	; 32
    44e6:	8c 93       	st	X, r24
		    Local_enuErorrState = ES_OK;
    44e8:	81 e0       	ldi	r24, 0x01	; 1
    44ea:	89 83       	std	Y+1, r24	; 0x01
	    }

	return Local_enuErorrState;
    44ec:	89 81       	ldd	r24, Y+1	; 0x01
}
    44ee:	0f 90       	pop	r0
    44f0:	0f 90       	pop	r0
    44f2:	cf 91       	pop	r28
    44f4:	df 91       	pop	r29
    44f6:	08 95       	ret

000044f8 <ICU_enuGetDutyCycle>:

ES_t ICU_enuGetDutyCycle(f32 * Copy_pf32DutyCycle){
    44f8:	df 93       	push	r29
    44fa:	cf 93       	push	r28
    44fc:	00 d0       	rcall	.+0      	; 0x44fe <ICU_enuGetDutyCycle+0x6>
    44fe:	0f 92       	push	r0
    4500:	cd b7       	in	r28, 0x3d	; 61
    4502:	de b7       	in	r29, 0x3e	; 62
    4504:	9b 83       	std	Y+3, r25	; 0x03
    4506:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    4508:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pf32DutyCycle){
    450a:	8a 81       	ldd	r24, Y+2	; 0x02
    450c:	9b 81       	ldd	r25, Y+3	; 0x03
    450e:	00 97       	sbiw	r24, 0x00	; 0
    4510:	81 f1       	breq	.+96     	; 0x4572 <ICU_enuGetDutyCycle+0x7a>
	    ICU_DutyCycle = (ICU_PulseWidth * 100) / ICU_Period;
    4512:	20 91 22 02 	lds	r18, 0x0222
    4516:	30 91 23 02 	lds	r19, 0x0223
    451a:	84 e6       	ldi	r24, 0x64	; 100
    451c:	90 e0       	ldi	r25, 0x00	; 0
    451e:	ac 01       	movw	r20, r24
    4520:	24 9f       	mul	r18, r20
    4522:	c0 01       	movw	r24, r0
    4524:	25 9f       	mul	r18, r21
    4526:	90 0d       	add	r25, r0
    4528:	34 9f       	mul	r19, r20
    452a:	90 0d       	add	r25, r0
    452c:	11 24       	eor	r1, r1
    452e:	20 91 24 02 	lds	r18, 0x0224
    4532:	30 91 25 02 	lds	r19, 0x0225
    4536:	b9 01       	movw	r22, r18
    4538:	0e 94 cb 3d 	call	0x7b96	; 0x7b96 <__udivmodhi4>
    453c:	cb 01       	movw	r24, r22
    453e:	90 93 29 02 	sts	0x0229, r25
    4542:	80 93 28 02 	sts	0x0228, r24
		*Copy_pf32DutyCycle = ICU_DutyCycle;
    4546:	80 91 28 02 	lds	r24, 0x0228
    454a:	90 91 29 02 	lds	r25, 0x0229
    454e:	cc 01       	movw	r24, r24
    4550:	a0 e0       	ldi	r26, 0x00	; 0
    4552:	b0 e0       	ldi	r27, 0x00	; 0
    4554:	bc 01       	movw	r22, r24
    4556:	cd 01       	movw	r24, r26
    4558:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    455c:	dc 01       	movw	r26, r24
    455e:	cb 01       	movw	r24, r22
    4560:	ea 81       	ldd	r30, Y+2	; 0x02
    4562:	fb 81       	ldd	r31, Y+3	; 0x03
    4564:	80 83       	st	Z, r24
    4566:	91 83       	std	Z+1, r25	; 0x01
    4568:	a2 83       	std	Z+2, r26	; 0x02
    456a:	b3 83       	std	Z+3, r27	; 0x03
		Local_enuErorrState = ES_OK;
    456c:	81 e0       	ldi	r24, 0x01	; 1
    456e:	89 83       	std	Y+1, r24	; 0x01
    4570:	02 c0       	rjmp	.+4      	; 0x4576 <ICU_enuGetDutyCycle+0x7e>
	}
	else{
		Local_enuErorrState = ES_POINTER_TO_VOID;
    4572:	83 e0       	ldi	r24, 0x03	; 3
    4574:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErorrState;
    4576:	89 81       	ldd	r24, Y+1	; 0x01
}
    4578:	0f 90       	pop	r0
    457a:	0f 90       	pop	r0
    457c:	0f 90       	pop	r0
    457e:	cf 91       	pop	r28
    4580:	df 91       	pop	r29
    4582:	08 95       	ret

00004584 <ICU_enuGetFrequency>:

ES_t ICU_enuGetFrequency(u16 * Copy_pu16Frequency){
    4584:	df 93       	push	r29
    4586:	cf 93       	push	r28
    4588:	00 d0       	rcall	.+0      	; 0x458a <ICU_enuGetFrequency+0x6>
    458a:	0f 92       	push	r0
    458c:	cd b7       	in	r28, 0x3d	; 61
    458e:	de b7       	in	r29, 0x3e	; 62
    4590:	9b 83       	std	Y+3, r25	; 0x03
    4592:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    4594:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu16Frequency){
    4596:	8a 81       	ldd	r24, Y+2	; 0x02
    4598:	9b 81       	ldd	r25, Y+3	; 0x03
    459a:	00 97       	sbiw	r24, 0x00	; 0
    459c:	d9 f0       	breq	.+54     	; 0x45d4 <ICU_enuGetFrequency+0x50>
		ICU_Frequency = (u16)(ICU_PulseWidth/ICU_Period);
    459e:	80 91 22 02 	lds	r24, 0x0222
    45a2:	90 91 23 02 	lds	r25, 0x0223
    45a6:	20 91 24 02 	lds	r18, 0x0224
    45aa:	30 91 25 02 	lds	r19, 0x0225
    45ae:	b9 01       	movw	r22, r18
    45b0:	0e 94 cb 3d 	call	0x7b96	; 0x7b96 <__udivmodhi4>
    45b4:	cb 01       	movw	r24, r22
    45b6:	90 93 27 02 	sts	0x0227, r25
    45ba:	80 93 26 02 	sts	0x0226, r24
		*Copy_pu16Frequency = ICU_Frequency;
    45be:	80 91 26 02 	lds	r24, 0x0226
    45c2:	90 91 27 02 	lds	r25, 0x0227
    45c6:	ea 81       	ldd	r30, Y+2	; 0x02
    45c8:	fb 81       	ldd	r31, Y+3	; 0x03
    45ca:	91 83       	std	Z+1, r25	; 0x01
    45cc:	80 83       	st	Z, r24
		Local_enuErorrState = ES_OK;
    45ce:	81 e0       	ldi	r24, 0x01	; 1
    45d0:	89 83       	std	Y+1, r24	; 0x01
    45d2:	02 c0       	rjmp	.+4      	; 0x45d8 <ICU_enuGetFrequency+0x54>
	}
	else{
		Local_enuErorrState = ES_POINTER_TO_VOID;
    45d4:	83 e0       	ldi	r24, 0x03	; 3
    45d6:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErorrState;
    45d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    45da:	0f 90       	pop	r0
    45dc:	0f 90       	pop	r0
    45de:	0f 90       	pop	r0
    45e0:	cf 91       	pop	r28
    45e2:	df 91       	pop	r29
    45e4:	08 95       	ret

000045e6 <ICU_enuGetPulseWidth>:

ES_t ICU_enuGetPulseWidth(u16 * Copy_pu16PulseWidth){
    45e6:	df 93       	push	r29
    45e8:	cf 93       	push	r28
    45ea:	00 d0       	rcall	.+0      	; 0x45ec <ICU_enuGetPulseWidth+0x6>
    45ec:	0f 92       	push	r0
    45ee:	cd b7       	in	r28, 0x3d	; 61
    45f0:	de b7       	in	r29, 0x3e	; 62
    45f2:	9b 83       	std	Y+3, r25	; 0x03
    45f4:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    45f6:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu16PulseWidth){
    45f8:	8a 81       	ldd	r24, Y+2	; 0x02
    45fa:	9b 81       	ldd	r25, Y+3	; 0x03
    45fc:	00 97       	sbiw	r24, 0x00	; 0
    45fe:	59 f0       	breq	.+22     	; 0x4616 <ICU_enuGetPulseWidth+0x30>
		*Copy_pu16PulseWidth = ICU_PulseWidth;
    4600:	80 91 22 02 	lds	r24, 0x0222
    4604:	90 91 23 02 	lds	r25, 0x0223
    4608:	ea 81       	ldd	r30, Y+2	; 0x02
    460a:	fb 81       	ldd	r31, Y+3	; 0x03
    460c:	91 83       	std	Z+1, r25	; 0x01
    460e:	80 83       	st	Z, r24
		Local_enuErorrState = ES_OK;
    4610:	81 e0       	ldi	r24, 0x01	; 1
    4612:	89 83       	std	Y+1, r24	; 0x01
    4614:	02 c0       	rjmp	.+4      	; 0x461a <ICU_enuGetPulseWidth+0x34>
	}
	else{
		Local_enuErorrState = ES_POINTER_TO_VOID;
    4616:	83 e0       	ldi	r24, 0x03	; 3
    4618:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErorrState;
    461a:	89 81       	ldd	r24, Y+1	; 0x01
}
    461c:	0f 90       	pop	r0
    461e:	0f 90       	pop	r0
    4620:	0f 90       	pop	r0
    4622:	cf 91       	pop	r28
    4624:	df 91       	pop	r29
    4626:	08 95       	ret

00004628 <ICU_enuGetPeriod>:

ES_t ICU_enuGetPeriod(u16 * Copy_pu16Period){
    4628:	df 93       	push	r29
    462a:	cf 93       	push	r28
    462c:	00 d0       	rcall	.+0      	; 0x462e <ICU_enuGetPeriod+0x6>
    462e:	0f 92       	push	r0
    4630:	cd b7       	in	r28, 0x3d	; 61
    4632:	de b7       	in	r29, 0x3e	; 62
    4634:	9b 83       	std	Y+3, r25	; 0x03
    4636:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    4638:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pu16Period){
    463a:	8a 81       	ldd	r24, Y+2	; 0x02
    463c:	9b 81       	ldd	r25, Y+3	; 0x03
    463e:	00 97       	sbiw	r24, 0x00	; 0
    4640:	59 f0       	breq	.+22     	; 0x4658 <ICU_enuGetPeriod+0x30>
		*Copy_pu16Period = ICU_Period;
    4642:	80 91 24 02 	lds	r24, 0x0224
    4646:	90 91 25 02 	lds	r25, 0x0225
    464a:	ea 81       	ldd	r30, Y+2	; 0x02
    464c:	fb 81       	ldd	r31, Y+3	; 0x03
    464e:	91 83       	std	Z+1, r25	; 0x01
    4650:	80 83       	st	Z, r24
		Local_enuErorrState = ES_OK;
    4652:	81 e0       	ldi	r24, 0x01	; 1
    4654:	89 83       	std	Y+1, r24	; 0x01
    4656:	02 c0       	rjmp	.+4      	; 0x465c <ICU_enuGetPeriod+0x34>
	}
	else{
		Local_enuErorrState = ES_POINTER_TO_VOID;
    4658:	83 e0       	ldi	r24, 0x03	; 3
    465a:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErorrState;
    465c:	89 81       	ldd	r24, Y+1	; 0x01
}
    465e:	0f 90       	pop	r0
    4660:	0f 90       	pop	r0
    4662:	0f 90       	pop	r0
    4664:	cf 91       	pop	r28
    4666:	df 91       	pop	r29
    4668:	08 95       	ret

0000466a <ICU_enuSetEventEdge>:

ES_t ICU_enuSetEventEdge(ICU_Edge_t Copy_enuEdgeSelected){
    466a:	df 93       	push	r29
    466c:	cf 93       	push	r28
    466e:	00 d0       	rcall	.+0      	; 0x4670 <ICU_enuSetEventEdge+0x6>
    4670:	cd b7       	in	r28, 0x3d	; 61
    4672:	de b7       	in	r29, 0x3e	; 62
    4674:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    4676:	19 82       	std	Y+1, r1	; 0x01

    if(Copy_enuEdgeSelected == ICU_RisingEdge){
    4678:	8a 81       	ldd	r24, Y+2	; 0x02
    467a:	81 30       	cpi	r24, 0x01	; 1
    467c:	51 f4       	brne	.+20     	; 0x4692 <ICU_enuSetEventEdge+0x28>
	    TCCR1B |=  (MASK_BIT << ICES1);
    467e:	ae e4       	ldi	r26, 0x4E	; 78
    4680:	b0 e0       	ldi	r27, 0x00	; 0
    4682:	ee e4       	ldi	r30, 0x4E	; 78
    4684:	f0 e0       	ldi	r31, 0x00	; 0
    4686:	80 81       	ld	r24, Z
    4688:	80 64       	ori	r24, 0x40	; 64
    468a:	8c 93       	st	X, r24
	    Local_enuErorrState = ES_OK;
    468c:	81 e0       	ldi	r24, 0x01	; 1
    468e:	89 83       	std	Y+1, r24	; 0x01
    4690:	0f c0       	rjmp	.+30     	; 0x46b0 <ICU_enuSetEventEdge+0x46>
    }
    else if(Copy_enuEdgeSelected == ICU_FallingEdge){
    4692:	8a 81       	ldd	r24, Y+2	; 0x02
    4694:	88 23       	and	r24, r24
    4696:	51 f4       	brne	.+20     	; 0x46ac <ICU_enuSetEventEdge+0x42>
	    TCCR1B &= ~(MASK_BIT << ICES1);
    4698:	ae e4       	ldi	r26, 0x4E	; 78
    469a:	b0 e0       	ldi	r27, 0x00	; 0
    469c:	ee e4       	ldi	r30, 0x4E	; 78
    469e:	f0 e0       	ldi	r31, 0x00	; 0
    46a0:	80 81       	ld	r24, Z
    46a2:	8f 7b       	andi	r24, 0xBF	; 191
    46a4:	8c 93       	st	X, r24
	    Local_enuErorrState = ES_OK;
    46a6:	81 e0       	ldi	r24, 0x01	; 1
    46a8:	89 83       	std	Y+1, r24	; 0x01
    46aa:	02 c0       	rjmp	.+4      	; 0x46b0 <ICU_enuSetEventEdge+0x46>
    }
    else
    	Local_enuErorrState = ES_OUT_OF_RANGE;
    46ac:	82 e0       	ldi	r24, 0x02	; 2
    46ae:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErorrState;
    46b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    46b2:	0f 90       	pop	r0
    46b4:	0f 90       	pop	r0
    46b6:	cf 91       	pop	r28
    46b8:	df 91       	pop	r29
    46ba:	08 95       	ret

000046bc <ICU_enuSetPrescaler>:

ES_t ICU_enuSetPrescaler(ICU_Pres_t Copy_enuPrescaler){
    46bc:	df 93       	push	r29
    46be:	cf 93       	push	r28
    46c0:	00 d0       	rcall	.+0      	; 0x46c2 <ICU_enuSetPrescaler+0x6>
    46c2:	cd b7       	in	r28, 0x3d	; 61
    46c4:	de b7       	in	r29, 0x3e	; 62
    46c6:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    46c8:	19 82       	std	Y+1, r1	; 0x01

    if(Copy_enuPrescaler >= ICU_T1_Rising
    46ca:	8a 81       	ldd	r24, Y+2	; 0x02
    46cc:	87 30       	cpi	r24, 0x07	; 7
    46ce:	08 f4       	brcc	.+2      	; 0x46d2 <ICU_enuSetPrescaler+0x16>
    46d0:	4f c0       	rjmp	.+158    	; 0x4770 <ICU_enuSetPrescaler+0xb4>
    46d2:	8a 81       	ldd	r24, Y+2	; 0x02
    46d4:	88 23       	and	r24, r24
    46d6:	09 f0       	breq	.+2      	; 0x46da <ICU_enuSetPrescaler+0x1e>
    46d8:	4b c0       	rjmp	.+150    	; 0x4770 <ICU_enuSetPrescaler+0xb4>
    		&& Copy_enuPrescaler <= ICU_PRES_Disabled){

    	TCCR1B &= ICU_PRES_MASKING;
    46da:	ae e4       	ldi	r26, 0x4E	; 78
    46dc:	b0 e0       	ldi	r27, 0x00	; 0
    46de:	ee e4       	ldi	r30, 0x4E	; 78
    46e0:	f0 e0       	ldi	r31, 0x00	; 0
    46e2:	80 81       	ld	r24, Z
    46e4:	8f 73       	andi	r24, 0x3F	; 63
    46e6:	8c 93       	st	X, r24
	    TCCR1B |=  (Copy_enuPrescaler << ICES1);
    46e8:	ae e4       	ldi	r26, 0x4E	; 78
    46ea:	b0 e0       	ldi	r27, 0x00	; 0
    46ec:	ee e4       	ldi	r30, 0x4E	; 78
    46ee:	f0 e0       	ldi	r31, 0x00	; 0
    46f0:	80 81       	ld	r24, Z
    46f2:	28 2f       	mov	r18, r24
    46f4:	8a 81       	ldd	r24, Y+2	; 0x02
    46f6:	88 2f       	mov	r24, r24
    46f8:	90 e0       	ldi	r25, 0x00	; 0
    46fa:	00 24       	eor	r0, r0
    46fc:	96 95       	lsr	r25
    46fe:	87 95       	ror	r24
    4700:	07 94       	ror	r0
    4702:	96 95       	lsr	r25
    4704:	87 95       	ror	r24
    4706:	07 94       	ror	r0
    4708:	98 2f       	mov	r25, r24
    470a:	80 2d       	mov	r24, r0
    470c:	82 2b       	or	r24, r18
    470e:	8c 93       	st	X, r24
	    TickTime = (f32)( (PresValue[Copy_enuPrescaler]*1000000ul) / F_CPU);
    4710:	8a 81       	ldd	r24, Y+2	; 0x02
    4712:	88 2f       	mov	r24, r24
    4714:	90 e0       	ldi	r25, 0x00	; 0
    4716:	88 0f       	add	r24, r24
    4718:	99 1f       	adc	r25, r25
    471a:	fc 01       	movw	r30, r24
    471c:	ec 55       	subi	r30, 0x5C	; 92
    471e:	fe 4f       	sbci	r31, 0xFE	; 254
    4720:	80 81       	ld	r24, Z
    4722:	91 81       	ldd	r25, Z+1	; 0x01
    4724:	cc 01       	movw	r24, r24
    4726:	a0 e0       	ldi	r26, 0x00	; 0
    4728:	b0 e0       	ldi	r27, 0x00	; 0
    472a:	20 e4       	ldi	r18, 0x40	; 64
    472c:	32 e4       	ldi	r19, 0x42	; 66
    472e:	4f e0       	ldi	r20, 0x0F	; 15
    4730:	50 e0       	ldi	r21, 0x00	; 0
    4732:	bc 01       	movw	r22, r24
    4734:	cd 01       	movw	r24, r26
    4736:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    473a:	dc 01       	movw	r26, r24
    473c:	cb 01       	movw	r24, r22
    473e:	20 e4       	ldi	r18, 0x40	; 64
    4740:	32 e4       	ldi	r19, 0x42	; 66
    4742:	4f e0       	ldi	r20, 0x0F	; 15
    4744:	50 e0       	ldi	r21, 0x00	; 0
    4746:	bc 01       	movw	r22, r24
    4748:	cd 01       	movw	r24, r26
    474a:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    474e:	da 01       	movw	r26, r20
    4750:	c9 01       	movw	r24, r18
    4752:	bc 01       	movw	r22, r24
    4754:	cd 01       	movw	r24, r26
    4756:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    475a:	dc 01       	movw	r26, r24
    475c:	cb 01       	movw	r24, r22
    475e:	80 93 2a 02 	sts	0x022A, r24
    4762:	90 93 2b 02 	sts	0x022B, r25
    4766:	a0 93 2c 02 	sts	0x022C, r26
    476a:	b0 93 2d 02 	sts	0x022D, r27
    476e:	02 c0       	rjmp	.+4      	; 0x4774 <ICU_enuSetPrescaler+0xb8>
    }
    else
    	Local_enuErorrState = ES_OUT_OF_RANGE;
    4770:	82 e0       	ldi	r24, 0x02	; 2
    4772:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErorrState;
    4774:	89 81       	ldd	r24, Y+1	; 0x01
}
    4776:	0f 90       	pop	r0
    4778:	0f 90       	pop	r0
    477a:	cf 91       	pop	r28
    477c:	df 91       	pop	r29
    477e:	08 95       	ret

00004780 <ICU_enuSetNoiseCancler_EN>:

ES_t ICU_enuSetNoiseCancler_EN(bool Copy_enuIsEnabled){
    4780:	df 93       	push	r29
    4782:	cf 93       	push	r28
    4784:	00 d0       	rcall	.+0      	; 0x4786 <ICU_enuSetNoiseCancler_EN+0x6>
    4786:	cd b7       	in	r28, 0x3d	; 61
    4788:	de b7       	in	r29, 0x3e	; 62
    478a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    478c:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuIsEnabled == true){
    478e:	8a 81       	ldd	r24, Y+2	; 0x02
    4790:	81 30       	cpi	r24, 0x01	; 1
    4792:	41 f4       	brne	.+16     	; 0x47a4 <ICU_enuSetNoiseCancler_EN+0x24>
	    TCCR1B |=  (MASK_BIT << ICNC1);
    4794:	ae e4       	ldi	r26, 0x4E	; 78
    4796:	b0 e0       	ldi	r27, 0x00	; 0
    4798:	ee e4       	ldi	r30, 0x4E	; 78
    479a:	f0 e0       	ldi	r31, 0x00	; 0
    479c:	80 81       	ld	r24, Z
    479e:	80 68       	ori	r24, 0x80	; 128
    47a0:	8c 93       	st	X, r24
    47a2:	0d c0       	rjmp	.+26     	; 0x47be <ICU_enuSetNoiseCancler_EN+0x3e>
    }
    else if(Copy_enuIsEnabled == false){
    47a4:	8a 81       	ldd	r24, Y+2	; 0x02
    47a6:	88 23       	and	r24, r24
    47a8:	41 f4       	brne	.+16     	; 0x47ba <ICU_enuSetNoiseCancler_EN+0x3a>
	    TCCR1B &= ~(MASK_BIT << ICNC1);
    47aa:	ae e4       	ldi	r26, 0x4E	; 78
    47ac:	b0 e0       	ldi	r27, 0x00	; 0
    47ae:	ee e4       	ldi	r30, 0x4E	; 78
    47b0:	f0 e0       	ldi	r31, 0x00	; 0
    47b2:	80 81       	ld	r24, Z
    47b4:	8f 77       	andi	r24, 0x7F	; 127
    47b6:	8c 93       	st	X, r24
    47b8:	02 c0       	rjmp	.+4      	; 0x47be <ICU_enuSetNoiseCancler_EN+0x3e>
    }
    else
    	Local_enuErorrState = ES_OUT_OF_RANGE;
    47ba:	82 e0       	ldi	r24, 0x02	; 2
    47bc:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErorrState;
    47be:	89 81       	ldd	r24, Y+1	; 0x01
}
    47c0:	0f 90       	pop	r0
    47c2:	0f 90       	pop	r0
    47c4:	cf 91       	pop	r28
    47c6:	df 91       	pop	r29
    47c8:	08 95       	ret

000047ca <ICU_enuSetICU_EN>:

ES_t ICU_enuSetICU_EN(bool Copy_enuIsEnabled){
    47ca:	df 93       	push	r29
    47cc:	cf 93       	push	r28
    47ce:	00 d0       	rcall	.+0      	; 0x47d0 <ICU_enuSetICU_EN+0x6>
    47d0:	cd b7       	in	r28, 0x3d	; 61
    47d2:	de b7       	in	r29, 0x3e	; 62
    47d4:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    47d6:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_enuIsEnabled == true){
    47d8:	8a 81       	ldd	r24, Y+2	; 0x02
    47da:	81 30       	cpi	r24, 0x01	; 1
    47dc:	51 f4       	brne	.+20     	; 0x47f2 <ICU_enuSetICU_EN+0x28>
	    TIMSK |= (MASK_BIT << TICIE1);
    47de:	a9 e5       	ldi	r26, 0x59	; 89
    47e0:	b0 e0       	ldi	r27, 0x00	; 0
    47e2:	e9 e5       	ldi	r30, 0x59	; 89
    47e4:	f0 e0       	ldi	r31, 0x00	; 0
    47e6:	80 81       	ld	r24, Z
    47e8:	80 62       	ori	r24, 0x20	; 32
    47ea:	8c 93       	st	X, r24
	    Local_enuErorrState = ES_OK;
    47ec:	81 e0       	ldi	r24, 0x01	; 1
    47ee:	89 83       	std	Y+1, r24	; 0x01
    47f0:	0f c0       	rjmp	.+30     	; 0x4810 <ICU_enuSetICU_EN+0x46>
	}
	else if(Copy_enuIsEnabled == false){
    47f2:	8a 81       	ldd	r24, Y+2	; 0x02
    47f4:	88 23       	and	r24, r24
    47f6:	51 f4       	brne	.+20     	; 0x480c <ICU_enuSetICU_EN+0x42>
	    TIMSK &= ~(MASK_BIT << TICIE1);
    47f8:	a9 e5       	ldi	r26, 0x59	; 89
    47fa:	b0 e0       	ldi	r27, 0x00	; 0
    47fc:	e9 e5       	ldi	r30, 0x59	; 89
    47fe:	f0 e0       	ldi	r31, 0x00	; 0
    4800:	80 81       	ld	r24, Z
    4802:	8f 7d       	andi	r24, 0xDF	; 223
    4804:	8c 93       	st	X, r24
	    Local_enuErorrState = ES_OK;
    4806:	81 e0       	ldi	r24, 0x01	; 1
    4808:	89 83       	std	Y+1, r24	; 0x01
    480a:	02 c0       	rjmp	.+4      	; 0x4810 <ICU_enuSetICU_EN+0x46>
	}else
		Local_enuErorrState = ES_OUT_OF_RANGE;
    480c:	82 e0       	ldi	r24, 0x02	; 2
    480e:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErorrState;
    4810:	89 81       	ldd	r24, Y+1	; 0x01
}
    4812:	0f 90       	pop	r0
    4814:	0f 90       	pop	r0
    4816:	cf 91       	pop	r28
    4818:	df 91       	pop	r29
    481a:	08 95       	ret

0000481c <ICU_enuSetCallBack>:

ES_t ICU_enuSetCallBack(volatile void (*Copy_pfunAppFunc)(void)){
    481c:	df 93       	push	r29
    481e:	cf 93       	push	r28
    4820:	00 d0       	rcall	.+0      	; 0x4822 <ICU_enuSetCallBack+0x6>
    4822:	0f 92       	push	r0
    4824:	cd b7       	in	r28, 0x3d	; 61
    4826:	de b7       	in	r29, 0x3e	; 62
    4828:	9b 83       	std	Y+3, r25	; 0x03
    482a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErorrState = ES_NOK;
    482c:	19 82       	std	Y+1, r1	; 0x01
	if(NULL != Copy_pfunAppFunc  ){
    482e:	8a 81       	ldd	r24, Y+2	; 0x02
    4830:	9b 81       	ldd	r25, Y+3	; 0x03
    4832:	00 97       	sbiw	r24, 0x00	; 0
    4834:	49 f0       	breq	.+18     	; 0x4848 <ICU_enuSetCallBack+0x2c>
		ICU_pfunAppCallBack = Copy_pfunAppFunc;
    4836:	8a 81       	ldd	r24, Y+2	; 0x02
    4838:	9b 81       	ldd	r25, Y+3	; 0x03
    483a:	90 93 12 02 	sts	0x0212, r25
    483e:	80 93 11 02 	sts	0x0211, r24
	    Local_enuErorrState = ES_OK;
    4842:	81 e0       	ldi	r24, 0x01	; 1
    4844:	89 83       	std	Y+1, r24	; 0x01
    4846:	02 c0       	rjmp	.+4      	; 0x484c <ICU_enuSetCallBack+0x30>
	}
	else
		Local_enuErorrState = ES_POINTER_TO_VOID;
    4848:	83 e0       	ldi	r24, 0x03	; 3
    484a:	89 83       	std	Y+1, r24	; 0x01
	return Local_enuErorrState;
    484c:	89 81       	ldd	r24, Y+1	; 0x01
}
    484e:	0f 90       	pop	r0
    4850:	0f 90       	pop	r0
    4852:	0f 90       	pop	r0
    4854:	cf 91       	pop	r28
    4856:	df 91       	pop	r29
    4858:	08 95       	ret

0000485a <ICU_enuGetSignalParameters>:

ES_t ICU_enuGetSignalParameters(u32 *Copy_pu32Freq, u8 *Copy_pu8DutyCycle){
    485a:	ef 92       	push	r14
    485c:	ff 92       	push	r15
    485e:	0f 93       	push	r16
    4860:	1f 93       	push	r17
    4862:	df 93       	push	r29
    4864:	cf 93       	push	r28
    4866:	00 d0       	rcall	.+0      	; 0x4868 <ICU_enuGetSignalParameters+0xe>
    4868:	00 d0       	rcall	.+0      	; 0x486a <ICU_enuGetSignalParameters+0x10>
    486a:	0f 92       	push	r0
    486c:	cd b7       	in	r28, 0x3d	; 61
    486e:	de b7       	in	r29, 0x3e	; 62
    4870:	9b 83       	std	Y+3, r25	; 0x03
    4872:	8a 83       	std	Y+2, r24	; 0x02
    4874:	7d 83       	std	Y+5, r23	; 0x05
    4876:	6c 83       	std	Y+4, r22	; 0x04
	ES_t Local_enuErorrState = ES_NOK;
    4878:	19 82       	std	Y+1, r1	; 0x01
	TCNT1 = 0;
    487a:	ec e4       	ldi	r30, 0x4C	; 76
    487c:	f0 e0       	ldi	r31, 0x00	; 0
    487e:	11 82       	std	Z+1, r1	; 0x01
    4880:	10 82       	st	Z, r1

//	TIMER1_voidICU_SetCallBack(Timer1ICU_InterruptAction);
    TCCR1B |=  (MASK_BIT << ICES1);
    4882:	ae e4       	ldi	r26, 0x4E	; 78
    4884:	b0 e0       	ldi	r27, 0x00	; 0
    4886:	ee e4       	ldi	r30, 0x4E	; 78
    4888:	f0 e0       	ldi	r31, 0x00	; 0
    488a:	80 81       	ld	r24, Z
    488c:	80 64       	ori	r24, 0x40	; 64
    488e:	8c 93       	st	X, r24
    TIMSK  |=  (MASK_BIT << TICIE1);
    4890:	a9 e5       	ldi	r26, 0x59	; 89
    4892:	b0 e0       	ldi	r27, 0x00	; 0
    4894:	e9 e5       	ldi	r30, 0x59	; 89
    4896:	f0 e0       	ldi	r31, 0x00	; 0
    4898:	80 81       	ld	r24, Z
    489a:	80 62       	ori	r24, 0x20	; 32
    489c:	8c 93       	st	X, r24

    ICU_State = 0;
    489e:	10 92 17 02 	sts	0x0217, r1

//	while(ICU_State < 3);

	ICU_HighTime = ICU_u16Time2 - ICU_u16Time1;
    48a2:	20 91 1a 02 	lds	r18, 0x021A
    48a6:	30 91 1b 02 	lds	r19, 0x021B
    48aa:	80 91 18 02 	lds	r24, 0x0218
    48ae:	90 91 19 02 	lds	r25, 0x0219
    48b2:	a9 01       	movw	r20, r18
    48b4:	48 1b       	sub	r20, r24
    48b6:	59 0b       	sbc	r21, r25
    48b8:	ca 01       	movw	r24, r20
    48ba:	90 93 14 02 	sts	0x0214, r25
    48be:	80 93 13 02 	sts	0x0213, r24

	ICU_LowTime = ICU_u16Time3 - ICU_u16Time2;
    48c2:	20 91 1c 02 	lds	r18, 0x021C
    48c6:	30 91 1d 02 	lds	r19, 0x021D
    48ca:	80 91 1a 02 	lds	r24, 0x021A
    48ce:	90 91 1b 02 	lds	r25, 0x021B
    48d2:	a9 01       	movw	r20, r18
    48d4:	48 1b       	sub	r20, r24
    48d6:	59 0b       	sbc	r21, r25
    48d8:	ca 01       	movw	r24, r20
    48da:	90 93 16 02 	sts	0x0216, r25
    48de:	80 93 15 02 	sts	0x0215, r24

	*Copy_pu8DutyCycle = ((u32) ICU_HighTime * 100)/((u32)ICU_HighTime + ICU_LowTime);
    48e2:	80 91 13 02 	lds	r24, 0x0213
    48e6:	90 91 14 02 	lds	r25, 0x0214
    48ea:	cc 01       	movw	r24, r24
    48ec:	a0 e0       	ldi	r26, 0x00	; 0
    48ee:	b0 e0       	ldi	r27, 0x00	; 0
    48f0:	24 e6       	ldi	r18, 0x64	; 100
    48f2:	30 e0       	ldi	r19, 0x00	; 0
    48f4:	40 e0       	ldi	r20, 0x00	; 0
    48f6:	50 e0       	ldi	r21, 0x00	; 0
    48f8:	bc 01       	movw	r22, r24
    48fa:	cd 01       	movw	r24, r26
    48fc:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    4900:	7b 01       	movw	r14, r22
    4902:	8c 01       	movw	r16, r24
    4904:	80 91 13 02 	lds	r24, 0x0213
    4908:	90 91 14 02 	lds	r25, 0x0214
    490c:	9c 01       	movw	r18, r24
    490e:	40 e0       	ldi	r20, 0x00	; 0
    4910:	50 e0       	ldi	r21, 0x00	; 0
    4912:	80 91 15 02 	lds	r24, 0x0215
    4916:	90 91 16 02 	lds	r25, 0x0216
    491a:	cc 01       	movw	r24, r24
    491c:	a0 e0       	ldi	r26, 0x00	; 0
    491e:	b0 e0       	ldi	r27, 0x00	; 0
    4920:	28 0f       	add	r18, r24
    4922:	39 1f       	adc	r19, r25
    4924:	4a 1f       	adc	r20, r26
    4926:	5b 1f       	adc	r21, r27
    4928:	c8 01       	movw	r24, r16
    492a:	b7 01       	movw	r22, r14
    492c:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    4930:	da 01       	movw	r26, r20
    4932:	c9 01       	movw	r24, r18
    4934:	ec 81       	ldd	r30, Y+4	; 0x04
    4936:	fd 81       	ldd	r31, Y+5	; 0x05
    4938:	80 83       	st	Z, r24

	*Copy_pu32Freq = ((u32)1000000) / ((u32)ICU_HighTime + ICU_LowTime);
    493a:	80 91 13 02 	lds	r24, 0x0213
    493e:	90 91 14 02 	lds	r25, 0x0214
    4942:	9c 01       	movw	r18, r24
    4944:	40 e0       	ldi	r20, 0x00	; 0
    4946:	50 e0       	ldi	r21, 0x00	; 0
    4948:	80 91 15 02 	lds	r24, 0x0215
    494c:	90 91 16 02 	lds	r25, 0x0216
    4950:	cc 01       	movw	r24, r24
    4952:	a0 e0       	ldi	r26, 0x00	; 0
    4954:	b0 e0       	ldi	r27, 0x00	; 0
    4956:	28 0f       	add	r18, r24
    4958:	39 1f       	adc	r19, r25
    495a:	4a 1f       	adc	r20, r26
    495c:	5b 1f       	adc	r21, r27
    495e:	80 e4       	ldi	r24, 0x40	; 64
    4960:	92 e4       	ldi	r25, 0x42	; 66
    4962:	af e0       	ldi	r26, 0x0F	; 15
    4964:	b0 e0       	ldi	r27, 0x00	; 0
    4966:	bc 01       	movw	r22, r24
    4968:	cd 01       	movw	r24, r26
    496a:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    496e:	da 01       	movw	r26, r20
    4970:	c9 01       	movw	r24, r18
    4972:	ea 81       	ldd	r30, Y+2	; 0x02
    4974:	fb 81       	ldd	r31, Y+3	; 0x03
    4976:	80 83       	st	Z, r24
    4978:	91 83       	std	Z+1, r25	; 0x01
    497a:	a2 83       	std	Z+2, r26	; 0x02
    497c:	b3 83       	std	Z+3, r27	; 0x03
	return Local_enuErorrState;
    497e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4980:	0f 90       	pop	r0
    4982:	0f 90       	pop	r0
    4984:	0f 90       	pop	r0
    4986:	0f 90       	pop	r0
    4988:	0f 90       	pop	r0
    498a:	cf 91       	pop	r28
    498c:	df 91       	pop	r29
    498e:	1f 91       	pop	r17
    4990:	0f 91       	pop	r16
    4992:	ff 90       	pop	r15
    4994:	ef 90       	pop	r14
    4996:	08 95       	ret

00004998 <__vector_6>:
}


#endif

ISR(VECT_ICU1_CAPT){
    4998:	1f 92       	push	r1
    499a:	0f 92       	push	r0
    499c:	0f b6       	in	r0, 0x3f	; 63
    499e:	0f 92       	push	r0
    49a0:	11 24       	eor	r1, r1
    49a2:	8f 93       	push	r24
    49a4:	9f 93       	push	r25
    49a6:	af 93       	push	r26
    49a8:	bf 93       	push	r27
    49aa:	ef 93       	push	r30
    49ac:	ff 93       	push	r31
    49ae:	df 93       	push	r29
    49b0:	cf 93       	push	r28
    49b2:	cd b7       	in	r28, 0x3d	; 61
    49b4:	de b7       	in	r29, 0x3e	; 62
	if(ICU_State == 0){
    49b6:	80 91 17 02 	lds	r24, 0x0217
    49ba:	88 23       	and	r24, r24
    49bc:	99 f4       	brne	.+38     	; 0x49e4 <__vector_6+0x4c>

		ICU_u16Time1 = ICR1;
    49be:	e6 e4       	ldi	r30, 0x46	; 70
    49c0:	f0 e0       	ldi	r31, 0x00	; 0
    49c2:	80 81       	ld	r24, Z
    49c4:	91 81       	ldd	r25, Z+1	; 0x01
    49c6:	90 93 19 02 	sts	0x0219, r25
    49ca:	80 93 18 02 	sts	0x0218, r24
	    TCCR1B &= ~(MASK_BIT << ICES1);
    49ce:	ae e4       	ldi	r26, 0x4E	; 78
    49d0:	b0 e0       	ldi	r27, 0x00	; 0
    49d2:	ee e4       	ldi	r30, 0x4E	; 78
    49d4:	f0 e0       	ldi	r31, 0x00	; 0
    49d6:	80 81       	ld	r24, Z
    49d8:	8f 7b       	andi	r24, 0xBF	; 191
    49da:	8c 93       	st	X, r24
		ICU_State = 1;
    49dc:	81 e0       	ldi	r24, 0x01	; 1
    49de:	80 93 17 02 	sts	0x0217, r24
    49e2:	2d c0       	rjmp	.+90     	; 0x4a3e <__vector_6+0xa6>

	}
	else if(ICU_State == 1){
    49e4:	80 91 17 02 	lds	r24, 0x0217
    49e8:	81 30       	cpi	r24, 0x01	; 1
    49ea:	99 f4       	brne	.+38     	; 0x4a12 <__vector_6+0x7a>

		ICU_u16Time2 = ICR1;
    49ec:	e6 e4       	ldi	r30, 0x46	; 70
    49ee:	f0 e0       	ldi	r31, 0x00	; 0
    49f0:	80 81       	ld	r24, Z
    49f2:	91 81       	ldd	r25, Z+1	; 0x01
    49f4:	90 93 1b 02 	sts	0x021B, r25
    49f8:	80 93 1a 02 	sts	0x021A, r24
	    TCCR1B |=  (MASK_BIT << ICES1);
    49fc:	ae e4       	ldi	r26, 0x4E	; 78
    49fe:	b0 e0       	ldi	r27, 0x00	; 0
    4a00:	ee e4       	ldi	r30, 0x4E	; 78
    4a02:	f0 e0       	ldi	r31, 0x00	; 0
    4a04:	80 81       	ld	r24, Z
    4a06:	80 64       	ori	r24, 0x40	; 64
    4a08:	8c 93       	st	X, r24
		ICU_State = 2;
    4a0a:	82 e0       	ldi	r24, 0x02	; 2
    4a0c:	80 93 17 02 	sts	0x0217, r24
    4a10:	16 c0       	rjmp	.+44     	; 0x4a3e <__vector_6+0xa6>

	}
	else if(ICU_State == 2){
    4a12:	80 91 17 02 	lds	r24, 0x0217
    4a16:	82 30       	cpi	r24, 0x02	; 2
    4a18:	91 f4       	brne	.+36     	; 0x4a3e <__vector_6+0xa6>

		ICU_u16Time3 = ICR1;
    4a1a:	e6 e4       	ldi	r30, 0x46	; 70
    4a1c:	f0 e0       	ldi	r31, 0x00	; 0
    4a1e:	80 81       	ld	r24, Z
    4a20:	91 81       	ldd	r25, Z+1	; 0x01
    4a22:	90 93 1d 02 	sts	0x021D, r25
    4a26:	80 93 1c 02 	sts	0x021C, r24
	    TIMSK &= ~(MASK_BIT << TICIE1);
    4a2a:	a9 e5       	ldi	r26, 0x59	; 89
    4a2c:	b0 e0       	ldi	r27, 0x00	; 0
    4a2e:	e9 e5       	ldi	r30, 0x59	; 89
    4a30:	f0 e0       	ldi	r31, 0x00	; 0
    4a32:	80 81       	ld	r24, Z
    4a34:	8f 7d       	andi	r24, 0xDF	; 223
    4a36:	8c 93       	st	X, r24
		ICU_State = 3;
    4a38:	83 e0       	ldi	r24, 0x03	; 3
    4a3a:	80 93 17 02 	sts	0x0217, r24

	}

}
    4a3e:	cf 91       	pop	r28
    4a40:	df 91       	pop	r29
    4a42:	ff 91       	pop	r31
    4a44:	ef 91       	pop	r30
    4a46:	bf 91       	pop	r27
    4a48:	af 91       	pop	r26
    4a4a:	9f 91       	pop	r25
    4a4c:	8f 91       	pop	r24
    4a4e:	0f 90       	pop	r0
    4a50:	0f be       	out	0x3f, r0	; 63
    4a52:	0f 90       	pop	r0
    4a54:	1f 90       	pop	r1
    4a56:	18 95       	reti

00004a58 <GIE_enuInit>:
#include "../../LIBRARIES/errorstate.h"

#include "GIE_priv.h"

ES_t GIE_enuInit(void)
{
    4a58:	df 93       	push	r29
    4a5a:	cf 93       	push	r28
    4a5c:	0f 92       	push	r0
    4a5e:	cd b7       	in	r28, 0x3d	; 61
    4a60:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_ErorrState = ES_NOK ;
    4a62:	19 82       	std	Y+1, r1	; 0x01

	SREG &= ~(1<<7);		// GIE BIT FROM SREG REGEISTER
    4a64:	af e5       	ldi	r26, 0x5F	; 95
    4a66:	b0 e0       	ldi	r27, 0x00	; 0
    4a68:	ef e5       	ldi	r30, 0x5F	; 95
    4a6a:	f0 e0       	ldi	r31, 0x00	; 0
    4a6c:	80 81       	ld	r24, Z
    4a6e:	8f 77       	andi	r24, 0x7F	; 127
    4a70:	8c 93       	st	X, r24

	Local_ErorrState = ES_OK;
    4a72:	81 e0       	ldi	r24, 0x01	; 1
    4a74:	89 83       	std	Y+1, r24	; 0x01

	return Local_ErorrState;
    4a76:	89 81       	ldd	r24, Y+1	; 0x01
}
    4a78:	0f 90       	pop	r0
    4a7a:	cf 91       	pop	r28
    4a7c:	df 91       	pop	r29
    4a7e:	08 95       	ret

00004a80 <GIE_enuEnable>:
ES_t GIE_enuEnable(void)
{
    4a80:	df 93       	push	r29
    4a82:	cf 93       	push	r28
    4a84:	0f 92       	push	r0
    4a86:	cd b7       	in	r28, 0x3d	; 61
    4a88:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_ErorrState = ES_NOK ;
    4a8a:	19 82       	std	Y+1, r1	; 0x01

	SREG |= (1<<7);
    4a8c:	af e5       	ldi	r26, 0x5F	; 95
    4a8e:	b0 e0       	ldi	r27, 0x00	; 0
    4a90:	ef e5       	ldi	r30, 0x5F	; 95
    4a92:	f0 e0       	ldi	r31, 0x00	; 0
    4a94:	80 81       	ld	r24, Z
    4a96:	80 68       	ori	r24, 0x80	; 128
    4a98:	8c 93       	st	X, r24

	Local_ErorrState = ES_OK;
    4a9a:	81 e0       	ldi	r24, 0x01	; 1
    4a9c:	89 83       	std	Y+1, r24	; 0x01
	return Local_ErorrState;
    4a9e:	89 81       	ldd	r24, Y+1	; 0x01
}
    4aa0:	0f 90       	pop	r0
    4aa2:	cf 91       	pop	r28
    4aa4:	df 91       	pop	r29
    4aa6:	08 95       	ret

00004aa8 <GIE_enuDisable>:

ES_t GIE_enuDisable(void)
{
    4aa8:	df 93       	push	r29
    4aaa:	cf 93       	push	r28
    4aac:	0f 92       	push	r0
    4aae:	cd b7       	in	r28, 0x3d	; 61
    4ab0:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_ErorrState = ES_NOK ;
    4ab2:	19 82       	std	Y+1, r1	; 0x01

	SREG &= ~(1<<7);
    4ab4:	af e5       	ldi	r26, 0x5F	; 95
    4ab6:	b0 e0       	ldi	r27, 0x00	; 0
    4ab8:	ef e5       	ldi	r30, 0x5F	; 95
    4aba:	f0 e0       	ldi	r31, 0x00	; 0
    4abc:	80 81       	ld	r24, Z
    4abe:	8f 77       	andi	r24, 0x7F	; 127
    4ac0:	8c 93       	st	X, r24

	Local_ErorrState = ES_OK;
    4ac2:	81 e0       	ldi	r24, 0x01	; 1
    4ac4:	89 83       	std	Y+1, r24	; 0x01
	return Local_ErorrState;
    4ac6:	89 81       	ldd	r24, Y+1	; 0x01
}
    4ac8:	0f 90       	pop	r0
    4aca:	cf 91       	pop	r28
    4acc:	df 91       	pop	r29
    4ace:	08 95       	ret

00004ad0 <EXTI_enuInit>:
#include "../interrupt.h"

static volatile void (* EXTI_pfunISR_fun[INTERRUPT_NUM]) (void) = { NULL , NULL , NULL };

ES_t EXTI_enuInit(EXTI_T * Copy_AstrEXTI_CONFIG)
{
    4ad0:	df 93       	push	r29
    4ad2:	cf 93       	push	r28
    4ad4:	cd b7       	in	r28, 0x3d	; 61
    4ad6:	de b7       	in	r29, 0x3e	; 62
    4ad8:	29 97       	sbiw	r28, 0x09	; 9
    4ada:	0f b6       	in	r0, 0x3f	; 63
    4adc:	f8 94       	cli
    4ade:	de bf       	out	0x3e, r29	; 62
    4ae0:	0f be       	out	0x3f, r0	; 63
    4ae2:	cd bf       	out	0x3d, r28	; 61
    4ae4:	9b 83       	std	Y+3, r25	; 0x03
    4ae6:	8a 83       	std	Y+2, r24	; 0x02
ES_t Local_enuErrorState = ES_NOK ;
    4ae8:	19 82       	std	Y+1, r1	; 0x01

if(Copy_AstrEXTI_CONFIG[INT0].Interrupt_State == ENABELED) //make sure the interrupt state is enabled
    4aea:	ea 81       	ldd	r30, Y+2	; 0x02
    4aec:	fb 81       	ldd	r31, Y+3	; 0x03
    4aee:	80 81       	ld	r24, Z
    4af0:	81 70       	andi	r24, 0x01	; 1
    4af2:	88 23       	and	r24, r24
    4af4:	09 f0       	breq	.+2      	; 0x4af8 <EXTI_enuInit+0x28>
    4af6:	69 c0       	rjmp	.+210    	; 0x4bca <EXTI_enuInit+0xfa>
{
			GICR |= (MASK_BIT<<INT0_EN); // for interrupt 0
    4af8:	ab e5       	ldi	r26, 0x5B	; 91
    4afa:	b0 e0       	ldi	r27, 0x00	; 0
    4afc:	eb e5       	ldi	r30, 0x5B	; 91
    4afe:	f0 e0       	ldi	r31, 0x00	; 0
    4b00:	80 81       	ld	r24, Z
    4b02:	80 64       	ori	r24, 0x40	; 64
    4b04:	8c 93       	st	X, r24

		switch(Copy_AstrEXTI_CONFIG[INT0].INT_Sense_Level)
    4b06:	ea 81       	ldd	r30, Y+2	; 0x02
    4b08:	fb 81       	ldd	r31, Y+3	; 0x03
    4b0a:	80 81       	ld	r24, Z
    4b0c:	86 95       	lsr	r24
    4b0e:	83 70       	andi	r24, 0x03	; 3
    4b10:	28 2f       	mov	r18, r24
    4b12:	30 e0       	ldi	r19, 0x00	; 0
    4b14:	39 87       	std	Y+9, r19	; 0x09
    4b16:	28 87       	std	Y+8, r18	; 0x08
    4b18:	88 85       	ldd	r24, Y+8	; 0x08
    4b1a:	99 85       	ldd	r25, Y+9	; 0x09
    4b1c:	81 30       	cpi	r24, 0x01	; 1
    4b1e:	91 05       	cpc	r25, r1
    4b20:	21 f1       	breq	.+72     	; 0x4b6a <EXTI_enuInit+0x9a>
    4b22:	28 85       	ldd	r18, Y+8	; 0x08
    4b24:	39 85       	ldd	r19, Y+9	; 0x09
    4b26:	22 30       	cpi	r18, 0x02	; 2
    4b28:	31 05       	cpc	r19, r1
    4b2a:	2c f4       	brge	.+10     	; 0x4b36 <EXTI_enuInit+0x66>
    4b2c:	88 85       	ldd	r24, Y+8	; 0x08
    4b2e:	99 85       	ldd	r25, Y+9	; 0x09
    4b30:	00 97       	sbiw	r24, 0x00	; 0
    4b32:	61 f0       	breq	.+24     	; 0x4b4c <EXTI_enuInit+0x7c>
    4b34:	47 c0       	rjmp	.+142    	; 0x4bc4 <EXTI_enuInit+0xf4>
    4b36:	28 85       	ldd	r18, Y+8	; 0x08
    4b38:	39 85       	ldd	r19, Y+9	; 0x09
    4b3a:	22 30       	cpi	r18, 0x02	; 2
    4b3c:	31 05       	cpc	r19, r1
    4b3e:	21 f1       	breq	.+72     	; 0x4b88 <EXTI_enuInit+0xb8>
    4b40:	88 85       	ldd	r24, Y+8	; 0x08
    4b42:	99 85       	ldd	r25, Y+9	; 0x09
    4b44:	83 30       	cpi	r24, 0x03	; 3
    4b46:	91 05       	cpc	r25, r1
    4b48:	71 f1       	breq	.+92     	; 0x4ba6 <EXTI_enuInit+0xd6>
    4b4a:	3c c0       	rjmp	.+120    	; 0x4bc4 <EXTI_enuInit+0xf4>
		{
		case LOW_LEVEL:

			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT0);	//mask bit 0,1
    4b4c:	a5 e5       	ldi	r26, 0x55	; 85
    4b4e:	b0 e0       	ldi	r27, 0x00	; 0
    4b50:	e5 e5       	ldi	r30, 0x55	; 85
    4b52:	f0 e0       	ldi	r31, 0x00	; 0
    4b54:	80 81       	ld	r24, Z
    4b56:	8e 7f       	andi	r24, 0xFE	; 254
    4b58:	8c 93       	st	X, r24
			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT1);	//mask bit 0,1
    4b5a:	a5 e5       	ldi	r26, 0x55	; 85
    4b5c:	b0 e0       	ldi	r27, 0x00	; 0
    4b5e:	e5 e5       	ldi	r30, 0x55	; 85
    4b60:	f0 e0       	ldi	r31, 0x00	; 0
    4b62:	80 81       	ld	r24, Z
    4b64:	8d 7f       	andi	r24, 0xFD	; 253
    4b66:	8c 93       	st	X, r24
    4b68:	3d c0       	rjmp	.+122    	; 0x4be4 <EXTI_enuInit+0x114>
			break;
		case ANY_LOGICAL:

			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT0);	//set bit 0
    4b6a:	a5 e5       	ldi	r26, 0x55	; 85
    4b6c:	b0 e0       	ldi	r27, 0x00	; 0
    4b6e:	e5 e5       	ldi	r30, 0x55	; 85
    4b70:	f0 e0       	ldi	r31, 0x00	; 0
    4b72:	80 81       	ld	r24, Z
    4b74:	81 60       	ori	r24, 0x01	; 1
    4b76:	8c 93       	st	X, r24

			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT1);	//mask bit 1
    4b78:	a5 e5       	ldi	r26, 0x55	; 85
    4b7a:	b0 e0       	ldi	r27, 0x00	; 0
    4b7c:	e5 e5       	ldi	r30, 0x55	; 85
    4b7e:	f0 e0       	ldi	r31, 0x00	; 0
    4b80:	80 81       	ld	r24, Z
    4b82:	8d 7f       	andi	r24, 0xFD	; 253
    4b84:	8c 93       	st	X, r24
    4b86:	2e c0       	rjmp	.+92     	; 0x4be4 <EXTI_enuInit+0x114>

			break;
		case FALLING:

			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT0);	//mask bit 0
    4b88:	a5 e5       	ldi	r26, 0x55	; 85
    4b8a:	b0 e0       	ldi	r27, 0x00	; 0
    4b8c:	e5 e5       	ldi	r30, 0x55	; 85
    4b8e:	f0 e0       	ldi	r31, 0x00	; 0
    4b90:	80 81       	ld	r24, Z
    4b92:	8e 7f       	andi	r24, 0xFE	; 254
    4b94:	8c 93       	st	X, r24

			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT1);	//set bit 1
    4b96:	a5 e5       	ldi	r26, 0x55	; 85
    4b98:	b0 e0       	ldi	r27, 0x00	; 0
    4b9a:	e5 e5       	ldi	r30, 0x55	; 85
    4b9c:	f0 e0       	ldi	r31, 0x00	; 0
    4b9e:	80 81       	ld	r24, Z
    4ba0:	82 60       	ori	r24, 0x02	; 2
    4ba2:	8c 93       	st	X, r24
    4ba4:	1f c0       	rjmp	.+62     	; 0x4be4 <EXTI_enuInit+0x114>

			break;
		case RISING:

			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT0);	//set bit 0,1
    4ba6:	a5 e5       	ldi	r26, 0x55	; 85
    4ba8:	b0 e0       	ldi	r27, 0x00	; 0
    4baa:	e5 e5       	ldi	r30, 0x55	; 85
    4bac:	f0 e0       	ldi	r31, 0x00	; 0
    4bae:	80 81       	ld	r24, Z
    4bb0:	81 60       	ori	r24, 0x01	; 1
    4bb2:	8c 93       	st	X, r24
			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT1);	//set bit 0,1
    4bb4:	a5 e5       	ldi	r26, 0x55	; 85
    4bb6:	b0 e0       	ldi	r27, 0x00	; 0
    4bb8:	e5 e5       	ldi	r30, 0x55	; 85
    4bba:	f0 e0       	ldi	r31, 0x00	; 0
    4bbc:	80 81       	ld	r24, Z
    4bbe:	82 60       	ori	r24, 0x02	; 2
    4bc0:	8c 93       	st	X, r24
    4bc2:	10 c0       	rjmp	.+32     	; 0x4be4 <EXTI_enuInit+0x114>

			break;
		default :
			Local_enuErrorState =ES_OUT_OF_RANGE;
    4bc4:	82 e0       	ldi	r24, 0x02	; 2
    4bc6:	89 83       	std	Y+1, r24	; 0x01
    4bc8:	0d c0       	rjmp	.+26     	; 0x4be4 <EXTI_enuInit+0x114>

		}
}

	else if(Copy_AstrEXTI_CONFIG[INT0].Interrupt_State == DISABELED)
    4bca:	ea 81       	ldd	r30, Y+2	; 0x02
    4bcc:	fb 81       	ldd	r31, Y+3	; 0x03
    4bce:	80 81       	ld	r24, Z
    4bd0:	81 70       	andi	r24, 0x01	; 1
    4bd2:	88 23       	and	r24, r24
    4bd4:	39 f0       	breq	.+14     	; 0x4be4 <EXTI_enuInit+0x114>
		{
			GICR &= ~(MASK_BIT<<INT0_EN);
    4bd6:	ab e5       	ldi	r26, 0x5B	; 91
    4bd8:	b0 e0       	ldi	r27, 0x00	; 0
    4bda:	eb e5       	ldi	r30, 0x5B	; 91
    4bdc:	f0 e0       	ldi	r31, 0x00	; 0
    4bde:	80 81       	ld	r24, Z
    4be0:	8f 7b       	andi	r24, 0xBF	; 191
    4be2:	8c 93       	st	X, r24
		}

/////////////////////////////////////////////////////////////////////////////////////////
if(Copy_AstrEXTI_CONFIG[INT1].Interrupt_State == ENABELED)
    4be4:	8a 81       	ldd	r24, Y+2	; 0x02
    4be6:	9b 81       	ldd	r25, Y+3	; 0x03
    4be8:	fc 01       	movw	r30, r24
    4bea:	31 96       	adiw	r30, 0x01	; 1
    4bec:	80 81       	ld	r24, Z
    4bee:	81 70       	andi	r24, 0x01	; 1
    4bf0:	88 23       	and	r24, r24
    4bf2:	09 f0       	breq	.+2      	; 0x4bf6 <EXTI_enuInit+0x126>
    4bf4:	6b c0       	rjmp	.+214    	; 0x4ccc <EXTI_enuInit+0x1fc>
{
			GICR |= (MASK_BIT<<INT1_EN); // for interrupt 1
    4bf6:	ab e5       	ldi	r26, 0x5B	; 91
    4bf8:	b0 e0       	ldi	r27, 0x00	; 0
    4bfa:	eb e5       	ldi	r30, 0x5B	; 91
    4bfc:	f0 e0       	ldi	r31, 0x00	; 0
    4bfe:	80 81       	ld	r24, Z
    4c00:	80 68       	ori	r24, 0x80	; 128
    4c02:	8c 93       	st	X, r24

			switch(Copy_AstrEXTI_CONFIG[INT1].INT_Sense_Level)
    4c04:	8a 81       	ldd	r24, Y+2	; 0x02
    4c06:	9b 81       	ldd	r25, Y+3	; 0x03
    4c08:	fc 01       	movw	r30, r24
    4c0a:	31 96       	adiw	r30, 0x01	; 1
    4c0c:	80 81       	ld	r24, Z
    4c0e:	86 95       	lsr	r24
    4c10:	83 70       	andi	r24, 0x03	; 3
    4c12:	28 2f       	mov	r18, r24
    4c14:	30 e0       	ldi	r19, 0x00	; 0
    4c16:	3f 83       	std	Y+7, r19	; 0x07
    4c18:	2e 83       	std	Y+6, r18	; 0x06
    4c1a:	8e 81       	ldd	r24, Y+6	; 0x06
    4c1c:	9f 81       	ldd	r25, Y+7	; 0x07
    4c1e:	81 30       	cpi	r24, 0x01	; 1
    4c20:	91 05       	cpc	r25, r1
    4c22:	21 f1       	breq	.+72     	; 0x4c6c <EXTI_enuInit+0x19c>
    4c24:	2e 81       	ldd	r18, Y+6	; 0x06
    4c26:	3f 81       	ldd	r19, Y+7	; 0x07
    4c28:	22 30       	cpi	r18, 0x02	; 2
    4c2a:	31 05       	cpc	r19, r1
    4c2c:	2c f4       	brge	.+10     	; 0x4c38 <EXTI_enuInit+0x168>
    4c2e:	8e 81       	ldd	r24, Y+6	; 0x06
    4c30:	9f 81       	ldd	r25, Y+7	; 0x07
    4c32:	00 97       	sbiw	r24, 0x00	; 0
    4c34:	61 f0       	breq	.+24     	; 0x4c4e <EXTI_enuInit+0x17e>
    4c36:	47 c0       	rjmp	.+142    	; 0x4cc6 <EXTI_enuInit+0x1f6>
    4c38:	2e 81       	ldd	r18, Y+6	; 0x06
    4c3a:	3f 81       	ldd	r19, Y+7	; 0x07
    4c3c:	22 30       	cpi	r18, 0x02	; 2
    4c3e:	31 05       	cpc	r19, r1
    4c40:	21 f1       	breq	.+72     	; 0x4c8a <EXTI_enuInit+0x1ba>
    4c42:	8e 81       	ldd	r24, Y+6	; 0x06
    4c44:	9f 81       	ldd	r25, Y+7	; 0x07
    4c46:	83 30       	cpi	r24, 0x03	; 3
    4c48:	91 05       	cpc	r25, r1
    4c4a:	71 f1       	breq	.+92     	; 0x4ca8 <EXTI_enuInit+0x1d8>
    4c4c:	3c c0       	rjmp	.+120    	; 0x4cc6 <EXTI_enuInit+0x1f6>
					{
					case LOW_LEVEL:

						MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT2);
    4c4e:	a5 e5       	ldi	r26, 0x55	; 85
    4c50:	b0 e0       	ldi	r27, 0x00	; 0
    4c52:	e5 e5       	ldi	r30, 0x55	; 85
    4c54:	f0 e0       	ldi	r31, 0x00	; 0
    4c56:	80 81       	ld	r24, Z
    4c58:	8b 7f       	andi	r24, 0xFB	; 251
    4c5a:	8c 93       	st	X, r24
						MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT3);
    4c5c:	a5 e5       	ldi	r26, 0x55	; 85
    4c5e:	b0 e0       	ldi	r27, 0x00	; 0
    4c60:	e5 e5       	ldi	r30, 0x55	; 85
    4c62:	f0 e0       	ldi	r31, 0x00	; 0
    4c64:	80 81       	ld	r24, Z
    4c66:	87 7f       	andi	r24, 0xF7	; 247
    4c68:	8c 93       	st	X, r24
    4c6a:	3d c0       	rjmp	.+122    	; 0x4ce6 <EXTI_enuInit+0x216>

						break;
					case ANY_LOGICAL:

						MCUCR |= (MASK_BIT<<INT1_SENSE_BIT2);
    4c6c:	a5 e5       	ldi	r26, 0x55	; 85
    4c6e:	b0 e0       	ldi	r27, 0x00	; 0
    4c70:	e5 e5       	ldi	r30, 0x55	; 85
    4c72:	f0 e0       	ldi	r31, 0x00	; 0
    4c74:	80 81       	ld	r24, Z
    4c76:	84 60       	ori	r24, 0x04	; 4
    4c78:	8c 93       	st	X, r24

						MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT3);
    4c7a:	a5 e5       	ldi	r26, 0x55	; 85
    4c7c:	b0 e0       	ldi	r27, 0x00	; 0
    4c7e:	e5 e5       	ldi	r30, 0x55	; 85
    4c80:	f0 e0       	ldi	r31, 0x00	; 0
    4c82:	80 81       	ld	r24, Z
    4c84:	87 7f       	andi	r24, 0xF7	; 247
    4c86:	8c 93       	st	X, r24
    4c88:	2e c0       	rjmp	.+92     	; 0x4ce6 <EXTI_enuInit+0x216>
						break;
					case FALLING:

						MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT2);
    4c8a:	a5 e5       	ldi	r26, 0x55	; 85
    4c8c:	b0 e0       	ldi	r27, 0x00	; 0
    4c8e:	e5 e5       	ldi	r30, 0x55	; 85
    4c90:	f0 e0       	ldi	r31, 0x00	; 0
    4c92:	80 81       	ld	r24, Z
    4c94:	8b 7f       	andi	r24, 0xFB	; 251
    4c96:	8c 93       	st	X, r24

						MCUCR |= (MASK_BIT<<INT1_SENSE_BIT3);
    4c98:	a5 e5       	ldi	r26, 0x55	; 85
    4c9a:	b0 e0       	ldi	r27, 0x00	; 0
    4c9c:	e5 e5       	ldi	r30, 0x55	; 85
    4c9e:	f0 e0       	ldi	r31, 0x00	; 0
    4ca0:	80 81       	ld	r24, Z
    4ca2:	88 60       	ori	r24, 0x08	; 8
    4ca4:	8c 93       	st	X, r24
    4ca6:	1f c0       	rjmp	.+62     	; 0x4ce6 <EXTI_enuInit+0x216>
						break;
					case RISING:

						MCUCR |= (MASK_BIT<<INT1_SENSE_BIT2);
    4ca8:	a5 e5       	ldi	r26, 0x55	; 85
    4caa:	b0 e0       	ldi	r27, 0x00	; 0
    4cac:	e5 e5       	ldi	r30, 0x55	; 85
    4cae:	f0 e0       	ldi	r31, 0x00	; 0
    4cb0:	80 81       	ld	r24, Z
    4cb2:	84 60       	ori	r24, 0x04	; 4
    4cb4:	8c 93       	st	X, r24
						MCUCR |= (MASK_BIT<<INT1_SENSE_BIT3);
    4cb6:	a5 e5       	ldi	r26, 0x55	; 85
    4cb8:	b0 e0       	ldi	r27, 0x00	; 0
    4cba:	e5 e5       	ldi	r30, 0x55	; 85
    4cbc:	f0 e0       	ldi	r31, 0x00	; 0
    4cbe:	80 81       	ld	r24, Z
    4cc0:	88 60       	ori	r24, 0x08	; 8
    4cc2:	8c 93       	st	X, r24
    4cc4:	10 c0       	rjmp	.+32     	; 0x4ce6 <EXTI_enuInit+0x216>

						break;
					default :
						Local_enuErrorState =ES_OUT_OF_RANGE;
    4cc6:	82 e0       	ldi	r24, 0x02	; 2
    4cc8:	89 83       	std	Y+1, r24	; 0x01
    4cca:	0d c0       	rjmp	.+26     	; 0x4ce6 <EXTI_enuInit+0x216>

					}
}
////////////////////////////////////////////////////////////////////////////////////////////////
		else if(Copy_AstrEXTI_CONFIG[INT0].Interrupt_State == DISABELED)
    4ccc:	ea 81       	ldd	r30, Y+2	; 0x02
    4cce:	fb 81       	ldd	r31, Y+3	; 0x03
    4cd0:	80 81       	ld	r24, Z
    4cd2:	81 70       	andi	r24, 0x01	; 1
    4cd4:	88 23       	and	r24, r24
    4cd6:	39 f0       	breq	.+14     	; 0x4ce6 <EXTI_enuInit+0x216>
		{
			GICR &= ~(MASK_BIT<<INT1_EN);
    4cd8:	ab e5       	ldi	r26, 0x5B	; 91
    4cda:	b0 e0       	ldi	r27, 0x00	; 0
    4cdc:	eb e5       	ldi	r30, 0x5B	; 91
    4cde:	f0 e0       	ldi	r31, 0x00	; 0
    4ce0:	80 81       	ld	r24, Z
    4ce2:	8f 77       	andi	r24, 0x7F	; 127
    4ce4:	8c 93       	st	X, r24
		}
///////////////////////////////////////////////////////////////////////////////////////////////
if(Copy_AstrEXTI_CONFIG[INT2].Interrupt_State == ENABELED)
    4ce6:	8a 81       	ldd	r24, Y+2	; 0x02
    4ce8:	9b 81       	ldd	r25, Y+3	; 0x03
    4cea:	fc 01       	movw	r30, r24
    4cec:	32 96       	adiw	r30, 0x02	; 2
    4cee:	80 81       	ld	r24, Z
    4cf0:	81 70       	andi	r24, 0x01	; 1
    4cf2:	88 23       	and	r24, r24
    4cf4:	81 f5       	brne	.+96     	; 0x4d56 <EXTI_enuInit+0x286>
{
			GICR |= (MASK_BIT<<INT2_EN); // for interrupt 0
    4cf6:	ab e5       	ldi	r26, 0x5B	; 91
    4cf8:	b0 e0       	ldi	r27, 0x00	; 0
    4cfa:	eb e5       	ldi	r30, 0x5B	; 91
    4cfc:	f0 e0       	ldi	r31, 0x00	; 0
    4cfe:	80 81       	ld	r24, Z
    4d00:	80 62       	ori	r24, 0x20	; 32
    4d02:	8c 93       	st	X, r24
			switch(Copy_AstrEXTI_CONFIG[INT2].INT_Sense_Level)
    4d04:	8a 81       	ldd	r24, Y+2	; 0x02
    4d06:	9b 81       	ldd	r25, Y+3	; 0x03
    4d08:	fc 01       	movw	r30, r24
    4d0a:	32 96       	adiw	r30, 0x02	; 2
    4d0c:	80 81       	ld	r24, Z
    4d0e:	86 95       	lsr	r24
    4d10:	83 70       	andi	r24, 0x03	; 3
    4d12:	28 2f       	mov	r18, r24
    4d14:	30 e0       	ldi	r19, 0x00	; 0
    4d16:	3d 83       	std	Y+5, r19	; 0x05
    4d18:	2c 83       	std	Y+4, r18	; 0x04
    4d1a:	8c 81       	ldd	r24, Y+4	; 0x04
    4d1c:	9d 81       	ldd	r25, Y+5	; 0x05
    4d1e:	82 30       	cpi	r24, 0x02	; 2
    4d20:	91 05       	cpc	r25, r1
    4d22:	31 f0       	breq	.+12     	; 0x4d30 <EXTI_enuInit+0x260>
    4d24:	2c 81       	ldd	r18, Y+4	; 0x04
    4d26:	3d 81       	ldd	r19, Y+5	; 0x05
    4d28:	23 30       	cpi	r18, 0x03	; 3
    4d2a:	31 05       	cpc	r19, r1
    4d2c:	49 f0       	breq	.+18     	; 0x4d40 <EXTI_enuInit+0x270>
    4d2e:	10 c0       	rjmp	.+32     	; 0x4d50 <EXTI_enuInit+0x280>
				{
					case FALLING:

						MCUCSR &= ~(MASK_BIT<<INT2_SENSE_BIT6);
    4d30:	a4 e5       	ldi	r26, 0x54	; 84
    4d32:	b0 e0       	ldi	r27, 0x00	; 0
    4d34:	e4 e5       	ldi	r30, 0x54	; 84
    4d36:	f0 e0       	ldi	r31, 0x00	; 0
    4d38:	80 81       	ld	r24, Z
    4d3a:	8f 7b       	andi	r24, 0xBF	; 191
    4d3c:	8c 93       	st	X, r24
    4d3e:	1a c0       	rjmp	.+52     	; 0x4d74 <EXTI_enuInit+0x2a4>
						break;
					case RISING:

						MCUCSR |= (MASK_BIT<<INT2_SENSE_BIT6);
    4d40:	a4 e5       	ldi	r26, 0x54	; 84
    4d42:	b0 e0       	ldi	r27, 0x00	; 0
    4d44:	e4 e5       	ldi	r30, 0x54	; 84
    4d46:	f0 e0       	ldi	r31, 0x00	; 0
    4d48:	80 81       	ld	r24, Z
    4d4a:	80 64       	ori	r24, 0x40	; 64
    4d4c:	8c 93       	st	X, r24
    4d4e:	12 c0       	rjmp	.+36     	; 0x4d74 <EXTI_enuInit+0x2a4>
						break;
					default :
						Local_enuErrorState =ES_OUT_OF_RANGE;
    4d50:	82 e0       	ldi	r24, 0x02	; 2
    4d52:	89 83       	std	Y+1, r24	; 0x01
    4d54:	0f c0       	rjmp	.+30     	; 0x4d74 <EXTI_enuInit+0x2a4>

				}
}
/////////////////////////////////////////////////////////////////////////////////////
		else if(Copy_AstrEXTI_CONFIG[INT2].Interrupt_State == DISABELED)
    4d56:	8a 81       	ldd	r24, Y+2	; 0x02
    4d58:	9b 81       	ldd	r25, Y+3	; 0x03
    4d5a:	fc 01       	movw	r30, r24
    4d5c:	32 96       	adiw	r30, 0x02	; 2
    4d5e:	80 81       	ld	r24, Z
    4d60:	81 70       	andi	r24, 0x01	; 1
    4d62:	88 23       	and	r24, r24
    4d64:	39 f0       	breq	.+14     	; 0x4d74 <EXTI_enuInit+0x2a4>
		{
			GICR &= ~(MASK_BIT<<INT2_EN);
    4d66:	ab e5       	ldi	r26, 0x5B	; 91
    4d68:	b0 e0       	ldi	r27, 0x00	; 0
    4d6a:	eb e5       	ldi	r30, 0x5B	; 91
    4d6c:	f0 e0       	ldi	r31, 0x00	; 0
    4d6e:	80 81       	ld	r24, Z
    4d70:	8f 7d       	andi	r24, 0xDF	; 223
    4d72:	8c 93       	st	X, r24
		}

return Local_enuErrorState;
    4d74:	89 81       	ldd	r24, Y+1	; 0x01
}
    4d76:	29 96       	adiw	r28, 0x09	; 9
    4d78:	0f b6       	in	r0, 0x3f	; 63
    4d7a:	f8 94       	cli
    4d7c:	de bf       	out	0x3e, r29	; 62
    4d7e:	0f be       	out	0x3f, r0	; 63
    4d80:	cd bf       	out	0x3d, r28	; 61
    4d82:	cf 91       	pop	r28
    4d84:	df 91       	pop	r29
    4d86:	08 95       	ret

00004d88 <EXTI_enuSetSenseLevel>:

ES_t EXTI_enuSetSenseLevel(INT_NumSelector_t Copy_u8InterruptNum , INT_SenseLevel_t Copy_u8SenseLevel)
{
    4d88:	df 93       	push	r29
    4d8a:	cf 93       	push	r28
    4d8c:	cd b7       	in	r28, 0x3d	; 61
    4d8e:	de b7       	in	r29, 0x3e	; 62
    4d90:	29 97       	sbiw	r28, 0x09	; 9
    4d92:	0f b6       	in	r0, 0x3f	; 63
    4d94:	f8 94       	cli
    4d96:	de bf       	out	0x3e, r29	; 62
    4d98:	0f be       	out	0x3f, r0	; 63
    4d9a:	cd bf       	out	0x3d, r28	; 61
    4d9c:	8a 83       	std	Y+2, r24	; 0x02
    4d9e:	6b 83       	std	Y+3, r22	; 0x03
ES_t Local_enuErrorState = ES_NOK ;
    4da0:	19 82       	std	Y+1, r1	; 0x01

if(Copy_u8InterruptNum == INT0)
    4da2:	8a 81       	ldd	r24, Y+2	; 0x02
    4da4:	88 23       	and	r24, r24
    4da6:	09 f0       	breq	.+2      	; 0x4daa <EXTI_enuSetSenseLevel+0x22>
    4da8:	65 c0       	rjmp	.+202    	; 0x4e74 <EXTI_enuSetSenseLevel+0xec>
{

		switch(Copy_u8SenseLevel)
    4daa:	8b 81       	ldd	r24, Y+3	; 0x03
    4dac:	28 2f       	mov	r18, r24
    4dae:	30 e0       	ldi	r19, 0x00	; 0
    4db0:	39 87       	std	Y+9, r19	; 0x09
    4db2:	28 87       	std	Y+8, r18	; 0x08
    4db4:	88 85       	ldd	r24, Y+8	; 0x08
    4db6:	99 85       	ldd	r25, Y+9	; 0x09
    4db8:	81 30       	cpi	r24, 0x01	; 1
    4dba:	91 05       	cpc	r25, r1
    4dbc:	31 f1       	breq	.+76     	; 0x4e0a <EXTI_enuSetSenseLevel+0x82>
    4dbe:	28 85       	ldd	r18, Y+8	; 0x08
    4dc0:	39 85       	ldd	r19, Y+9	; 0x09
    4dc2:	22 30       	cpi	r18, 0x02	; 2
    4dc4:	31 05       	cpc	r19, r1
    4dc6:	2c f4       	brge	.+10     	; 0x4dd2 <EXTI_enuSetSenseLevel+0x4a>
    4dc8:	88 85       	ldd	r24, Y+8	; 0x08
    4dca:	99 85       	ldd	r25, Y+9	; 0x09
    4dcc:	00 97       	sbiw	r24, 0x00	; 0
    4dce:	61 f0       	breq	.+24     	; 0x4de8 <EXTI_enuSetSenseLevel+0x60>
    4dd0:	4f c0       	rjmp	.+158    	; 0x4e70 <EXTI_enuSetSenseLevel+0xe8>
    4dd2:	28 85       	ldd	r18, Y+8	; 0x08
    4dd4:	39 85       	ldd	r19, Y+9	; 0x09
    4dd6:	22 30       	cpi	r18, 0x02	; 2
    4dd8:	31 05       	cpc	r19, r1
    4dda:	41 f1       	breq	.+80     	; 0x4e2c <EXTI_enuSetSenseLevel+0xa4>
    4ddc:	88 85       	ldd	r24, Y+8	; 0x08
    4dde:	99 85       	ldd	r25, Y+9	; 0x09
    4de0:	83 30       	cpi	r24, 0x03	; 3
    4de2:	91 05       	cpc	r25, r1
    4de4:	a1 f1       	breq	.+104    	; 0x4e4e <EXTI_enuSetSenseLevel+0xc6>
    4de6:	44 c0       	rjmp	.+136    	; 0x4e70 <EXTI_enuSetSenseLevel+0xe8>
		{
		case LOW_LEVEL:

			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT0);	//mask bit 0,1
    4de8:	a5 e5       	ldi	r26, 0x55	; 85
    4dea:	b0 e0       	ldi	r27, 0x00	; 0
    4dec:	e5 e5       	ldi	r30, 0x55	; 85
    4dee:	f0 e0       	ldi	r31, 0x00	; 0
    4df0:	80 81       	ld	r24, Z
    4df2:	8e 7f       	andi	r24, 0xFE	; 254
    4df4:	8c 93       	st	X, r24
			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT1);	//mask bit 0,1
    4df6:	a5 e5       	ldi	r26, 0x55	; 85
    4df8:	b0 e0       	ldi	r27, 0x00	; 0
    4dfa:	e5 e5       	ldi	r30, 0x55	; 85
    4dfc:	f0 e0       	ldi	r31, 0x00	; 0
    4dfe:	80 81       	ld	r24, Z
    4e00:	8d 7f       	andi	r24, 0xFD	; 253
    4e02:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4e04:	81 e0       	ldi	r24, 0x01	; 1
    4e06:	89 83       	std	Y+1, r24	; 0x01
    4e08:	35 c0       	rjmp	.+106    	; 0x4e74 <EXTI_enuSetSenseLevel+0xec>
			break;
		case ANY_LOGICAL:

			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT0);	//set bit 0
    4e0a:	a5 e5       	ldi	r26, 0x55	; 85
    4e0c:	b0 e0       	ldi	r27, 0x00	; 0
    4e0e:	e5 e5       	ldi	r30, 0x55	; 85
    4e10:	f0 e0       	ldi	r31, 0x00	; 0
    4e12:	80 81       	ld	r24, Z
    4e14:	81 60       	ori	r24, 0x01	; 1
    4e16:	8c 93       	st	X, r24

			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT1);	//mask bit 1
    4e18:	a5 e5       	ldi	r26, 0x55	; 85
    4e1a:	b0 e0       	ldi	r27, 0x00	; 0
    4e1c:	e5 e5       	ldi	r30, 0x55	; 85
    4e1e:	f0 e0       	ldi	r31, 0x00	; 0
    4e20:	80 81       	ld	r24, Z
    4e22:	8d 7f       	andi	r24, 0xFD	; 253
    4e24:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4e26:	81 e0       	ldi	r24, 0x01	; 1
    4e28:	89 83       	std	Y+1, r24	; 0x01
    4e2a:	24 c0       	rjmp	.+72     	; 0x4e74 <EXTI_enuSetSenseLevel+0xec>

			break;
		case FALLING:

			MCUCR &= ~(MASK_BIT<<INT0_SENSE_BIT0);	//mask bit 0
    4e2c:	a5 e5       	ldi	r26, 0x55	; 85
    4e2e:	b0 e0       	ldi	r27, 0x00	; 0
    4e30:	e5 e5       	ldi	r30, 0x55	; 85
    4e32:	f0 e0       	ldi	r31, 0x00	; 0
    4e34:	80 81       	ld	r24, Z
    4e36:	8e 7f       	andi	r24, 0xFE	; 254
    4e38:	8c 93       	st	X, r24

			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT1);	//set bit 1
    4e3a:	a5 e5       	ldi	r26, 0x55	; 85
    4e3c:	b0 e0       	ldi	r27, 0x00	; 0
    4e3e:	e5 e5       	ldi	r30, 0x55	; 85
    4e40:	f0 e0       	ldi	r31, 0x00	; 0
    4e42:	80 81       	ld	r24, Z
    4e44:	82 60       	ori	r24, 0x02	; 2
    4e46:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4e48:	81 e0       	ldi	r24, 0x01	; 1
    4e4a:	89 83       	std	Y+1, r24	; 0x01
    4e4c:	13 c0       	rjmp	.+38     	; 0x4e74 <EXTI_enuSetSenseLevel+0xec>

			break;
		case RISING:

			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT0);	//set bit 0,1
    4e4e:	a5 e5       	ldi	r26, 0x55	; 85
    4e50:	b0 e0       	ldi	r27, 0x00	; 0
    4e52:	e5 e5       	ldi	r30, 0x55	; 85
    4e54:	f0 e0       	ldi	r31, 0x00	; 0
    4e56:	80 81       	ld	r24, Z
    4e58:	81 60       	ori	r24, 0x01	; 1
    4e5a:	8c 93       	st	X, r24
			MCUCR |= (MASK_BIT<<INT0_SENSE_BIT1);	//set bit 0,1
    4e5c:	a5 e5       	ldi	r26, 0x55	; 85
    4e5e:	b0 e0       	ldi	r27, 0x00	; 0
    4e60:	e5 e5       	ldi	r30, 0x55	; 85
    4e62:	f0 e0       	ldi	r31, 0x00	; 0
    4e64:	80 81       	ld	r24, Z
    4e66:	82 60       	ori	r24, 0x02	; 2
    4e68:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4e6a:	81 e0       	ldi	r24, 0x01	; 1
    4e6c:	89 83       	std	Y+1, r24	; 0x01
    4e6e:	02 c0       	rjmp	.+4      	; 0x4e74 <EXTI_enuSetSenseLevel+0xec>

			break;

		default :
			Local_enuErrorState =ES_OUT_OF_RANGE;
    4e70:	82 e0       	ldi	r24, 0x02	; 2
    4e72:	89 83       	std	Y+1, r24	; 0x01

		}
}

if(Copy_u8InterruptNum == INT1)
    4e74:	8a 81       	ldd	r24, Y+2	; 0x02
    4e76:	81 30       	cpi	r24, 0x01	; 1
    4e78:	09 f0       	breq	.+2      	; 0x4e7c <EXTI_enuSetSenseLevel+0xf4>
    4e7a:	65 c0       	rjmp	.+202    	; 0x4f46 <EXTI_enuSetSenseLevel+0x1be>
{

		switch(Copy_u8SenseLevel)
    4e7c:	8b 81       	ldd	r24, Y+3	; 0x03
    4e7e:	28 2f       	mov	r18, r24
    4e80:	30 e0       	ldi	r19, 0x00	; 0
    4e82:	3f 83       	std	Y+7, r19	; 0x07
    4e84:	2e 83       	std	Y+6, r18	; 0x06
    4e86:	8e 81       	ldd	r24, Y+6	; 0x06
    4e88:	9f 81       	ldd	r25, Y+7	; 0x07
    4e8a:	81 30       	cpi	r24, 0x01	; 1
    4e8c:	91 05       	cpc	r25, r1
    4e8e:	31 f1       	breq	.+76     	; 0x4edc <EXTI_enuSetSenseLevel+0x154>
    4e90:	2e 81       	ldd	r18, Y+6	; 0x06
    4e92:	3f 81       	ldd	r19, Y+7	; 0x07
    4e94:	22 30       	cpi	r18, 0x02	; 2
    4e96:	31 05       	cpc	r19, r1
    4e98:	2c f4       	brge	.+10     	; 0x4ea4 <EXTI_enuSetSenseLevel+0x11c>
    4e9a:	8e 81       	ldd	r24, Y+6	; 0x06
    4e9c:	9f 81       	ldd	r25, Y+7	; 0x07
    4e9e:	00 97       	sbiw	r24, 0x00	; 0
    4ea0:	61 f0       	breq	.+24     	; 0x4eba <EXTI_enuSetSenseLevel+0x132>
    4ea2:	4f c0       	rjmp	.+158    	; 0x4f42 <EXTI_enuSetSenseLevel+0x1ba>
    4ea4:	2e 81       	ldd	r18, Y+6	; 0x06
    4ea6:	3f 81       	ldd	r19, Y+7	; 0x07
    4ea8:	22 30       	cpi	r18, 0x02	; 2
    4eaa:	31 05       	cpc	r19, r1
    4eac:	41 f1       	breq	.+80     	; 0x4efe <EXTI_enuSetSenseLevel+0x176>
    4eae:	8e 81       	ldd	r24, Y+6	; 0x06
    4eb0:	9f 81       	ldd	r25, Y+7	; 0x07
    4eb2:	83 30       	cpi	r24, 0x03	; 3
    4eb4:	91 05       	cpc	r25, r1
    4eb6:	a1 f1       	breq	.+104    	; 0x4f20 <EXTI_enuSetSenseLevel+0x198>
    4eb8:	44 c0       	rjmp	.+136    	; 0x4f42 <EXTI_enuSetSenseLevel+0x1ba>
		{
		case LOW_LEVEL:
		{
			MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT2);	//mask bit 2,3
    4eba:	a5 e5       	ldi	r26, 0x55	; 85
    4ebc:	b0 e0       	ldi	r27, 0x00	; 0
    4ebe:	e5 e5       	ldi	r30, 0x55	; 85
    4ec0:	f0 e0       	ldi	r31, 0x00	; 0
    4ec2:	80 81       	ld	r24, Z
    4ec4:	8b 7f       	andi	r24, 0xFB	; 251
    4ec6:	8c 93       	st	X, r24
			MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT3);	//mask bit 2,3
    4ec8:	a5 e5       	ldi	r26, 0x55	; 85
    4eca:	b0 e0       	ldi	r27, 0x00	; 0
    4ecc:	e5 e5       	ldi	r30, 0x55	; 85
    4ece:	f0 e0       	ldi	r31, 0x00	; 0
    4ed0:	80 81       	ld	r24, Z
    4ed2:	87 7f       	andi	r24, 0xF7	; 247
    4ed4:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4ed6:	81 e0       	ldi	r24, 0x01	; 1
    4ed8:	89 83       	std	Y+1, r24	; 0x01
    4eda:	35 c0       	rjmp	.+106    	; 0x4f46 <EXTI_enuSetSenseLevel+0x1be>
		}
		break;
		case ANY_LOGICAL:
		{
			MCUCR |= (MASK_BIT<<INT1_SENSE_BIT2);	//set bit 2
    4edc:	a5 e5       	ldi	r26, 0x55	; 85
    4ede:	b0 e0       	ldi	r27, 0x00	; 0
    4ee0:	e5 e5       	ldi	r30, 0x55	; 85
    4ee2:	f0 e0       	ldi	r31, 0x00	; 0
    4ee4:	80 81       	ld	r24, Z
    4ee6:	84 60       	ori	r24, 0x04	; 4
    4ee8:	8c 93       	st	X, r24

			MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT3);	//mask bit 3
    4eea:	a5 e5       	ldi	r26, 0x55	; 85
    4eec:	b0 e0       	ldi	r27, 0x00	; 0
    4eee:	e5 e5       	ldi	r30, 0x55	; 85
    4ef0:	f0 e0       	ldi	r31, 0x00	; 0
    4ef2:	80 81       	ld	r24, Z
    4ef4:	87 7f       	andi	r24, 0xF7	; 247
    4ef6:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4ef8:	81 e0       	ldi	r24, 0x01	; 1
    4efa:	89 83       	std	Y+1, r24	; 0x01
    4efc:	24 c0       	rjmp	.+72     	; 0x4f46 <EXTI_enuSetSenseLevel+0x1be>
		}
			break;
		case FALLING:
		{
			MCUCR &= ~(MASK_BIT<<INT1_SENSE_BIT2);	//mask bit 2
    4efe:	a5 e5       	ldi	r26, 0x55	; 85
    4f00:	b0 e0       	ldi	r27, 0x00	; 0
    4f02:	e5 e5       	ldi	r30, 0x55	; 85
    4f04:	f0 e0       	ldi	r31, 0x00	; 0
    4f06:	80 81       	ld	r24, Z
    4f08:	8b 7f       	andi	r24, 0xFB	; 251
    4f0a:	8c 93       	st	X, r24

			MCUCR |= (MASK_BIT<<INT1_SENSE_BIT3);	//set bit 3
    4f0c:	a5 e5       	ldi	r26, 0x55	; 85
    4f0e:	b0 e0       	ldi	r27, 0x00	; 0
    4f10:	e5 e5       	ldi	r30, 0x55	; 85
    4f12:	f0 e0       	ldi	r31, 0x00	; 0
    4f14:	80 81       	ld	r24, Z
    4f16:	88 60       	ori	r24, 0x08	; 8
    4f18:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4f1a:	81 e0       	ldi	r24, 0x01	; 1
    4f1c:	89 83       	std	Y+1, r24	; 0x01
    4f1e:	13 c0       	rjmp	.+38     	; 0x4f46 <EXTI_enuSetSenseLevel+0x1be>
		}
			break;
		case RISING:
		{
			MCUCR |= (MASK_BIT<<INT1_SENSE_BIT2);	//set bit 2,3
    4f20:	a5 e5       	ldi	r26, 0x55	; 85
    4f22:	b0 e0       	ldi	r27, 0x00	; 0
    4f24:	e5 e5       	ldi	r30, 0x55	; 85
    4f26:	f0 e0       	ldi	r31, 0x00	; 0
    4f28:	80 81       	ld	r24, Z
    4f2a:	84 60       	ori	r24, 0x04	; 4
    4f2c:	8c 93       	st	X, r24
			MCUCR |= (MASK_BIT<<INT1_SENSE_BIT3);	//set bit 2,3
    4f2e:	a5 e5       	ldi	r26, 0x55	; 85
    4f30:	b0 e0       	ldi	r27, 0x00	; 0
    4f32:	e5 e5       	ldi	r30, 0x55	; 85
    4f34:	f0 e0       	ldi	r31, 0x00	; 0
    4f36:	80 81       	ld	r24, Z
    4f38:	88 60       	ori	r24, 0x08	; 8
    4f3a:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4f3c:	81 e0       	ldi	r24, 0x01	; 1
    4f3e:	89 83       	std	Y+1, r24	; 0x01
    4f40:	02 c0       	rjmp	.+4      	; 0x4f46 <EXTI_enuSetSenseLevel+0x1be>
		}
			break;

		default :
			Local_enuErrorState =ES_OUT_OF_RANGE;
    4f42:	82 e0       	ldi	r24, 0x02	; 2
    4f44:	89 83       	std	Y+1, r24	; 0x01

		}
}


if(Copy_u8InterruptNum == INT2)
    4f46:	8a 81       	ldd	r24, Y+2	; 0x02
    4f48:	82 30       	cpi	r24, 0x02	; 2
    4f4a:	31 f5       	brne	.+76     	; 0x4f98 <EXTI_enuSetSenseLevel+0x210>
{

		switch(Copy_u8SenseLevel)
    4f4c:	8b 81       	ldd	r24, Y+3	; 0x03
    4f4e:	28 2f       	mov	r18, r24
    4f50:	30 e0       	ldi	r19, 0x00	; 0
    4f52:	3d 83       	std	Y+5, r19	; 0x05
    4f54:	2c 83       	std	Y+4, r18	; 0x04
    4f56:	8c 81       	ldd	r24, Y+4	; 0x04
    4f58:	9d 81       	ldd	r25, Y+5	; 0x05
    4f5a:	82 30       	cpi	r24, 0x02	; 2
    4f5c:	91 05       	cpc	r25, r1
    4f5e:	31 f0       	breq	.+12     	; 0x4f6c <EXTI_enuSetSenseLevel+0x1e4>
    4f60:	2c 81       	ldd	r18, Y+4	; 0x04
    4f62:	3d 81       	ldd	r19, Y+5	; 0x05
    4f64:	23 30       	cpi	r18, 0x03	; 3
    4f66:	31 05       	cpc	r19, r1
    4f68:	59 f0       	breq	.+22     	; 0x4f80 <EXTI_enuSetSenseLevel+0x1f8>
    4f6a:	14 c0       	rjmp	.+40     	; 0x4f94 <EXTI_enuSetSenseLevel+0x20c>
		{
		case FALLING:
		{
			MCUCSR &= ~(MASK_BIT<<INT2_SENSE_BIT6);	//mask bit 6
    4f6c:	a4 e5       	ldi	r26, 0x54	; 84
    4f6e:	b0 e0       	ldi	r27, 0x00	; 0
    4f70:	e4 e5       	ldi	r30, 0x54	; 84
    4f72:	f0 e0       	ldi	r31, 0x00	; 0
    4f74:	80 81       	ld	r24, Z
    4f76:	8f 7b       	andi	r24, 0xBF	; 191
    4f78:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4f7a:	81 e0       	ldi	r24, 0x01	; 1
    4f7c:	89 83       	std	Y+1, r24	; 0x01
    4f7e:	0c c0       	rjmp	.+24     	; 0x4f98 <EXTI_enuSetSenseLevel+0x210>
		}
			break;
		case RISING:
		{
			MCUCSR |= (MASK_BIT<<INT2_SENSE_BIT6);	//set bit 6
    4f80:	a4 e5       	ldi	r26, 0x54	; 84
    4f82:	b0 e0       	ldi	r27, 0x00	; 0
    4f84:	e4 e5       	ldi	r30, 0x54	; 84
    4f86:	f0 e0       	ldi	r31, 0x00	; 0
    4f88:	80 81       	ld	r24, Z
    4f8a:	80 64       	ori	r24, 0x40	; 64
    4f8c:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    4f8e:	81 e0       	ldi	r24, 0x01	; 1
    4f90:	89 83       	std	Y+1, r24	; 0x01
    4f92:	02 c0       	rjmp	.+4      	; 0x4f98 <EXTI_enuSetSenseLevel+0x210>
		}
			break;

		default :
			Local_enuErrorState =ES_OUT_OF_RANGE;
    4f94:	82 e0       	ldi	r24, 0x02	; 2
    4f96:	89 83       	std	Y+1, r24	; 0x01

		}
}

return Local_enuErrorState;
    4f98:	89 81       	ldd	r24, Y+1	; 0x01
}
    4f9a:	29 96       	adiw	r28, 0x09	; 9
    4f9c:	0f b6       	in	r0, 0x3f	; 63
    4f9e:	f8 94       	cli
    4fa0:	de bf       	out	0x3e, r29	; 62
    4fa2:	0f be       	out	0x3f, r0	; 63
    4fa4:	cd bf       	out	0x3d, r28	; 61
    4fa6:	cf 91       	pop	r28
    4fa8:	df 91       	pop	r29
    4faa:	08 95       	ret

00004fac <EXTI_enuSetInterruptEnable>:

ES_t EXTI_enuSetInterruptEnable(INT_NumSelector_t Copy_u8InterruptNum,bool Copy_enuBoolean)
{
    4fac:	df 93       	push	r29
    4fae:	cf 93       	push	r28
    4fb0:	cd b7       	in	r28, 0x3d	; 61
    4fb2:	de b7       	in	r29, 0x3e	; 62
    4fb4:	27 97       	sbiw	r28, 0x07	; 7
    4fb6:	0f b6       	in	r0, 0x3f	; 63
    4fb8:	f8 94       	cli
    4fba:	de bf       	out	0x3e, r29	; 62
    4fbc:	0f be       	out	0x3f, r0	; 63
    4fbe:	cd bf       	out	0x3d, r28	; 61
    4fc0:	8a 83       	std	Y+2, r24	; 0x02
    4fc2:	6b 83       	std	Y+3, r22	; 0x03
ES_t Local_enuErrorState = ES_NOK ;
    4fc4:	19 82       	std	Y+1, r1	; 0x01

if(Copy_enuBoolean == true){
    4fc6:	8b 81       	ldd	r24, Y+3	; 0x03
    4fc8:	81 30       	cpi	r24, 0x01	; 1
    4fca:	a1 f5       	brne	.+104    	; 0x5034 <EXTI_enuSetInterruptEnable+0x88>
	switch(Copy_u8InterruptNum)
    4fcc:	8a 81       	ldd	r24, Y+2	; 0x02
    4fce:	28 2f       	mov	r18, r24
    4fd0:	30 e0       	ldi	r19, 0x00	; 0
    4fd2:	3f 83       	std	Y+7, r19	; 0x07
    4fd4:	2e 83       	std	Y+6, r18	; 0x06
    4fd6:	8e 81       	ldd	r24, Y+6	; 0x06
    4fd8:	9f 81       	ldd	r25, Y+7	; 0x07
    4fda:	81 30       	cpi	r24, 0x01	; 1
    4fdc:	91 05       	cpc	r25, r1
    4fde:	99 f0       	breq	.+38     	; 0x5006 <EXTI_enuSetInterruptEnable+0x5a>
    4fe0:	2e 81       	ldd	r18, Y+6	; 0x06
    4fe2:	3f 81       	ldd	r19, Y+7	; 0x07
    4fe4:	22 30       	cpi	r18, 0x02	; 2
    4fe6:	31 05       	cpc	r19, r1
    4fe8:	c1 f0       	breq	.+48     	; 0x501a <EXTI_enuSetInterruptEnable+0x6e>
    4fea:	8e 81       	ldd	r24, Y+6	; 0x06
    4fec:	9f 81       	ldd	r25, Y+7	; 0x07
    4fee:	00 97       	sbiw	r24, 0x00	; 0
    4ff0:	f1 f4       	brne	.+60     	; 0x502e <EXTI_enuSetInterruptEnable+0x82>
		{
		case INT0:

			GICR |= (MASK_BIT<<INT0_EN);
    4ff2:	ab e5       	ldi	r26, 0x5B	; 91
    4ff4:	b0 e0       	ldi	r27, 0x00	; 0
    4ff6:	eb e5       	ldi	r30, 0x5B	; 91
    4ff8:	f0 e0       	ldi	r31, 0x00	; 0
    4ffa:	80 81       	ld	r24, Z
    4ffc:	80 64       	ori	r24, 0x40	; 64
    4ffe:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    5000:	81 e0       	ldi	r24, 0x01	; 1
    5002:	89 83       	std	Y+1, r24	; 0x01
    5004:	50 c0       	rjmp	.+160    	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
			break;
		case INT1:

			GICR |= (MASK_BIT<<INT1_EN);
    5006:	ab e5       	ldi	r26, 0x5B	; 91
    5008:	b0 e0       	ldi	r27, 0x00	; 0
    500a:	eb e5       	ldi	r30, 0x5B	; 91
    500c:	f0 e0       	ldi	r31, 0x00	; 0
    500e:	80 81       	ld	r24, Z
    5010:	80 68       	ori	r24, 0x80	; 128
    5012:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    5014:	81 e0       	ldi	r24, 0x01	; 1
    5016:	89 83       	std	Y+1, r24	; 0x01
    5018:	46 c0       	rjmp	.+140    	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
			break;
		case INT2:

			GICR |= (MASK_BIT<<INT2_EN);
    501a:	ab e5       	ldi	r26, 0x5B	; 91
    501c:	b0 e0       	ldi	r27, 0x00	; 0
    501e:	eb e5       	ldi	r30, 0x5B	; 91
    5020:	f0 e0       	ldi	r31, 0x00	; 0
    5022:	80 81       	ld	r24, Z
    5024:	80 62       	ori	r24, 0x20	; 32
    5026:	8c 93       	st	X, r24
			Local_enuErrorState = ES_OK;
    5028:	81 e0       	ldi	r24, 0x01	; 1
    502a:	89 83       	std	Y+1, r24	; 0x01
    502c:	3c c0       	rjmp	.+120    	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
			break;
		default:
			Local_enuErrorState = ES_OUT_OF_RANGE;
    502e:	82 e0       	ldi	r24, 0x02	; 2
    5030:	89 83       	std	Y+1, r24	; 0x01
    5032:	39 c0       	rjmp	.+114    	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
		}
}
else if(Copy_enuBoolean == false){
    5034:	8b 81       	ldd	r24, Y+3	; 0x03
    5036:	88 23       	and	r24, r24
    5038:	a1 f5       	brne	.+104    	; 0x50a2 <EXTI_enuSetInterruptEnable+0xf6>
	switch(Copy_u8InterruptNum)
    503a:	8a 81       	ldd	r24, Y+2	; 0x02
    503c:	28 2f       	mov	r18, r24
    503e:	30 e0       	ldi	r19, 0x00	; 0
    5040:	3d 83       	std	Y+5, r19	; 0x05
    5042:	2c 83       	std	Y+4, r18	; 0x04
    5044:	8c 81       	ldd	r24, Y+4	; 0x04
    5046:	9d 81       	ldd	r25, Y+5	; 0x05
    5048:	81 30       	cpi	r24, 0x01	; 1
    504a:	91 05       	cpc	r25, r1
    504c:	99 f0       	breq	.+38     	; 0x5074 <EXTI_enuSetInterruptEnable+0xc8>
    504e:	2c 81       	ldd	r18, Y+4	; 0x04
    5050:	3d 81       	ldd	r19, Y+5	; 0x05
    5052:	22 30       	cpi	r18, 0x02	; 2
    5054:	31 05       	cpc	r19, r1
    5056:	c1 f0       	breq	.+48     	; 0x5088 <EXTI_enuSetInterruptEnable+0xdc>
    5058:	8c 81       	ldd	r24, Y+4	; 0x04
    505a:	9d 81       	ldd	r25, Y+5	; 0x05
    505c:	00 97       	sbiw	r24, 0x00	; 0
    505e:	f1 f4       	brne	.+60     	; 0x509c <EXTI_enuSetInterruptEnable+0xf0>
	{
	case INT0:

		GICR &= ~(MASK_BIT<<INT0_EN);
    5060:	ab e5       	ldi	r26, 0x5B	; 91
    5062:	b0 e0       	ldi	r27, 0x00	; 0
    5064:	eb e5       	ldi	r30, 0x5B	; 91
    5066:	f0 e0       	ldi	r31, 0x00	; 0
    5068:	80 81       	ld	r24, Z
    506a:	8f 7b       	andi	r24, 0xBF	; 191
    506c:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    506e:	81 e0       	ldi	r24, 0x01	; 1
    5070:	89 83       	std	Y+1, r24	; 0x01
    5072:	19 c0       	rjmp	.+50     	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
		break;
	case INT1:

		GICR &= ~(MASK_BIT<<INT1_EN);
    5074:	ab e5       	ldi	r26, 0x5B	; 91
    5076:	b0 e0       	ldi	r27, 0x00	; 0
    5078:	eb e5       	ldi	r30, 0x5B	; 91
    507a:	f0 e0       	ldi	r31, 0x00	; 0
    507c:	80 81       	ld	r24, Z
    507e:	8f 77       	andi	r24, 0x7F	; 127
    5080:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    5082:	81 e0       	ldi	r24, 0x01	; 1
    5084:	89 83       	std	Y+1, r24	; 0x01
    5086:	0f c0       	rjmp	.+30     	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
		break;
	case INT2:

		GICR &= ~(MASK_BIT<<INT2_EN);
    5088:	ab e5       	ldi	r26, 0x5B	; 91
    508a:	b0 e0       	ldi	r27, 0x00	; 0
    508c:	eb e5       	ldi	r30, 0x5B	; 91
    508e:	f0 e0       	ldi	r31, 0x00	; 0
    5090:	80 81       	ld	r24, Z
    5092:	8f 7d       	andi	r24, 0xDF	; 223
    5094:	8c 93       	st	X, r24
		Local_enuErrorState = ES_OK;
    5096:	81 e0       	ldi	r24, 0x01	; 1
    5098:	89 83       	std	Y+1, r24	; 0x01
    509a:	05 c0       	rjmp	.+10     	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    509c:	82 e0       	ldi	r24, 0x02	; 2
    509e:	89 83       	std	Y+1, r24	; 0x01
    50a0:	02 c0       	rjmp	.+4      	; 0x50a6 <EXTI_enuSetInterruptEnable+0xfa>
	}
}
else{
	Local_enuErrorState = ES_OUT_OF_RANGE;
    50a2:	82 e0       	ldi	r24, 0x02	; 2
    50a4:	89 83       	std	Y+1, r24	; 0x01
}

return Local_enuErrorState;
    50a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    50a8:	27 96       	adiw	r28, 0x07	; 7
    50aa:	0f b6       	in	r0, 0x3f	; 63
    50ac:	f8 94       	cli
    50ae:	de bf       	out	0x3e, r29	; 62
    50b0:	0f be       	out	0x3f, r0	; 63
    50b2:	cd bf       	out	0x3d, r28	; 61
    50b4:	cf 91       	pop	r28
    50b6:	df 91       	pop	r29
    50b8:	08 95       	ret

000050ba <EXTI_enuCallBack>:

ES_t EXTI_enuCallBack(volatile void  (* pfunAppFunction)(void),INT_NumSelector_t Copy_u8InterruptNum)
{
    50ba:	df 93       	push	r29
    50bc:	cf 93       	push	r28
    50be:	00 d0       	rcall	.+0      	; 0x50c0 <EXTI_enuCallBack+0x6>
    50c0:	00 d0       	rcall	.+0      	; 0x50c2 <EXTI_enuCallBack+0x8>
    50c2:	cd b7       	in	r28, 0x3d	; 61
    50c4:	de b7       	in	r29, 0x3e	; 62
    50c6:	9b 83       	std	Y+3, r25	; 0x03
    50c8:	8a 83       	std	Y+2, r24	; 0x02
    50ca:	6c 83       	std	Y+4, r22	; 0x04
ES_t Local_enuErrorState = ES_NOK ;
    50cc:	19 82       	std	Y+1, r1	; 0x01

	if(pfunAppFunction != NULL)
    50ce:	8a 81       	ldd	r24, Y+2	; 0x02
    50d0:	9b 81       	ldd	r25, Y+3	; 0x03
    50d2:	00 97       	sbiw	r24, 0x00	; 0
    50d4:	91 f0       	breq	.+36     	; 0x50fa <EXTI_enuCallBack+0x40>
	{
		if(Copy_u8InterruptNum <= (INTERRUPT_NUM-1)) //if valid interrupt number
    50d6:	8c 81       	ldd	r24, Y+4	; 0x04
    50d8:	83 30       	cpi	r24, 0x03	; 3
    50da:	88 f4       	brcc	.+34     	; 0x50fe <EXTI_enuCallBack+0x44>
		{
			EXTI_pfunISR_fun[Copy_u8InterruptNum] = pfunAppFunction;
    50dc:	8c 81       	ldd	r24, Y+4	; 0x04
    50de:	88 2f       	mov	r24, r24
    50e0:	90 e0       	ldi	r25, 0x00	; 0
    50e2:	88 0f       	add	r24, r24
    50e4:	99 1f       	adc	r25, r25
    50e6:	fc 01       	movw	r30, r24
    50e8:	e2 5d       	subi	r30, 0xD2	; 210
    50ea:	fd 4f       	sbci	r31, 0xFD	; 253
    50ec:	8a 81       	ldd	r24, Y+2	; 0x02
    50ee:	9b 81       	ldd	r25, Y+3	; 0x03
    50f0:	91 83       	std	Z+1, r25	; 0x01
    50f2:	80 83       	st	Z, r24

			Local_enuErrorState = ES_OK;
    50f4:	81 e0       	ldi	r24, 0x01	; 1
    50f6:	89 83       	std	Y+1, r24	; 0x01
    50f8:	02 c0       	rjmp	.+4      	; 0x50fe <EXTI_enuCallBack+0x44>
		}
	}
	else
	{
		Local_enuErrorState = ES_POINTER_TO_VOID;
    50fa:	83 e0       	ldi	r24, 0x03	; 3
    50fc:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    50fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    5100:	0f 90       	pop	r0
    5102:	0f 90       	pop	r0
    5104:	0f 90       	pop	r0
    5106:	0f 90       	pop	r0
    5108:	cf 91       	pop	r28
    510a:	df 91       	pop	r29
    510c:	08 95       	ret

0000510e <__vector_1>:

ISR(VECT_INT0)
{
    510e:	1f 92       	push	r1
    5110:	0f 92       	push	r0
    5112:	0f b6       	in	r0, 0x3f	; 63
    5114:	0f 92       	push	r0
    5116:	11 24       	eor	r1, r1
    5118:	2f 93       	push	r18
    511a:	3f 93       	push	r19
    511c:	4f 93       	push	r20
    511e:	5f 93       	push	r21
    5120:	6f 93       	push	r22
    5122:	7f 93       	push	r23
    5124:	8f 93       	push	r24
    5126:	9f 93       	push	r25
    5128:	af 93       	push	r26
    512a:	bf 93       	push	r27
    512c:	ef 93       	push	r30
    512e:	ff 93       	push	r31
    5130:	df 93       	push	r29
    5132:	cf 93       	push	r28
    5134:	cd b7       	in	r28, 0x3d	; 61
    5136:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pfunISR_fun[INT0] != NULL)
    5138:	80 91 2e 02 	lds	r24, 0x022E
    513c:	90 91 2f 02 	lds	r25, 0x022F
    5140:	00 97       	sbiw	r24, 0x00	; 0
    5142:	29 f0       	breq	.+10     	; 0x514e <__vector_1+0x40>
	{
		EXTI_pfunISR_fun[INT0] ();
    5144:	e0 91 2e 02 	lds	r30, 0x022E
    5148:	f0 91 2f 02 	lds	r31, 0x022F
    514c:	09 95       	icall
	}
}
    514e:	cf 91       	pop	r28
    5150:	df 91       	pop	r29
    5152:	ff 91       	pop	r31
    5154:	ef 91       	pop	r30
    5156:	bf 91       	pop	r27
    5158:	af 91       	pop	r26
    515a:	9f 91       	pop	r25
    515c:	8f 91       	pop	r24
    515e:	7f 91       	pop	r23
    5160:	6f 91       	pop	r22
    5162:	5f 91       	pop	r21
    5164:	4f 91       	pop	r20
    5166:	3f 91       	pop	r19
    5168:	2f 91       	pop	r18
    516a:	0f 90       	pop	r0
    516c:	0f be       	out	0x3f, r0	; 63
    516e:	0f 90       	pop	r0
    5170:	1f 90       	pop	r1
    5172:	18 95       	reti

00005174 <__vector_2>:
ISR(VECT_INT1)
{
    5174:	1f 92       	push	r1
    5176:	0f 92       	push	r0
    5178:	0f b6       	in	r0, 0x3f	; 63
    517a:	0f 92       	push	r0
    517c:	11 24       	eor	r1, r1
    517e:	2f 93       	push	r18
    5180:	3f 93       	push	r19
    5182:	4f 93       	push	r20
    5184:	5f 93       	push	r21
    5186:	6f 93       	push	r22
    5188:	7f 93       	push	r23
    518a:	8f 93       	push	r24
    518c:	9f 93       	push	r25
    518e:	af 93       	push	r26
    5190:	bf 93       	push	r27
    5192:	ef 93       	push	r30
    5194:	ff 93       	push	r31
    5196:	df 93       	push	r29
    5198:	cf 93       	push	r28
    519a:	cd b7       	in	r28, 0x3d	; 61
    519c:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pfunISR_fun[INT1] != NULL)
    519e:	80 91 30 02 	lds	r24, 0x0230
    51a2:	90 91 31 02 	lds	r25, 0x0231
    51a6:	00 97       	sbiw	r24, 0x00	; 0
    51a8:	29 f0       	breq	.+10     	; 0x51b4 <__vector_2+0x40>
	{
		EXTI_pfunISR_fun[INT1] ();
    51aa:	e0 91 30 02 	lds	r30, 0x0230
    51ae:	f0 91 31 02 	lds	r31, 0x0231
    51b2:	09 95       	icall
	}
}
    51b4:	cf 91       	pop	r28
    51b6:	df 91       	pop	r29
    51b8:	ff 91       	pop	r31
    51ba:	ef 91       	pop	r30
    51bc:	bf 91       	pop	r27
    51be:	af 91       	pop	r26
    51c0:	9f 91       	pop	r25
    51c2:	8f 91       	pop	r24
    51c4:	7f 91       	pop	r23
    51c6:	6f 91       	pop	r22
    51c8:	5f 91       	pop	r21
    51ca:	4f 91       	pop	r20
    51cc:	3f 91       	pop	r19
    51ce:	2f 91       	pop	r18
    51d0:	0f 90       	pop	r0
    51d2:	0f be       	out	0x3f, r0	; 63
    51d4:	0f 90       	pop	r0
    51d6:	1f 90       	pop	r1
    51d8:	18 95       	reti

000051da <__vector_3>:
ISR(VECT_INT2)
{
    51da:	1f 92       	push	r1
    51dc:	0f 92       	push	r0
    51de:	0f b6       	in	r0, 0x3f	; 63
    51e0:	0f 92       	push	r0
    51e2:	11 24       	eor	r1, r1
    51e4:	2f 93       	push	r18
    51e6:	3f 93       	push	r19
    51e8:	4f 93       	push	r20
    51ea:	5f 93       	push	r21
    51ec:	6f 93       	push	r22
    51ee:	7f 93       	push	r23
    51f0:	8f 93       	push	r24
    51f2:	9f 93       	push	r25
    51f4:	af 93       	push	r26
    51f6:	bf 93       	push	r27
    51f8:	ef 93       	push	r30
    51fa:	ff 93       	push	r31
    51fc:	df 93       	push	r29
    51fe:	cf 93       	push	r28
    5200:	cd b7       	in	r28, 0x3d	; 61
    5202:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_pfunISR_fun[INT2] != NULL)
    5204:	80 91 32 02 	lds	r24, 0x0232
    5208:	90 91 33 02 	lds	r25, 0x0233
    520c:	00 97       	sbiw	r24, 0x00	; 0
    520e:	29 f0       	breq	.+10     	; 0x521a <__vector_3+0x40>
	{
		EXTI_pfunISR_fun[INT2] ();
    5210:	e0 91 32 02 	lds	r30, 0x0232
    5214:	f0 91 33 02 	lds	r31, 0x0233
    5218:	09 95       	icall
	}
}
    521a:	cf 91       	pop	r28
    521c:	df 91       	pop	r29
    521e:	ff 91       	pop	r31
    5220:	ef 91       	pop	r30
    5222:	bf 91       	pop	r27
    5224:	af 91       	pop	r26
    5226:	9f 91       	pop	r25
    5228:	8f 91       	pop	r24
    522a:	7f 91       	pop	r23
    522c:	6f 91       	pop	r22
    522e:	5f 91       	pop	r21
    5230:	4f 91       	pop	r20
    5232:	3f 91       	pop	r19
    5234:	2f 91       	pop	r18
    5236:	0f 90       	pop	r0
    5238:	0f be       	out	0x3f, r0	; 63
    523a:	0f 90       	pop	r0
    523c:	1f 90       	pop	r1
    523e:	18 95       	reti

00005240 <DIO_enuInit>:
#include "../../LIBRARIES/stdTypes.h"
#include "../../LIBRARIES/errorstate.h"


ES_t DIO_enuInit(void)
{
    5240:	df 93       	push	r29
    5242:	cf 93       	push	r28
    5244:	0f 92       	push	r0
    5246:	cd b7       	in	r28, 0x3d	; 61
    5248:	de b7       	in	r29, 0x3e	; 62
	/* not used in real projects but implemented here as a practice of driver architecture  */
	ES_t Local_enuErrorStatus = ES_NOK;
    524a:	19 82       	std	Y+1, r1	; 0x01

	DDRA = CONC(DIO_u8PA7_DIR , DIO_u8PA6_DIR , DIO_u8PA5_DIR , DIO_u8PA4_DIR , DIO_u8PA3_DIR , DIO_u8PA2_DIR , DIO_u8PA1_DIR , DIO_u8PA0_DIR);
    524c:	ea e3       	ldi	r30, 0x3A	; 58
    524e:	f0 e0       	ldi	r31, 0x00	; 0
    5250:	85 e5       	ldi	r24, 0x55	; 85
    5252:	80 83       	st	Z, r24
	PORTA = CONC(DIO_u8PA7_VALUE , DIO_u8PA6_VALUE , DIO_u8PA5_VALUE , DIO_u8PA4_VALUE , DIO_u8PA3_VALUE , DIO_u8PA2_VALUE , DIO_u8PA1_VALUE , DIO_u8PA0_VALUE);
    5254:	eb e3       	ldi	r30, 0x3B	; 59
    5256:	f0 e0       	ldi	r31, 0x00	; 0
    5258:	8a e8       	ldi	r24, 0x8A	; 138
    525a:	80 83       	st	Z, r24

	DDRB = CONC(DIO_u8PB7_DIR , DIO_u8PB6_DIR , DIO_u8PB5_DIR , DIO_u8PB4_DIR , DIO_u8PB3_DIR , DIO_u8PB2_DIR , DIO_u8PB1_DIR , DIO_u8PB0_DIR);
    525c:	e7 e3       	ldi	r30, 0x37	; 55
    525e:	f0 e0       	ldi	r31, 0x00	; 0
    5260:	84 e5       	ldi	r24, 0x54	; 84
    5262:	80 83       	st	Z, r24
	PORTB = CONC(DIO_u8PB7_VALUE , DIO_u8PB6_VALUE , DIO_u8PB5_VALUE , DIO_u8PB4_VALUE , DIO_u8PB3_VALUE , DIO_u8PB2_VALUE , DIO_u8PB1_VALUE , DIO_u8PB0_VALUE);
    5264:	e8 e3       	ldi	r30, 0x38	; 56
    5266:	f0 e0       	ldi	r31, 0x00	; 0
    5268:	85 e7       	ldi	r24, 0x75	; 117
    526a:	80 83       	st	Z, r24

	DDRC = CONC(DIO_u8PC7_DIR , DIO_u8PC6_DIR , DIO_u8PC5_DIR , DIO_u8PC4_DIR , DIO_u8PC3_DIR , DIO_u8PC2_DIR , DIO_u8PC1_DIR , DIO_u8PC0_DIR);
    526c:	e4 e3       	ldi	r30, 0x34	; 52
    526e:	f0 e0       	ldi	r31, 0x00	; 0
    5270:	85 e9       	ldi	r24, 0x95	; 149
    5272:	80 83       	st	Z, r24
	PORTC = CONC(DIO_u8PC7_VALUE , DIO_u8PC6_VALUE , DIO_u8PC5_VALUE , DIO_u8PC4_VALUE , DIO_u8PC3_VALUE , DIO_u8PC2_VALUE , DIO_u8PC1_VALUE , DIO_u8PC0_VALUE);
    5274:	e5 e3       	ldi	r30, 0x35	; 53
    5276:	f0 e0       	ldi	r31, 0x00	; 0
    5278:	88 e6       	ldi	r24, 0x68	; 104
    527a:	80 83       	st	Z, r24

	DDRD = CONC(DIO_u8PD7_DIR , DIO_u8PD6_DIR , DIO_u8PD5_DIR , DIO_u8PD4_DIR , DIO_u8PD3_DIR , DIO_u8PD2_DIR , DIO_u8PD1_DIR , DIO_u8PD0_DIR);
    527c:	e1 e3       	ldi	r30, 0x31	; 49
    527e:	f0 e0       	ldi	r31, 0x00	; 0
    5280:	8d e6       	ldi	r24, 0x6D	; 109
    5282:	80 83       	st	Z, r24
	PORTD = CONC(DIO_u8PD7_VALUE , DIO_u8PD6_VALUE , DIO_u8PD5_VALUE , DIO_u8PD4_VALUE , DIO_u8PD3_VALUE , DIO_u8PD2_VALUE , DIO_u8PD1_VALUE , DIO_u8PD0_VALUE);
    5284:	e2 e3       	ldi	r30, 0x32	; 50
    5286:	f0 e0       	ldi	r31, 0x00	; 0
    5288:	8d e4       	ldi	r24, 0x4D	; 77
    528a:	80 83       	st	Z, r24

	return Local_enuErrorStatus;
    528c:	89 81       	ldd	r24, Y+1	; 0x01
}
    528e:	0f 90       	pop	r0
    5290:	cf 91       	pop	r28
    5292:	df 91       	pop	r29
    5294:	08 95       	ret

00005296 <DIO_enuSetPinDirection>:

ES_t DIO_enuSetPinDirection(u8 Copy_u8PortID , u8 Copy_u8PinID , u8 Copy_u8PortDirection)
{
    5296:	df 93       	push	r29
    5298:	cf 93       	push	r28
    529a:	00 d0       	rcall	.+0      	; 0x529c <DIO_enuSetPinDirection+0x6>
    529c:	00 d0       	rcall	.+0      	; 0x529e <DIO_enuSetPinDirection+0x8>
    529e:	00 d0       	rcall	.+0      	; 0x52a0 <DIO_enuSetPinDirection+0xa>
    52a0:	cd b7       	in	r28, 0x3d	; 61
    52a2:	de b7       	in	r29, 0x3e	; 62
    52a4:	8a 83       	std	Y+2, r24	; 0x02
    52a6:	6b 83       	std	Y+3, r22	; 0x03
    52a8:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorStatus = ES_NOK;
    52aa:	19 82       	std	Y+1, r1	; 0x01
	//if valid port AND pin AND value to be handeled...then proceed
  if(Copy_u8PortID <= DIO_u8PORTD
    52ac:	8a 81       	ldd	r24, Y+2	; 0x02
    52ae:	84 30       	cpi	r24, 0x04	; 4
    52b0:	08 f0       	brcs	.+2      	; 0x52b4 <DIO_enuSetPinDirection+0x1e>
    52b2:	d2 c0       	rjmp	.+420    	; 0x5458 <DIO_enuSetPinDirection+0x1c2>
    52b4:	8b 81       	ldd	r24, Y+3	; 0x03
    52b6:	88 30       	cpi	r24, 0x08	; 8
    52b8:	08 f0       	brcs	.+2      	; 0x52bc <DIO_enuSetPinDirection+0x26>
    52ba:	ce c0       	rjmp	.+412    	; 0x5458 <DIO_enuSetPinDirection+0x1c2>
    52bc:	8c 81       	ldd	r24, Y+4	; 0x04
    52be:	81 30       	cpi	r24, 0x01	; 1
    52c0:	21 f0       	breq	.+8      	; 0x52ca <DIO_enuSetPinDirection+0x34>
    52c2:	8c 81       	ldd	r24, Y+4	; 0x04
    52c4:	88 23       	and	r24, r24
    52c6:	09 f0       	breq	.+2      	; 0x52ca <DIO_enuSetPinDirection+0x34>
    52c8:	c7 c0       	rjmp	.+398    	; 0x5458 <DIO_enuSetPinDirection+0x1c2>
	  && Copy_u8PinID <= DIO_u8PIN7
	  && (Copy_u8PortDirection==DIO_u8OUTPUT||Copy_u8PortDirection==DIO_u8INPUT))
  {
	switch(Copy_u8PortID)
    52ca:	8a 81       	ldd	r24, Y+2	; 0x02
    52cc:	28 2f       	mov	r18, r24
    52ce:	30 e0       	ldi	r19, 0x00	; 0
    52d0:	3e 83       	std	Y+6, r19	; 0x06
    52d2:	2d 83       	std	Y+5, r18	; 0x05
    52d4:	6d 81       	ldd	r22, Y+5	; 0x05
    52d6:	7e 81       	ldd	r23, Y+6	; 0x06
    52d8:	61 30       	cpi	r22, 0x01	; 1
    52da:	71 05       	cpc	r23, r1
    52dc:	09 f4       	brne	.+2      	; 0x52e0 <DIO_enuSetPinDirection+0x4a>
    52de:	41 c0       	rjmp	.+130    	; 0x5362 <DIO_enuSetPinDirection+0xcc>
    52e0:	8d 81       	ldd	r24, Y+5	; 0x05
    52e2:	9e 81       	ldd	r25, Y+6	; 0x06
    52e4:	82 30       	cpi	r24, 0x02	; 2
    52e6:	91 05       	cpc	r25, r1
    52e8:	34 f4       	brge	.+12     	; 0x52f6 <DIO_enuSetPinDirection+0x60>
    52ea:	2d 81       	ldd	r18, Y+5	; 0x05
    52ec:	3e 81       	ldd	r19, Y+6	; 0x06
    52ee:	21 15       	cp	r18, r1
    52f0:	31 05       	cpc	r19, r1
    52f2:	71 f0       	breq	.+28     	; 0x5310 <DIO_enuSetPinDirection+0x7a>
    52f4:	b3 c0       	rjmp	.+358    	; 0x545c <DIO_enuSetPinDirection+0x1c6>
    52f6:	6d 81       	ldd	r22, Y+5	; 0x05
    52f8:	7e 81       	ldd	r23, Y+6	; 0x06
    52fa:	62 30       	cpi	r22, 0x02	; 2
    52fc:	71 05       	cpc	r23, r1
    52fe:	09 f4       	brne	.+2      	; 0x5302 <DIO_enuSetPinDirection+0x6c>
    5300:	59 c0       	rjmp	.+178    	; 0x53b4 <DIO_enuSetPinDirection+0x11e>
    5302:	8d 81       	ldd	r24, Y+5	; 0x05
    5304:	9e 81       	ldd	r25, Y+6	; 0x06
    5306:	83 30       	cpi	r24, 0x03	; 3
    5308:	91 05       	cpc	r25, r1
    530a:	09 f4       	brne	.+2      	; 0x530e <DIO_enuSetPinDirection+0x78>
    530c:	7c c0       	rjmp	.+248    	; 0x5406 <DIO_enuSetPinDirection+0x170>
    530e:	a6 c0       	rjmp	.+332    	; 0x545c <DIO_enuSetPinDirection+0x1c6>
	{
	case DIO_u8PORTA:
		//	suppose pinId is 5, so->> DDRA &= 	~(1<<5) == ~(0001 0000) == 1110 1111
		// so expiration be like DDRA &= 1110 1111 *********so only bit 5 is masked by AND with zero******
		DDRA &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    5310:	aa e3       	ldi	r26, 0x3A	; 58
    5312:	b0 e0       	ldi	r27, 0x00	; 0
    5314:	ea e3       	ldi	r30, 0x3A	; 58
    5316:	f0 e0       	ldi	r31, 0x00	; 0
    5318:	80 81       	ld	r24, Z
    531a:	48 2f       	mov	r20, r24
    531c:	8b 81       	ldd	r24, Y+3	; 0x03
    531e:	28 2f       	mov	r18, r24
    5320:	30 e0       	ldi	r19, 0x00	; 0
    5322:	81 e0       	ldi	r24, 0x01	; 1
    5324:	90 e0       	ldi	r25, 0x00	; 0
    5326:	02 c0       	rjmp	.+4      	; 0x532c <DIO_enuSetPinDirection+0x96>
    5328:	88 0f       	add	r24, r24
    532a:	99 1f       	adc	r25, r25
    532c:	2a 95       	dec	r18
    532e:	e2 f7       	brpl	.-8      	; 0x5328 <DIO_enuSetPinDirection+0x92>
    5330:	80 95       	com	r24
    5332:	84 23       	and	r24, r20
    5334:	8c 93       	st	X, r24
		DDRA |=  (Copy_u8PortDirection <<Copy_u8PinID);
    5336:	aa e3       	ldi	r26, 0x3A	; 58
    5338:	b0 e0       	ldi	r27, 0x00	; 0
    533a:	ea e3       	ldi	r30, 0x3A	; 58
    533c:	f0 e0       	ldi	r31, 0x00	; 0
    533e:	80 81       	ld	r24, Z
    5340:	48 2f       	mov	r20, r24
    5342:	8c 81       	ldd	r24, Y+4	; 0x04
    5344:	28 2f       	mov	r18, r24
    5346:	30 e0       	ldi	r19, 0x00	; 0
    5348:	8b 81       	ldd	r24, Y+3	; 0x03
    534a:	88 2f       	mov	r24, r24
    534c:	90 e0       	ldi	r25, 0x00	; 0
    534e:	b9 01       	movw	r22, r18
    5350:	02 c0       	rjmp	.+4      	; 0x5356 <DIO_enuSetPinDirection+0xc0>
    5352:	66 0f       	add	r22, r22
    5354:	77 1f       	adc	r23, r23
    5356:	8a 95       	dec	r24
    5358:	e2 f7       	brpl	.-8      	; 0x5352 <DIO_enuSetPinDirection+0xbc>
    535a:	cb 01       	movw	r24, r22
    535c:	84 2b       	or	r24, r20
    535e:	8c 93       	st	X, r24
    5360:	7d c0       	rjmp	.+250    	; 0x545c <DIO_enuSetPinDirection+0x1c6>

		break;
	case DIO_u8PORTB:
		DDRB &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    5362:	a7 e3       	ldi	r26, 0x37	; 55
    5364:	b0 e0       	ldi	r27, 0x00	; 0
    5366:	e7 e3       	ldi	r30, 0x37	; 55
    5368:	f0 e0       	ldi	r31, 0x00	; 0
    536a:	80 81       	ld	r24, Z
    536c:	48 2f       	mov	r20, r24
    536e:	8b 81       	ldd	r24, Y+3	; 0x03
    5370:	28 2f       	mov	r18, r24
    5372:	30 e0       	ldi	r19, 0x00	; 0
    5374:	81 e0       	ldi	r24, 0x01	; 1
    5376:	90 e0       	ldi	r25, 0x00	; 0
    5378:	02 c0       	rjmp	.+4      	; 0x537e <DIO_enuSetPinDirection+0xe8>
    537a:	88 0f       	add	r24, r24
    537c:	99 1f       	adc	r25, r25
    537e:	2a 95       	dec	r18
    5380:	e2 f7       	brpl	.-8      	; 0x537a <DIO_enuSetPinDirection+0xe4>
    5382:	80 95       	com	r24
    5384:	84 23       	and	r24, r20
    5386:	8c 93       	st	X, r24
		DDRB |=  (Copy_u8PortDirection <<Copy_u8PinID);
    5388:	a7 e3       	ldi	r26, 0x37	; 55
    538a:	b0 e0       	ldi	r27, 0x00	; 0
    538c:	e7 e3       	ldi	r30, 0x37	; 55
    538e:	f0 e0       	ldi	r31, 0x00	; 0
    5390:	80 81       	ld	r24, Z
    5392:	48 2f       	mov	r20, r24
    5394:	8c 81       	ldd	r24, Y+4	; 0x04
    5396:	28 2f       	mov	r18, r24
    5398:	30 e0       	ldi	r19, 0x00	; 0
    539a:	8b 81       	ldd	r24, Y+3	; 0x03
    539c:	88 2f       	mov	r24, r24
    539e:	90 e0       	ldi	r25, 0x00	; 0
    53a0:	b9 01       	movw	r22, r18
    53a2:	02 c0       	rjmp	.+4      	; 0x53a8 <DIO_enuSetPinDirection+0x112>
    53a4:	66 0f       	add	r22, r22
    53a6:	77 1f       	adc	r23, r23
    53a8:	8a 95       	dec	r24
    53aa:	e2 f7       	brpl	.-8      	; 0x53a4 <DIO_enuSetPinDirection+0x10e>
    53ac:	cb 01       	movw	r24, r22
    53ae:	84 2b       	or	r24, r20
    53b0:	8c 93       	st	X, r24
    53b2:	54 c0       	rjmp	.+168    	; 0x545c <DIO_enuSetPinDirection+0x1c6>

		break;
	case DIO_u8PORTC:
		DDRC &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    53b4:	a4 e3       	ldi	r26, 0x34	; 52
    53b6:	b0 e0       	ldi	r27, 0x00	; 0
    53b8:	e4 e3       	ldi	r30, 0x34	; 52
    53ba:	f0 e0       	ldi	r31, 0x00	; 0
    53bc:	80 81       	ld	r24, Z
    53be:	48 2f       	mov	r20, r24
    53c0:	8b 81       	ldd	r24, Y+3	; 0x03
    53c2:	28 2f       	mov	r18, r24
    53c4:	30 e0       	ldi	r19, 0x00	; 0
    53c6:	81 e0       	ldi	r24, 0x01	; 1
    53c8:	90 e0       	ldi	r25, 0x00	; 0
    53ca:	02 c0       	rjmp	.+4      	; 0x53d0 <DIO_enuSetPinDirection+0x13a>
    53cc:	88 0f       	add	r24, r24
    53ce:	99 1f       	adc	r25, r25
    53d0:	2a 95       	dec	r18
    53d2:	e2 f7       	brpl	.-8      	; 0x53cc <DIO_enuSetPinDirection+0x136>
    53d4:	80 95       	com	r24
    53d6:	84 23       	and	r24, r20
    53d8:	8c 93       	st	X, r24
		DDRC |=  (Copy_u8PortDirection <<Copy_u8PinID);
    53da:	a4 e3       	ldi	r26, 0x34	; 52
    53dc:	b0 e0       	ldi	r27, 0x00	; 0
    53de:	e4 e3       	ldi	r30, 0x34	; 52
    53e0:	f0 e0       	ldi	r31, 0x00	; 0
    53e2:	80 81       	ld	r24, Z
    53e4:	48 2f       	mov	r20, r24
    53e6:	8c 81       	ldd	r24, Y+4	; 0x04
    53e8:	28 2f       	mov	r18, r24
    53ea:	30 e0       	ldi	r19, 0x00	; 0
    53ec:	8b 81       	ldd	r24, Y+3	; 0x03
    53ee:	88 2f       	mov	r24, r24
    53f0:	90 e0       	ldi	r25, 0x00	; 0
    53f2:	b9 01       	movw	r22, r18
    53f4:	02 c0       	rjmp	.+4      	; 0x53fa <DIO_enuSetPinDirection+0x164>
    53f6:	66 0f       	add	r22, r22
    53f8:	77 1f       	adc	r23, r23
    53fa:	8a 95       	dec	r24
    53fc:	e2 f7       	brpl	.-8      	; 0x53f6 <DIO_enuSetPinDirection+0x160>
    53fe:	cb 01       	movw	r24, r22
    5400:	84 2b       	or	r24, r20
    5402:	8c 93       	st	X, r24
    5404:	2b c0       	rjmp	.+86     	; 0x545c <DIO_enuSetPinDirection+0x1c6>
		break;
	case DIO_u8PORTD:
		DDRD &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    5406:	a1 e3       	ldi	r26, 0x31	; 49
    5408:	b0 e0       	ldi	r27, 0x00	; 0
    540a:	e1 e3       	ldi	r30, 0x31	; 49
    540c:	f0 e0       	ldi	r31, 0x00	; 0
    540e:	80 81       	ld	r24, Z
    5410:	48 2f       	mov	r20, r24
    5412:	8b 81       	ldd	r24, Y+3	; 0x03
    5414:	28 2f       	mov	r18, r24
    5416:	30 e0       	ldi	r19, 0x00	; 0
    5418:	81 e0       	ldi	r24, 0x01	; 1
    541a:	90 e0       	ldi	r25, 0x00	; 0
    541c:	02 c0       	rjmp	.+4      	; 0x5422 <DIO_enuSetPinDirection+0x18c>
    541e:	88 0f       	add	r24, r24
    5420:	99 1f       	adc	r25, r25
    5422:	2a 95       	dec	r18
    5424:	e2 f7       	brpl	.-8      	; 0x541e <DIO_enuSetPinDirection+0x188>
    5426:	80 95       	com	r24
    5428:	84 23       	and	r24, r20
    542a:	8c 93       	st	X, r24
		DDRD |=  (Copy_u8PortDirection <<Copy_u8PinID);
    542c:	a1 e3       	ldi	r26, 0x31	; 49
    542e:	b0 e0       	ldi	r27, 0x00	; 0
    5430:	e1 e3       	ldi	r30, 0x31	; 49
    5432:	f0 e0       	ldi	r31, 0x00	; 0
    5434:	80 81       	ld	r24, Z
    5436:	48 2f       	mov	r20, r24
    5438:	8c 81       	ldd	r24, Y+4	; 0x04
    543a:	28 2f       	mov	r18, r24
    543c:	30 e0       	ldi	r19, 0x00	; 0
    543e:	8b 81       	ldd	r24, Y+3	; 0x03
    5440:	88 2f       	mov	r24, r24
    5442:	90 e0       	ldi	r25, 0x00	; 0
    5444:	b9 01       	movw	r22, r18
    5446:	02 c0       	rjmp	.+4      	; 0x544c <DIO_enuSetPinDirection+0x1b6>
    5448:	66 0f       	add	r22, r22
    544a:	77 1f       	adc	r23, r23
    544c:	8a 95       	dec	r24
    544e:	e2 f7       	brpl	.-8      	; 0x5448 <DIO_enuSetPinDirection+0x1b2>
    5450:	cb 01       	movw	r24, r22
    5452:	84 2b       	or	r24, r20
    5454:	8c 93       	st	X, r24
    5456:	02 c0       	rjmp	.+4      	; 0x545c <DIO_enuSetPinDirection+0x1c6>
	}

  }
  else
  {
	 Local_enuErrorStatus = ES_OUT_OF_RANGE;
    5458:	82 e0       	ldi	r24, 0x02	; 2
    545a:	89 83       	std	Y+1, r24	; 0x01
  }

	return Local_enuErrorStatus;
    545c:	89 81       	ldd	r24, Y+1	; 0x01
}
    545e:	26 96       	adiw	r28, 0x06	; 6
    5460:	0f b6       	in	r0, 0x3f	; 63
    5462:	f8 94       	cli
    5464:	de bf       	out	0x3e, r29	; 62
    5466:	0f be       	out	0x3f, r0	; 63
    5468:	cd bf       	out	0x3d, r28	; 61
    546a:	cf 91       	pop	r28
    546c:	df 91       	pop	r29
    546e:	08 95       	ret

00005470 <DIO_enuTogPinValue>:

ES_t DIO_enuTogPinValue(u8 Copy_u8PortID , u8 Copy_u8PinID)
{
    5470:	df 93       	push	r29
    5472:	cf 93       	push	r28
    5474:	00 d0       	rcall	.+0      	; 0x5476 <DIO_enuTogPinValue+0x6>
    5476:	00 d0       	rcall	.+0      	; 0x5478 <DIO_enuTogPinValue+0x8>
    5478:	0f 92       	push	r0
    547a:	cd b7       	in	r28, 0x3d	; 61
    547c:	de b7       	in	r29, 0x3e	; 62
    547e:	8a 83       	std	Y+2, r24	; 0x02
    5480:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorStatus = ES_NOK;
    5482:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PORTD
    5484:	8a 81       	ldd	r24, Y+2	; 0x02
    5486:	84 30       	cpi	r24, 0x04	; 4
    5488:	08 f0       	brcs	.+2      	; 0x548c <DIO_enuTogPinValue+0x1c>
    548a:	73 c0       	rjmp	.+230    	; 0x5572 <DIO_enuTogPinValue+0x102>
    548c:	8b 81       	ldd	r24, Y+3	; 0x03
    548e:	88 30       	cpi	r24, 0x08	; 8
    5490:	08 f0       	brcs	.+2      	; 0x5494 <DIO_enuTogPinValue+0x24>
    5492:	6f c0       	rjmp	.+222    	; 0x5572 <DIO_enuTogPinValue+0x102>
				&& Copy_u8PinID <= DIO_u8PIN7)
			{
			switch(Copy_u8PortID)
    5494:	8a 81       	ldd	r24, Y+2	; 0x02
    5496:	28 2f       	mov	r18, r24
    5498:	30 e0       	ldi	r19, 0x00	; 0
    549a:	3d 83       	std	Y+5, r19	; 0x05
    549c:	2c 83       	std	Y+4, r18	; 0x04
    549e:	8c 81       	ldd	r24, Y+4	; 0x04
    54a0:	9d 81       	ldd	r25, Y+5	; 0x05
    54a2:	81 30       	cpi	r24, 0x01	; 1
    54a4:	91 05       	cpc	r25, r1
    54a6:	49 f1       	breq	.+82     	; 0x54fa <DIO_enuTogPinValue+0x8a>
    54a8:	2c 81       	ldd	r18, Y+4	; 0x04
    54aa:	3d 81       	ldd	r19, Y+5	; 0x05
    54ac:	22 30       	cpi	r18, 0x02	; 2
    54ae:	31 05       	cpc	r19, r1
    54b0:	2c f4       	brge	.+10     	; 0x54bc <DIO_enuTogPinValue+0x4c>
    54b2:	8c 81       	ldd	r24, Y+4	; 0x04
    54b4:	9d 81       	ldd	r25, Y+5	; 0x05
    54b6:	00 97       	sbiw	r24, 0x00	; 0
    54b8:	61 f0       	breq	.+24     	; 0x54d2 <DIO_enuTogPinValue+0x62>
    54ba:	5d c0       	rjmp	.+186    	; 0x5576 <DIO_enuTogPinValue+0x106>
    54bc:	2c 81       	ldd	r18, Y+4	; 0x04
    54be:	3d 81       	ldd	r19, Y+5	; 0x05
    54c0:	22 30       	cpi	r18, 0x02	; 2
    54c2:	31 05       	cpc	r19, r1
    54c4:	71 f1       	breq	.+92     	; 0x5522 <DIO_enuTogPinValue+0xb2>
    54c6:	8c 81       	ldd	r24, Y+4	; 0x04
    54c8:	9d 81       	ldd	r25, Y+5	; 0x05
    54ca:	83 30       	cpi	r24, 0x03	; 3
    54cc:	91 05       	cpc	r25, r1
    54ce:	e9 f1       	breq	.+122    	; 0x554a <DIO_enuTogPinValue+0xda>
    54d0:	52 c0       	rjmp	.+164    	; 0x5576 <DIO_enuTogPinValue+0x106>
			{
			case DIO_u8PORTA:
				PORTA ^= (DIO_u8MASK_BIT <<Copy_u8PinID);
    54d2:	ab e3       	ldi	r26, 0x3B	; 59
    54d4:	b0 e0       	ldi	r27, 0x00	; 0
    54d6:	eb e3       	ldi	r30, 0x3B	; 59
    54d8:	f0 e0       	ldi	r31, 0x00	; 0
    54da:	80 81       	ld	r24, Z
    54dc:	48 2f       	mov	r20, r24
    54de:	8b 81       	ldd	r24, Y+3	; 0x03
    54e0:	28 2f       	mov	r18, r24
    54e2:	30 e0       	ldi	r19, 0x00	; 0
    54e4:	81 e0       	ldi	r24, 0x01	; 1
    54e6:	90 e0       	ldi	r25, 0x00	; 0
    54e8:	02 2e       	mov	r0, r18
    54ea:	02 c0       	rjmp	.+4      	; 0x54f0 <DIO_enuTogPinValue+0x80>
    54ec:	88 0f       	add	r24, r24
    54ee:	99 1f       	adc	r25, r25
    54f0:	0a 94       	dec	r0
    54f2:	e2 f7       	brpl	.-8      	; 0x54ec <DIO_enuTogPinValue+0x7c>
    54f4:	84 27       	eor	r24, r20
    54f6:	8c 93       	st	X, r24
    54f8:	3e c0       	rjmp	.+124    	; 0x5576 <DIO_enuTogPinValue+0x106>


				break;
			case DIO_u8PORTB:
				PORTB ^= (DIO_u8MASK_BIT <<Copy_u8PinID);
    54fa:	a8 e3       	ldi	r26, 0x38	; 56
    54fc:	b0 e0       	ldi	r27, 0x00	; 0
    54fe:	e8 e3       	ldi	r30, 0x38	; 56
    5500:	f0 e0       	ldi	r31, 0x00	; 0
    5502:	80 81       	ld	r24, Z
    5504:	48 2f       	mov	r20, r24
    5506:	8b 81       	ldd	r24, Y+3	; 0x03
    5508:	28 2f       	mov	r18, r24
    550a:	30 e0       	ldi	r19, 0x00	; 0
    550c:	81 e0       	ldi	r24, 0x01	; 1
    550e:	90 e0       	ldi	r25, 0x00	; 0
    5510:	02 2e       	mov	r0, r18
    5512:	02 c0       	rjmp	.+4      	; 0x5518 <DIO_enuTogPinValue+0xa8>
    5514:	88 0f       	add	r24, r24
    5516:	99 1f       	adc	r25, r25
    5518:	0a 94       	dec	r0
    551a:	e2 f7       	brpl	.-8      	; 0x5514 <DIO_enuTogPinValue+0xa4>
    551c:	84 27       	eor	r24, r20
    551e:	8c 93       	st	X, r24
    5520:	2a c0       	rjmp	.+84     	; 0x5576 <DIO_enuTogPinValue+0x106>


				break;
			case DIO_u8PORTC:
				PORTC ^= (DIO_u8MASK_BIT <<Copy_u8PinID);
    5522:	a5 e3       	ldi	r26, 0x35	; 53
    5524:	b0 e0       	ldi	r27, 0x00	; 0
    5526:	e5 e3       	ldi	r30, 0x35	; 53
    5528:	f0 e0       	ldi	r31, 0x00	; 0
    552a:	80 81       	ld	r24, Z
    552c:	48 2f       	mov	r20, r24
    552e:	8b 81       	ldd	r24, Y+3	; 0x03
    5530:	28 2f       	mov	r18, r24
    5532:	30 e0       	ldi	r19, 0x00	; 0
    5534:	81 e0       	ldi	r24, 0x01	; 1
    5536:	90 e0       	ldi	r25, 0x00	; 0
    5538:	02 2e       	mov	r0, r18
    553a:	02 c0       	rjmp	.+4      	; 0x5540 <DIO_enuTogPinValue+0xd0>
    553c:	88 0f       	add	r24, r24
    553e:	99 1f       	adc	r25, r25
    5540:	0a 94       	dec	r0
    5542:	e2 f7       	brpl	.-8      	; 0x553c <DIO_enuTogPinValue+0xcc>
    5544:	84 27       	eor	r24, r20
    5546:	8c 93       	st	X, r24
    5548:	16 c0       	rjmp	.+44     	; 0x5576 <DIO_enuTogPinValue+0x106>

				break;
			case DIO_u8PORTD:
				PORTD ^= (DIO_u8MASK_BIT <<Copy_u8PinID);
    554a:	a2 e3       	ldi	r26, 0x32	; 50
    554c:	b0 e0       	ldi	r27, 0x00	; 0
    554e:	e2 e3       	ldi	r30, 0x32	; 50
    5550:	f0 e0       	ldi	r31, 0x00	; 0
    5552:	80 81       	ld	r24, Z
    5554:	48 2f       	mov	r20, r24
    5556:	8b 81       	ldd	r24, Y+3	; 0x03
    5558:	28 2f       	mov	r18, r24
    555a:	30 e0       	ldi	r19, 0x00	; 0
    555c:	81 e0       	ldi	r24, 0x01	; 1
    555e:	90 e0       	ldi	r25, 0x00	; 0
    5560:	02 2e       	mov	r0, r18
    5562:	02 c0       	rjmp	.+4      	; 0x5568 <DIO_enuTogPinValue+0xf8>
    5564:	88 0f       	add	r24, r24
    5566:	99 1f       	adc	r25, r25
    5568:	0a 94       	dec	r0
    556a:	e2 f7       	brpl	.-8      	; 0x5564 <DIO_enuTogPinValue+0xf4>
    556c:	84 27       	eor	r24, r20
    556e:	8c 93       	st	X, r24
    5570:	02 c0       	rjmp	.+4      	; 0x5576 <DIO_enuTogPinValue+0x106>
				break;
			}
		}
			else
			{
				 Local_enuErrorStatus = ES_OUT_OF_RANGE;
    5572:	82 e0       	ldi	r24, 0x02	; 2
    5574:	89 83       	std	Y+1, r24	; 0x01

			}

	return Local_enuErrorStatus;
    5576:	89 81       	ldd	r24, Y+1	; 0x01

}
    5578:	0f 90       	pop	r0
    557a:	0f 90       	pop	r0
    557c:	0f 90       	pop	r0
    557e:	0f 90       	pop	r0
    5580:	0f 90       	pop	r0
    5582:	cf 91       	pop	r28
    5584:	df 91       	pop	r29
    5586:	08 95       	ret

00005588 <DIO_enuSetPinValue>:

ES_t DIO_enuSetPinValue(u8 Copy_u8PortID , u8 Copy_u8PinID , u8 Copy_u8PinValue)
{
    5588:	df 93       	push	r29
    558a:	cf 93       	push	r28
    558c:	00 d0       	rcall	.+0      	; 0x558e <DIO_enuSetPinValue+0x6>
    558e:	00 d0       	rcall	.+0      	; 0x5590 <DIO_enuSetPinValue+0x8>
    5590:	00 d0       	rcall	.+0      	; 0x5592 <DIO_enuSetPinValue+0xa>
    5592:	cd b7       	in	r28, 0x3d	; 61
    5594:	de b7       	in	r29, 0x3e	; 62
    5596:	8a 83       	std	Y+2, r24	; 0x02
    5598:	6b 83       	std	Y+3, r22	; 0x03
    559a:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorStatus = ES_NOK;
    559c:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8PortID <= DIO_u8PORTD
    559e:	8a 81       	ldd	r24, Y+2	; 0x02
    55a0:	84 30       	cpi	r24, 0x04	; 4
    55a2:	08 f0       	brcs	.+2      	; 0x55a6 <DIO_enuSetPinValue+0x1e>
    55a4:	d2 c0       	rjmp	.+420    	; 0x574a <DIO_enuSetPinValue+0x1c2>
    55a6:	8b 81       	ldd	r24, Y+3	; 0x03
    55a8:	88 30       	cpi	r24, 0x08	; 8
    55aa:	08 f0       	brcs	.+2      	; 0x55ae <DIO_enuSetPinValue+0x26>
    55ac:	ce c0       	rjmp	.+412    	; 0x574a <DIO_enuSetPinValue+0x1c2>
    55ae:	8c 81       	ldd	r24, Y+4	; 0x04
    55b0:	82 30       	cpi	r24, 0x02	; 2
    55b2:	20 f0       	brcs	.+8      	; 0x55bc <DIO_enuSetPinValue+0x34>
    55b4:	8c 81       	ldd	r24, Y+4	; 0x04
    55b6:	88 23       	and	r24, r24
    55b8:	09 f0       	breq	.+2      	; 0x55bc <DIO_enuSetPinValue+0x34>
    55ba:	c7 c0       	rjmp	.+398    	; 0x574a <DIO_enuSetPinValue+0x1c2>
			&& Copy_u8PinID <= DIO_u8PIN7
			&& (Copy_u8PinValue <= DIO_u8HIGH ||Copy_u8PinValue <= DIO_u8PULL_UP ))
		{
		switch(Copy_u8PortID)
    55bc:	8a 81       	ldd	r24, Y+2	; 0x02
    55be:	28 2f       	mov	r18, r24
    55c0:	30 e0       	ldi	r19, 0x00	; 0
    55c2:	3e 83       	std	Y+6, r19	; 0x06
    55c4:	2d 83       	std	Y+5, r18	; 0x05
    55c6:	6d 81       	ldd	r22, Y+5	; 0x05
    55c8:	7e 81       	ldd	r23, Y+6	; 0x06
    55ca:	61 30       	cpi	r22, 0x01	; 1
    55cc:	71 05       	cpc	r23, r1
    55ce:	09 f4       	brne	.+2      	; 0x55d2 <DIO_enuSetPinValue+0x4a>
    55d0:	41 c0       	rjmp	.+130    	; 0x5654 <DIO_enuSetPinValue+0xcc>
    55d2:	8d 81       	ldd	r24, Y+5	; 0x05
    55d4:	9e 81       	ldd	r25, Y+6	; 0x06
    55d6:	82 30       	cpi	r24, 0x02	; 2
    55d8:	91 05       	cpc	r25, r1
    55da:	34 f4       	brge	.+12     	; 0x55e8 <DIO_enuSetPinValue+0x60>
    55dc:	2d 81       	ldd	r18, Y+5	; 0x05
    55de:	3e 81       	ldd	r19, Y+6	; 0x06
    55e0:	21 15       	cp	r18, r1
    55e2:	31 05       	cpc	r19, r1
    55e4:	71 f0       	breq	.+28     	; 0x5602 <DIO_enuSetPinValue+0x7a>
    55e6:	b3 c0       	rjmp	.+358    	; 0x574e <DIO_enuSetPinValue+0x1c6>
    55e8:	6d 81       	ldd	r22, Y+5	; 0x05
    55ea:	7e 81       	ldd	r23, Y+6	; 0x06
    55ec:	62 30       	cpi	r22, 0x02	; 2
    55ee:	71 05       	cpc	r23, r1
    55f0:	09 f4       	brne	.+2      	; 0x55f4 <DIO_enuSetPinValue+0x6c>
    55f2:	59 c0       	rjmp	.+178    	; 0x56a6 <DIO_enuSetPinValue+0x11e>
    55f4:	8d 81       	ldd	r24, Y+5	; 0x05
    55f6:	9e 81       	ldd	r25, Y+6	; 0x06
    55f8:	83 30       	cpi	r24, 0x03	; 3
    55fa:	91 05       	cpc	r25, r1
    55fc:	09 f4       	brne	.+2      	; 0x5600 <DIO_enuSetPinValue+0x78>
    55fe:	7c c0       	rjmp	.+248    	; 0x56f8 <DIO_enuSetPinValue+0x170>
    5600:	a6 c0       	rjmp	.+332    	; 0x574e <DIO_enuSetPinValue+0x1c6>
		{
		case DIO_u8PORTA:

			PORTA &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    5602:	ab e3       	ldi	r26, 0x3B	; 59
    5604:	b0 e0       	ldi	r27, 0x00	; 0
    5606:	eb e3       	ldi	r30, 0x3B	; 59
    5608:	f0 e0       	ldi	r31, 0x00	; 0
    560a:	80 81       	ld	r24, Z
    560c:	48 2f       	mov	r20, r24
    560e:	8b 81       	ldd	r24, Y+3	; 0x03
    5610:	28 2f       	mov	r18, r24
    5612:	30 e0       	ldi	r19, 0x00	; 0
    5614:	81 e0       	ldi	r24, 0x01	; 1
    5616:	90 e0       	ldi	r25, 0x00	; 0
    5618:	02 c0       	rjmp	.+4      	; 0x561e <DIO_enuSetPinValue+0x96>
    561a:	88 0f       	add	r24, r24
    561c:	99 1f       	adc	r25, r25
    561e:	2a 95       	dec	r18
    5620:	e2 f7       	brpl	.-8      	; 0x561a <DIO_enuSetPinValue+0x92>
    5622:	80 95       	com	r24
    5624:	84 23       	and	r24, r20
    5626:	8c 93       	st	X, r24

			PORTA |=  (Copy_u8PinValue <<Copy_u8PinID);
    5628:	ab e3       	ldi	r26, 0x3B	; 59
    562a:	b0 e0       	ldi	r27, 0x00	; 0
    562c:	eb e3       	ldi	r30, 0x3B	; 59
    562e:	f0 e0       	ldi	r31, 0x00	; 0
    5630:	80 81       	ld	r24, Z
    5632:	48 2f       	mov	r20, r24
    5634:	8c 81       	ldd	r24, Y+4	; 0x04
    5636:	28 2f       	mov	r18, r24
    5638:	30 e0       	ldi	r19, 0x00	; 0
    563a:	8b 81       	ldd	r24, Y+3	; 0x03
    563c:	88 2f       	mov	r24, r24
    563e:	90 e0       	ldi	r25, 0x00	; 0
    5640:	b9 01       	movw	r22, r18
    5642:	02 c0       	rjmp	.+4      	; 0x5648 <DIO_enuSetPinValue+0xc0>
    5644:	66 0f       	add	r22, r22
    5646:	77 1f       	adc	r23, r23
    5648:	8a 95       	dec	r24
    564a:	e2 f7       	brpl	.-8      	; 0x5644 <DIO_enuSetPinValue+0xbc>
    564c:	cb 01       	movw	r24, r22
    564e:	84 2b       	or	r24, r20
    5650:	8c 93       	st	X, r24
    5652:	7d c0       	rjmp	.+250    	; 0x574e <DIO_enuSetPinValue+0x1c6>

			break;
		case DIO_u8PORTB:
			PORTB &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    5654:	a8 e3       	ldi	r26, 0x38	; 56
    5656:	b0 e0       	ldi	r27, 0x00	; 0
    5658:	e8 e3       	ldi	r30, 0x38	; 56
    565a:	f0 e0       	ldi	r31, 0x00	; 0
    565c:	80 81       	ld	r24, Z
    565e:	48 2f       	mov	r20, r24
    5660:	8b 81       	ldd	r24, Y+3	; 0x03
    5662:	28 2f       	mov	r18, r24
    5664:	30 e0       	ldi	r19, 0x00	; 0
    5666:	81 e0       	ldi	r24, 0x01	; 1
    5668:	90 e0       	ldi	r25, 0x00	; 0
    566a:	02 c0       	rjmp	.+4      	; 0x5670 <DIO_enuSetPinValue+0xe8>
    566c:	88 0f       	add	r24, r24
    566e:	99 1f       	adc	r25, r25
    5670:	2a 95       	dec	r18
    5672:	e2 f7       	brpl	.-8      	; 0x566c <DIO_enuSetPinValue+0xe4>
    5674:	80 95       	com	r24
    5676:	84 23       	and	r24, r20
    5678:	8c 93       	st	X, r24

			PORTB |=  (Copy_u8PinValue <<Copy_u8PinID);
    567a:	a8 e3       	ldi	r26, 0x38	; 56
    567c:	b0 e0       	ldi	r27, 0x00	; 0
    567e:	e8 e3       	ldi	r30, 0x38	; 56
    5680:	f0 e0       	ldi	r31, 0x00	; 0
    5682:	80 81       	ld	r24, Z
    5684:	48 2f       	mov	r20, r24
    5686:	8c 81       	ldd	r24, Y+4	; 0x04
    5688:	28 2f       	mov	r18, r24
    568a:	30 e0       	ldi	r19, 0x00	; 0
    568c:	8b 81       	ldd	r24, Y+3	; 0x03
    568e:	88 2f       	mov	r24, r24
    5690:	90 e0       	ldi	r25, 0x00	; 0
    5692:	b9 01       	movw	r22, r18
    5694:	02 c0       	rjmp	.+4      	; 0x569a <DIO_enuSetPinValue+0x112>
    5696:	66 0f       	add	r22, r22
    5698:	77 1f       	adc	r23, r23
    569a:	8a 95       	dec	r24
    569c:	e2 f7       	brpl	.-8      	; 0x5696 <DIO_enuSetPinValue+0x10e>
    569e:	cb 01       	movw	r24, r22
    56a0:	84 2b       	or	r24, r20
    56a2:	8c 93       	st	X, r24
    56a4:	54 c0       	rjmp	.+168    	; 0x574e <DIO_enuSetPinValue+0x1c6>

			break;
		case DIO_u8PORTC:
			PORTC &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    56a6:	a5 e3       	ldi	r26, 0x35	; 53
    56a8:	b0 e0       	ldi	r27, 0x00	; 0
    56aa:	e5 e3       	ldi	r30, 0x35	; 53
    56ac:	f0 e0       	ldi	r31, 0x00	; 0
    56ae:	80 81       	ld	r24, Z
    56b0:	48 2f       	mov	r20, r24
    56b2:	8b 81       	ldd	r24, Y+3	; 0x03
    56b4:	28 2f       	mov	r18, r24
    56b6:	30 e0       	ldi	r19, 0x00	; 0
    56b8:	81 e0       	ldi	r24, 0x01	; 1
    56ba:	90 e0       	ldi	r25, 0x00	; 0
    56bc:	02 c0       	rjmp	.+4      	; 0x56c2 <DIO_enuSetPinValue+0x13a>
    56be:	88 0f       	add	r24, r24
    56c0:	99 1f       	adc	r25, r25
    56c2:	2a 95       	dec	r18
    56c4:	e2 f7       	brpl	.-8      	; 0x56be <DIO_enuSetPinValue+0x136>
    56c6:	80 95       	com	r24
    56c8:	84 23       	and	r24, r20
    56ca:	8c 93       	st	X, r24

			PORTC |=  (Copy_u8PinValue <<Copy_u8PinID);
    56cc:	a5 e3       	ldi	r26, 0x35	; 53
    56ce:	b0 e0       	ldi	r27, 0x00	; 0
    56d0:	e5 e3       	ldi	r30, 0x35	; 53
    56d2:	f0 e0       	ldi	r31, 0x00	; 0
    56d4:	80 81       	ld	r24, Z
    56d6:	48 2f       	mov	r20, r24
    56d8:	8c 81       	ldd	r24, Y+4	; 0x04
    56da:	28 2f       	mov	r18, r24
    56dc:	30 e0       	ldi	r19, 0x00	; 0
    56de:	8b 81       	ldd	r24, Y+3	; 0x03
    56e0:	88 2f       	mov	r24, r24
    56e2:	90 e0       	ldi	r25, 0x00	; 0
    56e4:	b9 01       	movw	r22, r18
    56e6:	02 c0       	rjmp	.+4      	; 0x56ec <DIO_enuSetPinValue+0x164>
    56e8:	66 0f       	add	r22, r22
    56ea:	77 1f       	adc	r23, r23
    56ec:	8a 95       	dec	r24
    56ee:	e2 f7       	brpl	.-8      	; 0x56e8 <DIO_enuSetPinValue+0x160>
    56f0:	cb 01       	movw	r24, r22
    56f2:	84 2b       	or	r24, r20
    56f4:	8c 93       	st	X, r24
    56f6:	2b c0       	rjmp	.+86     	; 0x574e <DIO_enuSetPinValue+0x1c6>
			break;
		case DIO_u8PORTD:
			PORTD &= ~(DIO_u8MASK_BIT <<Copy_u8PinID);
    56f8:	a2 e3       	ldi	r26, 0x32	; 50
    56fa:	b0 e0       	ldi	r27, 0x00	; 0
    56fc:	e2 e3       	ldi	r30, 0x32	; 50
    56fe:	f0 e0       	ldi	r31, 0x00	; 0
    5700:	80 81       	ld	r24, Z
    5702:	48 2f       	mov	r20, r24
    5704:	8b 81       	ldd	r24, Y+3	; 0x03
    5706:	28 2f       	mov	r18, r24
    5708:	30 e0       	ldi	r19, 0x00	; 0
    570a:	81 e0       	ldi	r24, 0x01	; 1
    570c:	90 e0       	ldi	r25, 0x00	; 0
    570e:	02 c0       	rjmp	.+4      	; 0x5714 <DIO_enuSetPinValue+0x18c>
    5710:	88 0f       	add	r24, r24
    5712:	99 1f       	adc	r25, r25
    5714:	2a 95       	dec	r18
    5716:	e2 f7       	brpl	.-8      	; 0x5710 <DIO_enuSetPinValue+0x188>
    5718:	80 95       	com	r24
    571a:	84 23       	and	r24, r20
    571c:	8c 93       	st	X, r24

			PORTD |=  (Copy_u8PinValue <<Copy_u8PinID);
    571e:	a2 e3       	ldi	r26, 0x32	; 50
    5720:	b0 e0       	ldi	r27, 0x00	; 0
    5722:	e2 e3       	ldi	r30, 0x32	; 50
    5724:	f0 e0       	ldi	r31, 0x00	; 0
    5726:	80 81       	ld	r24, Z
    5728:	48 2f       	mov	r20, r24
    572a:	8c 81       	ldd	r24, Y+4	; 0x04
    572c:	28 2f       	mov	r18, r24
    572e:	30 e0       	ldi	r19, 0x00	; 0
    5730:	8b 81       	ldd	r24, Y+3	; 0x03
    5732:	88 2f       	mov	r24, r24
    5734:	90 e0       	ldi	r25, 0x00	; 0
    5736:	b9 01       	movw	r22, r18
    5738:	02 c0       	rjmp	.+4      	; 0x573e <DIO_enuSetPinValue+0x1b6>
    573a:	66 0f       	add	r22, r22
    573c:	77 1f       	adc	r23, r23
    573e:	8a 95       	dec	r24
    5740:	e2 f7       	brpl	.-8      	; 0x573a <DIO_enuSetPinValue+0x1b2>
    5742:	cb 01       	movw	r24, r22
    5744:	84 2b       	or	r24, r20
    5746:	8c 93       	st	X, r24
    5748:	02 c0       	rjmp	.+4      	; 0x574e <DIO_enuSetPinValue+0x1c6>
			break;
		}
		}
		else
		{
			 Local_enuErrorStatus = ES_OUT_OF_RANGE;
    574a:	82 e0       	ldi	r24, 0x02	; 2
    574c:	89 83       	std	Y+1, r24	; 0x01

		}

	return Local_enuErrorStatus;
    574e:	89 81       	ldd	r24, Y+1	; 0x01

}
    5750:	26 96       	adiw	r28, 0x06	; 6
    5752:	0f b6       	in	r0, 0x3f	; 63
    5754:	f8 94       	cli
    5756:	de bf       	out	0x3e, r29	; 62
    5758:	0f be       	out	0x3f, r0	; 63
    575a:	cd bf       	out	0x3d, r28	; 61
    575c:	cf 91       	pop	r28
    575e:	df 91       	pop	r29
    5760:	08 95       	ret

00005762 <DIO_enuGetPinValue>:

ES_t DIO_enuGetPinValue (u8 Copy_u8PortID , u8 Copy_u8PinID , u8 * Copy_pu8PinValue)
{
    5762:	df 93       	push	r29
    5764:	cf 93       	push	r28
    5766:	cd b7       	in	r28, 0x3d	; 61
    5768:	de b7       	in	r29, 0x3e	; 62
    576a:	27 97       	sbiw	r28, 0x07	; 7
    576c:	0f b6       	in	r0, 0x3f	; 63
    576e:	f8 94       	cli
    5770:	de bf       	out	0x3e, r29	; 62
    5772:	0f be       	out	0x3f, r0	; 63
    5774:	cd bf       	out	0x3d, r28	; 61
    5776:	8a 83       	std	Y+2, r24	; 0x02
    5778:	6b 83       	std	Y+3, r22	; 0x03
    577a:	5d 83       	std	Y+5, r21	; 0x05
    577c:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorStatus = ES_NOK;
    577e:	19 82       	std	Y+1, r1	; 0x01
	if( Copy_pu8PinValue != NULL)
    5780:	8c 81       	ldd	r24, Y+4	; 0x04
    5782:	9d 81       	ldd	r25, Y+5	; 0x05
    5784:	00 97       	sbiw	r24, 0x00	; 0
    5786:	09 f4       	brne	.+2      	; 0x578a <DIO_enuGetPinValue+0x28>
    5788:	7b c0       	rjmp	.+246    	; 0x5880 <DIO_enuGetPinValue+0x11e>
	{
		 if (Copy_u8PortID <= DIO_u8PORTD
    578a:	8a 81       	ldd	r24, Y+2	; 0x02
    578c:	84 30       	cpi	r24, 0x04	; 4
    578e:	08 f0       	brcs	.+2      	; 0x5792 <DIO_enuGetPinValue+0x30>
    5790:	79 c0       	rjmp	.+242    	; 0x5884 <DIO_enuGetPinValue+0x122>
    5792:	8b 81       	ldd	r24, Y+3	; 0x03
    5794:	88 30       	cpi	r24, 0x08	; 8
    5796:	08 f0       	brcs	.+2      	; 0x579a <DIO_enuGetPinValue+0x38>
    5798:	75 c0       	rjmp	.+234    	; 0x5884 <DIO_enuGetPinValue+0x122>
				&& Copy_u8PinID <= DIO_u8PIN7)
		 {
				switch(Copy_u8PortID)
    579a:	8a 81       	ldd	r24, Y+2	; 0x02
    579c:	28 2f       	mov	r18, r24
    579e:	30 e0       	ldi	r19, 0x00	; 0
    57a0:	3f 83       	std	Y+7, r19	; 0x07
    57a2:	2e 83       	std	Y+6, r18	; 0x06
    57a4:	4e 81       	ldd	r20, Y+6	; 0x06
    57a6:	5f 81       	ldd	r21, Y+7	; 0x07
    57a8:	41 30       	cpi	r20, 0x01	; 1
    57aa:	51 05       	cpc	r21, r1
    57ac:	59 f1       	breq	.+86     	; 0x5804 <DIO_enuGetPinValue+0xa2>
    57ae:	8e 81       	ldd	r24, Y+6	; 0x06
    57b0:	9f 81       	ldd	r25, Y+7	; 0x07
    57b2:	82 30       	cpi	r24, 0x02	; 2
    57b4:	91 05       	cpc	r25, r1
    57b6:	34 f4       	brge	.+12     	; 0x57c4 <DIO_enuGetPinValue+0x62>
    57b8:	2e 81       	ldd	r18, Y+6	; 0x06
    57ba:	3f 81       	ldd	r19, Y+7	; 0x07
    57bc:	21 15       	cp	r18, r1
    57be:	31 05       	cpc	r19, r1
    57c0:	69 f0       	breq	.+26     	; 0x57dc <DIO_enuGetPinValue+0x7a>
    57c2:	5b c0       	rjmp	.+182    	; 0x587a <DIO_enuGetPinValue+0x118>
    57c4:	4e 81       	ldd	r20, Y+6	; 0x06
    57c6:	5f 81       	ldd	r21, Y+7	; 0x07
    57c8:	42 30       	cpi	r20, 0x02	; 2
    57ca:	51 05       	cpc	r21, r1
    57cc:	79 f1       	breq	.+94     	; 0x582c <DIO_enuGetPinValue+0xca>
    57ce:	8e 81       	ldd	r24, Y+6	; 0x06
    57d0:	9f 81       	ldd	r25, Y+7	; 0x07
    57d2:	83 30       	cpi	r24, 0x03	; 3
    57d4:	91 05       	cpc	r25, r1
    57d6:	09 f4       	brne	.+2      	; 0x57da <DIO_enuGetPinValue+0x78>
    57d8:	3d c0       	rjmp	.+122    	; 0x5854 <DIO_enuGetPinValue+0xf2>
    57da:	4f c0       	rjmp	.+158    	; 0x587a <DIO_enuGetPinValue+0x118>
				{
				case DIO_u8PORTA:
					*Copy_pu8PinValue = ( (PINA >>Copy_u8PinID)&DIO_u8MASK_BIT);
    57dc:	e9 e3       	ldi	r30, 0x39	; 57
    57de:	f0 e0       	ldi	r31, 0x00	; 0
    57e0:	80 81       	ld	r24, Z
    57e2:	28 2f       	mov	r18, r24
    57e4:	30 e0       	ldi	r19, 0x00	; 0
    57e6:	8b 81       	ldd	r24, Y+3	; 0x03
    57e8:	88 2f       	mov	r24, r24
    57ea:	90 e0       	ldi	r25, 0x00	; 0
    57ec:	a9 01       	movw	r20, r18
    57ee:	02 c0       	rjmp	.+4      	; 0x57f4 <DIO_enuGetPinValue+0x92>
    57f0:	55 95       	asr	r21
    57f2:	47 95       	ror	r20
    57f4:	8a 95       	dec	r24
    57f6:	e2 f7       	brpl	.-8      	; 0x57f0 <DIO_enuGetPinValue+0x8e>
    57f8:	ca 01       	movw	r24, r20
    57fa:	81 70       	andi	r24, 0x01	; 1
    57fc:	ec 81       	ldd	r30, Y+4	; 0x04
    57fe:	fd 81       	ldd	r31, Y+5	; 0x05
    5800:	80 83       	st	Z, r24
    5802:	3b c0       	rjmp	.+118    	; 0x587a <DIO_enuGetPinValue+0x118>

					break;
				case DIO_u8PORTB:
					*Copy_pu8PinValue = ( (PINB >>Copy_u8PinID)&DIO_u8MASK_BIT);
    5804:	e6 e3       	ldi	r30, 0x36	; 54
    5806:	f0 e0       	ldi	r31, 0x00	; 0
    5808:	80 81       	ld	r24, Z
    580a:	28 2f       	mov	r18, r24
    580c:	30 e0       	ldi	r19, 0x00	; 0
    580e:	8b 81       	ldd	r24, Y+3	; 0x03
    5810:	88 2f       	mov	r24, r24
    5812:	90 e0       	ldi	r25, 0x00	; 0
    5814:	a9 01       	movw	r20, r18
    5816:	02 c0       	rjmp	.+4      	; 0x581c <DIO_enuGetPinValue+0xba>
    5818:	55 95       	asr	r21
    581a:	47 95       	ror	r20
    581c:	8a 95       	dec	r24
    581e:	e2 f7       	brpl	.-8      	; 0x5818 <DIO_enuGetPinValue+0xb6>
    5820:	ca 01       	movw	r24, r20
    5822:	81 70       	andi	r24, 0x01	; 1
    5824:	ec 81       	ldd	r30, Y+4	; 0x04
    5826:	fd 81       	ldd	r31, Y+5	; 0x05
    5828:	80 83       	st	Z, r24
    582a:	27 c0       	rjmp	.+78     	; 0x587a <DIO_enuGetPinValue+0x118>

					break;
				case DIO_u8PORTC:
					*Copy_pu8PinValue = ( (PINC >>Copy_u8PinID)&DIO_u8MASK_BIT);
    582c:	e3 e3       	ldi	r30, 0x33	; 51
    582e:	f0 e0       	ldi	r31, 0x00	; 0
    5830:	80 81       	ld	r24, Z
    5832:	28 2f       	mov	r18, r24
    5834:	30 e0       	ldi	r19, 0x00	; 0
    5836:	8b 81       	ldd	r24, Y+3	; 0x03
    5838:	88 2f       	mov	r24, r24
    583a:	90 e0       	ldi	r25, 0x00	; 0
    583c:	a9 01       	movw	r20, r18
    583e:	02 c0       	rjmp	.+4      	; 0x5844 <DIO_enuGetPinValue+0xe2>
    5840:	55 95       	asr	r21
    5842:	47 95       	ror	r20
    5844:	8a 95       	dec	r24
    5846:	e2 f7       	brpl	.-8      	; 0x5840 <DIO_enuGetPinValue+0xde>
    5848:	ca 01       	movw	r24, r20
    584a:	81 70       	andi	r24, 0x01	; 1
    584c:	ec 81       	ldd	r30, Y+4	; 0x04
    584e:	fd 81       	ldd	r31, Y+5	; 0x05
    5850:	80 83       	st	Z, r24
    5852:	13 c0       	rjmp	.+38     	; 0x587a <DIO_enuGetPinValue+0x118>
					break;
				case DIO_u8PORTD:
					*Copy_pu8PinValue = ( (PIND >>Copy_u8PinID)&DIO_u8MASK_BIT);
    5854:	e0 e3       	ldi	r30, 0x30	; 48
    5856:	f0 e0       	ldi	r31, 0x00	; 0
    5858:	80 81       	ld	r24, Z
    585a:	28 2f       	mov	r18, r24
    585c:	30 e0       	ldi	r19, 0x00	; 0
    585e:	8b 81       	ldd	r24, Y+3	; 0x03
    5860:	88 2f       	mov	r24, r24
    5862:	90 e0       	ldi	r25, 0x00	; 0
    5864:	a9 01       	movw	r20, r18
    5866:	02 c0       	rjmp	.+4      	; 0x586c <DIO_enuGetPinValue+0x10a>
    5868:	55 95       	asr	r21
    586a:	47 95       	ror	r20
    586c:	8a 95       	dec	r24
    586e:	e2 f7       	brpl	.-8      	; 0x5868 <DIO_enuGetPinValue+0x106>
    5870:	ca 01       	movw	r24, r20
    5872:	81 70       	andi	r24, 0x01	; 1
    5874:	ec 81       	ldd	r30, Y+4	; 0x04
    5876:	fd 81       	ldd	r31, Y+5	; 0x05
    5878:	80 83       	st	Z, r24
					break;
				}
				Local_enuErrorStatus = ES_OUT_OF_RANGE;
    587a:	82 e0       	ldi	r24, 0x02	; 2
    587c:	89 83       	std	Y+1, r24	; 0x01
    587e:	02 c0       	rjmp	.+4      	; 0x5884 <DIO_enuGetPinValue+0x122>
		}
	}

		else
		{
	    	 Local_enuErrorStatus = ES_POINTER_TO_VOID;
    5880:	83 e0       	ldi	r24, 0x03	; 3
    5882:	89 83       	std	Y+1, r24	; 0x01

		}


	return Local_enuErrorStatus;
    5884:	89 81       	ldd	r24, Y+1	; 0x01

}
    5886:	27 96       	adiw	r28, 0x07	; 7
    5888:	0f b6       	in	r0, 0x3f	; 63
    588a:	f8 94       	cli
    588c:	de bf       	out	0x3e, r29	; 62
    588e:	0f be       	out	0x3f, r0	; 63
    5890:	cd bf       	out	0x3d, r28	; 61
    5892:	cf 91       	pop	r28
    5894:	df 91       	pop	r29
    5896:	08 95       	ret

00005898 <DIO_enuSetPortDirection>:

ES_t DIO_enuSetPortDirection(u8 Copy_u8PortID , u8 Copy_u8PortDirection)
{
    5898:	df 93       	push	r29
    589a:	cf 93       	push	r28
    589c:	00 d0       	rcall	.+0      	; 0x589e <DIO_enuSetPortDirection+0x6>
    589e:	00 d0       	rcall	.+0      	; 0x58a0 <DIO_enuSetPortDirection+0x8>
    58a0:	0f 92       	push	r0
    58a2:	cd b7       	in	r28, 0x3d	; 61
    58a4:	de b7       	in	r29, 0x3e	; 62
    58a6:	8a 83       	std	Y+2, r24	; 0x02
    58a8:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = ES_NOK;
    58aa:	19 82       	std	Y+1, r1	; 0x01
	if( (Copy_u8PortID <= DIO_u8PORTD) && (Copy_u8PortID >= DIO_u8PORTA)
    58ac:	8a 81       	ldd	r24, Y+2	; 0x02
    58ae:	84 30       	cpi	r24, 0x04	; 4
    58b0:	d0 f5       	brcc	.+116    	; 0x5926 <DIO_enuSetPortDirection+0x8e>
		&& (Copy_u8PortDirection<=DIO_u8PORT_OUTPUT)&&(Copy_u8PortDirection>=DIO_u8PORT_INPUT)){

	switch(Copy_u8PortID)
    58b2:	8a 81       	ldd	r24, Y+2	; 0x02
    58b4:	28 2f       	mov	r18, r24
    58b6:	30 e0       	ldi	r19, 0x00	; 0
    58b8:	3d 83       	std	Y+5, r19	; 0x05
    58ba:	2c 83       	std	Y+4, r18	; 0x04
    58bc:	8c 81       	ldd	r24, Y+4	; 0x04
    58be:	9d 81       	ldd	r25, Y+5	; 0x05
    58c0:	81 30       	cpi	r24, 0x01	; 1
    58c2:	91 05       	cpc	r25, r1
    58c4:	d1 f0       	breq	.+52     	; 0x58fa <DIO_enuSetPortDirection+0x62>
    58c6:	2c 81       	ldd	r18, Y+4	; 0x04
    58c8:	3d 81       	ldd	r19, Y+5	; 0x05
    58ca:	22 30       	cpi	r18, 0x02	; 2
    58cc:	31 05       	cpc	r19, r1
    58ce:	2c f4       	brge	.+10     	; 0x58da <DIO_enuSetPortDirection+0x42>
    58d0:	8c 81       	ldd	r24, Y+4	; 0x04
    58d2:	9d 81       	ldd	r25, Y+5	; 0x05
    58d4:	00 97       	sbiw	r24, 0x00	; 0
    58d6:	61 f0       	breq	.+24     	; 0x58f0 <DIO_enuSetPortDirection+0x58>
    58d8:	28 c0       	rjmp	.+80     	; 0x592a <DIO_enuSetPortDirection+0x92>
    58da:	2c 81       	ldd	r18, Y+4	; 0x04
    58dc:	3d 81       	ldd	r19, Y+5	; 0x05
    58de:	22 30       	cpi	r18, 0x02	; 2
    58e0:	31 05       	cpc	r19, r1
    58e2:	81 f0       	breq	.+32     	; 0x5904 <DIO_enuSetPortDirection+0x6c>
    58e4:	8c 81       	ldd	r24, Y+4	; 0x04
    58e6:	9d 81       	ldd	r25, Y+5	; 0x05
    58e8:	83 30       	cpi	r24, 0x03	; 3
    58ea:	91 05       	cpc	r25, r1
    58ec:	b9 f0       	breq	.+46     	; 0x591c <DIO_enuSetPortDirection+0x84>
    58ee:	1d c0       	rjmp	.+58     	; 0x592a <DIO_enuSetPortDirection+0x92>
		{
		case DIO_u8PORTA :

			DDRA = Copy_u8PortDirection;
    58f0:	ea e3       	ldi	r30, 0x3A	; 58
    58f2:	f0 e0       	ldi	r31, 0x00	; 0
    58f4:	8b 81       	ldd	r24, Y+3	; 0x03
    58f6:	80 83       	st	Z, r24
    58f8:	18 c0       	rjmp	.+48     	; 0x592a <DIO_enuSetPortDirection+0x92>
			break;
		case DIO_u8PORTB :
			DDRB = Copy_u8PortDirection;
    58fa:	e7 e3       	ldi	r30, 0x37	; 55
    58fc:	f0 e0       	ldi	r31, 0x00	; 0
    58fe:	8b 81       	ldd	r24, Y+3	; 0x03
    5900:	80 83       	st	Z, r24
    5902:	13 c0       	rjmp	.+38     	; 0x592a <DIO_enuSetPortDirection+0x92>
			break;
		case DIO_u8PORTC :
			DDRC = 0;
    5904:	e4 e3       	ldi	r30, 0x34	; 52
    5906:	f0 e0       	ldi	r31, 0x00	; 0
    5908:	10 82       	st	Z, r1
			DDRC |= Copy_u8PortDirection;
    590a:	a4 e3       	ldi	r26, 0x34	; 52
    590c:	b0 e0       	ldi	r27, 0x00	; 0
    590e:	e4 e3       	ldi	r30, 0x34	; 52
    5910:	f0 e0       	ldi	r31, 0x00	; 0
    5912:	90 81       	ld	r25, Z
    5914:	8b 81       	ldd	r24, Y+3	; 0x03
    5916:	89 2b       	or	r24, r25
    5918:	8c 93       	st	X, r24
    591a:	07 c0       	rjmp	.+14     	; 0x592a <DIO_enuSetPortDirection+0x92>
			break;
		case DIO_u8PORTD :
			DDRD = Copy_u8PortDirection;
    591c:	e1 e3       	ldi	r30, 0x31	; 49
    591e:	f0 e0       	ldi	r31, 0x00	; 0
    5920:	8b 81       	ldd	r24, Y+3	; 0x03
    5922:	80 83       	st	Z, r24
    5924:	02 c0       	rjmp	.+4      	; 0x592a <DIO_enuSetPortDirection+0x92>
			break;

		}
	}
	else{
		Local_u8ErrorState = ES_OUT_OF_RANGE;
    5926:	82 e0       	ldi	r24, 0x02	; 2
    5928:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    592a:	89 81       	ldd	r24, Y+1	; 0x01
}
    592c:	0f 90       	pop	r0
    592e:	0f 90       	pop	r0
    5930:	0f 90       	pop	r0
    5932:	0f 90       	pop	r0
    5934:	0f 90       	pop	r0
    5936:	cf 91       	pop	r28
    5938:	df 91       	pop	r29
    593a:	08 95       	ret

0000593c <DIO_enuSetPortValue>:

ES_t DIO_enuSetPortValue    (u8 Copy_u8PortID , u8 Copy_u8PortValue)
{
    593c:	df 93       	push	r29
    593e:	cf 93       	push	r28
    5940:	00 d0       	rcall	.+0      	; 0x5942 <DIO_enuSetPortValue+0x6>
    5942:	00 d0       	rcall	.+0      	; 0x5944 <DIO_enuSetPortValue+0x8>
    5944:	0f 92       	push	r0
    5946:	cd b7       	in	r28, 0x3d	; 61
    5948:	de b7       	in	r29, 0x3e	; 62
    594a:	8a 83       	std	Y+2, r24	; 0x02
    594c:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = ES_NOK;
    594e:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortID <= DIO_u8PORTD
    5950:	8a 81       	ldd	r24, Y+2	; 0x02
    5952:	84 30       	cpi	r24, 0x04	; 4
    5954:	98 f5       	brcc	.+102    	; 0x59bc <DIO_enuSetPortValue+0x80>
		&& (Copy_u8PortValue <= DIO_u8PORT_HIGH && Copy_u8PortValue >= DIO_u8PORT_LOW)){
		switch(Copy_u8PortID)
    5956:	8a 81       	ldd	r24, Y+2	; 0x02
    5958:	28 2f       	mov	r18, r24
    595a:	30 e0       	ldi	r19, 0x00	; 0
    595c:	3d 83       	std	Y+5, r19	; 0x05
    595e:	2c 83       	std	Y+4, r18	; 0x04
    5960:	8c 81       	ldd	r24, Y+4	; 0x04
    5962:	9d 81       	ldd	r25, Y+5	; 0x05
    5964:	81 30       	cpi	r24, 0x01	; 1
    5966:	91 05       	cpc	r25, r1
    5968:	d1 f0       	breq	.+52     	; 0x599e <DIO_enuSetPortValue+0x62>
    596a:	2c 81       	ldd	r18, Y+4	; 0x04
    596c:	3d 81       	ldd	r19, Y+5	; 0x05
    596e:	22 30       	cpi	r18, 0x02	; 2
    5970:	31 05       	cpc	r19, r1
    5972:	2c f4       	brge	.+10     	; 0x597e <DIO_enuSetPortValue+0x42>
    5974:	8c 81       	ldd	r24, Y+4	; 0x04
    5976:	9d 81       	ldd	r25, Y+5	; 0x05
    5978:	00 97       	sbiw	r24, 0x00	; 0
    597a:	61 f0       	breq	.+24     	; 0x5994 <DIO_enuSetPortValue+0x58>
    597c:	21 c0       	rjmp	.+66     	; 0x59c0 <DIO_enuSetPortValue+0x84>
    597e:	2c 81       	ldd	r18, Y+4	; 0x04
    5980:	3d 81       	ldd	r19, Y+5	; 0x05
    5982:	22 30       	cpi	r18, 0x02	; 2
    5984:	31 05       	cpc	r19, r1
    5986:	81 f0       	breq	.+32     	; 0x59a8 <DIO_enuSetPortValue+0x6c>
    5988:	8c 81       	ldd	r24, Y+4	; 0x04
    598a:	9d 81       	ldd	r25, Y+5	; 0x05
    598c:	83 30       	cpi	r24, 0x03	; 3
    598e:	91 05       	cpc	r25, r1
    5990:	81 f0       	breq	.+32     	; 0x59b2 <DIO_enuSetPortValue+0x76>
    5992:	16 c0       	rjmp	.+44     	; 0x59c0 <DIO_enuSetPortValue+0x84>
				{
				case DIO_u8PORTA :
					PORTA = Copy_u8PortValue;
    5994:	eb e3       	ldi	r30, 0x3B	; 59
    5996:	f0 e0       	ldi	r31, 0x00	; 0
    5998:	8b 81       	ldd	r24, Y+3	; 0x03
    599a:	80 83       	st	Z, r24
    599c:	11 c0       	rjmp	.+34     	; 0x59c0 <DIO_enuSetPortValue+0x84>
					break;
				case DIO_u8PORTB :
					PORTB = Copy_u8PortValue;
    599e:	e8 e3       	ldi	r30, 0x38	; 56
    59a0:	f0 e0       	ldi	r31, 0x00	; 0
    59a2:	8b 81       	ldd	r24, Y+3	; 0x03
    59a4:	80 83       	st	Z, r24
    59a6:	0c c0       	rjmp	.+24     	; 0x59c0 <DIO_enuSetPortValue+0x84>
					break;
				case DIO_u8PORTC :
					PORTC = Copy_u8PortValue;
    59a8:	e5 e3       	ldi	r30, 0x35	; 53
    59aa:	f0 e0       	ldi	r31, 0x00	; 0
    59ac:	8b 81       	ldd	r24, Y+3	; 0x03
    59ae:	80 83       	st	Z, r24
    59b0:	07 c0       	rjmp	.+14     	; 0x59c0 <DIO_enuSetPortValue+0x84>
					break;
				case DIO_u8PORTD :
					PORTD = Copy_u8PortValue;
    59b2:	e2 e3       	ldi	r30, 0x32	; 50
    59b4:	f0 e0       	ldi	r31, 0x00	; 0
    59b6:	8b 81       	ldd	r24, Y+3	; 0x03
    59b8:	80 83       	st	Z, r24
    59ba:	02 c0       	rjmp	.+4      	; 0x59c0 <DIO_enuSetPortValue+0x84>
					break;
				}
	}
	else{
		Local_u8ErrorState = ES_OUT_OF_RANGE;
    59bc:	82 e0       	ldi	r24, 0x02	; 2
    59be:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    59c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    59c2:	0f 90       	pop	r0
    59c4:	0f 90       	pop	r0
    59c6:	0f 90       	pop	r0
    59c8:	0f 90       	pop	r0
    59ca:	0f 90       	pop	r0
    59cc:	cf 91       	pop	r28
    59ce:	df 91       	pop	r29
    59d0:	08 95       	ret

000059d2 <DIO_enuGetPortValue>:

ES_t DIO_enuGetPortValue(u8 Copy_u8PortID , u8 * Copy_u8PortValue)
{
    59d2:	df 93       	push	r29
    59d4:	cf 93       	push	r28
    59d6:	00 d0       	rcall	.+0      	; 0x59d8 <DIO_enuGetPortValue+0x6>
    59d8:	00 d0       	rcall	.+0      	; 0x59da <DIO_enuGetPortValue+0x8>
    59da:	00 d0       	rcall	.+0      	; 0x59dc <DIO_enuGetPortValue+0xa>
    59dc:	cd b7       	in	r28, 0x3d	; 61
    59de:	de b7       	in	r29, 0x3e	; 62
    59e0:	8a 83       	std	Y+2, r24	; 0x02
    59e2:	7c 83       	std	Y+4, r23	; 0x04
    59e4:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = ES_NOK;
    59e6:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8PortValue != NULL){
    59e8:	8b 81       	ldd	r24, Y+3	; 0x03
    59ea:	9c 81       	ldd	r25, Y+4	; 0x04
    59ec:	00 97       	sbiw	r24, 0x00	; 0
    59ee:	09 f4       	brne	.+2      	; 0x59f2 <DIO_enuGetPortValue+0x20>
    59f0:	41 c0       	rjmp	.+130    	; 0x5a74 <DIO_enuGetPortValue+0xa2>
		if(Copy_u8PortID <= DIO_u8PORTD){
    59f2:	8a 81       	ldd	r24, Y+2	; 0x02
    59f4:	84 30       	cpi	r24, 0x04	; 4
    59f6:	d8 f5       	brcc	.+118    	; 0x5a6e <DIO_enuGetPortValue+0x9c>
			switch(Copy_u8PortID)
    59f8:	8a 81       	ldd	r24, Y+2	; 0x02
    59fa:	28 2f       	mov	r18, r24
    59fc:	30 e0       	ldi	r19, 0x00	; 0
    59fe:	3e 83       	std	Y+6, r19	; 0x06
    5a00:	2d 83       	std	Y+5, r18	; 0x05
    5a02:	8d 81       	ldd	r24, Y+5	; 0x05
    5a04:	9e 81       	ldd	r25, Y+6	; 0x06
    5a06:	81 30       	cpi	r24, 0x01	; 1
    5a08:	91 05       	cpc	r25, r1
    5a0a:	e1 f0       	breq	.+56     	; 0x5a44 <DIO_enuGetPortValue+0x72>
    5a0c:	2d 81       	ldd	r18, Y+5	; 0x05
    5a0e:	3e 81       	ldd	r19, Y+6	; 0x06
    5a10:	22 30       	cpi	r18, 0x02	; 2
    5a12:	31 05       	cpc	r19, r1
    5a14:	2c f4       	brge	.+10     	; 0x5a20 <DIO_enuGetPortValue+0x4e>
    5a16:	8d 81       	ldd	r24, Y+5	; 0x05
    5a18:	9e 81       	ldd	r25, Y+6	; 0x06
    5a1a:	00 97       	sbiw	r24, 0x00	; 0
    5a1c:	61 f0       	breq	.+24     	; 0x5a36 <DIO_enuGetPortValue+0x64>
    5a1e:	2c c0       	rjmp	.+88     	; 0x5a78 <DIO_enuGetPortValue+0xa6>
    5a20:	2d 81       	ldd	r18, Y+5	; 0x05
    5a22:	3e 81       	ldd	r19, Y+6	; 0x06
    5a24:	22 30       	cpi	r18, 0x02	; 2
    5a26:	31 05       	cpc	r19, r1
    5a28:	a1 f0       	breq	.+40     	; 0x5a52 <DIO_enuGetPortValue+0x80>
    5a2a:	8d 81       	ldd	r24, Y+5	; 0x05
    5a2c:	9e 81       	ldd	r25, Y+6	; 0x06
    5a2e:	83 30       	cpi	r24, 0x03	; 3
    5a30:	91 05       	cpc	r25, r1
    5a32:	b1 f0       	breq	.+44     	; 0x5a60 <DIO_enuGetPortValue+0x8e>
    5a34:	21 c0       	rjmp	.+66     	; 0x5a78 <DIO_enuGetPortValue+0xa6>
			{
			case DIO_u8PORTA :
				*Copy_u8PortValue = PORTA;
    5a36:	eb e3       	ldi	r30, 0x3B	; 59
    5a38:	f0 e0       	ldi	r31, 0x00	; 0
    5a3a:	80 81       	ld	r24, Z
    5a3c:	eb 81       	ldd	r30, Y+3	; 0x03
    5a3e:	fc 81       	ldd	r31, Y+4	; 0x04
    5a40:	80 83       	st	Z, r24
    5a42:	1a c0       	rjmp	.+52     	; 0x5a78 <DIO_enuGetPortValue+0xa6>
				break;
			case DIO_u8PORTB :
				*Copy_u8PortValue = PORTB;
    5a44:	e8 e3       	ldi	r30, 0x38	; 56
    5a46:	f0 e0       	ldi	r31, 0x00	; 0
    5a48:	80 81       	ld	r24, Z
    5a4a:	eb 81       	ldd	r30, Y+3	; 0x03
    5a4c:	fc 81       	ldd	r31, Y+4	; 0x04
    5a4e:	80 83       	st	Z, r24
    5a50:	13 c0       	rjmp	.+38     	; 0x5a78 <DIO_enuGetPortValue+0xa6>
				break;
			case DIO_u8PORTC :
				*Copy_u8PortValue = PORTC;
    5a52:	e5 e3       	ldi	r30, 0x35	; 53
    5a54:	f0 e0       	ldi	r31, 0x00	; 0
    5a56:	80 81       	ld	r24, Z
    5a58:	eb 81       	ldd	r30, Y+3	; 0x03
    5a5a:	fc 81       	ldd	r31, Y+4	; 0x04
    5a5c:	80 83       	st	Z, r24
    5a5e:	0c c0       	rjmp	.+24     	; 0x5a78 <DIO_enuGetPortValue+0xa6>
				break;
			case DIO_u8PORTD :
				*Copy_u8PortValue = PORTD;
    5a60:	e2 e3       	ldi	r30, 0x32	; 50
    5a62:	f0 e0       	ldi	r31, 0x00	; 0
    5a64:	80 81       	ld	r24, Z
    5a66:	eb 81       	ldd	r30, Y+3	; 0x03
    5a68:	fc 81       	ldd	r31, Y+4	; 0x04
    5a6a:	80 83       	st	Z, r24
    5a6c:	05 c0       	rjmp	.+10     	; 0x5a78 <DIO_enuGetPortValue+0xa6>
				break;
			}
		}
		else{
			Local_u8ErrorState = ES_OUT_OF_RANGE;
    5a6e:	82 e0       	ldi	r24, 0x02	; 2
    5a70:	89 83       	std	Y+1, r24	; 0x01
    5a72:	02 c0       	rjmp	.+4      	; 0x5a78 <DIO_enuGetPortValue+0xa6>
		  }
	}
	else{
		Local_u8ErrorState = ES_POINTER_TO_VOID;
    5a74:	83 e0       	ldi	r24, 0x03	; 3
    5a76:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    5a78:	89 81       	ldd	r24, Y+1	; 0x01
}
    5a7a:	26 96       	adiw	r28, 0x06	; 6
    5a7c:	0f b6       	in	r0, 0x3f	; 63
    5a7e:	f8 94       	cli
    5a80:	de bf       	out	0x3e, r29	; 62
    5a82:	0f be       	out	0x3f, r0	; 63
    5a84:	cd bf       	out	0x3d, r28	; 61
    5a86:	cf 91       	pop	r28
    5a88:	df 91       	pop	r29
    5a8a:	08 95       	ret

00005a8c <ADC_enuInit>:
 *      Author: hamdy
 */
#include "ADC_private.h"


ES_t ADC_enuInit(ADC_Cfg_t Copy_strADC_Configs) {
    5a8c:	df 93       	push	r29
    5a8e:	cf 93       	push	r28
    5a90:	cd b7       	in	r28, 0x3d	; 61
    5a92:	de b7       	in	r29, 0x3e	; 62
    5a94:	27 97       	sbiw	r28, 0x07	; 7
    5a96:	0f b6       	in	r0, 0x3f	; 63
    5a98:	f8 94       	cli
    5a9a:	de bf       	out	0x3e, r29	; 62
    5a9c:	0f be       	out	0x3f, r0	; 63
    5a9e:	cd bf       	out	0x3d, r28	; 61
    5aa0:	9b 83       	std	Y+3, r25	; 0x03
    5aa2:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    5aa4:	19 82       	std	Y+1, r1	; 0x01
	/***************************************************************************
	 ************************ ADC PreScaler Initialization *********************
	 **************************************************************************/

	switch (Copy_strADC_Configs.PRES) {
    5aa6:	8b 81       	ldd	r24, Y+3	; 0x03
    5aa8:	86 95       	lsr	r24
    5aaa:	87 70       	andi	r24, 0x07	; 7
    5aac:	28 2f       	mov	r18, r24
    5aae:	30 e0       	ldi	r19, 0x00	; 0
    5ab0:	3f 83       	std	Y+7, r19	; 0x07
    5ab2:	2e 83       	std	Y+6, r18	; 0x06
    5ab4:	8e 81       	ldd	r24, Y+6	; 0x06
    5ab6:	9f 81       	ldd	r25, Y+7	; 0x07
    5ab8:	83 30       	cpi	r24, 0x03	; 3
    5aba:	91 05       	cpc	r25, r1
    5abc:	99 f1       	breq	.+102    	; 0x5b24 <ADC_enuInit+0x98>
    5abe:	2e 81       	ldd	r18, Y+6	; 0x06
    5ac0:	3f 81       	ldd	r19, Y+7	; 0x07
    5ac2:	24 30       	cpi	r18, 0x04	; 4
    5ac4:	31 05       	cpc	r19, r1
    5ac6:	7c f4       	brge	.+30     	; 0x5ae6 <ADC_enuInit+0x5a>
    5ac8:	8e 81       	ldd	r24, Y+6	; 0x06
    5aca:	9f 81       	ldd	r25, Y+7	; 0x07
    5acc:	81 30       	cpi	r24, 0x01	; 1
    5ace:	91 05       	cpc	r25, r1
    5ad0:	f9 f0       	breq	.+62     	; 0x5b10 <ADC_enuInit+0x84>
    5ad2:	2e 81       	ldd	r18, Y+6	; 0x06
    5ad4:	3f 81       	ldd	r19, Y+7	; 0x07
    5ad6:	22 30       	cpi	r18, 0x02	; 2
    5ad8:	31 05       	cpc	r19, r1
    5ada:	fc f4       	brge	.+62     	; 0x5b1a <ADC_enuInit+0x8e>
    5adc:	8e 81       	ldd	r24, Y+6	; 0x06
    5ade:	9f 81       	ldd	r25, Y+7	; 0x07
    5ae0:	00 97       	sbiw	r24, 0x00	; 0
    5ae2:	89 f0       	breq	.+34     	; 0x5b06 <ADC_enuInit+0x7a>
    5ae4:	33 c0       	rjmp	.+102    	; 0x5b4c <ADC_enuInit+0xc0>
    5ae6:	2e 81       	ldd	r18, Y+6	; 0x06
    5ae8:	3f 81       	ldd	r19, Y+7	; 0x07
    5aea:	25 30       	cpi	r18, 0x05	; 5
    5aec:	31 05       	cpc	r19, r1
    5aee:	21 f1       	breq	.+72     	; 0x5b38 <ADC_enuInit+0xac>
    5af0:	8e 81       	ldd	r24, Y+6	; 0x06
    5af2:	9f 81       	ldd	r25, Y+7	; 0x07
    5af4:	85 30       	cpi	r24, 0x05	; 5
    5af6:	91 05       	cpc	r25, r1
    5af8:	d4 f0       	brlt	.+52     	; 0x5b2e <ADC_enuInit+0xa2>
    5afa:	2e 81       	ldd	r18, Y+6	; 0x06
    5afc:	3f 81       	ldd	r19, Y+7	; 0x07
    5afe:	26 30       	cpi	r18, 0x06	; 6
    5b00:	31 05       	cpc	r19, r1
    5b02:	f9 f0       	breq	.+62     	; 0x5b42 <ADC_enuInit+0xb6>
    5b04:	23 c0       	rjmp	.+70     	; 0x5b4c <ADC_enuInit+0xc0>
	case ADC_PRES_2:
		ADCSRA = PRES2_DIVISION_FACTOR_SET;
    5b06:	e6 e2       	ldi	r30, 0x26	; 38
    5b08:	f0 e0       	ldi	r31, 0x00	; 0
    5b0a:	81 e0       	ldi	r24, 0x01	; 1
    5b0c:	80 83       	st	Z, r24
    5b0e:	20 c0       	rjmp	.+64     	; 0x5b50 <ADC_enuInit+0xc4>
		break;
	case ADC_PRES_4:
		ADCSRA = PRES4_DIVISION_FACTOR_SET;
    5b10:	e6 e2       	ldi	r30, 0x26	; 38
    5b12:	f0 e0       	ldi	r31, 0x00	; 0
    5b14:	82 e0       	ldi	r24, 0x02	; 2
    5b16:	80 83       	st	Z, r24
    5b18:	1b c0       	rjmp	.+54     	; 0x5b50 <ADC_enuInit+0xc4>
		break;
	case ADC_PRES_8:
		ADCSRA = PRES8_DIVISION_FACTOR_SET;
    5b1a:	e6 e2       	ldi	r30, 0x26	; 38
    5b1c:	f0 e0       	ldi	r31, 0x00	; 0
    5b1e:	83 e0       	ldi	r24, 0x03	; 3
    5b20:	80 83       	st	Z, r24
    5b22:	16 c0       	rjmp	.+44     	; 0x5b50 <ADC_enuInit+0xc4>

		break;
	case ADC_PRES_16:
		ADCSRA = PRES16_DIVISION_FACTOR_SET;
    5b24:	e6 e2       	ldi	r30, 0x26	; 38
    5b26:	f0 e0       	ldi	r31, 0x00	; 0
    5b28:	84 e0       	ldi	r24, 0x04	; 4
    5b2a:	80 83       	st	Z, r24
    5b2c:	11 c0       	rjmp	.+34     	; 0x5b50 <ADC_enuInit+0xc4>
		break;
	case ADC_PRES_32:
		ADCSRA = PRES32_DIVISION_FACTOR_SET;
    5b2e:	e6 e2       	ldi	r30, 0x26	; 38
    5b30:	f0 e0       	ldi	r31, 0x00	; 0
    5b32:	85 e0       	ldi	r24, 0x05	; 5
    5b34:	80 83       	st	Z, r24
    5b36:	0c c0       	rjmp	.+24     	; 0x5b50 <ADC_enuInit+0xc4>

		break;
	case ADC_PRES_64:
		ADCSRA = PRES64_DIVISION_FACTOR_SET;
    5b38:	e6 e2       	ldi	r30, 0x26	; 38
    5b3a:	f0 e0       	ldi	r31, 0x00	; 0
    5b3c:	86 e0       	ldi	r24, 0x06	; 6
    5b3e:	80 83       	st	Z, r24
    5b40:	07 c0       	rjmp	.+14     	; 0x5b50 <ADC_enuInit+0xc4>
		break;
	case ADC_PRES_128:
		ADCSRA = PRES128_DIVISION_FACTOR_SET;
    5b42:	e6 e2       	ldi	r30, 0x26	; 38
    5b44:	f0 e0       	ldi	r31, 0x00	; 0
    5b46:	87 e0       	ldi	r24, 0x07	; 7
    5b48:	80 83       	st	Z, r24
    5b4a:	02 c0       	rjmp	.+4      	; 0x5b50 <ADC_enuInit+0xc4>
		break;
	default:
		Local_enuErrorState = ES_OUT_OF_RANGE;
    5b4c:	82 e0       	ldi	r24, 0x02	; 2
    5b4e:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	if (ES_OUT_OF_RANGE != Local_enuErrorState) {
    5b50:	89 81       	ldd	r24, Y+1	; 0x01
    5b52:	82 30       	cpi	r24, 0x02	; 2
    5b54:	09 f4       	brne	.+2      	; 0x5b58 <ADC_enuInit+0xcc>
    5b56:	e1 c0       	rjmp	.+450    	; 0x5d1a <ADC_enuInit+0x28e>
		/*******************************************************
		 ********* Voltage Reference Initialization ************
		 *******************************************************/

		switch (Copy_strADC_Configs.VREF) {
    5b58:	8b 81       	ldd	r24, Y+3	; 0x03
    5b5a:	82 95       	swap	r24
    5b5c:	8f 70       	andi	r24, 0x0F	; 15
    5b5e:	87 70       	andi	r24, 0x07	; 7
    5b60:	28 2f       	mov	r18, r24
    5b62:	30 e0       	ldi	r19, 0x00	; 0
    5b64:	3d 83       	std	Y+5, r19	; 0x05
    5b66:	2c 83       	std	Y+4, r18	; 0x04
    5b68:	8c 81       	ldd	r24, Y+4	; 0x04
    5b6a:	9d 81       	ldd	r25, Y+5	; 0x05
    5b6c:	81 30       	cpi	r24, 0x01	; 1
    5b6e:	91 05       	cpc	r25, r1
    5b70:	c1 f0       	breq	.+48     	; 0x5ba2 <ADC_enuInit+0x116>
    5b72:	2c 81       	ldd	r18, Y+4	; 0x04
    5b74:	3d 81       	ldd	r19, Y+5	; 0x05
    5b76:	22 30       	cpi	r18, 0x02	; 2
    5b78:	31 05       	cpc	r19, r1
    5b7a:	11 f1       	breq	.+68     	; 0x5bc0 <ADC_enuInit+0x134>
    5b7c:	8c 81       	ldd	r24, Y+4	; 0x04
    5b7e:	9d 81       	ldd	r25, Y+5	; 0x05
    5b80:	00 97       	sbiw	r24, 0x00	; 0
    5b82:	69 f5       	brne	.+90     	; 0x5bde <ADC_enuInit+0x152>
		case AREF_REF:
			/* REFS1_BIT_6 -> bit7   REFS0_BIT_6 -> bit6 */
			ADMUX &= ~(MASK_BIT << REFS0_SEL_BIT_6);
    5b84:	a7 e2       	ldi	r26, 0x27	; 39
    5b86:	b0 e0       	ldi	r27, 0x00	; 0
    5b88:	e7 e2       	ldi	r30, 0x27	; 39
    5b8a:	f0 e0       	ldi	r31, 0x00	; 0
    5b8c:	80 81       	ld	r24, Z
    5b8e:	8f 7b       	andi	r24, 0xBF	; 191
    5b90:	8c 93       	st	X, r24
			ADMUX &= ~(MASK_BIT << REFS1_SEL_BIT_7);
    5b92:	a7 e2       	ldi	r26, 0x27	; 39
    5b94:	b0 e0       	ldi	r27, 0x00	; 0
    5b96:	e7 e2       	ldi	r30, 0x27	; 39
    5b98:	f0 e0       	ldi	r31, 0x00	; 0
    5b9a:	80 81       	ld	r24, Z
    5b9c:	8f 77       	andi	r24, 0x7F	; 127
    5b9e:	8c 93       	st	X, r24
    5ba0:	20 c0       	rjmp	.+64     	; 0x5be2 <ADC_enuInit+0x156>
			break;
		case AVCC_REF:
			/* REFS1 -> bit7   REFS0 -> bit6 */
			ADMUX |= (MASK_BIT << REFS0_SEL_BIT_6);
    5ba2:	a7 e2       	ldi	r26, 0x27	; 39
    5ba4:	b0 e0       	ldi	r27, 0x00	; 0
    5ba6:	e7 e2       	ldi	r30, 0x27	; 39
    5ba8:	f0 e0       	ldi	r31, 0x00	; 0
    5baa:	80 81       	ld	r24, Z
    5bac:	80 64       	ori	r24, 0x40	; 64
    5bae:	8c 93       	st	X, r24
			ADMUX &= ~(MASK_BIT << REFS1_SEL_BIT_7);
    5bb0:	a7 e2       	ldi	r26, 0x27	; 39
    5bb2:	b0 e0       	ldi	r27, 0x00	; 0
    5bb4:	e7 e2       	ldi	r30, 0x27	; 39
    5bb6:	f0 e0       	ldi	r31, 0x00	; 0
    5bb8:	80 81       	ld	r24, Z
    5bba:	8f 77       	andi	r24, 0x7F	; 127
    5bbc:	8c 93       	st	X, r24
    5bbe:	11 c0       	rjmp	.+34     	; 0x5be2 <ADC_enuInit+0x156>
			break;
		case INTERNAL_REF:
			/* REFS1 -> bit7   REFS0 -> bit6 */
			ADMUX |= (MASK_BIT << REFS0_SEL_BIT_6);
    5bc0:	a7 e2       	ldi	r26, 0x27	; 39
    5bc2:	b0 e0       	ldi	r27, 0x00	; 0
    5bc4:	e7 e2       	ldi	r30, 0x27	; 39
    5bc6:	f0 e0       	ldi	r31, 0x00	; 0
    5bc8:	80 81       	ld	r24, Z
    5bca:	80 64       	ori	r24, 0x40	; 64
    5bcc:	8c 93       	st	X, r24
			ADMUX |= (MASK_BIT << REFS1_SEL_BIT_7);
    5bce:	a7 e2       	ldi	r26, 0x27	; 39
    5bd0:	b0 e0       	ldi	r27, 0x00	; 0
    5bd2:	e7 e2       	ldi	r30, 0x27	; 39
    5bd4:	f0 e0       	ldi	r31, 0x00	; 0
    5bd6:	80 81       	ld	r24, Z
    5bd8:	80 68       	ori	r24, 0x80	; 128
    5bda:	8c 93       	st	X, r24
    5bdc:	02 c0       	rjmp	.+4      	; 0x5be2 <ADC_enuInit+0x156>
			break;
		default:
			Local_enuErrorState = ES_OUT_OF_RANGE;
    5bde:	82 e0       	ldi	r24, 0x02	; 2
    5be0:	89 83       	std	Y+1, r24	; 0x01
		}
		/***********************************************************************
		 ************** Data Adjust Direction Initialization *******************
		 **********************************************************************/

		if (ES_OUT_OF_RANGE != Local_enuErrorState) {
    5be2:	89 81       	ldd	r24, Y+1	; 0x01
    5be4:	82 30       	cpi	r24, 0x02	; 2
    5be6:	f9 f0       	breq	.+62     	; 0x5c26 <ADC_enuInit+0x19a>
			if (Copy_strADC_Configs.ADJ_Direction == ADC_LEFT_ADJ) {
    5be8:	8b 81       	ldd	r24, Y+3	; 0x03
    5bea:	80 78       	andi	r24, 0x80	; 128
    5bec:	88 23       	and	r24, r24
    5bee:	51 f4       	brne	.+20     	; 0x5c04 <ADC_enuInit+0x178>
				ADC_DataADJ_Direction = ADC_LEFT_ADJ;
    5bf0:	10 92 36 02 	sts	0x0236, r1
				/******* ADLAR is Bit 5 of ADMUX ******/
				ADMUX |= (MASK_BIT << ADLAR_BIT_5);
    5bf4:	a7 e2       	ldi	r26, 0x27	; 39
    5bf6:	b0 e0       	ldi	r27, 0x00	; 0
    5bf8:	e7 e2       	ldi	r30, 0x27	; 39
    5bfa:	f0 e0       	ldi	r31, 0x00	; 0
    5bfc:	80 81       	ld	r24, Z
    5bfe:	80 62       	ori	r24, 0x20	; 32
    5c00:	8c 93       	st	X, r24
    5c02:	11 c0       	rjmp	.+34     	; 0x5c26 <ADC_enuInit+0x19a>
			} else if (Copy_strADC_Configs.ADJ_Direction == ADC_RIGHT_ADJ) {
    5c04:	8b 81       	ldd	r24, Y+3	; 0x03
    5c06:	80 78       	andi	r24, 0x80	; 128
    5c08:	88 23       	and	r24, r24
    5c0a:	59 f0       	breq	.+22     	; 0x5c22 <ADC_enuInit+0x196>
				ADC_DataADJ_Direction = ADC_RIGHT_ADJ;
    5c0c:	81 e0       	ldi	r24, 0x01	; 1
    5c0e:	80 93 36 02 	sts	0x0236, r24
				/******* ADLAR is Bit 5 of ADMUX ******/
				ADMUX &= ~(MASK_BIT << ADLAR_BIT_5);
    5c12:	a7 e2       	ldi	r26, 0x27	; 39
    5c14:	b0 e0       	ldi	r27, 0x00	; 0
    5c16:	e7 e2       	ldi	r30, 0x27	; 39
    5c18:	f0 e0       	ldi	r31, 0x00	; 0
    5c1a:	80 81       	ld	r24, Z
    5c1c:	8f 7d       	andi	r24, 0xDF	; 223
    5c1e:	8c 93       	st	X, r24
    5c20:	02 c0       	rjmp	.+4      	; 0x5c26 <ADC_enuInit+0x19a>
			} else {
				Local_enuErrorState = ES_OUT_OF_RANGE;
    5c22:	82 e0       	ldi	r24, 0x02	; 2
    5c24:	89 83       	std	Y+1, r24	; 0x01
		}
		/**********************************************************************************
		 ************ ADC INT source and channel select Initialization ********************
		 **********************************************************************************/

		if (ES_OUT_OF_RANGE != Local_enuErrorState) {
    5c26:	89 81       	ldd	r24, Y+1	; 0x01
    5c28:	82 30       	cpi	r24, 0x02	; 2
    5c2a:	09 f4       	brne	.+2      	; 0x5c2e <ADC_enuInit+0x1a2>
    5c2c:	76 c0       	rjmp	.+236    	; 0x5d1a <ADC_enuInit+0x28e>
			if (Copy_strADC_Configs.INT_Src <= ADC_TIMER_1_CAPTURE_EVENT) {
    5c2e:	8a 81       	ldd	r24, Y+2	; 0x02
    5c30:	98 2f       	mov	r25, r24
    5c32:	92 95       	swap	r25
    5c34:	96 95       	lsr	r25
    5c36:	96 95       	lsr	r25
    5c38:	93 70       	andi	r25, 0x03	; 3
    5c3a:	8b 81       	ldd	r24, Y+3	; 0x03
    5c3c:	81 70       	andi	r24, 0x01	; 1
    5c3e:	88 0f       	add	r24, r24
    5c40:	88 0f       	add	r24, r24
    5c42:	89 2b       	or	r24, r25
    5c44:	88 2f       	mov	r24, r24
    5c46:	90 e0       	ldi	r25, 0x00	; 0
    5c48:	88 30       	cpi	r24, 0x08	; 8
    5c4a:	91 05       	cpc	r25, r1
    5c4c:	0c f0       	brlt	.+2      	; 0x5c50 <ADC_enuInit+0x1c4>
    5c4e:	63 c0       	rjmp	.+198    	; 0x5d16 <ADC_enuInit+0x28a>
				// we disable it first till we adjust SFIOR Bits first then enable it again as
				// if it was enabled previously from previous call of the function and i called it again
				// the following masking process will force the ADC to free running mode as its bits will be 000

				ADCSRA &= ~(MASK_BIT << ADC_AUTO_TRIGGER_BIT_5);
    5c50:	a6 e2       	ldi	r26, 0x26	; 38
    5c52:	b0 e0       	ldi	r27, 0x00	; 0
    5c54:	e6 e2       	ldi	r30, 0x26	; 38
    5c56:	f0 e0       	ldi	r31, 0x00	; 0
    5c58:	80 81       	ld	r24, Z
    5c5a:	8f 7d       	andi	r24, 0xDF	; 223
    5c5c:	8c 93       	st	X, r24

				SFIOR &= SFIOR_MASK_VALUE; //0x0001 1111
    5c5e:	a0 e5       	ldi	r26, 0x50	; 80
    5c60:	b0 e0       	ldi	r27, 0x00	; 0
    5c62:	e0 e5       	ldi	r30, 0x50	; 80
    5c64:	f0 e0       	ldi	r31, 0x00	; 0
    5c66:	80 81       	ld	r24, Z
    5c68:	8f 71       	andi	r24, 0x1F	; 31
    5c6a:	8c 93       	st	X, r24
				SFIOR |= (Copy_strADC_Configs.INT_Src << ADC_TRIGGER_SELECT_BIT_5); // here we set the ADTS
    5c6c:	a0 e5       	ldi	r26, 0x50	; 80
    5c6e:	b0 e0       	ldi	r27, 0x00	; 0
    5c70:	e0 e5       	ldi	r30, 0x50	; 80
    5c72:	f0 e0       	ldi	r31, 0x00	; 0
    5c74:	80 81       	ld	r24, Z
    5c76:	28 2f       	mov	r18, r24
    5c78:	8a 81       	ldd	r24, Y+2	; 0x02
    5c7a:	98 2f       	mov	r25, r24
    5c7c:	92 95       	swap	r25
    5c7e:	96 95       	lsr	r25
    5c80:	96 95       	lsr	r25
    5c82:	93 70       	andi	r25, 0x03	; 3
    5c84:	8b 81       	ldd	r24, Y+3	; 0x03
    5c86:	81 70       	andi	r24, 0x01	; 1
    5c88:	88 0f       	add	r24, r24
    5c8a:	88 0f       	add	r24, r24
    5c8c:	89 2b       	or	r24, r25
    5c8e:	88 2f       	mov	r24, r24
    5c90:	90 e0       	ldi	r25, 0x00	; 0
    5c92:	88 0f       	add	r24, r24
    5c94:	99 1f       	adc	r25, r25
    5c96:	82 95       	swap	r24
    5c98:	92 95       	swap	r25
    5c9a:	90 7f       	andi	r25, 0xF0	; 240
    5c9c:	98 27       	eor	r25, r24
    5c9e:	80 7f       	andi	r24, 0xF0	; 240
    5ca0:	98 27       	eor	r25, r24
    5ca2:	82 2b       	or	r24, r18
    5ca4:	8c 93       	st	X, r24

				ADCSRA |= (MASK_BIT << ADC_AUTO_TRIGGER_BIT_5); // without this one set...selecting interrupt source has no effect
    5ca6:	a6 e2       	ldi	r26, 0x26	; 38
    5ca8:	b0 e0       	ldi	r27, 0x00	; 0
    5caa:	e6 e2       	ldi	r30, 0x26	; 38
    5cac:	f0 e0       	ldi	r31, 0x00	; 0
    5cae:	80 81       	ld	r24, Z
    5cb0:	80 62       	ori	r24, 0x20	; 32
    5cb2:	8c 93       	st	X, r24

				if(Copy_strADC_Configs.INT_Src == ADC_FREE_RUNNIG){
    5cb4:	8a 81       	ldd	r24, Y+2	; 0x02
    5cb6:	98 2f       	mov	r25, r24
    5cb8:	92 95       	swap	r25
    5cba:	96 95       	lsr	r25
    5cbc:	96 95       	lsr	r25
    5cbe:	93 70       	andi	r25, 0x03	; 3
    5cc0:	8b 81       	ldd	r24, Y+3	; 0x03
    5cc2:	81 70       	andi	r24, 0x01	; 1
    5cc4:	88 0f       	add	r24, r24
    5cc6:	88 0f       	add	r24, r24
    5cc8:	89 2b       	or	r24, r25
    5cca:	88 23       	and	r24, r24
    5ccc:	39 f4       	brne	.+14     	; 0x5cdc <ADC_enuInit+0x250>
					// if it is free running mode we start conversion for the first time only
					ADCSRA |= (MASK_BIT << ADC_START_CONVERSION_BIT);
    5cce:	a6 e2       	ldi	r26, 0x26	; 38
    5cd0:	b0 e0       	ldi	r27, 0x00	; 0
    5cd2:	e6 e2       	ldi	r30, 0x26	; 38
    5cd4:	f0 e0       	ldi	r31, 0x00	; 0
    5cd6:	80 81       	ld	r24, Z
    5cd8:	80 64       	ori	r24, 0x40	; 64
    5cda:	8c 93       	st	X, r24
				}

				if (Copy_strADC_Configs.ChannelNum <= ADC_MAX_CHANNEL_NUM) {
    5cdc:	8a 81       	ldd	r24, Y+2	; 0x02
    5cde:	8f 73       	andi	r24, 0x3F	; 63
    5ce0:	88 2f       	mov	r24, r24
    5ce2:	90 e0       	ldi	r25, 0x00	; 0
    5ce4:	80 32       	cpi	r24, 0x20	; 32
    5ce6:	91 05       	cpc	r25, r1
    5ce8:	9c f4       	brge	.+38     	; 0x5d10 <ADC_enuInit+0x284>
					// in single ended channel the channel number is same with pin number
					ADMUX &= ~ADMUX_CHANNELS_MASK_VALUE;  //0xddd0 0000 at ADMUX
    5cea:	a7 e2       	ldi	r26, 0x27	; 39
    5cec:	b0 e0       	ldi	r27, 0x00	; 0
    5cee:	e7 e2       	ldi	r30, 0x27	; 39
    5cf0:	f0 e0       	ldi	r31, 0x00	; 0
    5cf2:	80 81       	ld	r24, Z
    5cf4:	80 7e       	andi	r24, 0xE0	; 224
    5cf6:	8c 93       	st	X, r24
					ADMUX |= Copy_strADC_Configs.ChannelNum;
    5cf8:	a7 e2       	ldi	r26, 0x27	; 39
    5cfa:	b0 e0       	ldi	r27, 0x00	; 0
    5cfc:	e7 e2       	ldi	r30, 0x27	; 39
    5cfe:	f0 e0       	ldi	r31, 0x00	; 0
    5d00:	90 81       	ld	r25, Z
    5d02:	8a 81       	ldd	r24, Y+2	; 0x02
    5d04:	8f 73       	andi	r24, 0x3F	; 63
    5d06:	89 2b       	or	r24, r25
    5d08:	8c 93       	st	X, r24

					Local_enuErrorState = ES_OK;
    5d0a:	81 e0       	ldi	r24, 0x01	; 1
    5d0c:	89 83       	std	Y+1, r24	; 0x01
    5d0e:	05 c0       	rjmp	.+10     	; 0x5d1a <ADC_enuInit+0x28e>
				} else {
					Local_enuErrorState = ES_OUT_OF_RANGE;
    5d10:	82 e0       	ldi	r24, 0x02	; 2
    5d12:	89 83       	std	Y+1, r24	; 0x01
    5d14:	02 c0       	rjmp	.+4      	; 0x5d1a <ADC_enuInit+0x28e>
				}
			} else {
				Local_enuErrorState = ES_OUT_OF_RANGE;
    5d16:	82 e0       	ldi	r24, 0x02	; 2
    5d18:	89 83       	std	Y+1, r24	; 0x01
			}
		}

	}

	ADCSRA |= (MASK_BIT << ADC_INT_ENABLE_BIT_3);//enable ADC Interrupt
    5d1a:	a6 e2       	ldi	r26, 0x26	; 38
    5d1c:	b0 e0       	ldi	r27, 0x00	; 0
    5d1e:	e6 e2       	ldi	r30, 0x26	; 38
    5d20:	f0 e0       	ldi	r31, 0x00	; 0
    5d22:	80 81       	ld	r24, Z
    5d24:	88 60       	ori	r24, 0x08	; 8
    5d26:	8c 93       	st	X, r24
	ADCSRA |= (MASK_BIT << ADC_ENABLE_BIT_7);	// enable ADC Module
    5d28:	a6 e2       	ldi	r26, 0x26	; 38
    5d2a:	b0 e0       	ldi	r27, 0x00	; 0
    5d2c:	e6 e2       	ldi	r30, 0x26	; 38
    5d2e:	f0 e0       	ldi	r31, 0x00	; 0
    5d30:	80 81       	ld	r24, Z
    5d32:	80 68       	ori	r24, 0x80	; 128
    5d34:	8c 93       	st	X, r24



	return Local_enuErrorState;
    5d36:	89 81       	ldd	r24, Y+1	; 0x01
}
    5d38:	27 96       	adiw	r28, 0x07	; 7
    5d3a:	0f b6       	in	r0, 0x3f	; 63
    5d3c:	f8 94       	cli
    5d3e:	de bf       	out	0x3e, r29	; 62
    5d40:	0f be       	out	0x3f, r0	; 63
    5d42:	cd bf       	out	0x3d, r28	; 61
    5d44:	cf 91       	pop	r28
    5d46:	df 91       	pop	r29
    5d48:	08 95       	ret

00005d4a <ADC_enuStart_Conversion>:

ES_t ADC_enuStart_Conversion(void) {
    5d4a:	df 93       	push	r29
    5d4c:	cf 93       	push	r28
    5d4e:	0f 92       	push	r0
    5d50:	cd b7       	in	r28, 0x3d	; 61
    5d52:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    5d54:	19 82       	std	Y+1, r1	; 0x01

	ADCSRA |= (MASK_BIT << ADC_START_CONVERSION_BIT);
    5d56:	a6 e2       	ldi	r26, 0x26	; 38
    5d58:	b0 e0       	ldi	r27, 0x00	; 0
    5d5a:	e6 e2       	ldi	r30, 0x26	; 38
    5d5c:	f0 e0       	ldi	r31, 0x00	; 0
    5d5e:	80 81       	ld	r24, Z
    5d60:	80 64       	ori	r24, 0x40	; 64
    5d62:	8c 93       	st	X, r24

	Local_enuErrorState = ES_OK;
    5d64:	81 e0       	ldi	r24, 0x01	; 1
    5d66:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    5d68:	89 81       	ldd	r24, Y+1	; 0x01
}
    5d6a:	0f 90       	pop	r0
    5d6c:	cf 91       	pop	r28
    5d6e:	df 91       	pop	r29
    5d70:	08 95       	ret

00005d72 <ADC_enuRead_HighADC_Registers>:
/*************************************************************************
 * This function only reads the high 8 bits no matter the adjustment
 * in LEFT ADJ it reads ADCH
 * in RIGHT ADJ it reads 2bits from ADCH and 6bits from ADCL
 ************************************************************************/
ES_t ADC_enuRead_HighADC_Registers(u8 * Copy_pu8HighReg_Value) {
    5d72:	df 93       	push	r29
    5d74:	cf 93       	push	r28
    5d76:	00 d0       	rcall	.+0      	; 0x5d78 <ADC_enuRead_HighADC_Registers+0x6>
    5d78:	0f 92       	push	r0
    5d7a:	cd b7       	in	r28, 0x3d	; 61
    5d7c:	de b7       	in	r29, 0x3e	; 62
    5d7e:	9b 83       	std	Y+3, r25	; 0x03
    5d80:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    5d82:	19 82       	std	Y+1, r1	; 0x01

	if(ADC_DataADJ_Direction == ADC_LEFT_ADJ){
    5d84:	80 91 36 02 	lds	r24, 0x0236
    5d88:	88 23       	and	r24, r24
    5d8a:	49 f4       	brne	.+18     	; 0x5d9e <ADC_enuRead_HighADC_Registers+0x2c>
		/*
		 * ADCH		BIT_9....2
		 * ADCL		Ignored
		 */
		*Copy_pu8HighReg_Value = ADCH;
    5d8c:	e5 e2       	ldi	r30, 0x25	; 37
    5d8e:	f0 e0       	ldi	r31, 0x00	; 0
    5d90:	80 81       	ld	r24, Z
    5d92:	ea 81       	ldd	r30, Y+2	; 0x02
    5d94:	fb 81       	ldd	r31, Y+3	; 0x03
    5d96:	80 83       	st	Z, r24

		Local_enuErrorState = ES_OK;
    5d98:	81 e0       	ldi	r24, 0x01	; 1
    5d9a:	89 83       	std	Y+1, r24	; 0x01
    5d9c:	20 c0       	rjmp	.+64     	; 0x5dde <ADC_enuRead_HighADC_Registers+0x6c>
	else{
		/*
		 * ADCH		BIT_9,8
		 * ADCL		BIT_7...0
		 */
		*Copy_pu8HighReg_Value = (ADCL >> 2);  //shifts 2 bit to GET the 6 MSBs
    5d9e:	e4 e2       	ldi	r30, 0x24	; 36
    5da0:	f0 e0       	ldi	r31, 0x00	; 0
    5da2:	80 81       	ld	r24, Z
    5da4:	86 95       	lsr	r24
    5da6:	86 95       	lsr	r24
    5da8:	ea 81       	ldd	r30, Y+2	; 0x02
    5daa:	fb 81       	ldd	r31, Y+3	; 0x03
    5dac:	80 83       	st	Z, r24
		*Copy_pu8HighReg_Value |= (ADCH << 6);//shifts the 2LSBs of ADCH to be in front of the 6 bits of ADCL
    5dae:	ea 81       	ldd	r30, Y+2	; 0x02
    5db0:	fb 81       	ldd	r31, Y+3	; 0x03
    5db2:	80 81       	ld	r24, Z
    5db4:	28 2f       	mov	r18, r24
    5db6:	e5 e2       	ldi	r30, 0x25	; 37
    5db8:	f0 e0       	ldi	r31, 0x00	; 0
    5dba:	80 81       	ld	r24, Z
    5dbc:	88 2f       	mov	r24, r24
    5dbe:	90 e0       	ldi	r25, 0x00	; 0
    5dc0:	00 24       	eor	r0, r0
    5dc2:	96 95       	lsr	r25
    5dc4:	87 95       	ror	r24
    5dc6:	07 94       	ror	r0
    5dc8:	96 95       	lsr	r25
    5dca:	87 95       	ror	r24
    5dcc:	07 94       	ror	r0
    5dce:	98 2f       	mov	r25, r24
    5dd0:	80 2d       	mov	r24, r0
    5dd2:	82 2b       	or	r24, r18
    5dd4:	ea 81       	ldd	r30, Y+2	; 0x02
    5dd6:	fb 81       	ldd	r31, Y+3	; 0x03
    5dd8:	80 83       	st	Z, r24

		Local_enuErrorState = ES_OK;
    5dda:	81 e0       	ldi	r24, 0x01	; 1
    5ddc:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    5dde:	89 81       	ldd	r24, Y+1	; 0x01
}
    5de0:	0f 90       	pop	r0
    5de2:	0f 90       	pop	r0
    5de4:	0f 90       	pop	r0
    5de6:	cf 91       	pop	r28
    5de8:	df 91       	pop	r29
    5dea:	08 95       	ret

00005dec <ADC_enuFully_ReadADC_Register>:
/*************************************************************************
 * This function reads all 10 bits no matter the adjustment
 ************************************************************************/
ES_t ADC_enuFully_ReadADC_Register(u16 * Copy_pu16Full_Value) {
    5dec:	df 93       	push	r29
    5dee:	cf 93       	push	r28
    5df0:	00 d0       	rcall	.+0      	; 0x5df2 <ADC_enuFully_ReadADC_Register+0x6>
    5df2:	0f 92       	push	r0
    5df4:	cd b7       	in	r28, 0x3d	; 61
    5df6:	de b7       	in	r29, 0x3e	; 62
    5df8:	9b 83       	std	Y+3, r25	; 0x03
    5dfa:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    5dfc:	19 82       	std	Y+1, r1	; 0x01

	if(ADC_DataADJ_Direction == ADC_LEFT_ADJ){
    5dfe:	80 91 36 02 	lds	r24, 0x0236
    5e02:	88 23       	and	r24, r24
    5e04:	19 f5       	brne	.+70     	; 0x5e4c <ADC_enuFully_ReadADC_Register+0x60>
		/*
		 * ADCH		BIT_9....2
		 * ADCL		BIT_1,0
		 */
		(*Copy_pu16Full_Value) = (ADCL >> 6); //shifts 6 bit to GET the 2 MSBs
    5e06:	e4 e2       	ldi	r30, 0x24	; 36
    5e08:	f0 e0       	ldi	r31, 0x00	; 0
    5e0a:	80 81       	ld	r24, Z
    5e0c:	82 95       	swap	r24
    5e0e:	86 95       	lsr	r24
    5e10:	86 95       	lsr	r24
    5e12:	83 70       	andi	r24, 0x03	; 3
    5e14:	88 2f       	mov	r24, r24
    5e16:	90 e0       	ldi	r25, 0x00	; 0
    5e18:	ea 81       	ldd	r30, Y+2	; 0x02
    5e1a:	fb 81       	ldd	r31, Y+3	; 0x03
    5e1c:	91 83       	std	Z+1, r25	; 0x01
    5e1e:	80 83       	st	Z, r24
		(*Copy_pu16Full_Value) |= ((u16) ADCH << 2);
    5e20:	ea 81       	ldd	r30, Y+2	; 0x02
    5e22:	fb 81       	ldd	r31, Y+3	; 0x03
    5e24:	20 81       	ld	r18, Z
    5e26:	31 81       	ldd	r19, Z+1	; 0x01
    5e28:	e5 e2       	ldi	r30, 0x25	; 37
    5e2a:	f0 e0       	ldi	r31, 0x00	; 0
    5e2c:	80 81       	ld	r24, Z
    5e2e:	88 2f       	mov	r24, r24
    5e30:	90 e0       	ldi	r25, 0x00	; 0
    5e32:	88 0f       	add	r24, r24
    5e34:	99 1f       	adc	r25, r25
    5e36:	88 0f       	add	r24, r24
    5e38:	99 1f       	adc	r25, r25
    5e3a:	82 2b       	or	r24, r18
    5e3c:	93 2b       	or	r25, r19
    5e3e:	ea 81       	ldd	r30, Y+2	; 0x02
    5e40:	fb 81       	ldd	r31, Y+3	; 0x03
    5e42:	91 83       	std	Z+1, r25	; 0x01
    5e44:	80 83       	st	Z, r24

		Local_enuErrorState = ES_OK;
    5e46:	81 e0       	ldi	r24, 0x01	; 1
    5e48:	89 83       	std	Y+1, r24	; 0x01
    5e4a:	20 c0       	rjmp	.+64     	; 0x5e8c <ADC_enuFully_ReadADC_Register+0xa0>
	}
	else if(ADC_DataADJ_Direction == ADC_RIGHT_ADJ){
    5e4c:	80 91 36 02 	lds	r24, 0x0236
    5e50:	81 30       	cpi	r24, 0x01	; 1
    5e52:	e1 f4       	brne	.+56     	; 0x5e8c <ADC_enuFully_ReadADC_Register+0xa0>
		(*Copy_pu16Full_Value) = ADCL;
    5e54:	e4 e2       	ldi	r30, 0x24	; 36
    5e56:	f0 e0       	ldi	r31, 0x00	; 0
    5e58:	80 81       	ld	r24, Z
    5e5a:	88 2f       	mov	r24, r24
    5e5c:	90 e0       	ldi	r25, 0x00	; 0
    5e5e:	ea 81       	ldd	r30, Y+2	; 0x02
    5e60:	fb 81       	ldd	r31, Y+3	; 0x03
    5e62:	91 83       	std	Z+1, r25	; 0x01
    5e64:	80 83       	st	Z, r24
		(*Copy_pu16Full_Value) |= ((u16)ADCH << 8);
    5e66:	ea 81       	ldd	r30, Y+2	; 0x02
    5e68:	fb 81       	ldd	r31, Y+3	; 0x03
    5e6a:	20 81       	ld	r18, Z
    5e6c:	31 81       	ldd	r19, Z+1	; 0x01
    5e6e:	e5 e2       	ldi	r30, 0x25	; 37
    5e70:	f0 e0       	ldi	r31, 0x00	; 0
    5e72:	80 81       	ld	r24, Z
    5e74:	88 2f       	mov	r24, r24
    5e76:	90 e0       	ldi	r25, 0x00	; 0
    5e78:	98 2f       	mov	r25, r24
    5e7a:	88 27       	eor	r24, r24
    5e7c:	82 2b       	or	r24, r18
    5e7e:	93 2b       	or	r25, r19
    5e80:	ea 81       	ldd	r30, Y+2	; 0x02
    5e82:	fb 81       	ldd	r31, Y+3	; 0x03
    5e84:	91 83       	std	Z+1, r25	; 0x01
    5e86:	80 83       	st	Z, r24

		Local_enuErrorState = ES_OK;
    5e88:	81 e0       	ldi	r24, 0x01	; 1
    5e8a:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    5e8c:	89 81       	ldd	r24, Y+1	; 0x01
}
    5e8e:	0f 90       	pop	r0
    5e90:	0f 90       	pop	r0
    5e92:	0f 90       	pop	r0
    5e94:	cf 91       	pop	r28
    5e96:	df 91       	pop	r29
    5e98:	08 95       	ret

00005e9a <ADC_enuSetAutoTriggering_EN>:

/*************************************************************************
 * This function enables auto triggering and sets the bits for the desired INT Source
 ************************************************************************/
ES_t  ADC_enuSetAutoTriggering_EN(ADC_INT_Sources_enuType Copy_u8INT_Source, bool Copy_enuBooleanValue){
    5e9a:	df 93       	push	r29
    5e9c:	cf 93       	push	r28
    5e9e:	00 d0       	rcall	.+0      	; 0x5ea0 <ADC_enuSetAutoTriggering_EN+0x6>
    5ea0:	0f 92       	push	r0
    5ea2:	cd b7       	in	r28, 0x3d	; 61
    5ea4:	de b7       	in	r29, 0x3e	; 62
    5ea6:	8a 83       	std	Y+2, r24	; 0x02
    5ea8:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    5eaa:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuBooleanValue == true){
    5eac:	8b 81       	ldd	r24, Y+3	; 0x03
    5eae:	81 30       	cpi	r24, 0x01	; 1
    5eb0:	d9 f5       	brne	.+118    	; 0x5f28 <ADC_enuSetAutoTriggering_EN+0x8e>
		if (Copy_u8INT_Source <= ADC_TIMER_1_CAPTURE_EVENT
    5eb2:	8a 81       	ldd	r24, Y+2	; 0x02
    5eb4:	88 30       	cpi	r24, 0x08	; 8
    5eb6:	a8 f5       	brcc	.+106    	; 0x5f22 <ADC_enuSetAutoTriggering_EN+0x88>
				&& Copy_u8INT_Source >= ADC_FREE_RUNNIG) {
	// we disable it first till we adjust SFIOR Bits first then enable it again as
	// if it was enabled previously from previous call of the function and i called it again
	// the following masking process will force the ADC to free running mode as its bits will be 000

			ADCSRA &= ~(MASK_BIT << ADC_AUTO_TRIGGER_BIT_5);
    5eb8:	a6 e2       	ldi	r26, 0x26	; 38
    5eba:	b0 e0       	ldi	r27, 0x00	; 0
    5ebc:	e6 e2       	ldi	r30, 0x26	; 38
    5ebe:	f0 e0       	ldi	r31, 0x00	; 0
    5ec0:	80 81       	ld	r24, Z
    5ec2:	8f 7d       	andi	r24, 0xDF	; 223
    5ec4:	8c 93       	st	X, r24

			SFIOR &= SFIOR_MASK_VALUE; //0x0001 1111
    5ec6:	a0 e5       	ldi	r26, 0x50	; 80
    5ec8:	b0 e0       	ldi	r27, 0x00	; 0
    5eca:	e0 e5       	ldi	r30, 0x50	; 80
    5ecc:	f0 e0       	ldi	r31, 0x00	; 0
    5ece:	80 81       	ld	r24, Z
    5ed0:	8f 71       	andi	r24, 0x1F	; 31
    5ed2:	8c 93       	st	X, r24
			SFIOR |= (Copy_u8INT_Source << ADC_TRIGGER_SELECT_BIT_5); // here we set the ADTS
    5ed4:	a0 e5       	ldi	r26, 0x50	; 80
    5ed6:	b0 e0       	ldi	r27, 0x00	; 0
    5ed8:	e0 e5       	ldi	r30, 0x50	; 80
    5eda:	f0 e0       	ldi	r31, 0x00	; 0
    5edc:	80 81       	ld	r24, Z
    5ede:	28 2f       	mov	r18, r24
    5ee0:	8a 81       	ldd	r24, Y+2	; 0x02
    5ee2:	88 2f       	mov	r24, r24
    5ee4:	90 e0       	ldi	r25, 0x00	; 0
    5ee6:	88 0f       	add	r24, r24
    5ee8:	99 1f       	adc	r25, r25
    5eea:	82 95       	swap	r24
    5eec:	92 95       	swap	r25
    5eee:	90 7f       	andi	r25, 0xF0	; 240
    5ef0:	98 27       	eor	r25, r24
    5ef2:	80 7f       	andi	r24, 0xF0	; 240
    5ef4:	98 27       	eor	r25, r24
    5ef6:	82 2b       	or	r24, r18
    5ef8:	8c 93       	st	X, r24

			ADCSRA |= (MASK_BIT << ADC_AUTO_TRIGGER_BIT_5); // without this one set...selecting interrupt source has no effect
    5efa:	a6 e2       	ldi	r26, 0x26	; 38
    5efc:	b0 e0       	ldi	r27, 0x00	; 0
    5efe:	e6 e2       	ldi	r30, 0x26	; 38
    5f00:	f0 e0       	ldi	r31, 0x00	; 0
    5f02:	80 81       	ld	r24, Z
    5f04:	80 62       	ori	r24, 0x20	; 32
    5f06:	8c 93       	st	X, r24

			if(Copy_u8INT_Source == ADC_FREE_RUNNIG){
    5f08:	8a 81       	ldd	r24, Y+2	; 0x02
    5f0a:	88 23       	and	r24, r24
    5f0c:	39 f4       	brne	.+14     	; 0x5f1c <ADC_enuSetAutoTriggering_EN+0x82>
				// if it is free running mode we start conversion for the first time only
				ADCSRA |= (MASK_BIT << ADC_START_CONVERSION_BIT);
    5f0e:	a6 e2       	ldi	r26, 0x26	; 38
    5f10:	b0 e0       	ldi	r27, 0x00	; 0
    5f12:	e6 e2       	ldi	r30, 0x26	; 38
    5f14:	f0 e0       	ldi	r31, 0x00	; 0
    5f16:	80 81       	ld	r24, Z
    5f18:	80 64       	ori	r24, 0x40	; 64
    5f1a:	8c 93       	st	X, r24
			}
			Local_enuErrorState = ES_OK;
    5f1c:	81 e0       	ldi	r24, 0x01	; 1
    5f1e:	89 83       	std	Y+1, r24	; 0x01
    5f20:	0d c0       	rjmp	.+26     	; 0x5f3c <ADC_enuSetAutoTriggering_EN+0xa2>
		} else {
			Local_enuErrorState = ES_OUT_OF_RANGE;
    5f22:	82 e0       	ldi	r24, 0x02	; 2
    5f24:	89 83       	std	Y+1, r24	; 0x01
    5f26:	0a c0       	rjmp	.+20     	; 0x5f3c <ADC_enuSetAutoTriggering_EN+0xa2>
		}
	}
	else if(Copy_enuBooleanValue == false){
    5f28:	8b 81       	ldd	r24, Y+3	; 0x03
    5f2a:	88 23       	and	r24, r24
    5f2c:	39 f4       	brne	.+14     	; 0x5f3c <ADC_enuSetAutoTriggering_EN+0xa2>
		ADCSRA &= ~(MASK_BIT << ADC_AUTO_TRIGGER_BIT_5);
    5f2e:	a6 e2       	ldi	r26, 0x26	; 38
    5f30:	b0 e0       	ldi	r27, 0x00	; 0
    5f32:	e6 e2       	ldi	r30, 0x26	; 38
    5f34:	f0 e0       	ldi	r31, 0x00	; 0
    5f36:	80 81       	ld	r24, Z
    5f38:	8f 7d       	andi	r24, 0xDF	; 223
    5f3a:	8c 93       	st	X, r24
	}


	return Local_enuErrorState;
    5f3c:	89 81       	ldd	r24, Y+1	; 0x01
}
    5f3e:	0f 90       	pop	r0
    5f40:	0f 90       	pop	r0
    5f42:	0f 90       	pop	r0
    5f44:	cf 91       	pop	r28
    5f46:	df 91       	pop	r29
    5f48:	08 95       	ret

00005f4a <ADC_enuSelect_Channel>:

/*************************************************************************
 * This function selects which channel to use from ADC MUX and activate it
 ************************************************************************/
ES_t ADC_enuSelect_Channel(u8 Copy_u8Channel_ID) {
    5f4a:	df 93       	push	r29
    5f4c:	cf 93       	push	r28
    5f4e:	00 d0       	rcall	.+0      	; 0x5f50 <ADC_enuSelect_Channel+0x6>
    5f50:	cd b7       	in	r28, 0x3d	; 61
    5f52:	de b7       	in	r29, 0x3e	; 62
    5f54:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    5f56:	19 82       	std	Y+1, r1	; 0x01

	if (Copy_u8Channel_ID <= ADC_MAX_CHANNEL_NUM) {
    5f58:	8a 81       	ldd	r24, Y+2	; 0x02
    5f5a:	80 32       	cpi	r24, 0x20	; 32
    5f5c:	90 f4       	brcc	.+36     	; 0x5f82 <ADC_enuSelect_Channel+0x38>
// in single ended channel the channel number is same with pin number
		ADMUX &= ~ADMUX_CHANNELS_MASK_VALUE;  //0xddd0 0000 at ADMUX
    5f5e:	a7 e2       	ldi	r26, 0x27	; 39
    5f60:	b0 e0       	ldi	r27, 0x00	; 0
    5f62:	e7 e2       	ldi	r30, 0x27	; 39
    5f64:	f0 e0       	ldi	r31, 0x00	; 0
    5f66:	80 81       	ld	r24, Z
    5f68:	80 7e       	andi	r24, 0xE0	; 224
    5f6a:	8c 93       	st	X, r24
		ADMUX |= Copy_u8Channel_ID;
    5f6c:	a7 e2       	ldi	r26, 0x27	; 39
    5f6e:	b0 e0       	ldi	r27, 0x00	; 0
    5f70:	e7 e2       	ldi	r30, 0x27	; 39
    5f72:	f0 e0       	ldi	r31, 0x00	; 0
    5f74:	90 81       	ld	r25, Z
    5f76:	8a 81       	ldd	r24, Y+2	; 0x02
    5f78:	89 2b       	or	r24, r25
    5f7a:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    5f7c:	81 e0       	ldi	r24, 0x01	; 1
    5f7e:	89 83       	std	Y+1, r24	; 0x01
    5f80:	02 c0       	rjmp	.+4      	; 0x5f86 <ADC_enuSelect_Channel+0x3c>
	} else {
		Local_enuErrorState = ES_OUT_OF_RANGE;
    5f82:	82 e0       	ldi	r24, 0x02	; 2
    5f84:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enuErrorState;
    5f86:	89 81       	ldd	r24, Y+1	; 0x01
}
    5f88:	0f 90       	pop	r0
    5f8a:	0f 90       	pop	r0
    5f8c:	cf 91       	pop	r28
    5f8e:	df 91       	pop	r29
    5f90:	08 95       	ret

00005f92 <ADC_enuSetADC_Enable>:

ES_t  ADC_enuSetADC_Enable(bool Copy_enuBooleanValue){
    5f92:	df 93       	push	r29
    5f94:	cf 93       	push	r28
    5f96:	00 d0       	rcall	.+0      	; 0x5f98 <ADC_enuSetADC_Enable+0x6>
    5f98:	cd b7       	in	r28, 0x3d	; 61
    5f9a:	de b7       	in	r29, 0x3e	; 62
    5f9c:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    5f9e:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuBooleanValue == true){
    5fa0:	8a 81       	ldd	r24, Y+2	; 0x02
    5fa2:	81 30       	cpi	r24, 0x01	; 1
    5fa4:	51 f4       	brne	.+20     	; 0x5fba <ADC_enuSetADC_Enable+0x28>
		ADCSRA |= (MASK_BIT << ADC_ENABLE_BIT_7);
    5fa6:	a6 e2       	ldi	r26, 0x26	; 38
    5fa8:	b0 e0       	ldi	r27, 0x00	; 0
    5faa:	e6 e2       	ldi	r30, 0x26	; 38
    5fac:	f0 e0       	ldi	r31, 0x00	; 0
    5fae:	80 81       	ld	r24, Z
    5fb0:	80 68       	ori	r24, 0x80	; 128
    5fb2:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    5fb4:	81 e0       	ldi	r24, 0x01	; 1
    5fb6:	89 83       	std	Y+1, r24	; 0x01
    5fb8:	0c c0       	rjmp	.+24     	; 0x5fd2 <ADC_enuSetADC_Enable+0x40>
	}
	else if(Copy_enuBooleanValue == false){
    5fba:	8a 81       	ldd	r24, Y+2	; 0x02
    5fbc:	88 23       	and	r24, r24
    5fbe:	49 f4       	brne	.+18     	; 0x5fd2 <ADC_enuSetADC_Enable+0x40>
		ADCSRA &= ~(MASK_BIT << ADC_ENABLE_BIT_7);
    5fc0:	a6 e2       	ldi	r26, 0x26	; 38
    5fc2:	b0 e0       	ldi	r27, 0x00	; 0
    5fc4:	e6 e2       	ldi	r30, 0x26	; 38
    5fc6:	f0 e0       	ldi	r31, 0x00	; 0
    5fc8:	80 81       	ld	r24, Z
    5fca:	8f 77       	andi	r24, 0x7F	; 127
    5fcc:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    5fce:	81 e0       	ldi	r24, 0x01	; 1
    5fd0:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
    5fd2:	89 81       	ldd	r24, Y+1	; 0x01
}
    5fd4:	0f 90       	pop	r0
    5fd6:	0f 90       	pop	r0
    5fd8:	cf 91       	pop	r28
    5fda:	df 91       	pop	r29
    5fdc:	08 95       	ret

00005fde <ADC_enuSetADC_INT_EN>:

ES_t  ADC_enuSetADC_INT_EN(bool Copy_enuBooleanValue){
    5fde:	df 93       	push	r29
    5fe0:	cf 93       	push	r28
    5fe2:	00 d0       	rcall	.+0      	; 0x5fe4 <ADC_enuSetADC_INT_EN+0x6>
    5fe4:	cd b7       	in	r28, 0x3d	; 61
    5fe6:	de b7       	in	r29, 0x3e	; 62
    5fe8:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    5fea:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_enuBooleanValue == true){
    5fec:	8a 81       	ldd	r24, Y+2	; 0x02
    5fee:	81 30       	cpi	r24, 0x01	; 1
    5ff0:	51 f4       	brne	.+20     	; 0x6006 <ADC_enuSetADC_INT_EN+0x28>
		ADCSRA |= (MASK_BIT << ADC_INT_ENABLE_BIT_3);
    5ff2:	a6 e2       	ldi	r26, 0x26	; 38
    5ff4:	b0 e0       	ldi	r27, 0x00	; 0
    5ff6:	e6 e2       	ldi	r30, 0x26	; 38
    5ff8:	f0 e0       	ldi	r31, 0x00	; 0
    5ffa:	80 81       	ld	r24, Z
    5ffc:	88 60       	ori	r24, 0x08	; 8
    5ffe:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    6000:	81 e0       	ldi	r24, 0x01	; 1
    6002:	89 83       	std	Y+1, r24	; 0x01
    6004:	0c c0       	rjmp	.+24     	; 0x601e <ADC_enuSetADC_INT_EN+0x40>
	}
	else if(Copy_enuBooleanValue == false){
    6006:	8a 81       	ldd	r24, Y+2	; 0x02
    6008:	88 23       	and	r24, r24
    600a:	49 f4       	brne	.+18     	; 0x601e <ADC_enuSetADC_INT_EN+0x40>
		ADCSRA &= ~(MASK_BIT << ADC_INT_ENABLE_BIT_3);
    600c:	a6 e2       	ldi	r26, 0x26	; 38
    600e:	b0 e0       	ldi	r27, 0x00	; 0
    6010:	e6 e2       	ldi	r30, 0x26	; 38
    6012:	f0 e0       	ldi	r31, 0x00	; 0
    6014:	80 81       	ld	r24, Z
    6016:	87 7f       	andi	r24, 0xF7	; 247
    6018:	8c 93       	st	X, r24

		Local_enuErrorState = ES_OK;
    601a:	81 e0       	ldi	r24, 0x01	; 1
    601c:	89 83       	std	Y+1, r24	; 0x01

	}


	return Local_enuErrorState;
    601e:	89 81       	ldd	r24, Y+1	; 0x01
}
    6020:	0f 90       	pop	r0
    6022:	0f 90       	pop	r0
    6024:	cf 91       	pop	r28
    6026:	df 91       	pop	r29
    6028:	08 95       	ret

0000602a <ADC_enuStartPolling>:

/*
 * Start waiting till the conversion is complete
 */
ES_t ADC_enuStartPolling(void) {
    602a:	df 93       	push	r29
    602c:	cf 93       	push	r28
    602e:	0f 92       	push	r0
    6030:	cd b7       	in	r28, 0x3d	; 61
    6032:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState = ES_NOK;
    6034:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * ADIF is cleared by hardware when executing the corresponding interrupt handling vector so we wait till it is zero then proceed
	 */
	while (!(ADCSRA << ADC_INT_FLAG_BIT_4) & LOGIC_ONE)
    6036:	e6 e2       	ldi	r30, 0x26	; 38
    6038:	f0 e0       	ldi	r31, 0x00	; 0
    603a:	80 81       	ld	r24, Z
    603c:	88 2f       	mov	r24, r24
    603e:	90 e0       	ldi	r25, 0x00	; 0
    6040:	82 95       	swap	r24
    6042:	92 95       	swap	r25
    6044:	90 7f       	andi	r25, 0xF0	; 240
    6046:	98 27       	eor	r25, r24
    6048:	80 7f       	andi	r24, 0xF0	; 240
    604a:	98 27       	eor	r25, r24
    604c:	00 97       	sbiw	r24, 0x00	; 0
    604e:	99 f3       	breq	.-26     	; 0x6036 <ADC_enuStartPolling+0xc>
		;
	ADCSRA |= (MASK_BIT << ADC_INT_FLAG_BIT_4); // clear mechanism of this flag is to set it with logic one
    6050:	a6 e2       	ldi	r26, 0x26	; 38
    6052:	b0 e0       	ldi	r27, 0x00	; 0
    6054:	e6 e2       	ldi	r30, 0x26	; 38
    6056:	f0 e0       	ldi	r31, 0x00	; 0
    6058:	80 81       	ld	r24, Z
    605a:	80 61       	ori	r24, 0x10	; 16
    605c:	8c 93       	st	X, r24

	Local_enuErrorState = ES_OK;
    605e:	81 e0       	ldi	r24, 0x01	; 1
    6060:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    6062:	89 81       	ldd	r24, Y+1	; 0x01
}
    6064:	0f 90       	pop	r0
    6066:	cf 91       	pop	r28
    6068:	df 91       	pop	r29
    606a:	08 95       	ret

0000606c <ADC_enuCall_Back>:

ES_t ADC_enuCall_Back(volatile void (*Copy_pfun_AppFun)(void)) {
    606c:	df 93       	push	r29
    606e:	cf 93       	push	r28
    6070:	00 d0       	rcall	.+0      	; 0x6072 <ADC_enuCall_Back+0x6>
    6072:	0f 92       	push	r0
    6074:	cd b7       	in	r28, 0x3d	; 61
    6076:	de b7       	in	r29, 0x3e	; 62
    6078:	9b 83       	std	Y+3, r25	; 0x03
    607a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState = ES_NOK;
    607c:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_pfun_AppFun != NULL) {
    607e:	8a 81       	ldd	r24, Y+2	; 0x02
    6080:	9b 81       	ldd	r25, Y+3	; 0x03
    6082:	00 97       	sbiw	r24, 0x00	; 0
    6084:	49 f0       	breq	.+18     	; 0x6098 <ADC_enuCall_Back+0x2c>
		ADC_pfunISR_Fun = Copy_pfun_AppFun;
    6086:	8a 81       	ldd	r24, Y+2	; 0x02
    6088:	9b 81       	ldd	r25, Y+3	; 0x03
    608a:	90 93 35 02 	sts	0x0235, r25
    608e:	80 93 34 02 	sts	0x0234, r24
		Local_enuErrorState = ES_OK;
    6092:	81 e0       	ldi	r24, 0x01	; 1
    6094:	89 83       	std	Y+1, r24	; 0x01
    6096:	02 c0       	rjmp	.+4      	; 0x609c <ADC_enuCall_Back+0x30>
	} else
		Local_enuErrorState = ES_POINTER_TO_VOID;
    6098:	83 e0       	ldi	r24, 0x03	; 3
    609a:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    609c:	89 81       	ldd	r24, Y+1	; 0x01
}
    609e:	0f 90       	pop	r0
    60a0:	0f 90       	pop	r0
    60a2:	0f 90       	pop	r0
    60a4:	cf 91       	pop	r28
    60a6:	df 91       	pop	r29
    60a8:	08 95       	ret

000060aa <__vector_16>:

ISR(VECT_ADC) {
    60aa:	1f 92       	push	r1
    60ac:	0f 92       	push	r0
    60ae:	0f b6       	in	r0, 0x3f	; 63
    60b0:	0f 92       	push	r0
    60b2:	11 24       	eor	r1, r1
    60b4:	2f 93       	push	r18
    60b6:	3f 93       	push	r19
    60b8:	4f 93       	push	r20
    60ba:	5f 93       	push	r21
    60bc:	6f 93       	push	r22
    60be:	7f 93       	push	r23
    60c0:	8f 93       	push	r24
    60c2:	9f 93       	push	r25
    60c4:	af 93       	push	r26
    60c6:	bf 93       	push	r27
    60c8:	ef 93       	push	r30
    60ca:	ff 93       	push	r31
    60cc:	df 93       	push	r29
    60ce:	cf 93       	push	r28
    60d0:	cd b7       	in	r28, 0x3d	; 61
    60d2:	de b7       	in	r29, 0x3e	; 62

	if (ADC_pfunISR_Fun != NULL) {
    60d4:	80 91 34 02 	lds	r24, 0x0234
    60d8:	90 91 35 02 	lds	r25, 0x0235
    60dc:	00 97       	sbiw	r24, 0x00	; 0
    60de:	29 f0       	breq	.+10     	; 0x60ea <__vector_16+0x40>
		ADC_pfunISR_Fun();
    60e0:	e0 91 34 02 	lds	r30, 0x0234
    60e4:	f0 91 35 02 	lds	r31, 0x0235
    60e8:	09 95       	icall
	}
    // Unlock the ADC register
    ADCSRA |= (1 << ADC_INT_FLAG_BIT_4);
    60ea:	a6 e2       	ldi	r26, 0x26	; 38
    60ec:	b0 e0       	ldi	r27, 0x00	; 0
    60ee:	e6 e2       	ldi	r30, 0x26	; 38
    60f0:	f0 e0       	ldi	r31, 0x00	; 0
    60f2:	80 81       	ld	r24, Z
    60f4:	80 61       	ori	r24, 0x10	; 16
    60f6:	8c 93       	st	X, r24
}
    60f8:	cf 91       	pop	r28
    60fa:	df 91       	pop	r29
    60fc:	ff 91       	pop	r31
    60fe:	ef 91       	pop	r30
    6100:	bf 91       	pop	r27
    6102:	af 91       	pop	r26
    6104:	9f 91       	pop	r25
    6106:	8f 91       	pop	r24
    6108:	7f 91       	pop	r23
    610a:	6f 91       	pop	r22
    610c:	5f 91       	pop	r21
    610e:	4f 91       	pop	r20
    6110:	3f 91       	pop	r19
    6112:	2f 91       	pop	r18
    6114:	0f 90       	pop	r0
    6116:	0f be       	out	0x3f, r0	; 63
    6118:	0f 90       	pop	r0
    611a:	1f 90       	pop	r1
    611c:	18 95       	reti

0000611e <ServoSG90_Init>:

u8 NegativeAngleFlag = 0;
/*
 * by default i used timer 1 to control it and allowed you to choose the channel in configuration
 */
ES_t ServoSG90_Init(void){
    611e:	df 93       	push	r29
    6120:	cf 93       	push	r28
    6122:	0f 92       	push	r0
    6124:	cd b7       	in	r28, 0x3d	; 61
    6126:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_ErrorState =ES_NOK;
    6128:	19 82       	std	Y+1, r1	; 0x01

	if(PWM_strPWM1_Config.PWM_Channel == PWM1_OC_ChannelA)
    612a:	80 91 92 01 	lds	r24, 0x0192
    612e:	81 30       	cpi	r24, 0x01	; 1
    6130:	29 f4       	brne	.+10     	; 0x613c <ServoSG90_Init+0x1e>
			DIO_enuSetPinDirection(DIO_u8PORTD,DIO_u8PIN5,DIO_u8OUTPUT);
    6132:	83 e0       	ldi	r24, 0x03	; 3
    6134:	65 e0       	ldi	r22, 0x05	; 5
    6136:	41 e0       	ldi	r20, 0x01	; 1
    6138:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
	if(PWM_strPWM1_Config.PWM_Channel == PWM1_OC_ChannelB)
    613c:	80 91 92 01 	lds	r24, 0x0192
    6140:	82 30       	cpi	r24, 0x02	; 2
    6142:	29 f4       	brne	.+10     	; 0x614e <ServoSG90_Init+0x30>
			DIO_enuSetPinDirection(DIO_u8PORTD,DIO_u8PIN4,DIO_u8OUTPUT);
    6144:	83 e0       	ldi	r24, 0x03	; 3
    6146:	64 e0       	ldi	r22, 0x04	; 4
    6148:	41 e0       	ldi	r20, 0x01	; 1
    614a:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>

	PWM_enuInit(PWM_strPWM1_Config);
    614e:	80 91 8f 01 	lds	r24, 0x018F
    6152:	90 91 90 01 	lds	r25, 0x0190
    6156:	a0 91 91 01 	lds	r26, 0x0191
    615a:	b0 91 92 01 	lds	r27, 0x0192
    615e:	bc 01       	movw	r22, r24
    6160:	cd 01       	movw	r24, r26
    6162:	0e 94 04 1e 	call	0x3c08	; 0x3c08 <PWM_enuInit>
	PWM_enuSetFrequency(SERVO_FREQ);
    6166:	82 e3       	ldi	r24, 0x32	; 50
    6168:	90 e0       	ldi	r25, 0x00	; 0
    616a:	0e 94 44 1f 	call	0x3e88	; 0x3e88 <PWM_enuSetFrequency>

//	PWM_enuInitLowAccuracy(PWM_pAstrPWM_Config);
//	PWM_enuSet_FrequencyLowAccuracy(SERVO_FREQ,&PWM_pAstrPWM_Config[2]);

	return Local_ErrorState;
    616e:	89 81       	ldd	r24, Y+1	; 0x01
}
    6170:	0f 90       	pop	r0
    6172:	cf 91       	pop	r28
    6174:	df 91       	pop	r29
    6176:	08 95       	ret

00006178 <ServoSG90_RotateAngle>:
		 ( (0-angle)*10 + (angle-90)*7.5)
		 / (0-90)

	if you worked with another servo motor with different chs then try to change corresponding values of the previous values
	 */
ES_t ServoSG90_RotateAngle(s32 Copy_s32Angle){
    6178:	ef 92       	push	r14
    617a:	ff 92       	push	r15
    617c:	0f 93       	push	r16
    617e:	1f 93       	push	r17
    6180:	df 93       	push	r29
    6182:	cf 93       	push	r28
    6184:	cd b7       	in	r28, 0x3d	; 61
    6186:	de b7       	in	r29, 0x3e	; 62
    6188:	29 97       	sbiw	r28, 0x09	; 9
    618a:	0f b6       	in	r0, 0x3f	; 63
    618c:	f8 94       	cli
    618e:	de bf       	out	0x3e, r29	; 62
    6190:	0f be       	out	0x3f, r0	; 63
    6192:	cd bf       	out	0x3d, r28	; 61
    6194:	6e 83       	std	Y+6, r22	; 0x06
    6196:	7f 83       	std	Y+7, r23	; 0x07
    6198:	88 87       	std	Y+8, r24	; 0x08
    619a:	99 87       	std	Y+9, r25	; 0x09
	ES_t Local_ErrorState =ES_NOK;
    619c:	1d 82       	std	Y+5, r1	; 0x05

	f32 Local_f32DutyCycle = (f32)((f32)((-10*Copy_s32Angle)+(f32)((f32)(Copy_s32Angle-90)*7.5))/(-90));
    619e:	8e 81       	ldd	r24, Y+6	; 0x06
    61a0:	9f 81       	ldd	r25, Y+7	; 0x07
    61a2:	a8 85       	ldd	r26, Y+8	; 0x08
    61a4:	b9 85       	ldd	r27, Y+9	; 0x09
    61a6:	26 ef       	ldi	r18, 0xF6	; 246
    61a8:	3f ef       	ldi	r19, 0xFF	; 255
    61aa:	4f ef       	ldi	r20, 0xFF	; 255
    61ac:	5f ef       	ldi	r21, 0xFF	; 255
    61ae:	bc 01       	movw	r22, r24
    61b0:	cd 01       	movw	r24, r26
    61b2:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    61b6:	dc 01       	movw	r26, r24
    61b8:	cb 01       	movw	r24, r22
    61ba:	bc 01       	movw	r22, r24
    61bc:	cd 01       	movw	r24, r26
    61be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    61c2:	7b 01       	movw	r14, r22
    61c4:	8c 01       	movw	r16, r24
    61c6:	8e 81       	ldd	r24, Y+6	; 0x06
    61c8:	9f 81       	ldd	r25, Y+7	; 0x07
    61ca:	a8 85       	ldd	r26, Y+8	; 0x08
    61cc:	b9 85       	ldd	r27, Y+9	; 0x09
    61ce:	8a 55       	subi	r24, 0x5A	; 90
    61d0:	90 40       	sbci	r25, 0x00	; 0
    61d2:	a0 40       	sbci	r26, 0x00	; 0
    61d4:	b0 40       	sbci	r27, 0x00	; 0
    61d6:	bc 01       	movw	r22, r24
    61d8:	cd 01       	movw	r24, r26
    61da:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    61de:	dc 01       	movw	r26, r24
    61e0:	cb 01       	movw	r24, r22
    61e2:	bc 01       	movw	r22, r24
    61e4:	cd 01       	movw	r24, r26
    61e6:	20 e0       	ldi	r18, 0x00	; 0
    61e8:	30 e0       	ldi	r19, 0x00	; 0
    61ea:	40 ef       	ldi	r20, 0xF0	; 240
    61ec:	50 e4       	ldi	r21, 0x40	; 64
    61ee:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    61f2:	dc 01       	movw	r26, r24
    61f4:	cb 01       	movw	r24, r22
    61f6:	9c 01       	movw	r18, r24
    61f8:	ad 01       	movw	r20, r26
    61fa:	c8 01       	movw	r24, r16
    61fc:	b7 01       	movw	r22, r14
    61fe:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    6202:	dc 01       	movw	r26, r24
    6204:	cb 01       	movw	r24, r22
    6206:	bc 01       	movw	r22, r24
    6208:	cd 01       	movw	r24, r26
    620a:	20 e0       	ldi	r18, 0x00	; 0
    620c:	30 e0       	ldi	r19, 0x00	; 0
    620e:	44 eb       	ldi	r20, 0xB4	; 180
    6210:	52 ec       	ldi	r21, 0xC2	; 194
    6212:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    6216:	dc 01       	movw	r26, r24
    6218:	cb 01       	movw	r24, r22
    621a:	89 83       	std	Y+1, r24	; 0x01
    621c:	9a 83       	std	Y+2, r25	; 0x02
    621e:	ab 83       	std	Y+3, r26	; 0x03
    6220:	bc 83       	std	Y+4, r27	; 0x04
	PWM_enuSetDutyCycle(Local_f32DutyCycle);
    6222:	89 81       	ldd	r24, Y+1	; 0x01
    6224:	9a 81       	ldd	r25, Y+2	; 0x02
    6226:	ab 81       	ldd	r26, Y+3	; 0x03
    6228:	bc 81       	ldd	r27, Y+4	; 0x04
    622a:	bc 01       	movw	r22, r24
    622c:	cd 01       	movw	r24, r26
    622e:	0e 94 ce 1f 	call	0x3f9c	; 0x3f9c <PWM_enuSetDutyCycle>
//	PWM_enuSet_DutyCycleLowAccuracy(Local_f32DutyCycle,&PWM_pAstrPWM_Config[2]);
	return Local_ErrorState;
    6232:	8d 81       	ldd	r24, Y+5	; 0x05
}
    6234:	29 96       	adiw	r28, 0x09	; 9
    6236:	0f b6       	in	r0, 0x3f	; 63
    6238:	f8 94       	cli
    623a:	de bf       	out	0x3e, r29	; 62
    623c:	0f be       	out	0x3f, r0	; 63
    623e:	cd bf       	out	0x3d, r28	; 61
    6240:	cf 91       	pop	r28
    6242:	df 91       	pop	r29
    6244:	1f 91       	pop	r17
    6246:	0f 91       	pop	r16
    6248:	ff 90       	pop	r15
    624a:	ef 90       	pop	r14
    624c:	08 95       	ret

0000624e <Switch_enuInt>:
#include "Switch_priv.h"

extern u8 Switch_u8SwNum;

ES_t Switch_enuInt(SW_t * Copy_pAstrSwitchConfig)
{
    624e:	df 93       	push	r29
    6250:	cf 93       	push	r28
    6252:	00 d0       	rcall	.+0      	; 0x6254 <Switch_enuInt+0x6>
    6254:	00 d0       	rcall	.+0      	; 0x6256 <Switch_enuInt+0x8>
    6256:	cd b7       	in	r28, 0x3d	; 61
    6258:	de b7       	in	r29, 0x3e	; 62
    625a:	9c 83       	std	Y+4, r25	; 0x04
    625c:	8b 83       	std	Y+3, r24	; 0x03
	ES_t Local_enuErrorState = ES_NOK;
    625e:	1a 82       	std	Y+2, r1	; 0x02
	ES_t Local_u8Iterator = 0 ;
    6260:	19 82       	std	Y+1, r1	; 0x01

	for(Local_u8Iterator =0 ; Local_u8Iterator < Switch_u8SwNum ; Local_u8Iterator++)
    6262:	19 82       	std	Y+1, r1	; 0x01
    6264:	53 c0       	rjmp	.+166    	; 0x630c <Switch_enuInt+0xbe>
	{
		 DIO_enuSetPinDirection ((Copy_pAstrSwitchConfig+Local_u8Iterator)->SW_Port  , (Copy_pAstrSwitchConfig+Local_u8Iterator)->SW_Pin , DIO_u8INPUT);  //output,input
    6266:	89 81       	ldd	r24, Y+1	; 0x01
    6268:	28 2f       	mov	r18, r24
    626a:	30 e0       	ldi	r19, 0x00	; 0
    626c:	c9 01       	movw	r24, r18
    626e:	88 0f       	add	r24, r24
    6270:	99 1f       	adc	r25, r25
    6272:	28 0f       	add	r18, r24
    6274:	39 1f       	adc	r19, r25
    6276:	8b 81       	ldd	r24, Y+3	; 0x03
    6278:	9c 81       	ldd	r25, Y+4	; 0x04
    627a:	fc 01       	movw	r30, r24
    627c:	e2 0f       	add	r30, r18
    627e:	f3 1f       	adc	r31, r19
    6280:	40 81       	ld	r20, Z
    6282:	89 81       	ldd	r24, Y+1	; 0x01
    6284:	28 2f       	mov	r18, r24
    6286:	30 e0       	ldi	r19, 0x00	; 0
    6288:	c9 01       	movw	r24, r18
    628a:	88 0f       	add	r24, r24
    628c:	99 1f       	adc	r25, r25
    628e:	28 0f       	add	r18, r24
    6290:	39 1f       	adc	r19, r25
    6292:	8b 81       	ldd	r24, Y+3	; 0x03
    6294:	9c 81       	ldd	r25, Y+4	; 0x04
    6296:	fc 01       	movw	r30, r24
    6298:	e2 0f       	add	r30, r18
    629a:	f3 1f       	adc	r31, r19
    629c:	91 81       	ldd	r25, Z+1	; 0x01
    629e:	84 2f       	mov	r24, r20
    62a0:	69 2f       	mov	r22, r25
    62a2:	40 e0       	ldi	r20, 0x00	; 0
    62a4:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>

		 DIO_enuSetPinValue ( Copy_pAstrSwitchConfig[Local_u8Iterator].SW_Port , Copy_pAstrSwitchConfig[Local_u8Iterator].SW_Pin , Copy_pAstrSwitchConfig[Local_u8Iterator].SW_State);      //0,1
    62a8:	89 81       	ldd	r24, Y+1	; 0x01
    62aa:	28 2f       	mov	r18, r24
    62ac:	30 e0       	ldi	r19, 0x00	; 0
    62ae:	c9 01       	movw	r24, r18
    62b0:	88 0f       	add	r24, r24
    62b2:	99 1f       	adc	r25, r25
    62b4:	28 0f       	add	r18, r24
    62b6:	39 1f       	adc	r19, r25
    62b8:	8b 81       	ldd	r24, Y+3	; 0x03
    62ba:	9c 81       	ldd	r25, Y+4	; 0x04
    62bc:	fc 01       	movw	r30, r24
    62be:	e2 0f       	add	r30, r18
    62c0:	f3 1f       	adc	r31, r19
    62c2:	50 81       	ld	r21, Z
    62c4:	89 81       	ldd	r24, Y+1	; 0x01
    62c6:	28 2f       	mov	r18, r24
    62c8:	30 e0       	ldi	r19, 0x00	; 0
    62ca:	c9 01       	movw	r24, r18
    62cc:	88 0f       	add	r24, r24
    62ce:	99 1f       	adc	r25, r25
    62d0:	28 0f       	add	r18, r24
    62d2:	39 1f       	adc	r19, r25
    62d4:	8b 81       	ldd	r24, Y+3	; 0x03
    62d6:	9c 81       	ldd	r25, Y+4	; 0x04
    62d8:	fc 01       	movw	r30, r24
    62da:	e2 0f       	add	r30, r18
    62dc:	f3 1f       	adc	r31, r19
    62de:	41 81       	ldd	r20, Z+1	; 0x01
    62e0:	89 81       	ldd	r24, Y+1	; 0x01
    62e2:	28 2f       	mov	r18, r24
    62e4:	30 e0       	ldi	r19, 0x00	; 0
    62e6:	c9 01       	movw	r24, r18
    62e8:	88 0f       	add	r24, r24
    62ea:	99 1f       	adc	r25, r25
    62ec:	28 0f       	add	r18, r24
    62ee:	39 1f       	adc	r19, r25
    62f0:	8b 81       	ldd	r24, Y+3	; 0x03
    62f2:	9c 81       	ldd	r25, Y+4	; 0x04
    62f4:	fc 01       	movw	r30, r24
    62f6:	e2 0f       	add	r30, r18
    62f8:	f3 1f       	adc	r31, r19
    62fa:	92 81       	ldd	r25, Z+2	; 0x02
    62fc:	85 2f       	mov	r24, r21
    62fe:	64 2f       	mov	r22, r20
    6300:	49 2f       	mov	r20, r25
    6302:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
ES_t Switch_enuInt(SW_t * Copy_pAstrSwitchConfig)
{
	ES_t Local_enuErrorState = ES_NOK;
	ES_t Local_u8Iterator = 0 ;

	for(Local_u8Iterator =0 ; Local_u8Iterator < Switch_u8SwNum ; Local_u8Iterator++)
    6306:	89 81       	ldd	r24, Y+1	; 0x01
    6308:	8f 5f       	subi	r24, 0xFF	; 255
    630a:	89 83       	std	Y+1, r24	; 0x01
    630c:	90 91 c5 01 	lds	r25, 0x01C5
    6310:	89 81       	ldd	r24, Y+1	; 0x01
    6312:	89 17       	cp	r24, r25
    6314:	08 f4       	brcc	.+2      	; 0x6318 <Switch_enuInt+0xca>
    6316:	a7 cf       	rjmp	.-178    	; 0x6266 <Switch_enuInt+0x18>

		 DIO_enuSetPinValue ( Copy_pAstrSwitchConfig[Local_u8Iterator].SW_Port , Copy_pAstrSwitchConfig[Local_u8Iterator].SW_Pin , Copy_pAstrSwitchConfig[Local_u8Iterator].SW_State);      //0,1

	};

	return Local_enuErrorState;
    6318:	8a 81       	ldd	r24, Y+2	; 0x02
};
    631a:	0f 90       	pop	r0
    631c:	0f 90       	pop	r0
    631e:	0f 90       	pop	r0
    6320:	0f 90       	pop	r0
    6322:	cf 91       	pop	r28
    6324:	df 91       	pop	r29
    6326:	08 95       	ret

00006328 <Switch_enuGetState>:

ES_t Switch_enuGetState(SW_t * Copy_pstrSwitchInfo , u8 * Copy_pu8Value)
{
    6328:	df 93       	push	r29
    632a:	cf 93       	push	r28
    632c:	00 d0       	rcall	.+0      	; 0x632e <Switch_enuGetState+0x6>
    632e:	00 d0       	rcall	.+0      	; 0x6330 <Switch_enuGetState+0x8>
    6330:	0f 92       	push	r0
    6332:	cd b7       	in	r28, 0x3d	; 61
    6334:	de b7       	in	r29, 0x3e	; 62
    6336:	9b 83       	std	Y+3, r25	; 0x03
    6338:	8a 83       	std	Y+2, r24	; 0x02
    633a:	7d 83       	std	Y+5, r23	; 0x05
    633c:	6c 83       	std	Y+4, r22	; 0x04
	ES_t Local_enuErrorState = ES_NOK;
    633e:	19 82       	std	Y+1, r1	; 0x01

	Local_enuErrorState = DIO_enuGetPinValue(Copy_pstrSwitchInfo->SW_Port , Copy_pstrSwitchInfo->SW_Pin , Copy_pu8Value );
    6340:	ea 81       	ldd	r30, Y+2	; 0x02
    6342:	fb 81       	ldd	r31, Y+3	; 0x03
    6344:	80 81       	ld	r24, Z
    6346:	ea 81       	ldd	r30, Y+2	; 0x02
    6348:	fb 81       	ldd	r31, Y+3	; 0x03
    634a:	91 81       	ldd	r25, Z+1	; 0x01
    634c:	2c 81       	ldd	r18, Y+4	; 0x04
    634e:	3d 81       	ldd	r19, Y+5	; 0x05
    6350:	69 2f       	mov	r22, r25
    6352:	a9 01       	movw	r20, r18
    6354:	0e 94 b1 2b 	call	0x5762	; 0x5762 <DIO_enuGetPinValue>
    6358:	89 83       	std	Y+1, r24	; 0x01

	return Local_enuErrorState;
    635a:	89 81       	ldd	r24, Y+1	; 0x01
};
    635c:	0f 90       	pop	r0
    635e:	0f 90       	pop	r0
    6360:	0f 90       	pop	r0
    6362:	0f 90       	pop	r0
    6364:	0f 90       	pop	r0
    6366:	cf 91       	pop	r28
    6368:	df 91       	pop	r29
    636a:	08 95       	ret

0000636c <LCD_enuInit>:
#ifndef F_CPU
#define F_CPU 16000000
#endif
#include <util/delay.h>

ES_t LCD_enuInit(void) {
    636c:	df 93       	push	r29
    636e:	cf 93       	push	r28
    6370:	cd b7       	in	r28, 0x3d	; 61
    6372:	de b7       	in	r29, 0x3e	; 62
    6374:	e9 97       	sbiw	r28, 0x39	; 57
    6376:	0f b6       	in	r0, 0x3f	; 63
    6378:	f8 94       	cli
    637a:	de bf       	out	0x3e, r29	; 62
    637c:	0f be       	out	0x3f, r0	; 63
    637e:	cd bf       	out	0x3d, r28	; 61
	u8 Local_ErrorState = ES_NOK;
    6380:	19 ae       	std	Y+57, r1	; 0x39

	DIO_enuSetPinDirection(RS_PORT, RS_PIN, DIO_u8OUTPUT);
    6382:	81 e0       	ldi	r24, 0x01	; 1
    6384:	61 e0       	ldi	r22, 0x01	; 1
    6386:	41 e0       	ldi	r20, 0x01	; 1
    6388:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(RW_PORT, RW_PIN, DIO_u8OUTPUT);
    638c:	81 e0       	ldi	r24, 0x01	; 1
    638e:	62 e0       	ldi	r22, 0x02	; 2
    6390:	41 e0       	ldi	r20, 0x01	; 1
    6392:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(EN_PORT, EN_PIN, DIO_u8OUTPUT);
    6396:	81 e0       	ldi	r24, 0x01	; 1
    6398:	60 e0       	ldi	r22, 0x00	; 0
    639a:	41 e0       	ldi	r20, 0x01	; 1
    639c:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>

	DIO_enuSetPinDirection(D7_PORT, D7_PIN, DIO_u8OUTPUT);
    63a0:	82 e0       	ldi	r24, 0x02	; 2
    63a2:	67 e0       	ldi	r22, 0x07	; 7
    63a4:	41 e0       	ldi	r20, 0x01	; 1
    63a6:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D6_PORT, D6_PIN, DIO_u8OUTPUT);
    63aa:	82 e0       	ldi	r24, 0x02	; 2
    63ac:	66 e0       	ldi	r22, 0x06	; 6
    63ae:	41 e0       	ldi	r20, 0x01	; 1
    63b0:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D5_PORT, D5_PIN, DIO_u8OUTPUT);
    63b4:	82 e0       	ldi	r24, 0x02	; 2
    63b6:	65 e0       	ldi	r22, 0x05	; 5
    63b8:	41 e0       	ldi	r20, 0x01	; 1
    63ba:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
	DIO_enuSetPinDirection(D4_PORT, D4_PIN, DIO_u8OUTPUT);
    63be:	82 e0       	ldi	r24, 0x02	; 2
    63c0:	64 e0       	ldi	r22, 0x04	; 4
    63c2:	41 e0       	ldi	r20, 0x01	; 1
    63c4:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
    63c8:	80 e0       	ldi	r24, 0x00	; 0
    63ca:	90 e0       	ldi	r25, 0x00	; 0
    63cc:	ac e0       	ldi	r26, 0x0C	; 12
    63ce:	b2 e4       	ldi	r27, 0x42	; 66
    63d0:	8d ab       	std	Y+53, r24	; 0x35
    63d2:	9e ab       	std	Y+54, r25	; 0x36
    63d4:	af ab       	std	Y+55, r26	; 0x37
    63d6:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    63d8:	6d a9       	ldd	r22, Y+53	; 0x35
    63da:	7e a9       	ldd	r23, Y+54	; 0x36
    63dc:	8f a9       	ldd	r24, Y+55	; 0x37
    63de:	98 ad       	ldd	r25, Y+56	; 0x38
    63e0:	20 e0       	ldi	r18, 0x00	; 0
    63e2:	30 e0       	ldi	r19, 0x00	; 0
    63e4:	4a e7       	ldi	r20, 0x7A	; 122
    63e6:	53 e4       	ldi	r21, 0x43	; 67
    63e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    63ec:	dc 01       	movw	r26, r24
    63ee:	cb 01       	movw	r24, r22
    63f0:	89 ab       	std	Y+49, r24	; 0x31
    63f2:	9a ab       	std	Y+50, r25	; 0x32
    63f4:	ab ab       	std	Y+51, r26	; 0x33
    63f6:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    63f8:	69 a9       	ldd	r22, Y+49	; 0x31
    63fa:	7a a9       	ldd	r23, Y+50	; 0x32
    63fc:	8b a9       	ldd	r24, Y+51	; 0x33
    63fe:	9c a9       	ldd	r25, Y+52	; 0x34
    6400:	20 e0       	ldi	r18, 0x00	; 0
    6402:	30 e0       	ldi	r19, 0x00	; 0
    6404:	40 e8       	ldi	r20, 0x80	; 128
    6406:	5f e3       	ldi	r21, 0x3F	; 63
    6408:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    640c:	88 23       	and	r24, r24
    640e:	2c f4       	brge	.+10     	; 0x641a <LCD_enuInit+0xae>
		__ticks = 1;
    6410:	81 e0       	ldi	r24, 0x01	; 1
    6412:	90 e0       	ldi	r25, 0x00	; 0
    6414:	98 ab       	std	Y+48, r25	; 0x30
    6416:	8f a7       	std	Y+47, r24	; 0x2f
    6418:	3f c0       	rjmp	.+126    	; 0x6498 <LCD_enuInit+0x12c>
	else if (__tmp > 65535)
    641a:	69 a9       	ldd	r22, Y+49	; 0x31
    641c:	7a a9       	ldd	r23, Y+50	; 0x32
    641e:	8b a9       	ldd	r24, Y+51	; 0x33
    6420:	9c a9       	ldd	r25, Y+52	; 0x34
    6422:	20 e0       	ldi	r18, 0x00	; 0
    6424:	3f ef       	ldi	r19, 0xFF	; 255
    6426:	4f e7       	ldi	r20, 0x7F	; 127
    6428:	57 e4       	ldi	r21, 0x47	; 71
    642a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    642e:	18 16       	cp	r1, r24
    6430:	4c f5       	brge	.+82     	; 0x6484 <LCD_enuInit+0x118>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6432:	6d a9       	ldd	r22, Y+53	; 0x35
    6434:	7e a9       	ldd	r23, Y+54	; 0x36
    6436:	8f a9       	ldd	r24, Y+55	; 0x37
    6438:	98 ad       	ldd	r25, Y+56	; 0x38
    643a:	20 e0       	ldi	r18, 0x00	; 0
    643c:	30 e0       	ldi	r19, 0x00	; 0
    643e:	40 e2       	ldi	r20, 0x20	; 32
    6440:	51 e4       	ldi	r21, 0x41	; 65
    6442:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6446:	dc 01       	movw	r26, r24
    6448:	cb 01       	movw	r24, r22
    644a:	bc 01       	movw	r22, r24
    644c:	cd 01       	movw	r24, r26
    644e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6452:	dc 01       	movw	r26, r24
    6454:	cb 01       	movw	r24, r22
    6456:	98 ab       	std	Y+48, r25	; 0x30
    6458:	8f a7       	std	Y+47, r24	; 0x2f
    645a:	0f c0       	rjmp	.+30     	; 0x647a <LCD_enuInit+0x10e>
    645c:	89 e1       	ldi	r24, 0x19	; 25
    645e:	90 e0       	ldi	r25, 0x00	; 0
    6460:	9e a7       	std	Y+46, r25	; 0x2e
    6462:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    6464:	8d a5       	ldd	r24, Y+45	; 0x2d
    6466:	9e a5       	ldd	r25, Y+46	; 0x2e
    6468:	01 97       	sbiw	r24, 0x01	; 1
    646a:	f1 f7       	brne	.-4      	; 0x6468 <LCD_enuInit+0xfc>
    646c:	9e a7       	std	Y+46, r25	; 0x2e
    646e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6470:	8f a5       	ldd	r24, Y+47	; 0x2f
    6472:	98 a9       	ldd	r25, Y+48	; 0x30
    6474:	01 97       	sbiw	r24, 0x01	; 1
    6476:	98 ab       	std	Y+48, r25	; 0x30
    6478:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    647a:	8f a5       	ldd	r24, Y+47	; 0x2f
    647c:	98 a9       	ldd	r25, Y+48	; 0x30
    647e:	00 97       	sbiw	r24, 0x00	; 0
    6480:	69 f7       	brne	.-38     	; 0x645c <LCD_enuInit+0xf0>
    6482:	14 c0       	rjmp	.+40     	; 0x64ac <LCD_enuInit+0x140>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6484:	69 a9       	ldd	r22, Y+49	; 0x31
    6486:	7a a9       	ldd	r23, Y+50	; 0x32
    6488:	8b a9       	ldd	r24, Y+51	; 0x33
    648a:	9c a9       	ldd	r25, Y+52	; 0x34
    648c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6490:	dc 01       	movw	r26, r24
    6492:	cb 01       	movw	r24, r22
    6494:	98 ab       	std	Y+48, r25	; 0x30
    6496:	8f a7       	std	Y+47, r24	; 0x2f
    6498:	8f a5       	ldd	r24, Y+47	; 0x2f
    649a:	98 a9       	ldd	r25, Y+48	; 0x30
    649c:	9c a7       	std	Y+44, r25	; 0x2c
    649e:	8b a7       	std	Y+43, r24	; 0x2b
    64a0:	8b a5       	ldd	r24, Y+43	; 0x2b
    64a2:	9c a5       	ldd	r25, Y+44	; 0x2c
    64a4:	01 97       	sbiw	r24, 0x01	; 1
    64a6:	f1 f7       	brne	.-4      	; 0x64a4 <LCD_enuInit+0x138>
    64a8:	9c a7       	std	Y+44, r25	; 0x2c
    64aa:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(35); //power on
#if LCD_MODE == FOUR_BIT
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //LOW in instruction mode
    64ac:	81 e0       	ldi	r24, 0x01	; 1
    64ae:	61 e0       	ldi	r22, 0x01	; 1
    64b0:	40 e0       	ldi	r20, 0x00	; 0
    64b2:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(FUNC_SET_FOUR_BIT);
    64b6:	88 e2       	ldi	r24, 0x28	; 40
    64b8:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    64bc:	80 e0       	ldi	r24, 0x00	; 0
    64be:	90 e0       	ldi	r25, 0x00	; 0
    64c0:	a0 e8       	ldi	r26, 0x80	; 128
    64c2:	bf e3       	ldi	r27, 0x3F	; 63
    64c4:	8f a3       	std	Y+39, r24	; 0x27
    64c6:	98 a7       	std	Y+40, r25	; 0x28
    64c8:	a9 a7       	std	Y+41, r26	; 0x29
    64ca:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    64cc:	6f a1       	ldd	r22, Y+39	; 0x27
    64ce:	78 a5       	ldd	r23, Y+40	; 0x28
    64d0:	89 a5       	ldd	r24, Y+41	; 0x29
    64d2:	9a a5       	ldd	r25, Y+42	; 0x2a
    64d4:	20 e0       	ldi	r18, 0x00	; 0
    64d6:	30 e0       	ldi	r19, 0x00	; 0
    64d8:	4a e7       	ldi	r20, 0x7A	; 122
    64da:	53 e4       	ldi	r21, 0x43	; 67
    64dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    64e0:	dc 01       	movw	r26, r24
    64e2:	cb 01       	movw	r24, r22
    64e4:	8b a3       	std	Y+35, r24	; 0x23
    64e6:	9c a3       	std	Y+36, r25	; 0x24
    64e8:	ad a3       	std	Y+37, r26	; 0x25
    64ea:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    64ec:	6b a1       	ldd	r22, Y+35	; 0x23
    64ee:	7c a1       	ldd	r23, Y+36	; 0x24
    64f0:	8d a1       	ldd	r24, Y+37	; 0x25
    64f2:	9e a1       	ldd	r25, Y+38	; 0x26
    64f4:	20 e0       	ldi	r18, 0x00	; 0
    64f6:	30 e0       	ldi	r19, 0x00	; 0
    64f8:	40 e8       	ldi	r20, 0x80	; 128
    64fa:	5f e3       	ldi	r21, 0x3F	; 63
    64fc:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6500:	88 23       	and	r24, r24
    6502:	2c f4       	brge	.+10     	; 0x650e <LCD_enuInit+0x1a2>
		__ticks = 1;
    6504:	81 e0       	ldi	r24, 0x01	; 1
    6506:	90 e0       	ldi	r25, 0x00	; 0
    6508:	9a a3       	std	Y+34, r25	; 0x22
    650a:	89 a3       	std	Y+33, r24	; 0x21
    650c:	3f c0       	rjmp	.+126    	; 0x658c <LCD_enuInit+0x220>
	else if (__tmp > 65535)
    650e:	6b a1       	ldd	r22, Y+35	; 0x23
    6510:	7c a1       	ldd	r23, Y+36	; 0x24
    6512:	8d a1       	ldd	r24, Y+37	; 0x25
    6514:	9e a1       	ldd	r25, Y+38	; 0x26
    6516:	20 e0       	ldi	r18, 0x00	; 0
    6518:	3f ef       	ldi	r19, 0xFF	; 255
    651a:	4f e7       	ldi	r20, 0x7F	; 127
    651c:	57 e4       	ldi	r21, 0x47	; 71
    651e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6522:	18 16       	cp	r1, r24
    6524:	4c f5       	brge	.+82     	; 0x6578 <LCD_enuInit+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6526:	6f a1       	ldd	r22, Y+39	; 0x27
    6528:	78 a5       	ldd	r23, Y+40	; 0x28
    652a:	89 a5       	ldd	r24, Y+41	; 0x29
    652c:	9a a5       	ldd	r25, Y+42	; 0x2a
    652e:	20 e0       	ldi	r18, 0x00	; 0
    6530:	30 e0       	ldi	r19, 0x00	; 0
    6532:	40 e2       	ldi	r20, 0x20	; 32
    6534:	51 e4       	ldi	r21, 0x41	; 65
    6536:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    653a:	dc 01       	movw	r26, r24
    653c:	cb 01       	movw	r24, r22
    653e:	bc 01       	movw	r22, r24
    6540:	cd 01       	movw	r24, r26
    6542:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6546:	dc 01       	movw	r26, r24
    6548:	cb 01       	movw	r24, r22
    654a:	9a a3       	std	Y+34, r25	; 0x22
    654c:	89 a3       	std	Y+33, r24	; 0x21
    654e:	0f c0       	rjmp	.+30     	; 0x656e <LCD_enuInit+0x202>
    6550:	89 e1       	ldi	r24, 0x19	; 25
    6552:	90 e0       	ldi	r25, 0x00	; 0
    6554:	98 a3       	std	Y+32, r25	; 0x20
    6556:	8f 8f       	std	Y+31, r24	; 0x1f
    6558:	8f 8d       	ldd	r24, Y+31	; 0x1f
    655a:	98 a1       	ldd	r25, Y+32	; 0x20
    655c:	01 97       	sbiw	r24, 0x01	; 1
    655e:	f1 f7       	brne	.-4      	; 0x655c <LCD_enuInit+0x1f0>
    6560:	98 a3       	std	Y+32, r25	; 0x20
    6562:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6564:	89 a1       	ldd	r24, Y+33	; 0x21
    6566:	9a a1       	ldd	r25, Y+34	; 0x22
    6568:	01 97       	sbiw	r24, 0x01	; 1
    656a:	9a a3       	std	Y+34, r25	; 0x22
    656c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    656e:	89 a1       	ldd	r24, Y+33	; 0x21
    6570:	9a a1       	ldd	r25, Y+34	; 0x22
    6572:	00 97       	sbiw	r24, 0x00	; 0
    6574:	69 f7       	brne	.-38     	; 0x6550 <LCD_enuInit+0x1e4>
    6576:	14 c0       	rjmp	.+40     	; 0x65a0 <LCD_enuInit+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6578:	6b a1       	ldd	r22, Y+35	; 0x23
    657a:	7c a1       	ldd	r23, Y+36	; 0x24
    657c:	8d a1       	ldd	r24, Y+37	; 0x25
    657e:	9e a1       	ldd	r25, Y+38	; 0x26
    6580:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6584:	dc 01       	movw	r26, r24
    6586:	cb 01       	movw	r24, r22
    6588:	9a a3       	std	Y+34, r25	; 0x22
    658a:	89 a3       	std	Y+33, r24	; 0x21
    658c:	89 a1       	ldd	r24, Y+33	; 0x21
    658e:	9a a1       	ldd	r25, Y+34	; 0x22
    6590:	9e 8f       	std	Y+30, r25	; 0x1e
    6592:	8d 8f       	std	Y+29, r24	; 0x1d
    6594:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6596:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6598:	01 97       	sbiw	r24, 0x01	; 1
    659a:	f1 f7       	brne	.-4      	; 0x6598 <LCD_enuInit+0x22c>
    659c:	9e 8f       	std	Y+30, r25	; 0x1e
    659e:	8d 8f       	std	Y+29, r24	; 0x1d
	DIO_enuSetPinDirection(D0_PORT , D0_PIN , DIO_u8OUTPUT);

#endif

	_delay_ms(1);
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    65a0:	81 e0       	ldi	r24, 0x01	; 1
    65a2:	61 e0       	ldi	r22, 0x01	; 1
    65a4:	40 e0       	ldi	r20, 0x00	; 0
    65a6:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(DISPLAY_ON_CURSOR_OFF);
    65aa:	8c e0       	ldi	r24, 0x0C	; 12
    65ac:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    65b0:	80 e0       	ldi	r24, 0x00	; 0
    65b2:	90 e0       	ldi	r25, 0x00	; 0
    65b4:	a0 e8       	ldi	r26, 0x80	; 128
    65b6:	bf e3       	ldi	r27, 0x3F	; 63
    65b8:	89 8f       	std	Y+25, r24	; 0x19
    65ba:	9a 8f       	std	Y+26, r25	; 0x1a
    65bc:	ab 8f       	std	Y+27, r26	; 0x1b
    65be:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    65c0:	69 8d       	ldd	r22, Y+25	; 0x19
    65c2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    65c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    65c6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    65c8:	20 e0       	ldi	r18, 0x00	; 0
    65ca:	30 e0       	ldi	r19, 0x00	; 0
    65cc:	4a e7       	ldi	r20, 0x7A	; 122
    65ce:	53 e4       	ldi	r21, 0x43	; 67
    65d0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    65d4:	dc 01       	movw	r26, r24
    65d6:	cb 01       	movw	r24, r22
    65d8:	8d 8b       	std	Y+21, r24	; 0x15
    65da:	9e 8b       	std	Y+22, r25	; 0x16
    65dc:	af 8b       	std	Y+23, r26	; 0x17
    65de:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    65e0:	6d 89       	ldd	r22, Y+21	; 0x15
    65e2:	7e 89       	ldd	r23, Y+22	; 0x16
    65e4:	8f 89       	ldd	r24, Y+23	; 0x17
    65e6:	98 8d       	ldd	r25, Y+24	; 0x18
    65e8:	20 e0       	ldi	r18, 0x00	; 0
    65ea:	30 e0       	ldi	r19, 0x00	; 0
    65ec:	40 e8       	ldi	r20, 0x80	; 128
    65ee:	5f e3       	ldi	r21, 0x3F	; 63
    65f0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    65f4:	88 23       	and	r24, r24
    65f6:	2c f4       	brge	.+10     	; 0x6602 <LCD_enuInit+0x296>
		__ticks = 1;
    65f8:	81 e0       	ldi	r24, 0x01	; 1
    65fa:	90 e0       	ldi	r25, 0x00	; 0
    65fc:	9c 8b       	std	Y+20, r25	; 0x14
    65fe:	8b 8b       	std	Y+19, r24	; 0x13
    6600:	3f c0       	rjmp	.+126    	; 0x6680 <LCD_enuInit+0x314>
	else if (__tmp > 65535)
    6602:	6d 89       	ldd	r22, Y+21	; 0x15
    6604:	7e 89       	ldd	r23, Y+22	; 0x16
    6606:	8f 89       	ldd	r24, Y+23	; 0x17
    6608:	98 8d       	ldd	r25, Y+24	; 0x18
    660a:	20 e0       	ldi	r18, 0x00	; 0
    660c:	3f ef       	ldi	r19, 0xFF	; 255
    660e:	4f e7       	ldi	r20, 0x7F	; 127
    6610:	57 e4       	ldi	r21, 0x47	; 71
    6612:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6616:	18 16       	cp	r1, r24
    6618:	4c f5       	brge	.+82     	; 0x666c <LCD_enuInit+0x300>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    661a:	69 8d       	ldd	r22, Y+25	; 0x19
    661c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    661e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6620:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6622:	20 e0       	ldi	r18, 0x00	; 0
    6624:	30 e0       	ldi	r19, 0x00	; 0
    6626:	40 e2       	ldi	r20, 0x20	; 32
    6628:	51 e4       	ldi	r21, 0x41	; 65
    662a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    662e:	dc 01       	movw	r26, r24
    6630:	cb 01       	movw	r24, r22
    6632:	bc 01       	movw	r22, r24
    6634:	cd 01       	movw	r24, r26
    6636:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    663a:	dc 01       	movw	r26, r24
    663c:	cb 01       	movw	r24, r22
    663e:	9c 8b       	std	Y+20, r25	; 0x14
    6640:	8b 8b       	std	Y+19, r24	; 0x13
    6642:	0f c0       	rjmp	.+30     	; 0x6662 <LCD_enuInit+0x2f6>
    6644:	89 e1       	ldi	r24, 0x19	; 25
    6646:	90 e0       	ldi	r25, 0x00	; 0
    6648:	9a 8b       	std	Y+18, r25	; 0x12
    664a:	89 8b       	std	Y+17, r24	; 0x11
    664c:	89 89       	ldd	r24, Y+17	; 0x11
    664e:	9a 89       	ldd	r25, Y+18	; 0x12
    6650:	01 97       	sbiw	r24, 0x01	; 1
    6652:	f1 f7       	brne	.-4      	; 0x6650 <LCD_enuInit+0x2e4>
    6654:	9a 8b       	std	Y+18, r25	; 0x12
    6656:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6658:	8b 89       	ldd	r24, Y+19	; 0x13
    665a:	9c 89       	ldd	r25, Y+20	; 0x14
    665c:	01 97       	sbiw	r24, 0x01	; 1
    665e:	9c 8b       	std	Y+20, r25	; 0x14
    6660:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6662:	8b 89       	ldd	r24, Y+19	; 0x13
    6664:	9c 89       	ldd	r25, Y+20	; 0x14
    6666:	00 97       	sbiw	r24, 0x00	; 0
    6668:	69 f7       	brne	.-38     	; 0x6644 <LCD_enuInit+0x2d8>
    666a:	14 c0       	rjmp	.+40     	; 0x6694 <LCD_enuInit+0x328>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    666c:	6d 89       	ldd	r22, Y+21	; 0x15
    666e:	7e 89       	ldd	r23, Y+22	; 0x16
    6670:	8f 89       	ldd	r24, Y+23	; 0x17
    6672:	98 8d       	ldd	r25, Y+24	; 0x18
    6674:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6678:	dc 01       	movw	r26, r24
    667a:	cb 01       	movw	r24, r22
    667c:	9c 8b       	std	Y+20, r25	; 0x14
    667e:	8b 8b       	std	Y+19, r24	; 0x13
    6680:	8b 89       	ldd	r24, Y+19	; 0x13
    6682:	9c 89       	ldd	r25, Y+20	; 0x14
    6684:	98 8b       	std	Y+16, r25	; 0x10
    6686:	8f 87       	std	Y+15, r24	; 0x0f
    6688:	8f 85       	ldd	r24, Y+15	; 0x0f
    668a:	98 89       	ldd	r25, Y+16	; 0x10
    668c:	01 97       	sbiw	r24, 0x01	; 1
    668e:	f1 f7       	brne	.-4      	; 0x668c <LCD_enuInit+0x320>
    6690:	98 8b       	std	Y+16, r25	; 0x10
    6692:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(1);
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    6694:	81 e0       	ldi	r24, 0x01	; 1
    6696:	61 e0       	ldi	r22, 0x01	; 1
    6698:	40 e0       	ldi	r20, 0x00	; 0
    669a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(CLEAR_DISPLAY);
    669e:	81 e0       	ldi	r24, 0x01	; 1
    66a0:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    66a4:	80 e0       	ldi	r24, 0x00	; 0
    66a6:	90 e0       	ldi	r25, 0x00	; 0
    66a8:	a0 e0       	ldi	r26, 0x00	; 0
    66aa:	b0 e4       	ldi	r27, 0x40	; 64
    66ac:	8b 87       	std	Y+11, r24	; 0x0b
    66ae:	9c 87       	std	Y+12, r25	; 0x0c
    66b0:	ad 87       	std	Y+13, r26	; 0x0d
    66b2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    66b4:	6b 85       	ldd	r22, Y+11	; 0x0b
    66b6:	7c 85       	ldd	r23, Y+12	; 0x0c
    66b8:	8d 85       	ldd	r24, Y+13	; 0x0d
    66ba:	9e 85       	ldd	r25, Y+14	; 0x0e
    66bc:	20 e0       	ldi	r18, 0x00	; 0
    66be:	30 e0       	ldi	r19, 0x00	; 0
    66c0:	4a e7       	ldi	r20, 0x7A	; 122
    66c2:	53 e4       	ldi	r21, 0x43	; 67
    66c4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    66c8:	dc 01       	movw	r26, r24
    66ca:	cb 01       	movw	r24, r22
    66cc:	8f 83       	std	Y+7, r24	; 0x07
    66ce:	98 87       	std	Y+8, r25	; 0x08
    66d0:	a9 87       	std	Y+9, r26	; 0x09
    66d2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    66d4:	6f 81       	ldd	r22, Y+7	; 0x07
    66d6:	78 85       	ldd	r23, Y+8	; 0x08
    66d8:	89 85       	ldd	r24, Y+9	; 0x09
    66da:	9a 85       	ldd	r25, Y+10	; 0x0a
    66dc:	20 e0       	ldi	r18, 0x00	; 0
    66de:	30 e0       	ldi	r19, 0x00	; 0
    66e0:	40 e8       	ldi	r20, 0x80	; 128
    66e2:	5f e3       	ldi	r21, 0x3F	; 63
    66e4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    66e8:	88 23       	and	r24, r24
    66ea:	2c f4       	brge	.+10     	; 0x66f6 <LCD_enuInit+0x38a>
		__ticks = 1;
    66ec:	81 e0       	ldi	r24, 0x01	; 1
    66ee:	90 e0       	ldi	r25, 0x00	; 0
    66f0:	9e 83       	std	Y+6, r25	; 0x06
    66f2:	8d 83       	std	Y+5, r24	; 0x05
    66f4:	3f c0       	rjmp	.+126    	; 0x6774 <LCD_enuInit+0x408>
	else if (__tmp > 65535)
    66f6:	6f 81       	ldd	r22, Y+7	; 0x07
    66f8:	78 85       	ldd	r23, Y+8	; 0x08
    66fa:	89 85       	ldd	r24, Y+9	; 0x09
    66fc:	9a 85       	ldd	r25, Y+10	; 0x0a
    66fe:	20 e0       	ldi	r18, 0x00	; 0
    6700:	3f ef       	ldi	r19, 0xFF	; 255
    6702:	4f e7       	ldi	r20, 0x7F	; 127
    6704:	57 e4       	ldi	r21, 0x47	; 71
    6706:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    670a:	18 16       	cp	r1, r24
    670c:	4c f5       	brge	.+82     	; 0x6760 <LCD_enuInit+0x3f4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    670e:	6b 85       	ldd	r22, Y+11	; 0x0b
    6710:	7c 85       	ldd	r23, Y+12	; 0x0c
    6712:	8d 85       	ldd	r24, Y+13	; 0x0d
    6714:	9e 85       	ldd	r25, Y+14	; 0x0e
    6716:	20 e0       	ldi	r18, 0x00	; 0
    6718:	30 e0       	ldi	r19, 0x00	; 0
    671a:	40 e2       	ldi	r20, 0x20	; 32
    671c:	51 e4       	ldi	r21, 0x41	; 65
    671e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6722:	dc 01       	movw	r26, r24
    6724:	cb 01       	movw	r24, r22
    6726:	bc 01       	movw	r22, r24
    6728:	cd 01       	movw	r24, r26
    672a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    672e:	dc 01       	movw	r26, r24
    6730:	cb 01       	movw	r24, r22
    6732:	9e 83       	std	Y+6, r25	; 0x06
    6734:	8d 83       	std	Y+5, r24	; 0x05
    6736:	0f c0       	rjmp	.+30     	; 0x6756 <LCD_enuInit+0x3ea>
    6738:	89 e1       	ldi	r24, 0x19	; 25
    673a:	90 e0       	ldi	r25, 0x00	; 0
    673c:	9c 83       	std	Y+4, r25	; 0x04
    673e:	8b 83       	std	Y+3, r24	; 0x03
    6740:	8b 81       	ldd	r24, Y+3	; 0x03
    6742:	9c 81       	ldd	r25, Y+4	; 0x04
    6744:	01 97       	sbiw	r24, 0x01	; 1
    6746:	f1 f7       	brne	.-4      	; 0x6744 <LCD_enuInit+0x3d8>
    6748:	9c 83       	std	Y+4, r25	; 0x04
    674a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    674c:	8d 81       	ldd	r24, Y+5	; 0x05
    674e:	9e 81       	ldd	r25, Y+6	; 0x06
    6750:	01 97       	sbiw	r24, 0x01	; 1
    6752:	9e 83       	std	Y+6, r25	; 0x06
    6754:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6756:	8d 81       	ldd	r24, Y+5	; 0x05
    6758:	9e 81       	ldd	r25, Y+6	; 0x06
    675a:	00 97       	sbiw	r24, 0x00	; 0
    675c:	69 f7       	brne	.-38     	; 0x6738 <LCD_enuInit+0x3cc>
    675e:	14 c0       	rjmp	.+40     	; 0x6788 <LCD_enuInit+0x41c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6760:	6f 81       	ldd	r22, Y+7	; 0x07
    6762:	78 85       	ldd	r23, Y+8	; 0x08
    6764:	89 85       	ldd	r24, Y+9	; 0x09
    6766:	9a 85       	ldd	r25, Y+10	; 0x0a
    6768:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    676c:	dc 01       	movw	r26, r24
    676e:	cb 01       	movw	r24, r22
    6770:	9e 83       	std	Y+6, r25	; 0x06
    6772:	8d 83       	std	Y+5, r24	; 0x05
    6774:	8d 81       	ldd	r24, Y+5	; 0x05
    6776:	9e 81       	ldd	r25, Y+6	; 0x06
    6778:	9a 83       	std	Y+2, r25	; 0x02
    677a:	89 83       	std	Y+1, r24	; 0x01
    677c:	89 81       	ldd	r24, Y+1	; 0x01
    677e:	9a 81       	ldd	r25, Y+2	; 0x02
    6780:	01 97       	sbiw	r24, 0x01	; 1
    6782:	f1 f7       	brne	.-4      	; 0x6780 <LCD_enuInit+0x414>
    6784:	9a 83       	std	Y+2, r25	; 0x02
    6786:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(2);
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    6788:	81 e0       	ldi	r24, 0x01	; 1
    678a:	61 e0       	ldi	r22, 0x01	; 1
    678c:	40 e0       	ldi	r20, 0x00	; 0
    678e:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(ENTRY_MOOD);
    6792:	86 e0       	ldi	r24, 0x06	; 6
    6794:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

	return Local_ErrorState;
    6798:	89 ad       	ldd	r24, Y+57	; 0x39
}
    679a:	e9 96       	adiw	r28, 0x39	; 57
    679c:	0f b6       	in	r0, 0x3f	; 63
    679e:	f8 94       	cli
    67a0:	de bf       	out	0x3e, r29	; 62
    67a2:	0f be       	out	0x3f, r0	; 63
    67a4:	cd bf       	out	0x3d, r28	; 61
    67a6:	cf 91       	pop	r28
    67a8:	df 91       	pop	r29
    67aa:	08 95       	ret

000067ac <LCD_enuWriteAndLatch>:

static ES_t LCD_enuWriteAndLatch(u8 Copy_u8Data) {/************ static makes sure the function is local and can not be externed*****************/
    67ac:	0f 93       	push	r16
    67ae:	1f 93       	push	r17
    67b0:	df 93       	push	r29
    67b2:	cf 93       	push	r28
    67b4:	cd b7       	in	r28, 0x3d	; 61
    67b6:	de b7       	in	r29, 0x3e	; 62
    67b8:	c7 55       	subi	r28, 0x57	; 87
    67ba:	d0 40       	sbci	r29, 0x00	; 0
    67bc:	0f b6       	in	r0, 0x3f	; 63
    67be:	f8 94       	cli
    67c0:	de bf       	out	0x3e, r29	; 62
    67c2:	0f be       	out	0x3f, r0	; 63
    67c4:	cd bf       	out	0x3d, r28	; 61
    67c6:	fe 01       	movw	r30, r28
    67c8:	e9 5a       	subi	r30, 0xA9	; 169
    67ca:	ff 4f       	sbci	r31, 0xFF	; 255
    67cc:	80 83       	st	Z, r24

	u8 Local_ErrorState = ES_NOK;
    67ce:	fe 01       	movw	r30, r28
    67d0:	eb 5a       	subi	r30, 0xAB	; 171
    67d2:	ff 4f       	sbci	r31, 0xFF	; 255
    67d4:	10 82       	st	Z, r1

	/******* make sure RW_PORT low to be in write mode *****/
	/******* make sure EN_PORT low to be ready for the latch	*****/

	DIO_enuSetPinValue(RW_PORT, RW_PIN, DIO_u8LOW); // low as we write data or instruction
    67d6:	81 e0       	ldi	r24, 0x01	; 1
    67d8:	62 e0       	ldi	r22, 0x02	; 2
    67da:	40 e0       	ldi	r20, 0x00	; 0
    67dc:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW); // low to be ready for the latch -> H-L
    67e0:	81 e0       	ldi	r24, 0x01	; 1
    67e2:	60 e0       	ldi	r22, 0x00	; 0
    67e4:	40 e0       	ldi	r20, 0x00	; 0
    67e6:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>

	/********** Data Writing ************/

	if (Copy_u8Data == FUNC_SET_FOUR_BIT) // function set for four bit mode needs extra send operation
    67ea:	fe 01       	movw	r30, r28
    67ec:	e9 5a       	subi	r30, 0xA9	; 169
    67ee:	ff 4f       	sbci	r31, 0xFF	; 255
    67f0:	80 81       	ld	r24, Z
    67f2:	88 32       	cpi	r24, 0x28	; 40
    67f4:	09 f0       	breq	.+2      	; 0x67f8 <LCD_enuWriteAndLatch+0x4c>
    67f6:	88 c1       	rjmp	.+784    	; 0x6b08 <LCD_enuWriteAndLatch+0x35c>
	{
		u8 Local_u8RS_Value;
		DIO_enuGetPinValue(RS_PORT, RS_PIN, &Local_u8RS_Value);
    67f8:	9e 01       	movw	r18, r28
    67fa:	2a 5a       	subi	r18, 0xAA	; 170
    67fc:	3f 4f       	sbci	r19, 0xFF	; 255
    67fe:	81 e0       	ldi	r24, 0x01	; 1
    6800:	61 e0       	ldi	r22, 0x01	; 1
    6802:	a9 01       	movw	r20, r18
    6804:	0e 94 b1 2b 	call	0x5762	; 0x5762 <DIO_enuGetPinValue>

		if (Local_u8RS_Value == DIO_u8LOW) //CHECK if RS is set in instructions mode else it is to display ')' 0x28
    6808:	fe 01       	movw	r30, r28
    680a:	ea 5a       	subi	r30, 0xAA	; 170
    680c:	ff 4f       	sbci	r31, 0xFF	; 255
    680e:	80 81       	ld	r24, Z
    6810:	88 23       	and	r24, r24
    6812:	09 f0       	breq	.+2      	; 0x6816 <LCD_enuWriteAndLatch+0x6a>
    6814:	79 c1       	rjmp	.+754    	; 0x6b08 <LCD_enuWriteAndLatch+0x35c>
				{
			//if true we need to write upper four bits twice.. once here in the if condition the other in the ordinary #if four bit mode
			DIO_enuSetPinValue(D7_PORT, D7_PIN, (Copy_u8Data >> SHIFT_PIN_7) & MASK_BIT);
    6816:	fe 01       	movw	r30, r28
    6818:	e9 5a       	subi	r30, 0xA9	; 169
    681a:	ff 4f       	sbci	r31, 0xFF	; 255
    681c:	80 81       	ld	r24, Z
    681e:	98 2f       	mov	r25, r24
    6820:	99 1f       	adc	r25, r25
    6822:	99 27       	eor	r25, r25
    6824:	99 1f       	adc	r25, r25
    6826:	82 e0       	ldi	r24, 0x02	; 2
    6828:	67 e0       	ldi	r22, 0x07	; 7
    682a:	49 2f       	mov	r20, r25
    682c:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
			DIO_enuSetPinValue(D6_PORT, D6_PIN, (Copy_u8Data >> SHIFT_PIN_6) & MASK_BIT);
    6830:	fe 01       	movw	r30, r28
    6832:	e9 5a       	subi	r30, 0xA9	; 169
    6834:	ff 4f       	sbci	r31, 0xFF	; 255
    6836:	80 81       	ld	r24, Z
    6838:	82 95       	swap	r24
    683a:	86 95       	lsr	r24
    683c:	86 95       	lsr	r24
    683e:	83 70       	andi	r24, 0x03	; 3
    6840:	98 2f       	mov	r25, r24
    6842:	91 70       	andi	r25, 0x01	; 1
    6844:	82 e0       	ldi	r24, 0x02	; 2
    6846:	66 e0       	ldi	r22, 0x06	; 6
    6848:	49 2f       	mov	r20, r25
    684a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
			DIO_enuSetPinValue(D5_PORT, D5_PIN, (Copy_u8Data >> SHIFT_PIN_5) & MASK_BIT);
    684e:	fe 01       	movw	r30, r28
    6850:	e9 5a       	subi	r30, 0xA9	; 169
    6852:	ff 4f       	sbci	r31, 0xFF	; 255
    6854:	80 81       	ld	r24, Z
    6856:	82 95       	swap	r24
    6858:	86 95       	lsr	r24
    685a:	87 70       	andi	r24, 0x07	; 7
    685c:	98 2f       	mov	r25, r24
    685e:	91 70       	andi	r25, 0x01	; 1
    6860:	82 e0       	ldi	r24, 0x02	; 2
    6862:	65 e0       	ldi	r22, 0x05	; 5
    6864:	49 2f       	mov	r20, r25
    6866:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
			DIO_enuSetPinValue(D4_PORT, D4_PIN, (Copy_u8Data >> SHIFT_PIN_4) & MASK_BIT);
    686a:	fe 01       	movw	r30, r28
    686c:	e9 5a       	subi	r30, 0xA9	; 169
    686e:	ff 4f       	sbci	r31, 0xFF	; 255
    6870:	80 81       	ld	r24, Z
    6872:	82 95       	swap	r24
    6874:	8f 70       	andi	r24, 0x0F	; 15
    6876:	98 2f       	mov	r25, r24
    6878:	91 70       	andi	r25, 0x01	; 1
    687a:	82 e0       	ldi	r24, 0x02	; 2
    687c:	64 e0       	ldi	r22, 0x04	; 4
    687e:	49 2f       	mov	r20, r25
    6880:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>

			/**********the latch ************/

			DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8HIGH);
    6884:	81 e0       	ldi	r24, 0x01	; 1
    6886:	60 e0       	ldi	r22, 0x00	; 0
    6888:	41 e0       	ldi	r20, 0x01	; 1
    688a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    688e:	fe 01       	movw	r30, r28
    6890:	ef 5a       	subi	r30, 0xAF	; 175
    6892:	ff 4f       	sbci	r31, 0xFF	; 255
    6894:	80 e0       	ldi	r24, 0x00	; 0
    6896:	90 e0       	ldi	r25, 0x00	; 0
    6898:	a0 e8       	ldi	r26, 0x80	; 128
    689a:	bf e3       	ldi	r27, 0x3F	; 63
    689c:	80 83       	st	Z, r24
    689e:	91 83       	std	Z+1, r25	; 0x01
    68a0:	a2 83       	std	Z+2, r26	; 0x02
    68a2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    68a4:	8e 01       	movw	r16, r28
    68a6:	03 5b       	subi	r16, 0xB3	; 179
    68a8:	1f 4f       	sbci	r17, 0xFF	; 255
    68aa:	fe 01       	movw	r30, r28
    68ac:	ef 5a       	subi	r30, 0xAF	; 175
    68ae:	ff 4f       	sbci	r31, 0xFF	; 255
    68b0:	60 81       	ld	r22, Z
    68b2:	71 81       	ldd	r23, Z+1	; 0x01
    68b4:	82 81       	ldd	r24, Z+2	; 0x02
    68b6:	93 81       	ldd	r25, Z+3	; 0x03
    68b8:	20 e0       	ldi	r18, 0x00	; 0
    68ba:	30 e0       	ldi	r19, 0x00	; 0
    68bc:	4a e7       	ldi	r20, 0x7A	; 122
    68be:	53 e4       	ldi	r21, 0x43	; 67
    68c0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    68c4:	dc 01       	movw	r26, r24
    68c6:	cb 01       	movw	r24, r22
    68c8:	f8 01       	movw	r30, r16
    68ca:	80 83       	st	Z, r24
    68cc:	91 83       	std	Z+1, r25	; 0x01
    68ce:	a2 83       	std	Z+2, r26	; 0x02
    68d0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    68d2:	fe 01       	movw	r30, r28
    68d4:	e3 5b       	subi	r30, 0xB3	; 179
    68d6:	ff 4f       	sbci	r31, 0xFF	; 255
    68d8:	60 81       	ld	r22, Z
    68da:	71 81       	ldd	r23, Z+1	; 0x01
    68dc:	82 81       	ldd	r24, Z+2	; 0x02
    68de:	93 81       	ldd	r25, Z+3	; 0x03
    68e0:	20 e0       	ldi	r18, 0x00	; 0
    68e2:	30 e0       	ldi	r19, 0x00	; 0
    68e4:	40 e8       	ldi	r20, 0x80	; 128
    68e6:	5f e3       	ldi	r21, 0x3F	; 63
    68e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    68ec:	88 23       	and	r24, r24
    68ee:	44 f4       	brge	.+16     	; 0x6900 <LCD_enuWriteAndLatch+0x154>
		__ticks = 1;
    68f0:	fe 01       	movw	r30, r28
    68f2:	e5 5b       	subi	r30, 0xB5	; 181
    68f4:	ff 4f       	sbci	r31, 0xFF	; 255
    68f6:	81 e0       	ldi	r24, 0x01	; 1
    68f8:	90 e0       	ldi	r25, 0x00	; 0
    68fa:	91 83       	std	Z+1, r25	; 0x01
    68fc:	80 83       	st	Z, r24
    68fe:	64 c0       	rjmp	.+200    	; 0x69c8 <LCD_enuWriteAndLatch+0x21c>
	else if (__tmp > 65535)
    6900:	fe 01       	movw	r30, r28
    6902:	e3 5b       	subi	r30, 0xB3	; 179
    6904:	ff 4f       	sbci	r31, 0xFF	; 255
    6906:	60 81       	ld	r22, Z
    6908:	71 81       	ldd	r23, Z+1	; 0x01
    690a:	82 81       	ldd	r24, Z+2	; 0x02
    690c:	93 81       	ldd	r25, Z+3	; 0x03
    690e:	20 e0       	ldi	r18, 0x00	; 0
    6910:	3f ef       	ldi	r19, 0xFF	; 255
    6912:	4f e7       	ldi	r20, 0x7F	; 127
    6914:	57 e4       	ldi	r21, 0x47	; 71
    6916:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    691a:	18 16       	cp	r1, r24
    691c:	0c f0       	brlt	.+2      	; 0x6920 <LCD_enuWriteAndLatch+0x174>
    691e:	43 c0       	rjmp	.+134    	; 0x69a6 <LCD_enuWriteAndLatch+0x1fa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6920:	fe 01       	movw	r30, r28
    6922:	ef 5a       	subi	r30, 0xAF	; 175
    6924:	ff 4f       	sbci	r31, 0xFF	; 255
    6926:	60 81       	ld	r22, Z
    6928:	71 81       	ldd	r23, Z+1	; 0x01
    692a:	82 81       	ldd	r24, Z+2	; 0x02
    692c:	93 81       	ldd	r25, Z+3	; 0x03
    692e:	20 e0       	ldi	r18, 0x00	; 0
    6930:	30 e0       	ldi	r19, 0x00	; 0
    6932:	40 e2       	ldi	r20, 0x20	; 32
    6934:	51 e4       	ldi	r21, 0x41	; 65
    6936:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    693a:	dc 01       	movw	r26, r24
    693c:	cb 01       	movw	r24, r22
    693e:	8e 01       	movw	r16, r28
    6940:	05 5b       	subi	r16, 0xB5	; 181
    6942:	1f 4f       	sbci	r17, 0xFF	; 255
    6944:	bc 01       	movw	r22, r24
    6946:	cd 01       	movw	r24, r26
    6948:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    694c:	dc 01       	movw	r26, r24
    694e:	cb 01       	movw	r24, r22
    6950:	f8 01       	movw	r30, r16
    6952:	91 83       	std	Z+1, r25	; 0x01
    6954:	80 83       	st	Z, r24
    6956:	1f c0       	rjmp	.+62     	; 0x6996 <LCD_enuWriteAndLatch+0x1ea>
    6958:	fe 01       	movw	r30, r28
    695a:	e7 5b       	subi	r30, 0xB7	; 183
    695c:	ff 4f       	sbci	r31, 0xFF	; 255
    695e:	89 e1       	ldi	r24, 0x19	; 25
    6960:	90 e0       	ldi	r25, 0x00	; 0
    6962:	91 83       	std	Z+1, r25	; 0x01
    6964:	80 83       	st	Z, r24
    6966:	fe 01       	movw	r30, r28
    6968:	e7 5b       	subi	r30, 0xB7	; 183
    696a:	ff 4f       	sbci	r31, 0xFF	; 255
    696c:	80 81       	ld	r24, Z
    696e:	91 81       	ldd	r25, Z+1	; 0x01
    6970:	01 97       	sbiw	r24, 0x01	; 1
    6972:	f1 f7       	brne	.-4      	; 0x6970 <LCD_enuWriteAndLatch+0x1c4>
    6974:	fe 01       	movw	r30, r28
    6976:	e7 5b       	subi	r30, 0xB7	; 183
    6978:	ff 4f       	sbci	r31, 0xFF	; 255
    697a:	91 83       	std	Z+1, r25	; 0x01
    697c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    697e:	de 01       	movw	r26, r28
    6980:	a5 5b       	subi	r26, 0xB5	; 181
    6982:	bf 4f       	sbci	r27, 0xFF	; 255
    6984:	fe 01       	movw	r30, r28
    6986:	e5 5b       	subi	r30, 0xB5	; 181
    6988:	ff 4f       	sbci	r31, 0xFF	; 255
    698a:	80 81       	ld	r24, Z
    698c:	91 81       	ldd	r25, Z+1	; 0x01
    698e:	01 97       	sbiw	r24, 0x01	; 1
    6990:	11 96       	adiw	r26, 0x01	; 1
    6992:	9c 93       	st	X, r25
    6994:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6996:	fe 01       	movw	r30, r28
    6998:	e5 5b       	subi	r30, 0xB5	; 181
    699a:	ff 4f       	sbci	r31, 0xFF	; 255
    699c:	80 81       	ld	r24, Z
    699e:	91 81       	ldd	r25, Z+1	; 0x01
    69a0:	00 97       	sbiw	r24, 0x00	; 0
    69a2:	d1 f6       	brne	.-76     	; 0x6958 <LCD_enuWriteAndLatch+0x1ac>
    69a4:	27 c0       	rjmp	.+78     	; 0x69f4 <LCD_enuWriteAndLatch+0x248>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    69a6:	8e 01       	movw	r16, r28
    69a8:	05 5b       	subi	r16, 0xB5	; 181
    69aa:	1f 4f       	sbci	r17, 0xFF	; 255
    69ac:	fe 01       	movw	r30, r28
    69ae:	e3 5b       	subi	r30, 0xB3	; 179
    69b0:	ff 4f       	sbci	r31, 0xFF	; 255
    69b2:	60 81       	ld	r22, Z
    69b4:	71 81       	ldd	r23, Z+1	; 0x01
    69b6:	82 81       	ldd	r24, Z+2	; 0x02
    69b8:	93 81       	ldd	r25, Z+3	; 0x03
    69ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    69be:	dc 01       	movw	r26, r24
    69c0:	cb 01       	movw	r24, r22
    69c2:	f8 01       	movw	r30, r16
    69c4:	91 83       	std	Z+1, r25	; 0x01
    69c6:	80 83       	st	Z, r24
    69c8:	de 01       	movw	r26, r28
    69ca:	a9 5b       	subi	r26, 0xB9	; 185
    69cc:	bf 4f       	sbci	r27, 0xFF	; 255
    69ce:	fe 01       	movw	r30, r28
    69d0:	e5 5b       	subi	r30, 0xB5	; 181
    69d2:	ff 4f       	sbci	r31, 0xFF	; 255
    69d4:	80 81       	ld	r24, Z
    69d6:	91 81       	ldd	r25, Z+1	; 0x01
    69d8:	8d 93       	st	X+, r24
    69da:	9c 93       	st	X, r25
    69dc:	fe 01       	movw	r30, r28
    69de:	e9 5b       	subi	r30, 0xB9	; 185
    69e0:	ff 4f       	sbci	r31, 0xFF	; 255
    69e2:	80 81       	ld	r24, Z
    69e4:	91 81       	ldd	r25, Z+1	; 0x01
    69e6:	01 97       	sbiw	r24, 0x01	; 1
    69e8:	f1 f7       	brne	.-4      	; 0x69e6 <LCD_enuWriteAndLatch+0x23a>
    69ea:	fe 01       	movw	r30, r28
    69ec:	e9 5b       	subi	r30, 0xB9	; 185
    69ee:	ff 4f       	sbci	r31, 0xFF	; 255
    69f0:	91 83       	std	Z+1, r25	; 0x01
    69f2:	80 83       	st	Z, r24
			_delay_ms(1);
			DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW);
    69f4:	81 e0       	ldi	r24, 0x01	; 1
    69f6:	60 e0       	ldi	r22, 0x00	; 0
    69f8:	40 e0       	ldi	r20, 0x00	; 0
    69fa:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    69fe:	fe 01       	movw	r30, r28
    6a00:	ed 5b       	subi	r30, 0xBD	; 189
    6a02:	ff 4f       	sbci	r31, 0xFF	; 255
    6a04:	80 e0       	ldi	r24, 0x00	; 0
    6a06:	90 e0       	ldi	r25, 0x00	; 0
    6a08:	a0 e8       	ldi	r26, 0x80	; 128
    6a0a:	bf e3       	ldi	r27, 0x3F	; 63
    6a0c:	80 83       	st	Z, r24
    6a0e:	91 83       	std	Z+1, r25	; 0x01
    6a10:	a2 83       	std	Z+2, r26	; 0x02
    6a12:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6a14:	8e 01       	movw	r16, r28
    6a16:	01 5c       	subi	r16, 0xC1	; 193
    6a18:	1f 4f       	sbci	r17, 0xFF	; 255
    6a1a:	fe 01       	movw	r30, r28
    6a1c:	ed 5b       	subi	r30, 0xBD	; 189
    6a1e:	ff 4f       	sbci	r31, 0xFF	; 255
    6a20:	60 81       	ld	r22, Z
    6a22:	71 81       	ldd	r23, Z+1	; 0x01
    6a24:	82 81       	ldd	r24, Z+2	; 0x02
    6a26:	93 81       	ldd	r25, Z+3	; 0x03
    6a28:	20 e0       	ldi	r18, 0x00	; 0
    6a2a:	30 e0       	ldi	r19, 0x00	; 0
    6a2c:	4a e7       	ldi	r20, 0x7A	; 122
    6a2e:	53 e4       	ldi	r21, 0x43	; 67
    6a30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6a34:	dc 01       	movw	r26, r24
    6a36:	cb 01       	movw	r24, r22
    6a38:	f8 01       	movw	r30, r16
    6a3a:	80 83       	st	Z, r24
    6a3c:	91 83       	std	Z+1, r25	; 0x01
    6a3e:	a2 83       	std	Z+2, r26	; 0x02
    6a40:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    6a42:	fe 01       	movw	r30, r28
    6a44:	ff 96       	adiw	r30, 0x3f	; 63
    6a46:	60 81       	ld	r22, Z
    6a48:	71 81       	ldd	r23, Z+1	; 0x01
    6a4a:	82 81       	ldd	r24, Z+2	; 0x02
    6a4c:	93 81       	ldd	r25, Z+3	; 0x03
    6a4e:	20 e0       	ldi	r18, 0x00	; 0
    6a50:	30 e0       	ldi	r19, 0x00	; 0
    6a52:	40 e8       	ldi	r20, 0x80	; 128
    6a54:	5f e3       	ldi	r21, 0x3F	; 63
    6a56:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6a5a:	88 23       	and	r24, r24
    6a5c:	2c f4       	brge	.+10     	; 0x6a68 <LCD_enuWriteAndLatch+0x2bc>
		__ticks = 1;
    6a5e:	81 e0       	ldi	r24, 0x01	; 1
    6a60:	90 e0       	ldi	r25, 0x00	; 0
    6a62:	9e af       	std	Y+62, r25	; 0x3e
    6a64:	8d af       	std	Y+61, r24	; 0x3d
    6a66:	46 c0       	rjmp	.+140    	; 0x6af4 <LCD_enuWriteAndLatch+0x348>
	else if (__tmp > 65535)
    6a68:	fe 01       	movw	r30, r28
    6a6a:	ff 96       	adiw	r30, 0x3f	; 63
    6a6c:	60 81       	ld	r22, Z
    6a6e:	71 81       	ldd	r23, Z+1	; 0x01
    6a70:	82 81       	ldd	r24, Z+2	; 0x02
    6a72:	93 81       	ldd	r25, Z+3	; 0x03
    6a74:	20 e0       	ldi	r18, 0x00	; 0
    6a76:	3f ef       	ldi	r19, 0xFF	; 255
    6a78:	4f e7       	ldi	r20, 0x7F	; 127
    6a7a:	57 e4       	ldi	r21, 0x47	; 71
    6a7c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6a80:	18 16       	cp	r1, r24
    6a82:	64 f5       	brge	.+88     	; 0x6adc <LCD_enuWriteAndLatch+0x330>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6a84:	fe 01       	movw	r30, r28
    6a86:	ed 5b       	subi	r30, 0xBD	; 189
    6a88:	ff 4f       	sbci	r31, 0xFF	; 255
    6a8a:	60 81       	ld	r22, Z
    6a8c:	71 81       	ldd	r23, Z+1	; 0x01
    6a8e:	82 81       	ldd	r24, Z+2	; 0x02
    6a90:	93 81       	ldd	r25, Z+3	; 0x03
    6a92:	20 e0       	ldi	r18, 0x00	; 0
    6a94:	30 e0       	ldi	r19, 0x00	; 0
    6a96:	40 e2       	ldi	r20, 0x20	; 32
    6a98:	51 e4       	ldi	r21, 0x41	; 65
    6a9a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6a9e:	dc 01       	movw	r26, r24
    6aa0:	cb 01       	movw	r24, r22
    6aa2:	bc 01       	movw	r22, r24
    6aa4:	cd 01       	movw	r24, r26
    6aa6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6aaa:	dc 01       	movw	r26, r24
    6aac:	cb 01       	movw	r24, r22
    6aae:	9e af       	std	Y+62, r25	; 0x3e
    6ab0:	8d af       	std	Y+61, r24	; 0x3d
    6ab2:	0f c0       	rjmp	.+30     	; 0x6ad2 <LCD_enuWriteAndLatch+0x326>
    6ab4:	89 e1       	ldi	r24, 0x19	; 25
    6ab6:	90 e0       	ldi	r25, 0x00	; 0
    6ab8:	9c af       	std	Y+60, r25	; 0x3c
    6aba:	8b af       	std	Y+59, r24	; 0x3b
    6abc:	8b ad       	ldd	r24, Y+59	; 0x3b
    6abe:	9c ad       	ldd	r25, Y+60	; 0x3c
    6ac0:	01 97       	sbiw	r24, 0x01	; 1
    6ac2:	f1 f7       	brne	.-4      	; 0x6ac0 <LCD_enuWriteAndLatch+0x314>
    6ac4:	9c af       	std	Y+60, r25	; 0x3c
    6ac6:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6ac8:	8d ad       	ldd	r24, Y+61	; 0x3d
    6aca:	9e ad       	ldd	r25, Y+62	; 0x3e
    6acc:	01 97       	sbiw	r24, 0x01	; 1
    6ace:	9e af       	std	Y+62, r25	; 0x3e
    6ad0:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6ad2:	8d ad       	ldd	r24, Y+61	; 0x3d
    6ad4:	9e ad       	ldd	r25, Y+62	; 0x3e
    6ad6:	00 97       	sbiw	r24, 0x00	; 0
    6ad8:	69 f7       	brne	.-38     	; 0x6ab4 <LCD_enuWriteAndLatch+0x308>
    6ada:	16 c0       	rjmp	.+44     	; 0x6b08 <LCD_enuWriteAndLatch+0x35c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6adc:	fe 01       	movw	r30, r28
    6ade:	ff 96       	adiw	r30, 0x3f	; 63
    6ae0:	60 81       	ld	r22, Z
    6ae2:	71 81       	ldd	r23, Z+1	; 0x01
    6ae4:	82 81       	ldd	r24, Z+2	; 0x02
    6ae6:	93 81       	ldd	r25, Z+3	; 0x03
    6ae8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6aec:	dc 01       	movw	r26, r24
    6aee:	cb 01       	movw	r24, r22
    6af0:	9e af       	std	Y+62, r25	; 0x3e
    6af2:	8d af       	std	Y+61, r24	; 0x3d
    6af4:	8d ad       	ldd	r24, Y+61	; 0x3d
    6af6:	9e ad       	ldd	r25, Y+62	; 0x3e
    6af8:	9a af       	std	Y+58, r25	; 0x3a
    6afa:	89 af       	std	Y+57, r24	; 0x39
    6afc:	89 ad       	ldd	r24, Y+57	; 0x39
    6afe:	9a ad       	ldd	r25, Y+58	; 0x3a
    6b00:	01 97       	sbiw	r24, 0x01	; 1
    6b02:	f1 f7       	brne	.-4      	; 0x6b00 <LCD_enuWriteAndLatch+0x354>
    6b04:	9a af       	std	Y+58, r25	; 0x3a
    6b06:	89 af       	std	Y+57, r24	; 0x39

		}
	}
#if LCD_MODE == FOUR_BIT
	//4-4
	DIO_enuSetPinValue(D7_PORT, D7_PIN, (Copy_u8Data >> SHIFT_PIN_7) & MASK_BIT);
    6b08:	fe 01       	movw	r30, r28
    6b0a:	e9 5a       	subi	r30, 0xA9	; 169
    6b0c:	ff 4f       	sbci	r31, 0xFF	; 255
    6b0e:	80 81       	ld	r24, Z
    6b10:	98 2f       	mov	r25, r24
    6b12:	99 1f       	adc	r25, r25
    6b14:	99 27       	eor	r25, r25
    6b16:	99 1f       	adc	r25, r25
    6b18:	82 e0       	ldi	r24, 0x02	; 2
    6b1a:	67 e0       	ldi	r22, 0x07	; 7
    6b1c:	49 2f       	mov	r20, r25
    6b1e:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D6_PORT, D6_PIN, (Copy_u8Data >> SHIFT_PIN_6) & MASK_BIT);
    6b22:	fe 01       	movw	r30, r28
    6b24:	e9 5a       	subi	r30, 0xA9	; 169
    6b26:	ff 4f       	sbci	r31, 0xFF	; 255
    6b28:	80 81       	ld	r24, Z
    6b2a:	82 95       	swap	r24
    6b2c:	86 95       	lsr	r24
    6b2e:	86 95       	lsr	r24
    6b30:	83 70       	andi	r24, 0x03	; 3
    6b32:	98 2f       	mov	r25, r24
    6b34:	91 70       	andi	r25, 0x01	; 1
    6b36:	82 e0       	ldi	r24, 0x02	; 2
    6b38:	66 e0       	ldi	r22, 0x06	; 6
    6b3a:	49 2f       	mov	r20, r25
    6b3c:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D5_PORT, D5_PIN, (Copy_u8Data >> SHIFT_PIN_5) & MASK_BIT);
    6b40:	fe 01       	movw	r30, r28
    6b42:	e9 5a       	subi	r30, 0xA9	; 169
    6b44:	ff 4f       	sbci	r31, 0xFF	; 255
    6b46:	80 81       	ld	r24, Z
    6b48:	82 95       	swap	r24
    6b4a:	86 95       	lsr	r24
    6b4c:	87 70       	andi	r24, 0x07	; 7
    6b4e:	98 2f       	mov	r25, r24
    6b50:	91 70       	andi	r25, 0x01	; 1
    6b52:	82 e0       	ldi	r24, 0x02	; 2
    6b54:	65 e0       	ldi	r22, 0x05	; 5
    6b56:	49 2f       	mov	r20, r25
    6b58:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D4_PORT, D4_PIN, (Copy_u8Data >> SHIFT_PIN_4) & MASK_BIT);
    6b5c:	fe 01       	movw	r30, r28
    6b5e:	e9 5a       	subi	r30, 0xA9	; 169
    6b60:	ff 4f       	sbci	r31, 0xFF	; 255
    6b62:	80 81       	ld	r24, Z
    6b64:	82 95       	swap	r24
    6b66:	8f 70       	andi	r24, 0x0F	; 15
    6b68:	98 2f       	mov	r25, r24
    6b6a:	91 70       	andi	r25, 0x01	; 1
    6b6c:	82 e0       	ldi	r24, 0x02	; 2
    6b6e:	64 e0       	ldi	r22, 0x04	; 4
    6b70:	49 2f       	mov	r20, r25
    6b72:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	/*		the latch		*/
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8HIGH);
    6b76:	81 e0       	ldi	r24, 0x01	; 1
    6b78:	60 e0       	ldi	r22, 0x00	; 0
    6b7a:	41 e0       	ldi	r20, 0x01	; 1
    6b7c:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    6b80:	80 e0       	ldi	r24, 0x00	; 0
    6b82:	90 e0       	ldi	r25, 0x00	; 0
    6b84:	a0 e8       	ldi	r26, 0x80	; 128
    6b86:	bf e3       	ldi	r27, 0x3F	; 63
    6b88:	8d ab       	std	Y+53, r24	; 0x35
    6b8a:	9e ab       	std	Y+54, r25	; 0x36
    6b8c:	af ab       	std	Y+55, r26	; 0x37
    6b8e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6b90:	6d a9       	ldd	r22, Y+53	; 0x35
    6b92:	7e a9       	ldd	r23, Y+54	; 0x36
    6b94:	8f a9       	ldd	r24, Y+55	; 0x37
    6b96:	98 ad       	ldd	r25, Y+56	; 0x38
    6b98:	20 e0       	ldi	r18, 0x00	; 0
    6b9a:	30 e0       	ldi	r19, 0x00	; 0
    6b9c:	4a e7       	ldi	r20, 0x7A	; 122
    6b9e:	53 e4       	ldi	r21, 0x43	; 67
    6ba0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6ba4:	dc 01       	movw	r26, r24
    6ba6:	cb 01       	movw	r24, r22
    6ba8:	89 ab       	std	Y+49, r24	; 0x31
    6baa:	9a ab       	std	Y+50, r25	; 0x32
    6bac:	ab ab       	std	Y+51, r26	; 0x33
    6bae:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    6bb0:	69 a9       	ldd	r22, Y+49	; 0x31
    6bb2:	7a a9       	ldd	r23, Y+50	; 0x32
    6bb4:	8b a9       	ldd	r24, Y+51	; 0x33
    6bb6:	9c a9       	ldd	r25, Y+52	; 0x34
    6bb8:	20 e0       	ldi	r18, 0x00	; 0
    6bba:	30 e0       	ldi	r19, 0x00	; 0
    6bbc:	40 e8       	ldi	r20, 0x80	; 128
    6bbe:	5f e3       	ldi	r21, 0x3F	; 63
    6bc0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6bc4:	88 23       	and	r24, r24
    6bc6:	2c f4       	brge	.+10     	; 0x6bd2 <LCD_enuWriteAndLatch+0x426>
		__ticks = 1;
    6bc8:	81 e0       	ldi	r24, 0x01	; 1
    6bca:	90 e0       	ldi	r25, 0x00	; 0
    6bcc:	98 ab       	std	Y+48, r25	; 0x30
    6bce:	8f a7       	std	Y+47, r24	; 0x2f
    6bd0:	3f c0       	rjmp	.+126    	; 0x6c50 <LCD_enuWriteAndLatch+0x4a4>
	else if (__tmp > 65535)
    6bd2:	69 a9       	ldd	r22, Y+49	; 0x31
    6bd4:	7a a9       	ldd	r23, Y+50	; 0x32
    6bd6:	8b a9       	ldd	r24, Y+51	; 0x33
    6bd8:	9c a9       	ldd	r25, Y+52	; 0x34
    6bda:	20 e0       	ldi	r18, 0x00	; 0
    6bdc:	3f ef       	ldi	r19, 0xFF	; 255
    6bde:	4f e7       	ldi	r20, 0x7F	; 127
    6be0:	57 e4       	ldi	r21, 0x47	; 71
    6be2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6be6:	18 16       	cp	r1, r24
    6be8:	4c f5       	brge	.+82     	; 0x6c3c <LCD_enuWriteAndLatch+0x490>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6bea:	6d a9       	ldd	r22, Y+53	; 0x35
    6bec:	7e a9       	ldd	r23, Y+54	; 0x36
    6bee:	8f a9       	ldd	r24, Y+55	; 0x37
    6bf0:	98 ad       	ldd	r25, Y+56	; 0x38
    6bf2:	20 e0       	ldi	r18, 0x00	; 0
    6bf4:	30 e0       	ldi	r19, 0x00	; 0
    6bf6:	40 e2       	ldi	r20, 0x20	; 32
    6bf8:	51 e4       	ldi	r21, 0x41	; 65
    6bfa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6bfe:	dc 01       	movw	r26, r24
    6c00:	cb 01       	movw	r24, r22
    6c02:	bc 01       	movw	r22, r24
    6c04:	cd 01       	movw	r24, r26
    6c06:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6c0a:	dc 01       	movw	r26, r24
    6c0c:	cb 01       	movw	r24, r22
    6c0e:	98 ab       	std	Y+48, r25	; 0x30
    6c10:	8f a7       	std	Y+47, r24	; 0x2f
    6c12:	0f c0       	rjmp	.+30     	; 0x6c32 <LCD_enuWriteAndLatch+0x486>
    6c14:	89 e1       	ldi	r24, 0x19	; 25
    6c16:	90 e0       	ldi	r25, 0x00	; 0
    6c18:	9e a7       	std	Y+46, r25	; 0x2e
    6c1a:	8d a7       	std	Y+45, r24	; 0x2d
    6c1c:	8d a5       	ldd	r24, Y+45	; 0x2d
    6c1e:	9e a5       	ldd	r25, Y+46	; 0x2e
    6c20:	01 97       	sbiw	r24, 0x01	; 1
    6c22:	f1 f7       	brne	.-4      	; 0x6c20 <LCD_enuWriteAndLatch+0x474>
    6c24:	9e a7       	std	Y+46, r25	; 0x2e
    6c26:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6c28:	8f a5       	ldd	r24, Y+47	; 0x2f
    6c2a:	98 a9       	ldd	r25, Y+48	; 0x30
    6c2c:	01 97       	sbiw	r24, 0x01	; 1
    6c2e:	98 ab       	std	Y+48, r25	; 0x30
    6c30:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6c32:	8f a5       	ldd	r24, Y+47	; 0x2f
    6c34:	98 a9       	ldd	r25, Y+48	; 0x30
    6c36:	00 97       	sbiw	r24, 0x00	; 0
    6c38:	69 f7       	brne	.-38     	; 0x6c14 <LCD_enuWriteAndLatch+0x468>
    6c3a:	14 c0       	rjmp	.+40     	; 0x6c64 <LCD_enuWriteAndLatch+0x4b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6c3c:	69 a9       	ldd	r22, Y+49	; 0x31
    6c3e:	7a a9       	ldd	r23, Y+50	; 0x32
    6c40:	8b a9       	ldd	r24, Y+51	; 0x33
    6c42:	9c a9       	ldd	r25, Y+52	; 0x34
    6c44:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6c48:	dc 01       	movw	r26, r24
    6c4a:	cb 01       	movw	r24, r22
    6c4c:	98 ab       	std	Y+48, r25	; 0x30
    6c4e:	8f a7       	std	Y+47, r24	; 0x2f
    6c50:	8f a5       	ldd	r24, Y+47	; 0x2f
    6c52:	98 a9       	ldd	r25, Y+48	; 0x30
    6c54:	9c a7       	std	Y+44, r25	; 0x2c
    6c56:	8b a7       	std	Y+43, r24	; 0x2b
    6c58:	8b a5       	ldd	r24, Y+43	; 0x2b
    6c5a:	9c a5       	ldd	r25, Y+44	; 0x2c
    6c5c:	01 97       	sbiw	r24, 0x01	; 1
    6c5e:	f1 f7       	brne	.-4      	; 0x6c5c <LCD_enuWriteAndLatch+0x4b0>
    6c60:	9c a7       	std	Y+44, r25	; 0x2c
    6c62:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW);
    6c64:	81 e0       	ldi	r24, 0x01	; 1
    6c66:	60 e0       	ldi	r22, 0x00	; 0
    6c68:	40 e0       	ldi	r20, 0x00	; 0
    6c6a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    6c6e:	80 e0       	ldi	r24, 0x00	; 0
    6c70:	90 e0       	ldi	r25, 0x00	; 0
    6c72:	a0 e8       	ldi	r26, 0x80	; 128
    6c74:	bf e3       	ldi	r27, 0x3F	; 63
    6c76:	8f a3       	std	Y+39, r24	; 0x27
    6c78:	98 a7       	std	Y+40, r25	; 0x28
    6c7a:	a9 a7       	std	Y+41, r26	; 0x29
    6c7c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6c7e:	6f a1       	ldd	r22, Y+39	; 0x27
    6c80:	78 a5       	ldd	r23, Y+40	; 0x28
    6c82:	89 a5       	ldd	r24, Y+41	; 0x29
    6c84:	9a a5       	ldd	r25, Y+42	; 0x2a
    6c86:	20 e0       	ldi	r18, 0x00	; 0
    6c88:	30 e0       	ldi	r19, 0x00	; 0
    6c8a:	4a e7       	ldi	r20, 0x7A	; 122
    6c8c:	53 e4       	ldi	r21, 0x43	; 67
    6c8e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6c92:	dc 01       	movw	r26, r24
    6c94:	cb 01       	movw	r24, r22
    6c96:	8b a3       	std	Y+35, r24	; 0x23
    6c98:	9c a3       	std	Y+36, r25	; 0x24
    6c9a:	ad a3       	std	Y+37, r26	; 0x25
    6c9c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    6c9e:	6b a1       	ldd	r22, Y+35	; 0x23
    6ca0:	7c a1       	ldd	r23, Y+36	; 0x24
    6ca2:	8d a1       	ldd	r24, Y+37	; 0x25
    6ca4:	9e a1       	ldd	r25, Y+38	; 0x26
    6ca6:	20 e0       	ldi	r18, 0x00	; 0
    6ca8:	30 e0       	ldi	r19, 0x00	; 0
    6caa:	40 e8       	ldi	r20, 0x80	; 128
    6cac:	5f e3       	ldi	r21, 0x3F	; 63
    6cae:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6cb2:	88 23       	and	r24, r24
    6cb4:	2c f4       	brge	.+10     	; 0x6cc0 <LCD_enuWriteAndLatch+0x514>
		__ticks = 1;
    6cb6:	81 e0       	ldi	r24, 0x01	; 1
    6cb8:	90 e0       	ldi	r25, 0x00	; 0
    6cba:	9a a3       	std	Y+34, r25	; 0x22
    6cbc:	89 a3       	std	Y+33, r24	; 0x21
    6cbe:	3f c0       	rjmp	.+126    	; 0x6d3e <LCD_enuWriteAndLatch+0x592>
	else if (__tmp > 65535)
    6cc0:	6b a1       	ldd	r22, Y+35	; 0x23
    6cc2:	7c a1       	ldd	r23, Y+36	; 0x24
    6cc4:	8d a1       	ldd	r24, Y+37	; 0x25
    6cc6:	9e a1       	ldd	r25, Y+38	; 0x26
    6cc8:	20 e0       	ldi	r18, 0x00	; 0
    6cca:	3f ef       	ldi	r19, 0xFF	; 255
    6ccc:	4f e7       	ldi	r20, 0x7F	; 127
    6cce:	57 e4       	ldi	r21, 0x47	; 71
    6cd0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6cd4:	18 16       	cp	r1, r24
    6cd6:	4c f5       	brge	.+82     	; 0x6d2a <LCD_enuWriteAndLatch+0x57e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6cd8:	6f a1       	ldd	r22, Y+39	; 0x27
    6cda:	78 a5       	ldd	r23, Y+40	; 0x28
    6cdc:	89 a5       	ldd	r24, Y+41	; 0x29
    6cde:	9a a5       	ldd	r25, Y+42	; 0x2a
    6ce0:	20 e0       	ldi	r18, 0x00	; 0
    6ce2:	30 e0       	ldi	r19, 0x00	; 0
    6ce4:	40 e2       	ldi	r20, 0x20	; 32
    6ce6:	51 e4       	ldi	r21, 0x41	; 65
    6ce8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6cec:	dc 01       	movw	r26, r24
    6cee:	cb 01       	movw	r24, r22
    6cf0:	bc 01       	movw	r22, r24
    6cf2:	cd 01       	movw	r24, r26
    6cf4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6cf8:	dc 01       	movw	r26, r24
    6cfa:	cb 01       	movw	r24, r22
    6cfc:	9a a3       	std	Y+34, r25	; 0x22
    6cfe:	89 a3       	std	Y+33, r24	; 0x21
    6d00:	0f c0       	rjmp	.+30     	; 0x6d20 <LCD_enuWriteAndLatch+0x574>
    6d02:	89 e1       	ldi	r24, 0x19	; 25
    6d04:	90 e0       	ldi	r25, 0x00	; 0
    6d06:	98 a3       	std	Y+32, r25	; 0x20
    6d08:	8f 8f       	std	Y+31, r24	; 0x1f
    6d0a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6d0c:	98 a1       	ldd	r25, Y+32	; 0x20
    6d0e:	01 97       	sbiw	r24, 0x01	; 1
    6d10:	f1 f7       	brne	.-4      	; 0x6d0e <LCD_enuWriteAndLatch+0x562>
    6d12:	98 a3       	std	Y+32, r25	; 0x20
    6d14:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6d16:	89 a1       	ldd	r24, Y+33	; 0x21
    6d18:	9a a1       	ldd	r25, Y+34	; 0x22
    6d1a:	01 97       	sbiw	r24, 0x01	; 1
    6d1c:	9a a3       	std	Y+34, r25	; 0x22
    6d1e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6d20:	89 a1       	ldd	r24, Y+33	; 0x21
    6d22:	9a a1       	ldd	r25, Y+34	; 0x22
    6d24:	00 97       	sbiw	r24, 0x00	; 0
    6d26:	69 f7       	brne	.-38     	; 0x6d02 <LCD_enuWriteAndLatch+0x556>
    6d28:	14 c0       	rjmp	.+40     	; 0x6d52 <LCD_enuWriteAndLatch+0x5a6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6d2a:	6b a1       	ldd	r22, Y+35	; 0x23
    6d2c:	7c a1       	ldd	r23, Y+36	; 0x24
    6d2e:	8d a1       	ldd	r24, Y+37	; 0x25
    6d30:	9e a1       	ldd	r25, Y+38	; 0x26
    6d32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6d36:	dc 01       	movw	r26, r24
    6d38:	cb 01       	movw	r24, r22
    6d3a:	9a a3       	std	Y+34, r25	; 0x22
    6d3c:	89 a3       	std	Y+33, r24	; 0x21
    6d3e:	89 a1       	ldd	r24, Y+33	; 0x21
    6d40:	9a a1       	ldd	r25, Y+34	; 0x22
    6d42:	9e 8f       	std	Y+30, r25	; 0x1e
    6d44:	8d 8f       	std	Y+29, r24	; 0x1d
    6d46:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6d48:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6d4a:	01 97       	sbiw	r24, 0x01	; 1
    6d4c:	f1 f7       	brne	.-4      	; 0x6d4a <LCD_enuWriteAndLatch+0x59e>
    6d4e:	9e 8f       	std	Y+30, r25	; 0x1e
    6d50:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	DIO_enuSetPinValue(D7_PORT, D7_PIN, (Copy_u8Data >> SHIFT_PIN_3) & MASK_BIT);
    6d52:	fe 01       	movw	r30, r28
    6d54:	e9 5a       	subi	r30, 0xA9	; 169
    6d56:	ff 4f       	sbci	r31, 0xFF	; 255
    6d58:	80 81       	ld	r24, Z
    6d5a:	86 95       	lsr	r24
    6d5c:	86 95       	lsr	r24
    6d5e:	86 95       	lsr	r24
    6d60:	98 2f       	mov	r25, r24
    6d62:	91 70       	andi	r25, 0x01	; 1
    6d64:	82 e0       	ldi	r24, 0x02	; 2
    6d66:	67 e0       	ldi	r22, 0x07	; 7
    6d68:	49 2f       	mov	r20, r25
    6d6a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D6_PORT, D6_PIN, (Copy_u8Data >> SHIFT_PIN_2) & MASK_BIT);
    6d6e:	fe 01       	movw	r30, r28
    6d70:	e9 5a       	subi	r30, 0xA9	; 169
    6d72:	ff 4f       	sbci	r31, 0xFF	; 255
    6d74:	80 81       	ld	r24, Z
    6d76:	86 95       	lsr	r24
    6d78:	86 95       	lsr	r24
    6d7a:	98 2f       	mov	r25, r24
    6d7c:	91 70       	andi	r25, 0x01	; 1
    6d7e:	82 e0       	ldi	r24, 0x02	; 2
    6d80:	66 e0       	ldi	r22, 0x06	; 6
    6d82:	49 2f       	mov	r20, r25
    6d84:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D5_PORT, D5_PIN, (Copy_u8Data >> SHIFT_PIN_1) & MASK_BIT);
    6d88:	fe 01       	movw	r30, r28
    6d8a:	e9 5a       	subi	r30, 0xA9	; 169
    6d8c:	ff 4f       	sbci	r31, 0xFF	; 255
    6d8e:	80 81       	ld	r24, Z
    6d90:	86 95       	lsr	r24
    6d92:	98 2f       	mov	r25, r24
    6d94:	91 70       	andi	r25, 0x01	; 1
    6d96:	82 e0       	ldi	r24, 0x02	; 2
    6d98:	65 e0       	ldi	r22, 0x05	; 5
    6d9a:	49 2f       	mov	r20, r25
    6d9c:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	DIO_enuSetPinValue(D4_PORT, D4_PIN, (Copy_u8Data >> SHIFT_PIN_0) & MASK_BIT);
    6da0:	fe 01       	movw	r30, r28
    6da2:	e9 5a       	subi	r30, 0xA9	; 169
    6da4:	ff 4f       	sbci	r31, 0xFF	; 255
    6da6:	80 81       	ld	r24, Z
    6da8:	98 2f       	mov	r25, r24
    6daa:	91 70       	andi	r25, 0x01	; 1
    6dac:	82 e0       	ldi	r24, 0x02	; 2
    6dae:	64 e0       	ldi	r22, 0x04	; 4
    6db0:	49 2f       	mov	r20, r25
    6db2:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	/*		the latch		*/
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8HIGH);
    6db6:	81 e0       	ldi	r24, 0x01	; 1
    6db8:	60 e0       	ldi	r22, 0x00	; 0
    6dba:	41 e0       	ldi	r20, 0x01	; 1
    6dbc:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    6dc0:	80 e0       	ldi	r24, 0x00	; 0
    6dc2:	90 e0       	ldi	r25, 0x00	; 0
    6dc4:	a0 e8       	ldi	r26, 0x80	; 128
    6dc6:	bf e3       	ldi	r27, 0x3F	; 63
    6dc8:	89 8f       	std	Y+25, r24	; 0x19
    6dca:	9a 8f       	std	Y+26, r25	; 0x1a
    6dcc:	ab 8f       	std	Y+27, r26	; 0x1b
    6dce:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6dd0:	69 8d       	ldd	r22, Y+25	; 0x19
    6dd2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6dd4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6dd6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6dd8:	20 e0       	ldi	r18, 0x00	; 0
    6dda:	30 e0       	ldi	r19, 0x00	; 0
    6ddc:	4a e7       	ldi	r20, 0x7A	; 122
    6dde:	53 e4       	ldi	r21, 0x43	; 67
    6de0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6de4:	dc 01       	movw	r26, r24
    6de6:	cb 01       	movw	r24, r22
    6de8:	8d 8b       	std	Y+21, r24	; 0x15
    6dea:	9e 8b       	std	Y+22, r25	; 0x16
    6dec:	af 8b       	std	Y+23, r26	; 0x17
    6dee:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    6df0:	6d 89       	ldd	r22, Y+21	; 0x15
    6df2:	7e 89       	ldd	r23, Y+22	; 0x16
    6df4:	8f 89       	ldd	r24, Y+23	; 0x17
    6df6:	98 8d       	ldd	r25, Y+24	; 0x18
    6df8:	20 e0       	ldi	r18, 0x00	; 0
    6dfa:	30 e0       	ldi	r19, 0x00	; 0
    6dfc:	40 e8       	ldi	r20, 0x80	; 128
    6dfe:	5f e3       	ldi	r21, 0x3F	; 63
    6e00:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6e04:	88 23       	and	r24, r24
    6e06:	2c f4       	brge	.+10     	; 0x6e12 <LCD_enuWriteAndLatch+0x666>
		__ticks = 1;
    6e08:	81 e0       	ldi	r24, 0x01	; 1
    6e0a:	90 e0       	ldi	r25, 0x00	; 0
    6e0c:	9c 8b       	std	Y+20, r25	; 0x14
    6e0e:	8b 8b       	std	Y+19, r24	; 0x13
    6e10:	3f c0       	rjmp	.+126    	; 0x6e90 <LCD_enuWriteAndLatch+0x6e4>
	else if (__tmp > 65535)
    6e12:	6d 89       	ldd	r22, Y+21	; 0x15
    6e14:	7e 89       	ldd	r23, Y+22	; 0x16
    6e16:	8f 89       	ldd	r24, Y+23	; 0x17
    6e18:	98 8d       	ldd	r25, Y+24	; 0x18
    6e1a:	20 e0       	ldi	r18, 0x00	; 0
    6e1c:	3f ef       	ldi	r19, 0xFF	; 255
    6e1e:	4f e7       	ldi	r20, 0x7F	; 127
    6e20:	57 e4       	ldi	r21, 0x47	; 71
    6e22:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6e26:	18 16       	cp	r1, r24
    6e28:	4c f5       	brge	.+82     	; 0x6e7c <LCD_enuWriteAndLatch+0x6d0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6e2a:	69 8d       	ldd	r22, Y+25	; 0x19
    6e2c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6e2e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6e30:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6e32:	20 e0       	ldi	r18, 0x00	; 0
    6e34:	30 e0       	ldi	r19, 0x00	; 0
    6e36:	40 e2       	ldi	r20, 0x20	; 32
    6e38:	51 e4       	ldi	r21, 0x41	; 65
    6e3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6e3e:	dc 01       	movw	r26, r24
    6e40:	cb 01       	movw	r24, r22
    6e42:	bc 01       	movw	r22, r24
    6e44:	cd 01       	movw	r24, r26
    6e46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6e4a:	dc 01       	movw	r26, r24
    6e4c:	cb 01       	movw	r24, r22
    6e4e:	9c 8b       	std	Y+20, r25	; 0x14
    6e50:	8b 8b       	std	Y+19, r24	; 0x13
    6e52:	0f c0       	rjmp	.+30     	; 0x6e72 <LCD_enuWriteAndLatch+0x6c6>
    6e54:	89 e1       	ldi	r24, 0x19	; 25
    6e56:	90 e0       	ldi	r25, 0x00	; 0
    6e58:	9a 8b       	std	Y+18, r25	; 0x12
    6e5a:	89 8b       	std	Y+17, r24	; 0x11
    6e5c:	89 89       	ldd	r24, Y+17	; 0x11
    6e5e:	9a 89       	ldd	r25, Y+18	; 0x12
    6e60:	01 97       	sbiw	r24, 0x01	; 1
    6e62:	f1 f7       	brne	.-4      	; 0x6e60 <LCD_enuWriteAndLatch+0x6b4>
    6e64:	9a 8b       	std	Y+18, r25	; 0x12
    6e66:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6e68:	8b 89       	ldd	r24, Y+19	; 0x13
    6e6a:	9c 89       	ldd	r25, Y+20	; 0x14
    6e6c:	01 97       	sbiw	r24, 0x01	; 1
    6e6e:	9c 8b       	std	Y+20, r25	; 0x14
    6e70:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6e72:	8b 89       	ldd	r24, Y+19	; 0x13
    6e74:	9c 89       	ldd	r25, Y+20	; 0x14
    6e76:	00 97       	sbiw	r24, 0x00	; 0
    6e78:	69 f7       	brne	.-38     	; 0x6e54 <LCD_enuWriteAndLatch+0x6a8>
    6e7a:	14 c0       	rjmp	.+40     	; 0x6ea4 <LCD_enuWriteAndLatch+0x6f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6e7c:	6d 89       	ldd	r22, Y+21	; 0x15
    6e7e:	7e 89       	ldd	r23, Y+22	; 0x16
    6e80:	8f 89       	ldd	r24, Y+23	; 0x17
    6e82:	98 8d       	ldd	r25, Y+24	; 0x18
    6e84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6e88:	dc 01       	movw	r26, r24
    6e8a:	cb 01       	movw	r24, r22
    6e8c:	9c 8b       	std	Y+20, r25	; 0x14
    6e8e:	8b 8b       	std	Y+19, r24	; 0x13
    6e90:	8b 89       	ldd	r24, Y+19	; 0x13
    6e92:	9c 89       	ldd	r25, Y+20	; 0x14
    6e94:	98 8b       	std	Y+16, r25	; 0x10
    6e96:	8f 87       	std	Y+15, r24	; 0x0f
    6e98:	8f 85       	ldd	r24, Y+15	; 0x0f
    6e9a:	98 89       	ldd	r25, Y+16	; 0x10
    6e9c:	01 97       	sbiw	r24, 0x01	; 1
    6e9e:	f1 f7       	brne	.-4      	; 0x6e9c <LCD_enuWriteAndLatch+0x6f0>
    6ea0:	98 8b       	std	Y+16, r25	; 0x10
    6ea2:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_enuSetPinValue(EN_PORT, EN_PIN, DIO_u8LOW);
    6ea4:	81 e0       	ldi	r24, 0x01	; 1
    6ea6:	60 e0       	ldi	r22, 0x00	; 0
    6ea8:	40 e0       	ldi	r20, 0x00	; 0
    6eaa:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    6eae:	80 e0       	ldi	r24, 0x00	; 0
    6eb0:	90 e0       	ldi	r25, 0x00	; 0
    6eb2:	a0 e8       	ldi	r26, 0x80	; 128
    6eb4:	bf e3       	ldi	r27, 0x3F	; 63
    6eb6:	8b 87       	std	Y+11, r24	; 0x0b
    6eb8:	9c 87       	std	Y+12, r25	; 0x0c
    6eba:	ad 87       	std	Y+13, r26	; 0x0d
    6ebc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    6ebe:	6b 85       	ldd	r22, Y+11	; 0x0b
    6ec0:	7c 85       	ldd	r23, Y+12	; 0x0c
    6ec2:	8d 85       	ldd	r24, Y+13	; 0x0d
    6ec4:	9e 85       	ldd	r25, Y+14	; 0x0e
    6ec6:	20 e0       	ldi	r18, 0x00	; 0
    6ec8:	30 e0       	ldi	r19, 0x00	; 0
    6eca:	4a e7       	ldi	r20, 0x7A	; 122
    6ecc:	53 e4       	ldi	r21, 0x43	; 67
    6ece:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6ed2:	dc 01       	movw	r26, r24
    6ed4:	cb 01       	movw	r24, r22
    6ed6:	8f 83       	std	Y+7, r24	; 0x07
    6ed8:	98 87       	std	Y+8, r25	; 0x08
    6eda:	a9 87       	std	Y+9, r26	; 0x09
    6edc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    6ede:	6f 81       	ldd	r22, Y+7	; 0x07
    6ee0:	78 85       	ldd	r23, Y+8	; 0x08
    6ee2:	89 85       	ldd	r24, Y+9	; 0x09
    6ee4:	9a 85       	ldd	r25, Y+10	; 0x0a
    6ee6:	20 e0       	ldi	r18, 0x00	; 0
    6ee8:	30 e0       	ldi	r19, 0x00	; 0
    6eea:	40 e8       	ldi	r20, 0x80	; 128
    6eec:	5f e3       	ldi	r21, 0x3F	; 63
    6eee:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    6ef2:	88 23       	and	r24, r24
    6ef4:	2c f4       	brge	.+10     	; 0x6f00 <LCD_enuWriteAndLatch+0x754>
		__ticks = 1;
    6ef6:	81 e0       	ldi	r24, 0x01	; 1
    6ef8:	90 e0       	ldi	r25, 0x00	; 0
    6efa:	9e 83       	std	Y+6, r25	; 0x06
    6efc:	8d 83       	std	Y+5, r24	; 0x05
    6efe:	3f c0       	rjmp	.+126    	; 0x6f7e <LCD_enuWriteAndLatch+0x7d2>
	else if (__tmp > 65535)
    6f00:	6f 81       	ldd	r22, Y+7	; 0x07
    6f02:	78 85       	ldd	r23, Y+8	; 0x08
    6f04:	89 85       	ldd	r24, Y+9	; 0x09
    6f06:	9a 85       	ldd	r25, Y+10	; 0x0a
    6f08:	20 e0       	ldi	r18, 0x00	; 0
    6f0a:	3f ef       	ldi	r19, 0xFF	; 255
    6f0c:	4f e7       	ldi	r20, 0x7F	; 127
    6f0e:	57 e4       	ldi	r21, 0x47	; 71
    6f10:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    6f14:	18 16       	cp	r1, r24
    6f16:	4c f5       	brge	.+82     	; 0x6f6a <LCD_enuWriteAndLatch+0x7be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    6f18:	6b 85       	ldd	r22, Y+11	; 0x0b
    6f1a:	7c 85       	ldd	r23, Y+12	; 0x0c
    6f1c:	8d 85       	ldd	r24, Y+13	; 0x0d
    6f1e:	9e 85       	ldd	r25, Y+14	; 0x0e
    6f20:	20 e0       	ldi	r18, 0x00	; 0
    6f22:	30 e0       	ldi	r19, 0x00	; 0
    6f24:	40 e2       	ldi	r20, 0x20	; 32
    6f26:	51 e4       	ldi	r21, 0x41	; 65
    6f28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    6f2c:	dc 01       	movw	r26, r24
    6f2e:	cb 01       	movw	r24, r22
    6f30:	bc 01       	movw	r22, r24
    6f32:	cd 01       	movw	r24, r26
    6f34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6f38:	dc 01       	movw	r26, r24
    6f3a:	cb 01       	movw	r24, r22
    6f3c:	9e 83       	std	Y+6, r25	; 0x06
    6f3e:	8d 83       	std	Y+5, r24	; 0x05
    6f40:	0f c0       	rjmp	.+30     	; 0x6f60 <LCD_enuWriteAndLatch+0x7b4>
    6f42:	89 e1       	ldi	r24, 0x19	; 25
    6f44:	90 e0       	ldi	r25, 0x00	; 0
    6f46:	9c 83       	std	Y+4, r25	; 0x04
    6f48:	8b 83       	std	Y+3, r24	; 0x03
    6f4a:	8b 81       	ldd	r24, Y+3	; 0x03
    6f4c:	9c 81       	ldd	r25, Y+4	; 0x04
    6f4e:	01 97       	sbiw	r24, 0x01	; 1
    6f50:	f1 f7       	brne	.-4      	; 0x6f4e <LCD_enuWriteAndLatch+0x7a2>
    6f52:	9c 83       	std	Y+4, r25	; 0x04
    6f54:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    6f56:	8d 81       	ldd	r24, Y+5	; 0x05
    6f58:	9e 81       	ldd	r25, Y+6	; 0x06
    6f5a:	01 97       	sbiw	r24, 0x01	; 1
    6f5c:	9e 83       	std	Y+6, r25	; 0x06
    6f5e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    6f60:	8d 81       	ldd	r24, Y+5	; 0x05
    6f62:	9e 81       	ldd	r25, Y+6	; 0x06
    6f64:	00 97       	sbiw	r24, 0x00	; 0
    6f66:	69 f7       	brne	.-38     	; 0x6f42 <LCD_enuWriteAndLatch+0x796>
    6f68:	14 c0       	rjmp	.+40     	; 0x6f92 <LCD_enuWriteAndLatch+0x7e6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    6f6a:	6f 81       	ldd	r22, Y+7	; 0x07
    6f6c:	78 85       	ldd	r23, Y+8	; 0x08
    6f6e:	89 85       	ldd	r24, Y+9	; 0x09
    6f70:	9a 85       	ldd	r25, Y+10	; 0x0a
    6f72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    6f76:	dc 01       	movw	r26, r24
    6f78:	cb 01       	movw	r24, r22
    6f7a:	9e 83       	std	Y+6, r25	; 0x06
    6f7c:	8d 83       	std	Y+5, r24	; 0x05
    6f7e:	8d 81       	ldd	r24, Y+5	; 0x05
    6f80:	9e 81       	ldd	r25, Y+6	; 0x06
    6f82:	9a 83       	std	Y+2, r25	; 0x02
    6f84:	89 83       	std	Y+1, r24	; 0x01
    6f86:	89 81       	ldd	r24, Y+1	; 0x01
    6f88:	9a 81       	ldd	r25, Y+2	; 0x02
    6f8a:	01 97       	sbiw	r24, 0x01	; 1
    6f8c:	f1 f7       	brne	.-4      	; 0x6f8a <LCD_enuWriteAndLatch+0x7de>
    6f8e:	9a 83       	std	Y+2, r25	; 0x02
    6f90:	89 83       	std	Y+1, r24	; 0x01

#else
#error"LCD mode is wrong"

#endif
	return Local_ErrorState;
    6f92:	fe 01       	movw	r30, r28
    6f94:	eb 5a       	subi	r30, 0xAB	; 171
    6f96:	ff 4f       	sbci	r31, 0xFF	; 255
    6f98:	80 81       	ld	r24, Z
}
    6f9a:	c9 5a       	subi	r28, 0xA9	; 169
    6f9c:	df 4f       	sbci	r29, 0xFF	; 255
    6f9e:	0f b6       	in	r0, 0x3f	; 63
    6fa0:	f8 94       	cli
    6fa2:	de bf       	out	0x3e, r29	; 62
    6fa4:	0f be       	out	0x3f, r0	; 63
    6fa6:	cd bf       	out	0x3d, r28	; 61
    6fa8:	cf 91       	pop	r28
    6faa:	df 91       	pop	r29
    6fac:	1f 91       	pop	r17
    6fae:	0f 91       	pop	r16
    6fb0:	08 95       	ret

00006fb2 <LCD_enuSendData>:

ES_t LCD_enuSendData(u8 Copy_u8Data) {
    6fb2:	df 93       	push	r29
    6fb4:	cf 93       	push	r28
    6fb6:	00 d0       	rcall	.+0      	; 0x6fb8 <LCD_enuSendData+0x6>
    6fb8:	cd b7       	in	r28, 0x3d	; 61
    6fba:	de b7       	in	r29, 0x3e	; 62
    6fbc:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_ErrorState = ES_NOK;
    6fbe:	19 82       	std	Y+1, r1	; 0x01

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    6fc0:	81 e0       	ldi	r24, 0x01	; 1
    6fc2:	61 e0       	ldi	r22, 0x01	; 1
    6fc4:	41 e0       	ldi	r20, 0x01	; 1
    6fc6:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>

	LCD_enuWriteAndLatch(Copy_u8Data);
    6fca:	8a 81       	ldd	r24, Y+2	; 0x02
    6fcc:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

	return Local_ErrorState;
    6fd0:	89 81       	ldd	r24, Y+1	; 0x01
}
    6fd2:	0f 90       	pop	r0
    6fd4:	0f 90       	pop	r0
    6fd6:	cf 91       	pop	r28
    6fd8:	df 91       	pop	r29
    6fda:	08 95       	ret

00006fdc <LCD_enuSendCommand>:

ES_t LCD_enuSendCommand(u8 Copy_u8Command) {
    6fdc:	df 93       	push	r29
    6fde:	cf 93       	push	r28
    6fe0:	00 d0       	rcall	.+0      	; 0x6fe2 <LCD_enuSendCommand+0x6>
    6fe2:	cd b7       	in	r28, 0x3d	; 61
    6fe4:	de b7       	in	r29, 0x3e	; 62
    6fe6:	8a 83       	std	Y+2, r24	; 0x02

	u8 Local_ErrorState = ES_NOK;
    6fe8:	19 82       	std	Y+1, r1	; 0x01

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);	//Low for Command
    6fea:	81 e0       	ldi	r24, 0x01	; 1
    6fec:	61 e0       	ldi	r22, 0x01	; 1
    6fee:	40 e0       	ldi	r20, 0x00	; 0
    6ff0:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>

	LCD_enuWriteAndLatch(Copy_u8Command);
    6ff4:	8a 81       	ldd	r24, Y+2	; 0x02
    6ff6:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

	return Local_ErrorState;
    6ffa:	89 81       	ldd	r24, Y+1	; 0x01
}
    6ffc:	0f 90       	pop	r0
    6ffe:	0f 90       	pop	r0
    7000:	cf 91       	pop	r28
    7002:	df 91       	pop	r29
    7004:	08 95       	ret

00007006 <LCD_enuSendString>:

ES_t LCD_enuSendString(const char * Copy_pcString) {
    7006:	df 93       	push	r29
    7008:	cf 93       	push	r28
    700a:	00 d0       	rcall	.+0      	; 0x700c <LCD_enuSendString+0x6>
    700c:	0f 92       	push	r0
    700e:	cd b7       	in	r28, 0x3d	; 61
    7010:	de b7       	in	r29, 0x3e	; 62
    7012:	9b 83       	std	Y+3, r25	; 0x03
    7014:	8a 83       	std	Y+2, r24	; 0x02

	u8 Local_ErrorState = ES_NOK;
    7016:	19 82       	std	Y+1, r1	; 0x01
    7018:	10 c0       	rjmp	.+32     	; 0x703a <LCD_enuSendString+0x34>

	while (*Copy_pcString != 0) //notic 0 == \0(end of string seq)    but '0' == ASCII of 48
	{
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);	// High for Data
    701a:	81 e0       	ldi	r24, 0x01	; 1
    701c:	61 e0       	ldi	r22, 0x01	; 1
    701e:	41 e0       	ldi	r20, 0x01	; 1
    7020:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch(*Copy_pcString++);
    7024:	ea 81       	ldd	r30, Y+2	; 0x02
    7026:	fb 81       	ldd	r31, Y+3	; 0x03
    7028:	20 81       	ld	r18, Z
    702a:	8a 81       	ldd	r24, Y+2	; 0x02
    702c:	9b 81       	ldd	r25, Y+3	; 0x03
    702e:	01 96       	adiw	r24, 0x01	; 1
    7030:	9b 83       	std	Y+3, r25	; 0x03
    7032:	8a 83       	std	Y+2, r24	; 0x02
    7034:	82 2f       	mov	r24, r18
    7036:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

ES_t LCD_enuSendString(const char * Copy_pcString) {

	u8 Local_ErrorState = ES_NOK;

	while (*Copy_pcString != 0) //notic 0 == \0(end of string seq)    but '0' == ASCII of 48
    703a:	ea 81       	ldd	r30, Y+2	; 0x02
    703c:	fb 81       	ldd	r31, Y+3	; 0x03
    703e:	80 81       	ld	r24, Z
    7040:	88 23       	and	r24, r24
    7042:	59 f7       	brne	.-42     	; 0x701a <LCD_enuSendString+0x14>
	{
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);	// High for Data
		LCD_enuWriteAndLatch(*Copy_pcString++);
	}

	return Local_ErrorState;
    7044:	89 81       	ldd	r24, Y+1	; 0x01
}
    7046:	0f 90       	pop	r0
    7048:	0f 90       	pop	r0
    704a:	0f 90       	pop	r0
    704c:	cf 91       	pop	r28
    704e:	df 91       	pop	r29
    7050:	08 95       	ret

00007052 <LCD_enuClearDisplay>:

ES_t LCD_enuClearDisplay(void) {
    7052:	df 93       	push	r29
    7054:	cf 93       	push	r28
    7056:	cd b7       	in	r28, 0x3d	; 61
    7058:	de b7       	in	r29, 0x3e	; 62
    705a:	6d 97       	sbiw	r28, 0x1d	; 29
    705c:	0f b6       	in	r0, 0x3f	; 63
    705e:	f8 94       	cli
    7060:	de bf       	out	0x3e, r29	; 62
    7062:	0f be       	out	0x3f, r0	; 63
    7064:	cd bf       	out	0x3d, r28	; 61
	u8 Local_ErrorState = ES_NOK;
    7066:	1d 8e       	std	Y+29, r1	; 0x1d
    7068:	80 e0       	ldi	r24, 0x00	; 0
    706a:	90 e0       	ldi	r25, 0x00	; 0
    706c:	a0 e8       	ldi	r26, 0x80	; 128
    706e:	bf e3       	ldi	r27, 0x3F	; 63
    7070:	89 8f       	std	Y+25, r24	; 0x19
    7072:	9a 8f       	std	Y+26, r25	; 0x1a
    7074:	ab 8f       	std	Y+27, r26	; 0x1b
    7076:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    7078:	69 8d       	ldd	r22, Y+25	; 0x19
    707a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    707c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    707e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    7080:	20 e0       	ldi	r18, 0x00	; 0
    7082:	30 e0       	ldi	r19, 0x00	; 0
    7084:	4a e7       	ldi	r20, 0x7A	; 122
    7086:	53 e4       	ldi	r21, 0x43	; 67
    7088:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    708c:	dc 01       	movw	r26, r24
    708e:	cb 01       	movw	r24, r22
    7090:	8d 8b       	std	Y+21, r24	; 0x15
    7092:	9e 8b       	std	Y+22, r25	; 0x16
    7094:	af 8b       	std	Y+23, r26	; 0x17
    7096:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    7098:	6d 89       	ldd	r22, Y+21	; 0x15
    709a:	7e 89       	ldd	r23, Y+22	; 0x16
    709c:	8f 89       	ldd	r24, Y+23	; 0x17
    709e:	98 8d       	ldd	r25, Y+24	; 0x18
    70a0:	20 e0       	ldi	r18, 0x00	; 0
    70a2:	30 e0       	ldi	r19, 0x00	; 0
    70a4:	40 e8       	ldi	r20, 0x80	; 128
    70a6:	5f e3       	ldi	r21, 0x3F	; 63
    70a8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    70ac:	88 23       	and	r24, r24
    70ae:	2c f4       	brge	.+10     	; 0x70ba <LCD_enuClearDisplay+0x68>
		__ticks = 1;
    70b0:	81 e0       	ldi	r24, 0x01	; 1
    70b2:	90 e0       	ldi	r25, 0x00	; 0
    70b4:	9c 8b       	std	Y+20, r25	; 0x14
    70b6:	8b 8b       	std	Y+19, r24	; 0x13
    70b8:	3f c0       	rjmp	.+126    	; 0x7138 <LCD_enuClearDisplay+0xe6>
	else if (__tmp > 65535)
    70ba:	6d 89       	ldd	r22, Y+21	; 0x15
    70bc:	7e 89       	ldd	r23, Y+22	; 0x16
    70be:	8f 89       	ldd	r24, Y+23	; 0x17
    70c0:	98 8d       	ldd	r25, Y+24	; 0x18
    70c2:	20 e0       	ldi	r18, 0x00	; 0
    70c4:	3f ef       	ldi	r19, 0xFF	; 255
    70c6:	4f e7       	ldi	r20, 0x7F	; 127
    70c8:	57 e4       	ldi	r21, 0x47	; 71
    70ca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    70ce:	18 16       	cp	r1, r24
    70d0:	4c f5       	brge	.+82     	; 0x7124 <LCD_enuClearDisplay+0xd2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    70d2:	69 8d       	ldd	r22, Y+25	; 0x19
    70d4:	7a 8d       	ldd	r23, Y+26	; 0x1a
    70d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
    70d8:	9c 8d       	ldd	r25, Y+28	; 0x1c
    70da:	20 e0       	ldi	r18, 0x00	; 0
    70dc:	30 e0       	ldi	r19, 0x00	; 0
    70de:	40 e2       	ldi	r20, 0x20	; 32
    70e0:	51 e4       	ldi	r21, 0x41	; 65
    70e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    70e6:	dc 01       	movw	r26, r24
    70e8:	cb 01       	movw	r24, r22
    70ea:	bc 01       	movw	r22, r24
    70ec:	cd 01       	movw	r24, r26
    70ee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    70f2:	dc 01       	movw	r26, r24
    70f4:	cb 01       	movw	r24, r22
    70f6:	9c 8b       	std	Y+20, r25	; 0x14
    70f8:	8b 8b       	std	Y+19, r24	; 0x13
    70fa:	0f c0       	rjmp	.+30     	; 0x711a <LCD_enuClearDisplay+0xc8>
    70fc:	89 e1       	ldi	r24, 0x19	; 25
    70fe:	90 e0       	ldi	r25, 0x00	; 0
    7100:	9a 8b       	std	Y+18, r25	; 0x12
    7102:	89 8b       	std	Y+17, r24	; 0x11
    7104:	89 89       	ldd	r24, Y+17	; 0x11
    7106:	9a 89       	ldd	r25, Y+18	; 0x12
    7108:	01 97       	sbiw	r24, 0x01	; 1
    710a:	f1 f7       	brne	.-4      	; 0x7108 <LCD_enuClearDisplay+0xb6>
    710c:	9a 8b       	std	Y+18, r25	; 0x12
    710e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    7110:	8b 89       	ldd	r24, Y+19	; 0x13
    7112:	9c 89       	ldd	r25, Y+20	; 0x14
    7114:	01 97       	sbiw	r24, 0x01	; 1
    7116:	9c 8b       	std	Y+20, r25	; 0x14
    7118:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    711a:	8b 89       	ldd	r24, Y+19	; 0x13
    711c:	9c 89       	ldd	r25, Y+20	; 0x14
    711e:	00 97       	sbiw	r24, 0x00	; 0
    7120:	69 f7       	brne	.-38     	; 0x70fc <LCD_enuClearDisplay+0xaa>
    7122:	14 c0       	rjmp	.+40     	; 0x714c <LCD_enuClearDisplay+0xfa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    7124:	6d 89       	ldd	r22, Y+21	; 0x15
    7126:	7e 89       	ldd	r23, Y+22	; 0x16
    7128:	8f 89       	ldd	r24, Y+23	; 0x17
    712a:	98 8d       	ldd	r25, Y+24	; 0x18
    712c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    7130:	dc 01       	movw	r26, r24
    7132:	cb 01       	movw	r24, r22
    7134:	9c 8b       	std	Y+20, r25	; 0x14
    7136:	8b 8b       	std	Y+19, r24	; 0x13
    7138:	8b 89       	ldd	r24, Y+19	; 0x13
    713a:	9c 89       	ldd	r25, Y+20	; 0x14
    713c:	98 8b       	std	Y+16, r25	; 0x10
    713e:	8f 87       	std	Y+15, r24	; 0x0f
    7140:	8f 85       	ldd	r24, Y+15	; 0x0f
    7142:	98 89       	ldd	r25, Y+16	; 0x10
    7144:	01 97       	sbiw	r24, 0x01	; 1
    7146:	f1 f7       	brne	.-4      	; 0x7144 <LCD_enuClearDisplay+0xf2>
    7148:	98 8b       	std	Y+16, r25	; 0x10
    714a:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(1);
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);
    714c:	81 e0       	ldi	r24, 0x01	; 1
    714e:	61 e0       	ldi	r22, 0x01	; 1
    7150:	40 e0       	ldi	r20, 0x00	; 0
    7152:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(CLEAR_DISPLAY);
    7156:	81 e0       	ldi	r24, 0x01	; 1
    7158:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    715c:	80 e0       	ldi	r24, 0x00	; 0
    715e:	90 e0       	ldi	r25, 0x00	; 0
    7160:	a0 e0       	ldi	r26, 0x00	; 0
    7162:	b0 e4       	ldi	r27, 0x40	; 64
    7164:	8b 87       	std	Y+11, r24	; 0x0b
    7166:	9c 87       	std	Y+12, r25	; 0x0c
    7168:	ad 87       	std	Y+13, r26	; 0x0d
    716a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    716c:	6b 85       	ldd	r22, Y+11	; 0x0b
    716e:	7c 85       	ldd	r23, Y+12	; 0x0c
    7170:	8d 85       	ldd	r24, Y+13	; 0x0d
    7172:	9e 85       	ldd	r25, Y+14	; 0x0e
    7174:	20 e0       	ldi	r18, 0x00	; 0
    7176:	30 e0       	ldi	r19, 0x00	; 0
    7178:	4a e7       	ldi	r20, 0x7A	; 122
    717a:	53 e4       	ldi	r21, 0x43	; 67
    717c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    7180:	dc 01       	movw	r26, r24
    7182:	cb 01       	movw	r24, r22
    7184:	8f 83       	std	Y+7, r24	; 0x07
    7186:	98 87       	std	Y+8, r25	; 0x08
    7188:	a9 87       	std	Y+9, r26	; 0x09
    718a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    718c:	6f 81       	ldd	r22, Y+7	; 0x07
    718e:	78 85       	ldd	r23, Y+8	; 0x08
    7190:	89 85       	ldd	r24, Y+9	; 0x09
    7192:	9a 85       	ldd	r25, Y+10	; 0x0a
    7194:	20 e0       	ldi	r18, 0x00	; 0
    7196:	30 e0       	ldi	r19, 0x00	; 0
    7198:	40 e8       	ldi	r20, 0x80	; 128
    719a:	5f e3       	ldi	r21, 0x3F	; 63
    719c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    71a0:	88 23       	and	r24, r24
    71a2:	2c f4       	brge	.+10     	; 0x71ae <LCD_enuClearDisplay+0x15c>
		__ticks = 1;
    71a4:	81 e0       	ldi	r24, 0x01	; 1
    71a6:	90 e0       	ldi	r25, 0x00	; 0
    71a8:	9e 83       	std	Y+6, r25	; 0x06
    71aa:	8d 83       	std	Y+5, r24	; 0x05
    71ac:	3f c0       	rjmp	.+126    	; 0x722c <LCD_enuClearDisplay+0x1da>
	else if (__tmp > 65535)
    71ae:	6f 81       	ldd	r22, Y+7	; 0x07
    71b0:	78 85       	ldd	r23, Y+8	; 0x08
    71b2:	89 85       	ldd	r24, Y+9	; 0x09
    71b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    71b6:	20 e0       	ldi	r18, 0x00	; 0
    71b8:	3f ef       	ldi	r19, 0xFF	; 255
    71ba:	4f e7       	ldi	r20, 0x7F	; 127
    71bc:	57 e4       	ldi	r21, 0x47	; 71
    71be:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    71c2:	18 16       	cp	r1, r24
    71c4:	4c f5       	brge	.+82     	; 0x7218 <LCD_enuClearDisplay+0x1c6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    71c6:	6b 85       	ldd	r22, Y+11	; 0x0b
    71c8:	7c 85       	ldd	r23, Y+12	; 0x0c
    71ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    71cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    71ce:	20 e0       	ldi	r18, 0x00	; 0
    71d0:	30 e0       	ldi	r19, 0x00	; 0
    71d2:	40 e2       	ldi	r20, 0x20	; 32
    71d4:	51 e4       	ldi	r21, 0x41	; 65
    71d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    71da:	dc 01       	movw	r26, r24
    71dc:	cb 01       	movw	r24, r22
    71de:	bc 01       	movw	r22, r24
    71e0:	cd 01       	movw	r24, r26
    71e2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    71e6:	dc 01       	movw	r26, r24
    71e8:	cb 01       	movw	r24, r22
    71ea:	9e 83       	std	Y+6, r25	; 0x06
    71ec:	8d 83       	std	Y+5, r24	; 0x05
    71ee:	0f c0       	rjmp	.+30     	; 0x720e <LCD_enuClearDisplay+0x1bc>
    71f0:	89 e1       	ldi	r24, 0x19	; 25
    71f2:	90 e0       	ldi	r25, 0x00	; 0
    71f4:	9c 83       	std	Y+4, r25	; 0x04
    71f6:	8b 83       	std	Y+3, r24	; 0x03
    71f8:	8b 81       	ldd	r24, Y+3	; 0x03
    71fa:	9c 81       	ldd	r25, Y+4	; 0x04
    71fc:	01 97       	sbiw	r24, 0x01	; 1
    71fe:	f1 f7       	brne	.-4      	; 0x71fc <LCD_enuClearDisplay+0x1aa>
    7200:	9c 83       	std	Y+4, r25	; 0x04
    7202:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    7204:	8d 81       	ldd	r24, Y+5	; 0x05
    7206:	9e 81       	ldd	r25, Y+6	; 0x06
    7208:	01 97       	sbiw	r24, 0x01	; 1
    720a:	9e 83       	std	Y+6, r25	; 0x06
    720c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    720e:	8d 81       	ldd	r24, Y+5	; 0x05
    7210:	9e 81       	ldd	r25, Y+6	; 0x06
    7212:	00 97       	sbiw	r24, 0x00	; 0
    7214:	69 f7       	brne	.-38     	; 0x71f0 <LCD_enuClearDisplay+0x19e>
    7216:	14 c0       	rjmp	.+40     	; 0x7240 <LCD_enuClearDisplay+0x1ee>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    7218:	6f 81       	ldd	r22, Y+7	; 0x07
    721a:	78 85       	ldd	r23, Y+8	; 0x08
    721c:	89 85       	ldd	r24, Y+9	; 0x09
    721e:	9a 85       	ldd	r25, Y+10	; 0x0a
    7220:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    7224:	dc 01       	movw	r26, r24
    7226:	cb 01       	movw	r24, r22
    7228:	9e 83       	std	Y+6, r25	; 0x06
    722a:	8d 83       	std	Y+5, r24	; 0x05
    722c:	8d 81       	ldd	r24, Y+5	; 0x05
    722e:	9e 81       	ldd	r25, Y+6	; 0x06
    7230:	9a 83       	std	Y+2, r25	; 0x02
    7232:	89 83       	std	Y+1, r24	; 0x01
    7234:	89 81       	ldd	r24, Y+1	; 0x01
    7236:	9a 81       	ldd	r25, Y+2	; 0x02
    7238:	01 97       	sbiw	r24, 0x01	; 1
    723a:	f1 f7       	brne	.-4      	; 0x7238 <LCD_enuClearDisplay+0x1e6>
    723c:	9a 83       	std	Y+2, r25	; 0x02
    723e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);

	return Local_ErrorState;
    7240:	8d 8d       	ldd	r24, Y+29	; 0x1d
}
    7242:	6d 96       	adiw	r28, 0x1d	; 29
    7244:	0f b6       	in	r0, 0x3f	; 63
    7246:	f8 94       	cli
    7248:	de bf       	out	0x3e, r29	; 62
    724a:	0f be       	out	0x3f, r0	; 63
    724c:	cd bf       	out	0x3d, r28	; 61
    724e:	cf 91       	pop	r28
    7250:	df 91       	pop	r29
    7252:	08 95       	ret

00007254 <LCD_enuJumpCursorTo>:

ES_t LCD_enuJumpCursorTo(u8 Copy_u8StartX_Position, u8 Copy_u8StartY_Position) {
    7254:	df 93       	push	r29
    7256:	cf 93       	push	r28
    7258:	00 d0       	rcall	.+0      	; 0x725a <LCD_enuJumpCursorTo+0x6>
    725a:	0f 92       	push	r0
    725c:	cd b7       	in	r28, 0x3d	; 61
    725e:	de b7       	in	r29, 0x3e	; 62
    7260:	8a 83       	std	Y+2, r24	; 0x02
    7262:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_ErrorState = ES_NOK;
    7264:	19 82       	std	Y+1, r1	; 0x01

//	DIO_enuSetPinValue(RS_PORT , RS_PIN , DIO_u8LOW);   // Low for Command
	if (Copy_u8StartX_Position == 1) {
    7266:	8a 81       	ldd	r24, Y+2	; 0x02
    7268:	81 30       	cpi	r24, 0x01	; 1
    726a:	61 f4       	brne	.+24     	; 0x7284 <LCD_enuJumpCursorTo+0x30>
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);   // Low for Command
    726c:	81 e0       	ldi	r24, 0x01	; 1
    726e:	61 e0       	ldi	r22, 0x01	; 1
    7270:	40 e0       	ldi	r20, 0x00	; 0
    7272:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch((START_OF_LINE1 + Copy_u8StartY_Position));
    7276:	8b 81       	ldd	r24, Y+3	; 0x03
    7278:	80 58       	subi	r24, 0x80	; 128
    727a:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
		Local_ErrorState = ES_OK;
    727e:	81 e0       	ldi	r24, 0x01	; 1
    7280:	89 83       	std	Y+1, r24	; 0x01
    7282:	11 c0       	rjmp	.+34     	; 0x72a6 <LCD_enuJumpCursorTo+0x52>
	}

	else if (Copy_u8StartX_Position == 2) {
    7284:	8a 81       	ldd	r24, Y+2	; 0x02
    7286:	82 30       	cpi	r24, 0x02	; 2
    7288:	61 f4       	brne	.+24     	; 0x72a2 <LCD_enuJumpCursorTo+0x4e>
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW);   // Low for Command
    728a:	81 e0       	ldi	r24, 0x01	; 1
    728c:	61 e0       	ldi	r22, 0x01	; 1
    728e:	40 e0       	ldi	r20, 0x00	; 0
    7290:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch((START_OF_LINE2 + Copy_u8StartY_Position));
    7294:	8b 81       	ldd	r24, Y+3	; 0x03
    7296:	80 54       	subi	r24, 0x40	; 64
    7298:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
		Local_ErrorState = ES_OK;
    729c:	81 e0       	ldi	r24, 0x01	; 1
    729e:	89 83       	std	Y+1, r24	; 0x01
    72a0:	02 c0       	rjmp	.+4      	; 0x72a6 <LCD_enuJumpCursorTo+0x52>
	} else {
		Local_ErrorState = ES_OUT_OF_RANGE;
    72a2:	82 e0       	ldi	r24, 0x02	; 2
    72a4:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_ErrorState;
    72a6:	89 81       	ldd	r24, Y+1	; 0x01
}
    72a8:	0f 90       	pop	r0
    72aa:	0f 90       	pop	r0
    72ac:	0f 90       	pop	r0
    72ae:	cf 91       	pop	r28
    72b0:	df 91       	pop	r29
    72b2:	08 95       	ret

000072b4 <LCD_enuDisplayIntNum>:
//
//
//	return Local_ErrorState;
//}

ES_t LCD_enuDisplayIntNum(s32 Copy_s32IntNumber) {
    72b4:	df 93       	push	r29
    72b6:	cf 93       	push	r28
    72b8:	cd b7       	in	r28, 0x3d	; 61
    72ba:	de b7       	in	r29, 0x3e	; 62
    72bc:	2f 97       	sbiw	r28, 0x0f	; 15
    72be:	0f b6       	in	r0, 0x3f	; 63
    72c0:	f8 94       	cli
    72c2:	de bf       	out	0x3e, r29	; 62
    72c4:	0f be       	out	0x3f, r0	; 63
    72c6:	cd bf       	out	0x3d, r28	; 61
    72c8:	6c 87       	std	Y+12, r22	; 0x0c
    72ca:	7d 87       	std	Y+13, r23	; 0x0d
    72cc:	8e 87       	std	Y+14, r24	; 0x0e
    72ce:	9f 87       	std	Y+15, r25	; 0x0f

	u8 Local_ErrorState = ES_NOK;
    72d0:	1b 86       	std	Y+11, r1	; 0x0b

	u32 Local_u32Remainder;
	u32 Local_u32ReverseNum = 0;
    72d2:	1b 82       	std	Y+3, r1	; 0x03
    72d4:	1c 82       	std	Y+4, r1	; 0x04
    72d6:	1d 82       	std	Y+5, r1	; 0x05
    72d8:	1e 82       	std	Y+6, r1	; 0x06
	u8 Local_u8DigitsNum = 0;
    72da:	1a 82       	std	Y+2, r1	; 0x02
	/******** number givin will be diplayed reversly cause of lcd prints each number of the whole number individualy ******/
	/*********  so we will reverse the whole number just to be displayed correctly at the end of function **********/
	if (Copy_s32IntNumber < 0) {
    72dc:	8c 85       	ldd	r24, Y+12	; 0x0c
    72de:	9d 85       	ldd	r25, Y+13	; 0x0d
    72e0:	ae 85       	ldd	r26, Y+14	; 0x0e
    72e2:	bf 85       	ldd	r27, Y+15	; 0x0f
    72e4:	bb 23       	and	r27, r27
    72e6:	bc f4       	brge	.+46     	; 0x7316 <LCD_enuDisplayIntNum+0x62>
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   //high for data
    72e8:	81 e0       	ldi	r24, 0x01	; 1
    72ea:	61 e0       	ldi	r22, 0x01	; 1
    72ec:	41 e0       	ldi	r20, 0x01	; 1
    72ee:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch('-');
    72f2:	8d e2       	ldi	r24, 0x2D	; 45
    72f4:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

		Copy_s32IntNumber *= -1; //after printing negative sign we convert the number to positive and procced
    72f8:	8c 85       	ldd	r24, Y+12	; 0x0c
    72fa:	9d 85       	ldd	r25, Y+13	; 0x0d
    72fc:	ae 85       	ldd	r26, Y+14	; 0x0e
    72fe:	bf 85       	ldd	r27, Y+15	; 0x0f
    7300:	b0 95       	com	r27
    7302:	a0 95       	com	r26
    7304:	90 95       	com	r25
    7306:	81 95       	neg	r24
    7308:	9f 4f       	sbci	r25, 0xFF	; 255
    730a:	af 4f       	sbci	r26, 0xFF	; 255
    730c:	bf 4f       	sbci	r27, 0xFF	; 255
    730e:	8c 87       	std	Y+12, r24	; 0x0c
    7310:	9d 87       	std	Y+13, r25	; 0x0d
    7312:	ae 87       	std	Y+14, r26	; 0x0e
    7314:	bf 87       	std	Y+15, r27	; 0x0f
	}
	if(Copy_s32IntNumber == 0){
    7316:	8c 85       	ldd	r24, Y+12	; 0x0c
    7318:	9d 85       	ldd	r25, Y+13	; 0x0d
    731a:	ae 85       	ldd	r26, Y+14	; 0x0e
    731c:	bf 85       	ldd	r27, Y+15	; 0x0f
    731e:	00 97       	sbiw	r24, 0x00	; 0
    7320:	a1 05       	cpc	r26, r1
    7322:	b1 05       	cpc	r27, r1
    7324:	09 f0       	breq	.+2      	; 0x7328 <LCD_enuDisplayIntNum+0x74>
    7326:	4a c0       	rjmp	.+148    	; 0x73bc <LCD_enuDisplayIntNum+0x108>
    	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    7328:	81 e0       	ldi	r24, 0x01	; 1
    732a:	61 e0       	ldi	r22, 0x01	; 1
    732c:	41 e0       	ldi	r20, 0x01	; 1
    732e:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    	LCD_enuWriteAndLatch('0');
    7332:	80 e3       	ldi	r24, 0x30	; 48
    7334:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    7338:	41 c0       	rjmp	.+130    	; 0x73bc <LCD_enuDisplayIntNum+0x108>
	}
	for (; Copy_s32IntNumber > 0; Copy_s32IntNumber /= 10) //number reversing loop
			{
		Local_u32Remainder = Copy_s32IntNumber % 10;
    733a:	8c 85       	ldd	r24, Y+12	; 0x0c
    733c:	9d 85       	ldd	r25, Y+13	; 0x0d
    733e:	ae 85       	ldd	r26, Y+14	; 0x0e
    7340:	bf 85       	ldd	r27, Y+15	; 0x0f
    7342:	2a e0       	ldi	r18, 0x0A	; 10
    7344:	30 e0       	ldi	r19, 0x00	; 0
    7346:	40 e0       	ldi	r20, 0x00	; 0
    7348:	50 e0       	ldi	r21, 0x00	; 0
    734a:	bc 01       	movw	r22, r24
    734c:	cd 01       	movw	r24, r26
    734e:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <__divmodsi4>
    7352:	dc 01       	movw	r26, r24
    7354:	cb 01       	movw	r24, r22
    7356:	8f 83       	std	Y+7, r24	; 0x07
    7358:	98 87       	std	Y+8, r25	; 0x08
    735a:	a9 87       	std	Y+9, r26	; 0x09
    735c:	ba 87       	std	Y+10, r27	; 0x0a
		Local_u32ReverseNum = Local_u32ReverseNum * 10 + Local_u32Remainder;
    735e:	8b 81       	ldd	r24, Y+3	; 0x03
    7360:	9c 81       	ldd	r25, Y+4	; 0x04
    7362:	ad 81       	ldd	r26, Y+5	; 0x05
    7364:	be 81       	ldd	r27, Y+6	; 0x06
    7366:	2a e0       	ldi	r18, 0x0A	; 10
    7368:	30 e0       	ldi	r19, 0x00	; 0
    736a:	40 e0       	ldi	r20, 0x00	; 0
    736c:	50 e0       	ldi	r21, 0x00	; 0
    736e:	bc 01       	movw	r22, r24
    7370:	cd 01       	movw	r24, r26
    7372:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    7376:	9b 01       	movw	r18, r22
    7378:	ac 01       	movw	r20, r24
    737a:	8f 81       	ldd	r24, Y+7	; 0x07
    737c:	98 85       	ldd	r25, Y+8	; 0x08
    737e:	a9 85       	ldd	r26, Y+9	; 0x09
    7380:	ba 85       	ldd	r27, Y+10	; 0x0a
    7382:	82 0f       	add	r24, r18
    7384:	93 1f       	adc	r25, r19
    7386:	a4 1f       	adc	r26, r20
    7388:	b5 1f       	adc	r27, r21
    738a:	8b 83       	std	Y+3, r24	; 0x03
    738c:	9c 83       	std	Y+4, r25	; 0x04
    738e:	ad 83       	std	Y+5, r26	; 0x05
    7390:	be 83       	std	Y+6, r27	; 0x06
		Local_u8DigitsNum++; //counting number of digits for the original number
    7392:	8a 81       	ldd	r24, Y+2	; 0x02
    7394:	8f 5f       	subi	r24, 0xFF	; 255
    7396:	8a 83       	std	Y+2, r24	; 0x02
	}
	if(Copy_s32IntNumber == 0){
    	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    	LCD_enuWriteAndLatch('0');
	}
	for (; Copy_s32IntNumber > 0; Copy_s32IntNumber /= 10) //number reversing loop
    7398:	8c 85       	ldd	r24, Y+12	; 0x0c
    739a:	9d 85       	ldd	r25, Y+13	; 0x0d
    739c:	ae 85       	ldd	r26, Y+14	; 0x0e
    739e:	bf 85       	ldd	r27, Y+15	; 0x0f
    73a0:	2a e0       	ldi	r18, 0x0A	; 10
    73a2:	30 e0       	ldi	r19, 0x00	; 0
    73a4:	40 e0       	ldi	r20, 0x00	; 0
    73a6:	50 e0       	ldi	r21, 0x00	; 0
    73a8:	bc 01       	movw	r22, r24
    73aa:	cd 01       	movw	r24, r26
    73ac:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <__divmodsi4>
    73b0:	da 01       	movw	r26, r20
    73b2:	c9 01       	movw	r24, r18
    73b4:	8c 87       	std	Y+12, r24	; 0x0c
    73b6:	9d 87       	std	Y+13, r25	; 0x0d
    73b8:	ae 87       	std	Y+14, r26	; 0x0e
    73ba:	bf 87       	std	Y+15, r27	; 0x0f
    73bc:	8c 85       	ldd	r24, Y+12	; 0x0c
    73be:	9d 85       	ldd	r25, Y+13	; 0x0d
    73c0:	ae 85       	ldd	r26, Y+14	; 0x0e
    73c2:	bf 85       	ldd	r27, Y+15	; 0x0f
    73c4:	18 16       	cp	r1, r24
    73c6:	19 06       	cpc	r1, r25
    73c8:	1a 06       	cpc	r1, r26
    73ca:	1b 06       	cpc	r1, r27
    73cc:	0c f4       	brge	.+2      	; 0x73d0 <LCD_enuDisplayIntNum+0x11c>
    73ce:	b5 cf       	rjmp	.-150    	; 0x733a <LCD_enuDisplayIntNum+0x86>
    73d0:	2d c0       	rjmp	.+90     	; 0x742c <LCD_enuDisplayIntNum+0x178>
	}

	for (; Local_u8DigitsNum > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
			{ // for number of cycles equal to Local_u8DigitsNum , print digits

		u8 Local_u8NumToPrint = Local_u32ReverseNum % 10;
    73d2:	8b 81       	ldd	r24, Y+3	; 0x03
    73d4:	9c 81       	ldd	r25, Y+4	; 0x04
    73d6:	ad 81       	ldd	r26, Y+5	; 0x05
    73d8:	be 81       	ldd	r27, Y+6	; 0x06
    73da:	2a e0       	ldi	r18, 0x0A	; 10
    73dc:	30 e0       	ldi	r19, 0x00	; 0
    73de:	40 e0       	ldi	r20, 0x00	; 0
    73e0:	50 e0       	ldi	r21, 0x00	; 0
    73e2:	bc 01       	movw	r22, r24
    73e4:	cd 01       	movw	r24, r26
    73e6:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    73ea:	dc 01       	movw	r26, r24
    73ec:	cb 01       	movw	r24, r22
    73ee:	89 83       	std	Y+1, r24	; 0x01
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH); //high for data
    73f0:	81 e0       	ldi	r24, 0x01	; 1
    73f2:	61 e0       	ldi	r22, 0x01	; 1
    73f4:	41 e0       	ldi	r20, 0x01	; 1
    73f6:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch(Local_u8NumToPrint + '0');
    73fa:	89 81       	ldd	r24, Y+1	; 0x01
    73fc:	80 5d       	subi	r24, 0xD0	; 208
    73fe:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
		Local_u8DigitsNum--;
    7402:	8a 81       	ldd	r24, Y+2	; 0x02
    7404:	81 50       	subi	r24, 0x01	; 1
    7406:	8a 83       	std	Y+2, r24	; 0x02
		Local_u32Remainder = Copy_s32IntNumber % 10;
		Local_u32ReverseNum = Local_u32ReverseNum * 10 + Local_u32Remainder;
		Local_u8DigitsNum++; //counting number of digits for the original number
	}

	for (; Local_u8DigitsNum > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
    7408:	8b 81       	ldd	r24, Y+3	; 0x03
    740a:	9c 81       	ldd	r25, Y+4	; 0x04
    740c:	ad 81       	ldd	r26, Y+5	; 0x05
    740e:	be 81       	ldd	r27, Y+6	; 0x06
    7410:	2a e0       	ldi	r18, 0x0A	; 10
    7412:	30 e0       	ldi	r19, 0x00	; 0
    7414:	40 e0       	ldi	r20, 0x00	; 0
    7416:	50 e0       	ldi	r21, 0x00	; 0
    7418:	bc 01       	movw	r22, r24
    741a:	cd 01       	movw	r24, r26
    741c:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    7420:	da 01       	movw	r26, r20
    7422:	c9 01       	movw	r24, r18
    7424:	8b 83       	std	Y+3, r24	; 0x03
    7426:	9c 83       	std	Y+4, r25	; 0x04
    7428:	ad 83       	std	Y+5, r26	; 0x05
    742a:	be 83       	std	Y+6, r27	; 0x06
    742c:	8a 81       	ldd	r24, Y+2	; 0x02
    742e:	88 23       	and	r24, r24
    7430:	81 f6       	brne	.-96     	; 0x73d2 <LCD_enuDisplayIntNum+0x11e>
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH); //high for data
		LCD_enuWriteAndLatch(Local_u8NumToPrint + '0');
		Local_u8DigitsNum--;
	}

	return Local_ErrorState;
    7432:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    7434:	2f 96       	adiw	r28, 0x0f	; 15
    7436:	0f b6       	in	r0, 0x3f	; 63
    7438:	f8 94       	cli
    743a:	de bf       	out	0x3e, r29	; 62
    743c:	0f be       	out	0x3f, r0	; 63
    743e:	cd bf       	out	0x3d, r28	; 61
    7440:	cf 91       	pop	r28
    7442:	df 91       	pop	r29
    7444:	08 95       	ret

00007446 <LCD_enuDisplayCustomArrCharachter>:

ES_t LCD_enuDisplayCustomArrCharachter(u8 * Copy_u8pAu8CharHEXA,
		u8 Copy_u8NumOfPattern, u8 Copy_u8InputDirection) {
    7446:	df 93       	push	r29
    7448:	cf 93       	push	r28
    744a:	cd b7       	in	r28, 0x3d	; 61
    744c:	de b7       	in	r29, 0x3e	; 62
    744e:	27 97       	sbiw	r28, 0x07	; 7
    7450:	0f b6       	in	r0, 0x3f	; 63
    7452:	f8 94       	cli
    7454:	de bf       	out	0x3e, r29	; 62
    7456:	0f be       	out	0x3f, r0	; 63
    7458:	cd bf       	out	0x3d, r28	; 61
    745a:	9d 83       	std	Y+5, r25	; 0x05
    745c:	8c 83       	std	Y+4, r24	; 0x04
    745e:	6e 83       	std	Y+6, r22	; 0x06
    7460:	4f 83       	std	Y+7, r20	; 0x07
	u8 Local_ErrorState = ES_NOK;
    7462:	1b 82       	std	Y+3, r1	; 0x03

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
    7464:	81 e0       	ldi	r24, 0x01	; 1
    7466:	61 e0       	ldi	r22, 0x01	; 1
    7468:	40 e0       	ldi	r20, 0x00	; 0
    746a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(START_OF_CGRAM); //go to CG ram pattern 1 **  ( + pos*8)
    746e:	80 e4       	ldi	r24, 0x40	; 64
    7470:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
	/********** pushing array characters to cgram	************/
	for (u8 Local_u8Local_Iterator = 0;
    7474:	1a 82       	std	Y+2, r1	; 0x02
    7476:	13 c0       	rjmp	.+38     	; 0x749e <LCD_enuDisplayCustomArrCharachter+0x58>
			Local_u8Local_Iterator < (Copy_u8NumOfPattern * PATTERN_SIZE);
			Local_u8Local_Iterator++) {
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    7478:	81 e0       	ldi	r24, 0x01	; 1
    747a:	61 e0       	ldi	r22, 0x01	; 1
    747c:	41 e0       	ldi	r20, 0x01	; 1
    747e:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch((Copy_u8pAu8CharHEXA[Local_u8Local_Iterator]));
    7482:	8a 81       	ldd	r24, Y+2	; 0x02
    7484:	28 2f       	mov	r18, r24
    7486:	30 e0       	ldi	r19, 0x00	; 0
    7488:	8c 81       	ldd	r24, Y+4	; 0x04
    748a:	9d 81       	ldd	r25, Y+5	; 0x05
    748c:	fc 01       	movw	r30, r24
    748e:	e2 0f       	add	r30, r18
    7490:	f3 1f       	adc	r31, r19
    7492:	80 81       	ld	r24, Z
    7494:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
	LCD_enuWriteAndLatch(START_OF_CGRAM); //go to CG ram pattern 1 **  ( + pos*8)
	/********** pushing array characters to cgram	************/
	for (u8 Local_u8Local_Iterator = 0;
			Local_u8Local_Iterator < (Copy_u8NumOfPattern * PATTERN_SIZE);
			Local_u8Local_Iterator++) {
    7498:	8a 81       	ldd	r24, Y+2	; 0x02
    749a:	8f 5f       	subi	r24, 0xFF	; 255
    749c:	8a 83       	std	Y+2, r24	; 0x02

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
	LCD_enuWriteAndLatch(START_OF_CGRAM); //go to CG ram pattern 1 **  ( + pos*8)
	/********** pushing array characters to cgram	************/
	for (u8 Local_u8Local_Iterator = 0;
			Local_u8Local_Iterator < (Copy_u8NumOfPattern * PATTERN_SIZE);
    749e:	8a 81       	ldd	r24, Y+2	; 0x02
    74a0:	28 2f       	mov	r18, r24
    74a2:	30 e0       	ldi	r19, 0x00	; 0
    74a4:	8e 81       	ldd	r24, Y+6	; 0x06
    74a6:	88 2f       	mov	r24, r24
    74a8:	90 e0       	ldi	r25, 0x00	; 0
    74aa:	88 0f       	add	r24, r24
    74ac:	99 1f       	adc	r25, r25
    74ae:	88 0f       	add	r24, r24
    74b0:	99 1f       	adc	r25, r25
    74b2:	88 0f       	add	r24, r24
    74b4:	99 1f       	adc	r25, r25
    74b6:	28 17       	cp	r18, r24
    74b8:	39 07       	cpc	r19, r25
    74ba:	f4 f2       	brlt	.-68     	; 0x7478 <LCD_enuDisplayCustomArrCharachter+0x32>
		/***** starting from address 0x40 of pat 1 so we can call them back by their address from ddram as usual ***/
	}
//	DIO_enuSetPinValue(RS_PORT , RS_PIN , DIO_u8LOW); //for cmd
//	LCD_enuWriteAndLatch(START_OF_LINE1);	//  command for ddram to display data starting from address mentioned

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
    74bc:	81 e0       	ldi	r24, 0x01	; 1
    74be:	61 e0       	ldi	r22, 0x01	; 1
    74c0:	40 e0       	ldi	r20, 0x00	; 0
    74c2:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	if (Copy_u8InputDirection == LEFT_INPUT)
    74c6:	8f 81       	ldd	r24, Y+7	; 0x07
    74c8:	84 30       	cpi	r24, 0x04	; 4
    74ca:	21 f4       	brne	.+8      	; 0x74d4 <LCD_enuDisplayCustomArrCharachter+0x8e>
		LCD_enuWriteAndLatch(ENGLISH_CURSOR_MODE); //Copy_u8InputDirection
    74cc:	86 e0       	ldi	r24, 0x06	; 6
    74ce:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    74d2:	03 c0       	rjmp	.+6      	; 0x74da <LCD_enuDisplayCustomArrCharachter+0x94>
	else
		LCD_enuWriteAndLatch(ARABIC_CURSOR_MODE);
    74d4:	84 e0       	ldi	r24, 0x04	; 4
    74d6:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
	for (u8 Local_u8Local_Iterator = 0;
    74da:	19 82       	std	Y+1, r1	; 0x01
    74dc:	0b c0       	rjmp	.+22     	; 0x74f4 <LCD_enuDisplayCustomArrCharachter+0xae>
			Local_u8Local_Iterator < Copy_u8NumOfPattern;
			Local_u8Local_Iterator++) {
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    74de:	81 e0       	ldi	r24, 0x01	; 1
    74e0:	61 e0       	ldi	r22, 0x01	; 1
    74e2:	41 e0       	ldi	r20, 0x01	; 1
    74e4:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch(Local_u8Local_Iterator);
    74e8:	89 81       	ldd	r24, Y+1	; 0x01
    74ea:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
		LCD_enuWriteAndLatch(ENGLISH_CURSOR_MODE); //Copy_u8InputDirection
	else
		LCD_enuWriteAndLatch(ARABIC_CURSOR_MODE);
	for (u8 Local_u8Local_Iterator = 0;
			Local_u8Local_Iterator < Copy_u8NumOfPattern;
			Local_u8Local_Iterator++) {
    74ee:	89 81       	ldd	r24, Y+1	; 0x01
    74f0:	8f 5f       	subi	r24, 0xFF	; 255
    74f2:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8InputDirection == LEFT_INPUT)
		LCD_enuWriteAndLatch(ENGLISH_CURSOR_MODE); //Copy_u8InputDirection
	else
		LCD_enuWriteAndLatch(ARABIC_CURSOR_MODE);
	for (u8 Local_u8Local_Iterator = 0;
			Local_u8Local_Iterator < Copy_u8NumOfPattern;
    74f4:	99 81       	ldd	r25, Y+1	; 0x01
    74f6:	8e 81       	ldd	r24, Y+6	; 0x06
    74f8:	98 17       	cp	r25, r24
    74fa:	88 f3       	brcs	.-30     	; 0x74de <LCD_enuDisplayCustomArrCharachter+0x98>
			Local_u8Local_Iterator++) {
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
		LCD_enuWriteAndLatch(Local_u8Local_Iterator);
	}

	return Local_ErrorState;
    74fc:	8b 81       	ldd	r24, Y+3	; 0x03
}
    74fe:	27 96       	adiw	r28, 0x07	; 7
    7500:	0f b6       	in	r0, 0x3f	; 63
    7502:	f8 94       	cli
    7504:	de bf       	out	0x3e, r29	; 62
    7506:	0f be       	out	0x3f, r0	; 63
    7508:	cd bf       	out	0x3d, r28	; 61
    750a:	cf 91       	pop	r28
    750c:	df 91       	pop	r29
    750e:	08 95       	ret

00007510 <LCD_enuDisplayCustomSingleCharachter>:

ES_t LCD_enuDisplayCustomSingleCharachter(u8 * Copy_u8pAu8CharHEXA, u8 Copy_u8PatternPosition, u8 Copy_u8DisplayPosition){
    7510:	df 93       	push	r29
    7512:	cf 93       	push	r28
    7514:	00 d0       	rcall	.+0      	; 0x7516 <LCD_enuDisplayCustomSingleCharachter+0x6>
    7516:	00 d0       	rcall	.+0      	; 0x7518 <LCD_enuDisplayCustomSingleCharachter+0x8>
    7518:	00 d0       	rcall	.+0      	; 0x751a <LCD_enuDisplayCustomSingleCharachter+0xa>
    751a:	cd b7       	in	r28, 0x3d	; 61
    751c:	de b7       	in	r29, 0x3e	; 62
    751e:	9c 83       	std	Y+4, r25	; 0x04
    7520:	8b 83       	std	Y+3, r24	; 0x03
    7522:	6d 83       	std	Y+5, r22	; 0x05
    7524:	4e 83       	std	Y+6, r20	; 0x06
	u8 Local_ErrorState = ES_NOK;
    7526:	1a 82       	std	Y+2, r1	; 0x02
	if (Copy_u8PatternPosition < 8) {
    7528:	8d 81       	ldd	r24, Y+5	; 0x05
    752a:	88 30       	cpi	r24, 0x08	; 8
    752c:	d0 f5       	brcc	.+116    	; 0x75a2 <LCD_enuDisplayCustomSingleCharachter+0x92>
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
    752e:	81 e0       	ldi	r24, 0x01	; 1
    7530:	61 e0       	ldi	r22, 0x01	; 1
    7532:	40 e0       	ldi	r20, 0x00	; 0
    7534:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch(START_OF_CGRAM + (Copy_u8PatternPosition * 8)); //go to CG ram pattern 1 **  ( + pos*8)
    7538:	8d 81       	ldd	r24, Y+5	; 0x05
    753a:	88 2f       	mov	r24, r24
    753c:	90 e0       	ldi	r25, 0x00	; 0
    753e:	08 96       	adiw	r24, 0x08	; 8
    7540:	88 0f       	add	r24, r24
    7542:	99 1f       	adc	r25, r25
    7544:	88 0f       	add	r24, r24
    7546:	99 1f       	adc	r25, r25
    7548:	88 0f       	add	r24, r24
    754a:	99 1f       	adc	r25, r25
    754c:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
		/********** pushing array characters to cgram	************/
		for (u8 Local_u8Local_Iterator = 0; Local_u8Local_Iterator < PATTERN_SIZE; Local_u8Local_Iterator++) {
    7550:	19 82       	std	Y+1, r1	; 0x01
    7552:	13 c0       	rjmp	.+38     	; 0x757a <LCD_enuDisplayCustomSingleCharachter+0x6a>
			DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    7554:	81 e0       	ldi	r24, 0x01	; 1
    7556:	61 e0       	ldi	r22, 0x01	; 1
    7558:	41 e0       	ldi	r20, 0x01	; 1
    755a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
			LCD_enuWriteAndLatch((Copy_u8pAu8CharHEXA[Local_u8Local_Iterator]));
    755e:	89 81       	ldd	r24, Y+1	; 0x01
    7560:	28 2f       	mov	r18, r24
    7562:	30 e0       	ldi	r19, 0x00	; 0
    7564:	8b 81       	ldd	r24, Y+3	; 0x03
    7566:	9c 81       	ldd	r25, Y+4	; 0x04
    7568:	fc 01       	movw	r30, r24
    756a:	e2 0f       	add	r30, r18
    756c:	f3 1f       	adc	r31, r19
    756e:	80 81       	ld	r24, Z
    7570:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
	u8 Local_ErrorState = ES_NOK;
	if (Copy_u8PatternPosition < 8) {
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
		LCD_enuWriteAndLatch(START_OF_CGRAM + (Copy_u8PatternPosition * 8)); //go to CG ram pattern 1 **  ( + pos*8)
		/********** pushing array characters to cgram	************/
		for (u8 Local_u8Local_Iterator = 0; Local_u8Local_Iterator < PATTERN_SIZE; Local_u8Local_Iterator++) {
    7574:	89 81       	ldd	r24, Y+1	; 0x01
    7576:	8f 5f       	subi	r24, 0xFF	; 255
    7578:	89 83       	std	Y+1, r24	; 0x01
    757a:	89 81       	ldd	r24, Y+1	; 0x01
    757c:	88 30       	cpi	r24, 0x08	; 8
    757e:	50 f3       	brcs	.-44     	; 0x7554 <LCD_enuDisplayCustomSingleCharachter+0x44>
			DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
			LCD_enuWriteAndLatch((Copy_u8pAu8CharHEXA[Local_u8Local_Iterator]));
			/***** starting from address 0x40 of pat 1 so we can call them back by their address from ddram as usual ***/
		}
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
    7580:	81 e0       	ldi	r24, 0x01	; 1
    7582:	61 e0       	ldi	r22, 0x01	; 1
    7584:	40 e0       	ldi	r20, 0x00	; 0
    7586:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch(START_OF_LINE1 + Copy_u8DisplayPosition);//  command for ddram to display data starting from address mentioned
    758a:	8e 81       	ldd	r24, Y+6	; 0x06
    758c:	80 58       	subi	r24, 0x80	; 128
    758e:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

			DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    7592:	81 e0       	ldi	r24, 0x01	; 1
    7594:	61 e0       	ldi	r22, 0x01	; 1
    7596:	41 e0       	ldi	r20, 0x01	; 1
    7598:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
			LCD_enuWriteAndLatch(Copy_u8PatternPosition);
    759c:	8d 81       	ldd	r24, Y+5	; 0x05
    759e:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

	}
	return Local_ErrorState;
    75a2:	8a 81       	ldd	r24, Y+2	; 0x02
}
    75a4:	26 96       	adiw	r28, 0x06	; 6
    75a6:	0f b6       	in	r0, 0x3f	; 63
    75a8:	f8 94       	cli
    75aa:	de bf       	out	0x3e, r29	; 62
    75ac:	0f be       	out	0x3f, r0	; 63
    75ae:	cd bf       	out	0x3d, r28	; 61
    75b0:	cf 91       	pop	r28
    75b2:	df 91       	pop	r29
    75b4:	08 95       	ret

000075b6 <LCD_enuSavePattern>:

ES_t LCD_enuSavePattern(u8 *Copy_u8pAu8CharHEXA,u8 Copy_u8PatternPosition){
    75b6:	df 93       	push	r29
    75b8:	cf 93       	push	r28
    75ba:	00 d0       	rcall	.+0      	; 0x75bc <LCD_enuSavePattern+0x6>
    75bc:	00 d0       	rcall	.+0      	; 0x75be <LCD_enuSavePattern+0x8>
    75be:	0f 92       	push	r0
    75c0:	cd b7       	in	r28, 0x3d	; 61
    75c2:	de b7       	in	r29, 0x3e	; 62
    75c4:	9c 83       	std	Y+4, r25	; 0x04
    75c6:	8b 83       	std	Y+3, r24	; 0x03
    75c8:	6d 83       	std	Y+5, r22	; 0x05
	ES_t Local_ErrorState = ES_NOK;
    75ca:	1a 82       	std	Y+2, r1	; 0x02

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
    75cc:	81 e0       	ldi	r24, 0x01	; 1
    75ce:	61 e0       	ldi	r22, 0x01	; 1
    75d0:	40 e0       	ldi	r20, 0x00	; 0
    75d2:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(START_OF_CGRAM + (Copy_u8PatternPosition * 8)); //go to CG ram pattern 1 **  ( + pos*8)
    75d6:	8d 81       	ldd	r24, Y+5	; 0x05
    75d8:	88 2f       	mov	r24, r24
    75da:	90 e0       	ldi	r25, 0x00	; 0
    75dc:	08 96       	adiw	r24, 0x08	; 8
    75de:	88 0f       	add	r24, r24
    75e0:	99 1f       	adc	r25, r25
    75e2:	88 0f       	add	r24, r24
    75e4:	99 1f       	adc	r25, r25
    75e6:	88 0f       	add	r24, r24
    75e8:	99 1f       	adc	r25, r25
    75ea:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
	/********** pushing array characters to cgram	************/
	for (u8 Local_u8Local_Iterator = 0; Local_u8Local_Iterator < PATTERN_SIZE; Local_u8Local_Iterator++) {
    75ee:	19 82       	std	Y+1, r1	; 0x01
    75f0:	13 c0       	rjmp	.+38     	; 0x7618 <LCD_enuSavePattern+0x62>
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    75f2:	81 e0       	ldi	r24, 0x01	; 1
    75f4:	61 e0       	ldi	r22, 0x01	; 1
    75f6:	41 e0       	ldi	r20, 0x01	; 1
    75f8:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch((Copy_u8pAu8CharHEXA[Local_u8Local_Iterator]));
    75fc:	89 81       	ldd	r24, Y+1	; 0x01
    75fe:	28 2f       	mov	r18, r24
    7600:	30 e0       	ldi	r19, 0x00	; 0
    7602:	8b 81       	ldd	r24, Y+3	; 0x03
    7604:	9c 81       	ldd	r25, Y+4	; 0x04
    7606:	fc 01       	movw	r30, r24
    7608:	e2 0f       	add	r30, r18
    760a:	f3 1f       	adc	r31, r19
    760c:	80 81       	ld	r24, Z
    760e:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
	ES_t Local_ErrorState = ES_NOK;

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
	LCD_enuWriteAndLatch(START_OF_CGRAM + (Copy_u8PatternPosition * 8)); //go to CG ram pattern 1 **  ( + pos*8)
	/********** pushing array characters to cgram	************/
	for (u8 Local_u8Local_Iterator = 0; Local_u8Local_Iterator < PATTERN_SIZE; Local_u8Local_Iterator++) {
    7612:	89 81       	ldd	r24, Y+1	; 0x01
    7614:	8f 5f       	subi	r24, 0xFF	; 255
    7616:	89 83       	std	Y+1, r24	; 0x01
    7618:	89 81       	ldd	r24, Y+1	; 0x01
    761a:	88 30       	cpi	r24, 0x08	; 8
    761c:	50 f3       	brcs	.-44     	; 0x75f2 <LCD_enuSavePattern+0x3c>
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
		LCD_enuWriteAndLatch((Copy_u8pAu8CharHEXA[Local_u8Local_Iterator]));
		/***** starting from address 0x40 of pat 1 so we can call them back by their address from ddram as usual ***/
	}
	return Local_ErrorState;
    761e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    7620:	0f 90       	pop	r0
    7622:	0f 90       	pop	r0
    7624:	0f 90       	pop	r0
    7626:	0f 90       	pop	r0
    7628:	0f 90       	pop	r0
    762a:	cf 91       	pop	r28
    762c:	df 91       	pop	r29
    762e:	08 95       	ret

00007630 <LCD_enuPrintPattern>:

ES_t LCD_enuPrintPattern(u8 Copy_u8PatternNum,u8 Copy_u8PositionX,u8 Copy_u8PositionY){
    7630:	df 93       	push	r29
    7632:	cf 93       	push	r28
    7634:	00 d0       	rcall	.+0      	; 0x7636 <LCD_enuPrintPattern+0x6>
    7636:	00 d0       	rcall	.+0      	; 0x7638 <LCD_enuPrintPattern+0x8>
    7638:	cd b7       	in	r28, 0x3d	; 61
    763a:	de b7       	in	r29, 0x3e	; 62
    763c:	8a 83       	std	Y+2, r24	; 0x02
    763e:	6b 83       	std	Y+3, r22	; 0x03
    7640:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_ErrorState = ES_NOK;
    7642:	19 82       	std	Y+1, r1	; 0x01

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8LOW); //for cmd
    7644:	81 e0       	ldi	r24, 0x01	; 1
    7646:	61 e0       	ldi	r22, 0x01	; 1
    7648:	40 e0       	ldi	r20, 0x00	; 0
    764a:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	if(Copy_u8PositionX == 1)
    764e:	8b 81       	ldd	r24, Y+3	; 0x03
    7650:	81 30       	cpi	r24, 0x01	; 1
    7652:	21 f4       	brne	.+8      	; 0x765c <LCD_enuPrintPattern+0x2c>
		LCD_enuWriteAndLatch(START_OF_LINE1 + Copy_u8PositionY);//  command for ddram to display data starting from address mentioned
    7654:	8c 81       	ldd	r24, Y+4	; 0x04
    7656:	80 58       	subi	r24, 0x80	; 128
    7658:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
	if(Copy_u8PositionY == 2)
    765c:	8c 81       	ldd	r24, Y+4	; 0x04
    765e:	82 30       	cpi	r24, 0x02	; 2
    7660:	21 f4       	brne	.+8      	; 0x766a <LCD_enuPrintPattern+0x3a>
		LCD_enuWriteAndLatch(START_OF_LINE2 + Copy_u8PositionY);//  command for ddram to display data starting from address mentioned
    7662:	8c 81       	ldd	r24, Y+4	; 0x04
    7664:	80 54       	subi	r24, 0x40	; 64
    7666:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    766a:	81 e0       	ldi	r24, 0x01	; 1
    766c:	61 e0       	ldi	r22, 0x01	; 1
    766e:	41 e0       	ldi	r20, 0x01	; 1
    7670:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch(Copy_u8PatternNum);
    7674:	8a 81       	ldd	r24, Y+2	; 0x02
    7676:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>


	return Local_ErrorState;
    767a:	89 81       	ldd	r24, Y+1	; 0x01
}
    767c:	0f 90       	pop	r0
    767e:	0f 90       	pop	r0
    7680:	0f 90       	pop	r0
    7682:	0f 90       	pop	r0
    7684:	cf 91       	pop	r28
    7686:	df 91       	pop	r29
    7688:	08 95       	ret

0000768a <LCD_enuDisplayFloatNum>:

ES_t LCD_enuDisplayFloatNum(f32 Copy_f32FloatNumber, u8 Copy_u8FractionDigits)
{
    768a:	df 93       	push	r29
    768c:	cf 93       	push	r28
    768e:	cd b7       	in	r28, 0x3d	; 61
    7690:	de b7       	in	r29, 0x3e	; 62
    7692:	a2 97       	sbiw	r28, 0x22	; 34
    7694:	0f b6       	in	r0, 0x3f	; 63
    7696:	f8 94       	cli
    7698:	de bf       	out	0x3e, r29	; 62
    769a:	0f be       	out	0x3f, r0	; 63
    769c:	cd bf       	out	0x3d, r28	; 61
    769e:	6e 8f       	std	Y+30, r22	; 0x1e
    76a0:	7f 8f       	std	Y+31, r23	; 0x1f
    76a2:	88 a3       	std	Y+32, r24	; 0x20
    76a4:	99 a3       	std	Y+33, r25	; 0x21
    76a6:	4a a3       	std	Y+34, r20	; 0x22
	ES_t Local_ErrorState = ES_NOK;
    76a8:	1d 8e       	std	Y+29, r1	; 0x1d
    // Check for negative number
    if (Copy_f32FloatNumber < 0) {
    76aa:	6e 8d       	ldd	r22, Y+30	; 0x1e
    76ac:	7f 8d       	ldd	r23, Y+31	; 0x1f
    76ae:	88 a1       	ldd	r24, Y+32	; 0x20
    76b0:	99 a1       	ldd	r25, Y+33	; 0x21
    76b2:	20 e0       	ldi	r18, 0x00	; 0
    76b4:	30 e0       	ldi	r19, 0x00	; 0
    76b6:	40 e0       	ldi	r20, 0x00	; 0
    76b8:	50 e0       	ldi	r21, 0x00	; 0
    76ba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    76be:	88 23       	and	r24, r24
    76c0:	8c f4       	brge	.+34     	; 0x76e4 <LCD_enuDisplayFloatNum+0x5a>
    	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    76c2:	81 e0       	ldi	r24, 0x01	; 1
    76c4:	61 e0       	ldi	r22, 0x01	; 1
    76c6:	41 e0       	ldi	r20, 0x01	; 1
    76c8:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    	LCD_enuWriteAndLatch('-');
    76cc:	8d e2       	ldi	r24, 0x2D	; 45
    76ce:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    	Copy_f32FloatNumber = -Copy_f32FloatNumber; // Make the number positive
    76d2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    76d4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    76d6:	a8 a1       	ldd	r26, Y+32	; 0x20
    76d8:	b9 a1       	ldd	r27, Y+33	; 0x21
    76da:	b0 58       	subi	r27, 0x80	; 128
    76dc:	8e 8f       	std	Y+30, r24	; 0x1e
    76de:	9f 8f       	std	Y+31, r25	; 0x1f
    76e0:	a8 a3       	std	Y+32, r26	; 0x20
    76e2:	b9 a3       	std	Y+33, r27	; 0x21
    }

    // Extract integer part
    s32 Local_s32IntPart = (s32)Copy_f32FloatNumber;
    76e4:	6e 8d       	ldd	r22, Y+30	; 0x1e
    76e6:	7f 8d       	ldd	r23, Y+31	; 0x1f
    76e8:	88 a1       	ldd	r24, Y+32	; 0x20
    76ea:	99 a1       	ldd	r25, Y+33	; 0x21
    76ec:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    76f0:	dc 01       	movw	r26, r24
    76f2:	cb 01       	movw	r24, r22
    76f4:	89 8f       	std	Y+25, r24	; 0x19
    76f6:	9a 8f       	std	Y+26, r25	; 0x1a
    76f8:	ab 8f       	std	Y+27, r26	; 0x1b
    76fa:	bc 8f       	std	Y+28, r27	; 0x1c
    u32 Local_u32Remainder;
    // Display the integer part
    if (Local_s32IntPart == 0) {
    76fc:	89 8d       	ldd	r24, Y+25	; 0x19
    76fe:	9a 8d       	ldd	r25, Y+26	; 0x1a
    7700:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7702:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7704:	00 97       	sbiw	r24, 0x00	; 0
    7706:	a1 05       	cpc	r26, r1
    7708:	b1 05       	cpc	r27, r1
    770a:	49 f4       	brne	.+18     	; 0x771e <LCD_enuDisplayFloatNum+0x94>
    	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    770c:	81 e0       	ldi	r24, 0x01	; 1
    770e:	61 e0       	ldi	r22, 0x01	; 1
    7710:	41 e0       	ldi	r20, 0x01	; 1
    7712:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    	LCD_enuWriteAndLatch('0');
    7716:	80 e3       	ldi	r24, 0x30	; 48
    7718:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    771c:	82 c0       	rjmp	.+260    	; 0x7822 <LCD_enuDisplayFloatNum+0x198>
    } else {
    	u32 Local_u32ReverseNum = 0;
    771e:	1d 82       	std	Y+5, r1	; 0x05
    7720:	1e 82       	std	Y+6, r1	; 0x06
    7722:	1f 82       	std	Y+7, r1	; 0x07
    7724:	18 86       	std	Y+8, r1	; 0x08
    	u8 Local_u8DigitsNum = 0;
    7726:	1c 82       	std	Y+4, r1	; 0x04
    7728:	41 c0       	rjmp	.+130    	; 0x77ac <LCD_enuDisplayFloatNum+0x122>
    	for (; Local_s32IntPart > 0; Local_s32IntPart /= 10) //number reversing loop
    			{
    		Local_u32Remainder = Local_s32IntPart % 10;
    772a:	89 8d       	ldd	r24, Y+25	; 0x19
    772c:	9a 8d       	ldd	r25, Y+26	; 0x1a
    772e:	ab 8d       	ldd	r26, Y+27	; 0x1b
    7730:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7732:	2a e0       	ldi	r18, 0x0A	; 10
    7734:	30 e0       	ldi	r19, 0x00	; 0
    7736:	40 e0       	ldi	r20, 0x00	; 0
    7738:	50 e0       	ldi	r21, 0x00	; 0
    773a:	bc 01       	movw	r22, r24
    773c:	cd 01       	movw	r24, r26
    773e:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <__divmodsi4>
    7742:	dc 01       	movw	r26, r24
    7744:	cb 01       	movw	r24, r22
    7746:	8d 8b       	std	Y+21, r24	; 0x15
    7748:	9e 8b       	std	Y+22, r25	; 0x16
    774a:	af 8b       	std	Y+23, r26	; 0x17
    774c:	b8 8f       	std	Y+24, r27	; 0x18
    		Local_u32ReverseNum = Local_u32ReverseNum * 10 + Local_u32Remainder;
    774e:	8d 81       	ldd	r24, Y+5	; 0x05
    7750:	9e 81       	ldd	r25, Y+6	; 0x06
    7752:	af 81       	ldd	r26, Y+7	; 0x07
    7754:	b8 85       	ldd	r27, Y+8	; 0x08
    7756:	2a e0       	ldi	r18, 0x0A	; 10
    7758:	30 e0       	ldi	r19, 0x00	; 0
    775a:	40 e0       	ldi	r20, 0x00	; 0
    775c:	50 e0       	ldi	r21, 0x00	; 0
    775e:	bc 01       	movw	r22, r24
    7760:	cd 01       	movw	r24, r26
    7762:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    7766:	9b 01       	movw	r18, r22
    7768:	ac 01       	movw	r20, r24
    776a:	8d 89       	ldd	r24, Y+21	; 0x15
    776c:	9e 89       	ldd	r25, Y+22	; 0x16
    776e:	af 89       	ldd	r26, Y+23	; 0x17
    7770:	b8 8d       	ldd	r27, Y+24	; 0x18
    7772:	82 0f       	add	r24, r18
    7774:	93 1f       	adc	r25, r19
    7776:	a4 1f       	adc	r26, r20
    7778:	b5 1f       	adc	r27, r21
    777a:	8d 83       	std	Y+5, r24	; 0x05
    777c:	9e 83       	std	Y+6, r25	; 0x06
    777e:	af 83       	std	Y+7, r26	; 0x07
    7780:	b8 87       	std	Y+8, r27	; 0x08
    		Local_u8DigitsNum++; //counting number of digits for the original number
    7782:	8c 81       	ldd	r24, Y+4	; 0x04
    7784:	8f 5f       	subi	r24, 0xFF	; 255
    7786:	8c 83       	std	Y+4, r24	; 0x04
    	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    	LCD_enuWriteAndLatch('0');
    } else {
    	u32 Local_u32ReverseNum = 0;
    	u8 Local_u8DigitsNum = 0;
    	for (; Local_s32IntPart > 0; Local_s32IntPart /= 10) //number reversing loop
    7788:	89 8d       	ldd	r24, Y+25	; 0x19
    778a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    778c:	ab 8d       	ldd	r26, Y+27	; 0x1b
    778e:	bc 8d       	ldd	r27, Y+28	; 0x1c
    7790:	2a e0       	ldi	r18, 0x0A	; 10
    7792:	30 e0       	ldi	r19, 0x00	; 0
    7794:	40 e0       	ldi	r20, 0x00	; 0
    7796:	50 e0       	ldi	r21, 0x00	; 0
    7798:	bc 01       	movw	r22, r24
    779a:	cd 01       	movw	r24, r26
    779c:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <__divmodsi4>
    77a0:	da 01       	movw	r26, r20
    77a2:	c9 01       	movw	r24, r18
    77a4:	89 8f       	std	Y+25, r24	; 0x19
    77a6:	9a 8f       	std	Y+26, r25	; 0x1a
    77a8:	ab 8f       	std	Y+27, r26	; 0x1b
    77aa:	bc 8f       	std	Y+28, r27	; 0x1c
    77ac:	89 8d       	ldd	r24, Y+25	; 0x19
    77ae:	9a 8d       	ldd	r25, Y+26	; 0x1a
    77b0:	ab 8d       	ldd	r26, Y+27	; 0x1b
    77b2:	bc 8d       	ldd	r27, Y+28	; 0x1c
    77b4:	18 16       	cp	r1, r24
    77b6:	19 06       	cpc	r1, r25
    77b8:	1a 06       	cpc	r1, r26
    77ba:	1b 06       	cpc	r1, r27
    77bc:	0c f4       	brge	.+2      	; 0x77c0 <LCD_enuDisplayFloatNum+0x136>
    77be:	b5 cf       	rjmp	.-150    	; 0x772a <LCD_enuDisplayFloatNum+0xa0>
    77c0:	2d c0       	rjmp	.+90     	; 0x781c <LCD_enuDisplayFloatNum+0x192>
    	}

    	for (; Local_u8DigitsNum > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
    			{ // for number of cycles equal to Local_u8DigitsNum , print digits

    		u8 Local_u8NumToPrint = Local_u32ReverseNum % 10;
    77c2:	8d 81       	ldd	r24, Y+5	; 0x05
    77c4:	9e 81       	ldd	r25, Y+6	; 0x06
    77c6:	af 81       	ldd	r26, Y+7	; 0x07
    77c8:	b8 85       	ldd	r27, Y+8	; 0x08
    77ca:	2a e0       	ldi	r18, 0x0A	; 10
    77cc:	30 e0       	ldi	r19, 0x00	; 0
    77ce:	40 e0       	ldi	r20, 0x00	; 0
    77d0:	50 e0       	ldi	r21, 0x00	; 0
    77d2:	bc 01       	movw	r22, r24
    77d4:	cd 01       	movw	r24, r26
    77d6:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    77da:	dc 01       	movw	r26, r24
    77dc:	cb 01       	movw	r24, r22
    77de:	8b 83       	std	Y+3, r24	; 0x03
    		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH); //high for data
    77e0:	81 e0       	ldi	r24, 0x01	; 1
    77e2:	61 e0       	ldi	r22, 0x01	; 1
    77e4:	41 e0       	ldi	r20, 0x01	; 1
    77e6:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
    		LCD_enuWriteAndLatch(Local_u8NumToPrint + '0');
    77ea:	8b 81       	ldd	r24, Y+3	; 0x03
    77ec:	80 5d       	subi	r24, 0xD0	; 208
    77ee:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
    		Local_u8DigitsNum--;
    77f2:	8c 81       	ldd	r24, Y+4	; 0x04
    77f4:	81 50       	subi	r24, 0x01	; 1
    77f6:	8c 83       	std	Y+4, r24	; 0x04
    		Local_u32Remainder = Local_s32IntPart % 10;
    		Local_u32ReverseNum = Local_u32ReverseNum * 10 + Local_u32Remainder;
    		Local_u8DigitsNum++; //counting number of digits for the original number
    	}

    	for (; Local_u8DigitsNum > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
    77f8:	8d 81       	ldd	r24, Y+5	; 0x05
    77fa:	9e 81       	ldd	r25, Y+6	; 0x06
    77fc:	af 81       	ldd	r26, Y+7	; 0x07
    77fe:	b8 85       	ldd	r27, Y+8	; 0x08
    7800:	2a e0       	ldi	r18, 0x0A	; 10
    7802:	30 e0       	ldi	r19, 0x00	; 0
    7804:	40 e0       	ldi	r20, 0x00	; 0
    7806:	50 e0       	ldi	r21, 0x00	; 0
    7808:	bc 01       	movw	r22, r24
    780a:	cd 01       	movw	r24, r26
    780c:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    7810:	da 01       	movw	r26, r20
    7812:	c9 01       	movw	r24, r18
    7814:	8d 83       	std	Y+5, r24	; 0x05
    7816:	9e 83       	std	Y+6, r25	; 0x06
    7818:	af 83       	std	Y+7, r26	; 0x07
    781a:	b8 87       	std	Y+8, r27	; 0x08
    781c:	8c 81       	ldd	r24, Y+4	; 0x04
    781e:	88 23       	and	r24, r24
    7820:	81 f6       	brne	.-96     	; 0x77c2 <LCD_enuDisplayFloatNum+0x138>
    		Local_u8DigitsNum--;
    	}
    }

    // Display decimal point and fractional part
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
    7822:	81 e0       	ldi	r24, 0x01	; 1
    7824:	61 e0       	ldi	r22, 0x01	; 1
    7826:	41 e0       	ldi	r20, 0x01	; 1
    7828:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
	LCD_enuWriteAndLatch('.');
    782c:	8e e2       	ldi	r24, 0x2E	; 46
    782e:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>

    // Calculate the multiplier based on the number of fractional digits
    s32 Local_s32Multiplier = 1;
    7832:	81 e0       	ldi	r24, 0x01	; 1
    7834:	90 e0       	ldi	r25, 0x00	; 0
    7836:	a0 e0       	ldi	r26, 0x00	; 0
    7838:	b0 e0       	ldi	r27, 0x00	; 0
    783a:	89 8b       	std	Y+17, r24	; 0x11
    783c:	9a 8b       	std	Y+18, r25	; 0x12
    783e:	ab 8b       	std	Y+19, r26	; 0x13
    7840:	bc 8b       	std	Y+20, r27	; 0x14
    for (u8 Local_u8Iterator = 0; Local_u8Iterator < Copy_u8FractionDigits; Local_u8Iterator++) {
    7842:	1a 82       	std	Y+2, r1	; 0x02
    7844:	15 c0       	rjmp	.+42     	; 0x7870 <LCD_enuDisplayFloatNum+0x1e6>
    	Local_s32Multiplier *= 10;
    7846:	89 89       	ldd	r24, Y+17	; 0x11
    7848:	9a 89       	ldd	r25, Y+18	; 0x12
    784a:	ab 89       	ldd	r26, Y+19	; 0x13
    784c:	bc 89       	ldd	r27, Y+20	; 0x14
    784e:	2a e0       	ldi	r18, 0x0A	; 10
    7850:	30 e0       	ldi	r19, 0x00	; 0
    7852:	40 e0       	ldi	r20, 0x00	; 0
    7854:	50 e0       	ldi	r21, 0x00	; 0
    7856:	bc 01       	movw	r22, r24
    7858:	cd 01       	movw	r24, r26
    785a:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    785e:	dc 01       	movw	r26, r24
    7860:	cb 01       	movw	r24, r22
    7862:	89 8b       	std	Y+17, r24	; 0x11
    7864:	9a 8b       	std	Y+18, r25	; 0x12
    7866:	ab 8b       	std	Y+19, r26	; 0x13
    7868:	bc 8b       	std	Y+20, r27	; 0x14
	DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH);   // High for Data
	LCD_enuWriteAndLatch('.');

    // Calculate the multiplier based on the number of fractional digits
    s32 Local_s32Multiplier = 1;
    for (u8 Local_u8Iterator = 0; Local_u8Iterator < Copy_u8FractionDigits; Local_u8Iterator++) {
    786a:	8a 81       	ldd	r24, Y+2	; 0x02
    786c:	8f 5f       	subi	r24, 0xFF	; 255
    786e:	8a 83       	std	Y+2, r24	; 0x02
    7870:	9a 81       	ldd	r25, Y+2	; 0x02
    7872:	8a a1       	ldd	r24, Y+34	; 0x22
    7874:	98 17       	cp	r25, r24
    7876:	38 f3       	brcs	.-50     	; 0x7846 <LCD_enuDisplayFloatNum+0x1bc>
    	Local_s32Multiplier *= 10;
    }

    s32 Local_s32FractionalPart = (s32)(Copy_f32FloatNumber * Local_s32Multiplier) % Local_s32Multiplier;
    7878:	69 89       	ldd	r22, Y+17	; 0x11
    787a:	7a 89       	ldd	r23, Y+18	; 0x12
    787c:	8b 89       	ldd	r24, Y+19	; 0x13
    787e:	9c 89       	ldd	r25, Y+20	; 0x14
    7880:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    7884:	dc 01       	movw	r26, r24
    7886:	cb 01       	movw	r24, r22
    7888:	bc 01       	movw	r22, r24
    788a:	cd 01       	movw	r24, r26
    788c:	2e 8d       	ldd	r18, Y+30	; 0x1e
    788e:	3f 8d       	ldd	r19, Y+31	; 0x1f
    7890:	48 a1       	ldd	r20, Y+32	; 0x20
    7892:	59 a1       	ldd	r21, Y+33	; 0x21
    7894:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    7898:	dc 01       	movw	r26, r24
    789a:	cb 01       	movw	r24, r22
    789c:	bc 01       	movw	r22, r24
    789e:	cd 01       	movw	r24, r26
    78a0:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    78a4:	dc 01       	movw	r26, r24
    78a6:	cb 01       	movw	r24, r22
    78a8:	29 89       	ldd	r18, Y+17	; 0x11
    78aa:	3a 89       	ldd	r19, Y+18	; 0x12
    78ac:	4b 89       	ldd	r20, Y+19	; 0x13
    78ae:	5c 89       	ldd	r21, Y+20	; 0x14
    78b0:	bc 01       	movw	r22, r24
    78b2:	cd 01       	movw	r24, r26
    78b4:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <__divmodsi4>
    78b8:	dc 01       	movw	r26, r24
    78ba:	cb 01       	movw	r24, r22
    78bc:	8d 87       	std	Y+13, r24	; 0x0d
    78be:	9e 87       	std	Y+14, r25	; 0x0e
    78c0:	af 87       	std	Y+15, r26	; 0x0f
    78c2:	b8 8b       	std	Y+16, r27	; 0x10

	u32 Local_u32ReverseNum = 0;
    78c4:	19 86       	std	Y+9, r1	; 0x09
    78c6:	1a 86       	std	Y+10, r1	; 0x0a
    78c8:	1b 86       	std	Y+11, r1	; 0x0b
    78ca:	1c 86       	std	Y+12, r1	; 0x0c
    78cc:	3e c0       	rjmp	.+124    	; 0x794a <LCD_enuDisplayFloatNum+0x2c0>

	for (; Local_s32FractionalPart > 0; Local_s32FractionalPart /= 10) //number reversing loop
			{
		Local_u32Remainder = Local_s32FractionalPart % 10;
    78ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    78d0:	9e 85       	ldd	r25, Y+14	; 0x0e
    78d2:	af 85       	ldd	r26, Y+15	; 0x0f
    78d4:	b8 89       	ldd	r27, Y+16	; 0x10
    78d6:	2a e0       	ldi	r18, 0x0A	; 10
    78d8:	30 e0       	ldi	r19, 0x00	; 0
    78da:	40 e0       	ldi	r20, 0x00	; 0
    78dc:	50 e0       	ldi	r21, 0x00	; 0
    78de:	bc 01       	movw	r22, r24
    78e0:	cd 01       	movw	r24, r26
    78e2:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <__divmodsi4>
    78e6:	dc 01       	movw	r26, r24
    78e8:	cb 01       	movw	r24, r22
    78ea:	8d 8b       	std	Y+21, r24	; 0x15
    78ec:	9e 8b       	std	Y+22, r25	; 0x16
    78ee:	af 8b       	std	Y+23, r26	; 0x17
    78f0:	b8 8f       	std	Y+24, r27	; 0x18
		Local_u32ReverseNum = Local_u32ReverseNum * 10 + Local_u32Remainder;
    78f2:	89 85       	ldd	r24, Y+9	; 0x09
    78f4:	9a 85       	ldd	r25, Y+10	; 0x0a
    78f6:	ab 85       	ldd	r26, Y+11	; 0x0b
    78f8:	bc 85       	ldd	r27, Y+12	; 0x0c
    78fa:	2a e0       	ldi	r18, 0x0A	; 10
    78fc:	30 e0       	ldi	r19, 0x00	; 0
    78fe:	40 e0       	ldi	r20, 0x00	; 0
    7900:	50 e0       	ldi	r21, 0x00	; 0
    7902:	bc 01       	movw	r22, r24
    7904:	cd 01       	movw	r24, r26
    7906:	0e 94 ac 3d 	call	0x7b58	; 0x7b58 <__mulsi3>
    790a:	9b 01       	movw	r18, r22
    790c:	ac 01       	movw	r20, r24
    790e:	8d 89       	ldd	r24, Y+21	; 0x15
    7910:	9e 89       	ldd	r25, Y+22	; 0x16
    7912:	af 89       	ldd	r26, Y+23	; 0x17
    7914:	b8 8d       	ldd	r27, Y+24	; 0x18
    7916:	82 0f       	add	r24, r18
    7918:	93 1f       	adc	r25, r19
    791a:	a4 1f       	adc	r26, r20
    791c:	b5 1f       	adc	r27, r21
    791e:	89 87       	std	Y+9, r24	; 0x09
    7920:	9a 87       	std	Y+10, r25	; 0x0a
    7922:	ab 87       	std	Y+11, r26	; 0x0b
    7924:	bc 87       	std	Y+12, r27	; 0x0c

    s32 Local_s32FractionalPart = (s32)(Copy_f32FloatNumber * Local_s32Multiplier) % Local_s32Multiplier;

	u32 Local_u32ReverseNum = 0;

	for (; Local_s32FractionalPart > 0; Local_s32FractionalPart /= 10) //number reversing loop
    7926:	8d 85       	ldd	r24, Y+13	; 0x0d
    7928:	9e 85       	ldd	r25, Y+14	; 0x0e
    792a:	af 85       	ldd	r26, Y+15	; 0x0f
    792c:	b8 89       	ldd	r27, Y+16	; 0x10
    792e:	2a e0       	ldi	r18, 0x0A	; 10
    7930:	30 e0       	ldi	r19, 0x00	; 0
    7932:	40 e0       	ldi	r20, 0x00	; 0
    7934:	50 e0       	ldi	r21, 0x00	; 0
    7936:	bc 01       	movw	r22, r24
    7938:	cd 01       	movw	r24, r26
    793a:	0e 94 01 3e 	call	0x7c02	; 0x7c02 <__divmodsi4>
    793e:	da 01       	movw	r26, r20
    7940:	c9 01       	movw	r24, r18
    7942:	8d 87       	std	Y+13, r24	; 0x0d
    7944:	9e 87       	std	Y+14, r25	; 0x0e
    7946:	af 87       	std	Y+15, r26	; 0x0f
    7948:	b8 8b       	std	Y+16, r27	; 0x10
    794a:	8d 85       	ldd	r24, Y+13	; 0x0d
    794c:	9e 85       	ldd	r25, Y+14	; 0x0e
    794e:	af 85       	ldd	r26, Y+15	; 0x0f
    7950:	b8 89       	ldd	r27, Y+16	; 0x10
    7952:	18 16       	cp	r1, r24
    7954:	19 06       	cpc	r1, r25
    7956:	1a 06       	cpc	r1, r26
    7958:	1b 06       	cpc	r1, r27
    795a:	0c f4       	brge	.+2      	; 0x795e <LCD_enuDisplayFloatNum+0x2d4>
    795c:	b8 cf       	rjmp	.-144    	; 0x78ce <LCD_enuDisplayFloatNum+0x244>
    795e:	2d c0       	rjmp	.+90     	; 0x79ba <LCD_enuDisplayFloatNum+0x330>
	}

	for (; Copy_u8FractionDigits > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
			{ // for number of cycles equal to Local_u8DigitsNum , print digits

		u8 Local_u8NumToPrint = Local_u32ReverseNum % 10;
    7960:	89 85       	ldd	r24, Y+9	; 0x09
    7962:	9a 85       	ldd	r25, Y+10	; 0x0a
    7964:	ab 85       	ldd	r26, Y+11	; 0x0b
    7966:	bc 85       	ldd	r27, Y+12	; 0x0c
    7968:	2a e0       	ldi	r18, 0x0A	; 10
    796a:	30 e0       	ldi	r19, 0x00	; 0
    796c:	40 e0       	ldi	r20, 0x00	; 0
    796e:	50 e0       	ldi	r21, 0x00	; 0
    7970:	bc 01       	movw	r22, r24
    7972:	cd 01       	movw	r24, r26
    7974:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    7978:	dc 01       	movw	r26, r24
    797a:	cb 01       	movw	r24, r22
    797c:	89 83       	std	Y+1, r24	; 0x01
		DIO_enuSetPinValue(RS_PORT, RS_PIN, DIO_u8HIGH); //high for data
    797e:	81 e0       	ldi	r24, 0x01	; 1
    7980:	61 e0       	ldi	r22, 0x01	; 1
    7982:	41 e0       	ldi	r20, 0x01	; 1
    7984:	0e 94 c4 2a 	call	0x5588	; 0x5588 <DIO_enuSetPinValue>
		LCD_enuWriteAndLatch(Local_u8NumToPrint + '0');
    7988:	89 81       	ldd	r24, Y+1	; 0x01
    798a:	80 5d       	subi	r24, 0xD0	; 208
    798c:	0e 94 d6 33 	call	0x67ac	; 0x67ac <LCD_enuWriteAndLatch>
		Copy_u8FractionDigits--;
    7990:	8a a1       	ldd	r24, Y+34	; 0x22
    7992:	81 50       	subi	r24, 0x01	; 1
    7994:	8a a3       	std	Y+34, r24	; 0x22
			{
		Local_u32Remainder = Local_s32FractionalPart % 10;
		Local_u32ReverseNum = Local_u32ReverseNum * 10 + Local_u32Remainder;
	}

	for (; Copy_u8FractionDigits > 0; Local_u32ReverseNum /= 10) //reversed number displaying loop
    7996:	89 85       	ldd	r24, Y+9	; 0x09
    7998:	9a 85       	ldd	r25, Y+10	; 0x0a
    799a:	ab 85       	ldd	r26, Y+11	; 0x0b
    799c:	bc 85       	ldd	r27, Y+12	; 0x0c
    799e:	2a e0       	ldi	r18, 0x0A	; 10
    79a0:	30 e0       	ldi	r19, 0x00	; 0
    79a2:	40 e0       	ldi	r20, 0x00	; 0
    79a4:	50 e0       	ldi	r21, 0x00	; 0
    79a6:	bc 01       	movw	r22, r24
    79a8:	cd 01       	movw	r24, r26
    79aa:	0e 94 df 3d 	call	0x7bbe	; 0x7bbe <__udivmodsi4>
    79ae:	da 01       	movw	r26, r20
    79b0:	c9 01       	movw	r24, r18
    79b2:	89 87       	std	Y+9, r24	; 0x09
    79b4:	9a 87       	std	Y+10, r25	; 0x0a
    79b6:	ab 87       	std	Y+11, r26	; 0x0b
    79b8:	bc 87       	std	Y+12, r27	; 0x0c
    79ba:	8a a1       	ldd	r24, Y+34	; 0x22
    79bc:	88 23       	and	r24, r24
    79be:	81 f6       	brne	.-96     	; 0x7960 <LCD_enuDisplayFloatNum+0x2d6>
		LCD_enuWriteAndLatch(Local_u8NumToPrint + '0');
		Copy_u8FractionDigits--;
	}


    return Local_ErrorState;
    79c0:	8d 8d       	ldd	r24, Y+29	; 0x1d
}
    79c2:	a2 96       	adiw	r28, 0x22	; 34
    79c4:	0f b6       	in	r0, 0x3f	; 63
    79c6:	f8 94       	cli
    79c8:	de bf       	out	0x3e, r29	; 62
    79ca:	0f be       	out	0x3f, r0	; 63
    79cc:	cd bf       	out	0x3d, r28	; 61
    79ce:	cf 91       	pop	r28
    79d0:	df 91       	pop	r29
    79d2:	08 95       	ret

000079d4 <main>:
	u32 Freq = 0;
	u16 PulseWidth = 0;
	u16 Period = 0;

int main()
{
    79d4:	df 93       	push	r29
    79d6:	cf 93       	push	r28
    79d8:	cd b7       	in	r28, 0x3d	; 61
    79da:	de b7       	in	r29, 0x3e	; 62
    79dc:	2e 97       	sbiw	r28, 0x0e	; 14
    79de:	0f b6       	in	r0, 0x3f	; 63
    79e0:	f8 94       	cli
    79e2:	de bf       	out	0x3e, r29	; 62
    79e4:	0f be       	out	0x3f, r0	; 63
    79e6:	cd bf       	out	0x3d, r28	; 61
	LCD_enuInit();
    79e8:	0e 94 b6 31 	call	0x636c	; 0x636c <LCD_enuInit>
	ICU_enuInit(ICU_Configs);
    79ec:	80 91 a3 01 	lds	r24, 0x01A3
    79f0:	0e 94 c2 21 	call	0x4384	; 0x4384 <ICU_enuInit>
	GIE_enuEnable();
    79f4:	0e 94 40 25 	call	0x4a80	; 0x4a80 <GIE_enuEnable>
	DIO_enuSetPinDirection(3,6,0);
    79f8:	83 e0       	ldi	r24, 0x03	; 3
    79fa:	66 e0       	ldi	r22, 0x06	; 6
    79fc:	40 e0       	ldi	r20, 0x00	; 0
    79fe:	0e 94 4b 29 	call	0x5296	; 0x5296 <DIO_enuSetPinDirection>
    7a02:	80 e0       	ldi	r24, 0x00	; 0
    7a04:	90 e0       	ldi	r25, 0x00	; 0
    7a06:	af e2       	ldi	r26, 0x2F	; 47
    7a08:	b4 e4       	ldi	r27, 0x44	; 68
    7a0a:	8b 87       	std	Y+11, r24	; 0x0b
    7a0c:	9c 87       	std	Y+12, r25	; 0x0c
    7a0e:	ad 87       	std	Y+13, r26	; 0x0d
    7a10:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    7a12:	6b 85       	ldd	r22, Y+11	; 0x0b
    7a14:	7c 85       	ldd	r23, Y+12	; 0x0c
    7a16:	8d 85       	ldd	r24, Y+13	; 0x0d
    7a18:	9e 85       	ldd	r25, Y+14	; 0x0e
    7a1a:	20 e0       	ldi	r18, 0x00	; 0
    7a1c:	30 e0       	ldi	r19, 0x00	; 0
    7a1e:	4a e7       	ldi	r20, 0x7A	; 122
    7a20:	53 e4       	ldi	r21, 0x43	; 67
    7a22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    7a26:	dc 01       	movw	r26, r24
    7a28:	cb 01       	movw	r24, r22
    7a2a:	8f 83       	std	Y+7, r24	; 0x07
    7a2c:	98 87       	std	Y+8, r25	; 0x08
    7a2e:	a9 87       	std	Y+9, r26	; 0x09
    7a30:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    7a32:	6f 81       	ldd	r22, Y+7	; 0x07
    7a34:	78 85       	ldd	r23, Y+8	; 0x08
    7a36:	89 85       	ldd	r24, Y+9	; 0x09
    7a38:	9a 85       	ldd	r25, Y+10	; 0x0a
    7a3a:	20 e0       	ldi	r18, 0x00	; 0
    7a3c:	30 e0       	ldi	r19, 0x00	; 0
    7a3e:	40 e8       	ldi	r20, 0x80	; 128
    7a40:	5f e3       	ldi	r21, 0x3F	; 63
    7a42:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    7a46:	88 23       	and	r24, r24
    7a48:	2c f4       	brge	.+10     	; 0x7a54 <main+0x80>
		__ticks = 1;
    7a4a:	81 e0       	ldi	r24, 0x01	; 1
    7a4c:	90 e0       	ldi	r25, 0x00	; 0
    7a4e:	9e 83       	std	Y+6, r25	; 0x06
    7a50:	8d 83       	std	Y+5, r24	; 0x05
    7a52:	3f c0       	rjmp	.+126    	; 0x7ad2 <main+0xfe>
	else if (__tmp > 65535)
    7a54:	6f 81       	ldd	r22, Y+7	; 0x07
    7a56:	78 85       	ldd	r23, Y+8	; 0x08
    7a58:	89 85       	ldd	r24, Y+9	; 0x09
    7a5a:	9a 85       	ldd	r25, Y+10	; 0x0a
    7a5c:	20 e0       	ldi	r18, 0x00	; 0
    7a5e:	3f ef       	ldi	r19, 0xFF	; 255
    7a60:	4f e7       	ldi	r20, 0x7F	; 127
    7a62:	57 e4       	ldi	r21, 0x47	; 71
    7a64:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    7a68:	18 16       	cp	r1, r24
    7a6a:	4c f5       	brge	.+82     	; 0x7abe <main+0xea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    7a6c:	6b 85       	ldd	r22, Y+11	; 0x0b
    7a6e:	7c 85       	ldd	r23, Y+12	; 0x0c
    7a70:	8d 85       	ldd	r24, Y+13	; 0x0d
    7a72:	9e 85       	ldd	r25, Y+14	; 0x0e
    7a74:	20 e0       	ldi	r18, 0x00	; 0
    7a76:	30 e0       	ldi	r19, 0x00	; 0
    7a78:	40 e2       	ldi	r20, 0x20	; 32
    7a7a:	51 e4       	ldi	r21, 0x41	; 65
    7a7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    7a80:	dc 01       	movw	r26, r24
    7a82:	cb 01       	movw	r24, r22
    7a84:	bc 01       	movw	r22, r24
    7a86:	cd 01       	movw	r24, r26
    7a88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    7a8c:	dc 01       	movw	r26, r24
    7a8e:	cb 01       	movw	r24, r22
    7a90:	9e 83       	std	Y+6, r25	; 0x06
    7a92:	8d 83       	std	Y+5, r24	; 0x05
    7a94:	0f c0       	rjmp	.+30     	; 0x7ab4 <main+0xe0>
    7a96:	89 e1       	ldi	r24, 0x19	; 25
    7a98:	90 e0       	ldi	r25, 0x00	; 0
    7a9a:	9c 83       	std	Y+4, r25	; 0x04
    7a9c:	8b 83       	std	Y+3, r24	; 0x03
    7a9e:	8b 81       	ldd	r24, Y+3	; 0x03
    7aa0:	9c 81       	ldd	r25, Y+4	; 0x04
    7aa2:	01 97       	sbiw	r24, 0x01	; 1
    7aa4:	f1 f7       	brne	.-4      	; 0x7aa2 <main+0xce>
    7aa6:	9c 83       	std	Y+4, r25	; 0x04
    7aa8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    7aaa:	8d 81       	ldd	r24, Y+5	; 0x05
    7aac:	9e 81       	ldd	r25, Y+6	; 0x06
    7aae:	01 97       	sbiw	r24, 0x01	; 1
    7ab0:	9e 83       	std	Y+6, r25	; 0x06
    7ab2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    7ab4:	8d 81       	ldd	r24, Y+5	; 0x05
    7ab6:	9e 81       	ldd	r25, Y+6	; 0x06
    7ab8:	00 97       	sbiw	r24, 0x00	; 0
    7aba:	69 f7       	brne	.-38     	; 0x7a96 <main+0xc2>
    7abc:	14 c0       	rjmp	.+40     	; 0x7ae6 <main+0x112>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    7abe:	6f 81       	ldd	r22, Y+7	; 0x07
    7ac0:	78 85       	ldd	r23, Y+8	; 0x08
    7ac2:	89 85       	ldd	r24, Y+9	; 0x09
    7ac4:	9a 85       	ldd	r25, Y+10	; 0x0a
    7ac6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    7aca:	dc 01       	movw	r26, r24
    7acc:	cb 01       	movw	r24, r22
    7ace:	9e 83       	std	Y+6, r25	; 0x06
    7ad0:	8d 83       	std	Y+5, r24	; 0x05
    7ad2:	8d 81       	ldd	r24, Y+5	; 0x05
    7ad4:	9e 81       	ldd	r25, Y+6	; 0x06
    7ad6:	9a 83       	std	Y+2, r25	; 0x02
    7ad8:	89 83       	std	Y+1, r24	; 0x01
    7ada:	89 81       	ldd	r24, Y+1	; 0x01
    7adc:	9a 81       	ldd	r25, Y+2	; 0x02
    7ade:	01 97       	sbiw	r24, 0x01	; 1
    7ae0:	f1 f7       	brne	.-4      	; 0x7ade <main+0x10a>
    7ae2:	9a 83       	std	Y+2, r25	; 0x02
    7ae4:	89 83       	std	Y+1, r24	; 0x01
	while(1){
		_delay_ms(700);
//		ICU_enuGetDutyCycle(&DutyCycle);
//		ICU_enuGetFrequency(&Freq);
//		ICU_enuGetPulseWidth(&PulseWidth);
		ICU_enuGetSignalParameters(&Freq,&DutyCycle);
    7ae6:	89 e3       	ldi	r24, 0x39	; 57
    7ae8:	92 e0       	ldi	r25, 0x02	; 2
    7aea:	28 e3       	ldi	r18, 0x38	; 56
    7aec:	32 e0       	ldi	r19, 0x02	; 2
    7aee:	b9 01       	movw	r22, r18
    7af0:	0e 94 2d 24 	call	0x485a	; 0x485a <ICU_enuGetSignalParameters>
		LCD_enuSendString("GG");
    7af4:	80 e6       	ldi	r24, 0x60	; 96
    7af6:	90 e0       	ldi	r25, 0x00	; 0
    7af8:	0e 94 03 38 	call	0x7006	; 0x7006 <LCD_enuSendString>
//
		LCD_enuJumpCursorTo(1,0);
    7afc:	81 e0       	ldi	r24, 0x01	; 1
    7afe:	60 e0       	ldi	r22, 0x00	; 0
    7b00:	0e 94 2a 39 	call	0x7254	; 0x7254 <LCD_enuJumpCursorTo>
		LCD_enuSendString("F:");
    7b04:	83 e6       	ldi	r24, 0x63	; 99
    7b06:	90 e0       	ldi	r25, 0x00	; 0
    7b08:	0e 94 03 38 	call	0x7006	; 0x7006 <LCD_enuSendString>
		LCD_enuDisplayIntNum(Freq);
    7b0c:	80 91 39 02 	lds	r24, 0x0239
    7b10:	90 91 3a 02 	lds	r25, 0x023A
    7b14:	a0 91 3b 02 	lds	r26, 0x023B
    7b18:	b0 91 3c 02 	lds	r27, 0x023C
    7b1c:	bc 01       	movw	r22, r24
    7b1e:	cd 01       	movw	r24, r26
    7b20:	0e 94 5a 39 	call	0x72b4	; 0x72b4 <LCD_enuDisplayIntNum>
//		LCD_enuJumpCursorTo(1,7);
//		LCD_enuSendString("P:");
//		LCD_enuDisplayIntNum(PulseWidth);
		LCD_enuJumpCursorTo(2,0);
    7b24:	82 e0       	ldi	r24, 0x02	; 2
    7b26:	60 e0       	ldi	r22, 0x00	; 0
    7b28:	0e 94 2a 39 	call	0x7254	; 0x7254 <LCD_enuJumpCursorTo>
		LCD_enuSendString("D: ");
    7b2c:	86 e6       	ldi	r24, 0x66	; 102
    7b2e:	90 e0       	ldi	r25, 0x00	; 0
    7b30:	0e 94 03 38 	call	0x7006	; 0x7006 <LCD_enuSendString>
		LCD_enuDisplayFloatNum(DutyCycle,3);
    7b34:	80 91 38 02 	lds	r24, 0x0238
    7b38:	88 2f       	mov	r24, r24
    7b3a:	90 e0       	ldi	r25, 0x00	; 0
    7b3c:	a0 e0       	ldi	r26, 0x00	; 0
    7b3e:	b0 e0       	ldi	r27, 0x00	; 0
    7b40:	bc 01       	movw	r22, r24
    7b42:	cd 01       	movw	r24, r26
    7b44:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    7b48:	dc 01       	movw	r26, r24
    7b4a:	cb 01       	movw	r24, r22
    7b4c:	bc 01       	movw	r22, r24
    7b4e:	cd 01       	movw	r24, r26
    7b50:	43 e0       	ldi	r20, 0x03	; 3
    7b52:	0e 94 45 3b 	call	0x768a	; 0x768a <LCD_enuDisplayFloatNum>
    7b56:	55 cf       	rjmp	.-342    	; 0x7a02 <main+0x2e>

00007b58 <__mulsi3>:
    7b58:	62 9f       	mul	r22, r18
    7b5a:	d0 01       	movw	r26, r0
    7b5c:	73 9f       	mul	r23, r19
    7b5e:	f0 01       	movw	r30, r0
    7b60:	82 9f       	mul	r24, r18
    7b62:	e0 0d       	add	r30, r0
    7b64:	f1 1d       	adc	r31, r1
    7b66:	64 9f       	mul	r22, r20
    7b68:	e0 0d       	add	r30, r0
    7b6a:	f1 1d       	adc	r31, r1
    7b6c:	92 9f       	mul	r25, r18
    7b6e:	f0 0d       	add	r31, r0
    7b70:	83 9f       	mul	r24, r19
    7b72:	f0 0d       	add	r31, r0
    7b74:	74 9f       	mul	r23, r20
    7b76:	f0 0d       	add	r31, r0
    7b78:	65 9f       	mul	r22, r21
    7b7a:	f0 0d       	add	r31, r0
    7b7c:	99 27       	eor	r25, r25
    7b7e:	72 9f       	mul	r23, r18
    7b80:	b0 0d       	add	r27, r0
    7b82:	e1 1d       	adc	r30, r1
    7b84:	f9 1f       	adc	r31, r25
    7b86:	63 9f       	mul	r22, r19
    7b88:	b0 0d       	add	r27, r0
    7b8a:	e1 1d       	adc	r30, r1
    7b8c:	f9 1f       	adc	r31, r25
    7b8e:	bd 01       	movw	r22, r26
    7b90:	cf 01       	movw	r24, r30
    7b92:	11 24       	eor	r1, r1
    7b94:	08 95       	ret

00007b96 <__udivmodhi4>:
    7b96:	aa 1b       	sub	r26, r26
    7b98:	bb 1b       	sub	r27, r27
    7b9a:	51 e1       	ldi	r21, 0x11	; 17
    7b9c:	07 c0       	rjmp	.+14     	; 0x7bac <__udivmodhi4_ep>

00007b9e <__udivmodhi4_loop>:
    7b9e:	aa 1f       	adc	r26, r26
    7ba0:	bb 1f       	adc	r27, r27
    7ba2:	a6 17       	cp	r26, r22
    7ba4:	b7 07       	cpc	r27, r23
    7ba6:	10 f0       	brcs	.+4      	; 0x7bac <__udivmodhi4_ep>
    7ba8:	a6 1b       	sub	r26, r22
    7baa:	b7 0b       	sbc	r27, r23

00007bac <__udivmodhi4_ep>:
    7bac:	88 1f       	adc	r24, r24
    7bae:	99 1f       	adc	r25, r25
    7bb0:	5a 95       	dec	r21
    7bb2:	a9 f7       	brne	.-22     	; 0x7b9e <__udivmodhi4_loop>
    7bb4:	80 95       	com	r24
    7bb6:	90 95       	com	r25
    7bb8:	bc 01       	movw	r22, r24
    7bba:	cd 01       	movw	r24, r26
    7bbc:	08 95       	ret

00007bbe <__udivmodsi4>:
    7bbe:	a1 e2       	ldi	r26, 0x21	; 33
    7bc0:	1a 2e       	mov	r1, r26
    7bc2:	aa 1b       	sub	r26, r26
    7bc4:	bb 1b       	sub	r27, r27
    7bc6:	fd 01       	movw	r30, r26
    7bc8:	0d c0       	rjmp	.+26     	; 0x7be4 <__udivmodsi4_ep>

00007bca <__udivmodsi4_loop>:
    7bca:	aa 1f       	adc	r26, r26
    7bcc:	bb 1f       	adc	r27, r27
    7bce:	ee 1f       	adc	r30, r30
    7bd0:	ff 1f       	adc	r31, r31
    7bd2:	a2 17       	cp	r26, r18
    7bd4:	b3 07       	cpc	r27, r19
    7bd6:	e4 07       	cpc	r30, r20
    7bd8:	f5 07       	cpc	r31, r21
    7bda:	20 f0       	brcs	.+8      	; 0x7be4 <__udivmodsi4_ep>
    7bdc:	a2 1b       	sub	r26, r18
    7bde:	b3 0b       	sbc	r27, r19
    7be0:	e4 0b       	sbc	r30, r20
    7be2:	f5 0b       	sbc	r31, r21

00007be4 <__udivmodsi4_ep>:
    7be4:	66 1f       	adc	r22, r22
    7be6:	77 1f       	adc	r23, r23
    7be8:	88 1f       	adc	r24, r24
    7bea:	99 1f       	adc	r25, r25
    7bec:	1a 94       	dec	r1
    7bee:	69 f7       	brne	.-38     	; 0x7bca <__udivmodsi4_loop>
    7bf0:	60 95       	com	r22
    7bf2:	70 95       	com	r23
    7bf4:	80 95       	com	r24
    7bf6:	90 95       	com	r25
    7bf8:	9b 01       	movw	r18, r22
    7bfa:	ac 01       	movw	r20, r24
    7bfc:	bd 01       	movw	r22, r26
    7bfe:	cf 01       	movw	r24, r30
    7c00:	08 95       	ret

00007c02 <__divmodsi4>:
    7c02:	97 fb       	bst	r25, 7
    7c04:	09 2e       	mov	r0, r25
    7c06:	05 26       	eor	r0, r21
    7c08:	0e d0       	rcall	.+28     	; 0x7c26 <__divmodsi4_neg1>
    7c0a:	57 fd       	sbrc	r21, 7
    7c0c:	04 d0       	rcall	.+8      	; 0x7c16 <__divmodsi4_neg2>
    7c0e:	d7 df       	rcall	.-82     	; 0x7bbe <__udivmodsi4>
    7c10:	0a d0       	rcall	.+20     	; 0x7c26 <__divmodsi4_neg1>
    7c12:	00 1c       	adc	r0, r0
    7c14:	38 f4       	brcc	.+14     	; 0x7c24 <__divmodsi4_exit>

00007c16 <__divmodsi4_neg2>:
    7c16:	50 95       	com	r21
    7c18:	40 95       	com	r20
    7c1a:	30 95       	com	r19
    7c1c:	21 95       	neg	r18
    7c1e:	3f 4f       	sbci	r19, 0xFF	; 255
    7c20:	4f 4f       	sbci	r20, 0xFF	; 255
    7c22:	5f 4f       	sbci	r21, 0xFF	; 255

00007c24 <__divmodsi4_exit>:
    7c24:	08 95       	ret

00007c26 <__divmodsi4_neg1>:
    7c26:	f6 f7       	brtc	.-4      	; 0x7c24 <__divmodsi4_exit>
    7c28:	90 95       	com	r25
    7c2a:	80 95       	com	r24
    7c2c:	70 95       	com	r23
    7c2e:	61 95       	neg	r22
    7c30:	7f 4f       	sbci	r23, 0xFF	; 255
    7c32:	8f 4f       	sbci	r24, 0xFF	; 255
    7c34:	9f 4f       	sbci	r25, 0xFF	; 255
    7c36:	08 95       	ret

00007c38 <__prologue_saves__>:
    7c38:	2f 92       	push	r2
    7c3a:	3f 92       	push	r3
    7c3c:	4f 92       	push	r4
    7c3e:	5f 92       	push	r5
    7c40:	6f 92       	push	r6
    7c42:	7f 92       	push	r7
    7c44:	8f 92       	push	r8
    7c46:	9f 92       	push	r9
    7c48:	af 92       	push	r10
    7c4a:	bf 92       	push	r11
    7c4c:	cf 92       	push	r12
    7c4e:	df 92       	push	r13
    7c50:	ef 92       	push	r14
    7c52:	ff 92       	push	r15
    7c54:	0f 93       	push	r16
    7c56:	1f 93       	push	r17
    7c58:	cf 93       	push	r28
    7c5a:	df 93       	push	r29
    7c5c:	cd b7       	in	r28, 0x3d	; 61
    7c5e:	de b7       	in	r29, 0x3e	; 62
    7c60:	ca 1b       	sub	r28, r26
    7c62:	db 0b       	sbc	r29, r27
    7c64:	0f b6       	in	r0, 0x3f	; 63
    7c66:	f8 94       	cli
    7c68:	de bf       	out	0x3e, r29	; 62
    7c6a:	0f be       	out	0x3f, r0	; 63
    7c6c:	cd bf       	out	0x3d, r28	; 61
    7c6e:	09 94       	ijmp

00007c70 <__epilogue_restores__>:
    7c70:	2a 88       	ldd	r2, Y+18	; 0x12
    7c72:	39 88       	ldd	r3, Y+17	; 0x11
    7c74:	48 88       	ldd	r4, Y+16	; 0x10
    7c76:	5f 84       	ldd	r5, Y+15	; 0x0f
    7c78:	6e 84       	ldd	r6, Y+14	; 0x0e
    7c7a:	7d 84       	ldd	r7, Y+13	; 0x0d
    7c7c:	8c 84       	ldd	r8, Y+12	; 0x0c
    7c7e:	9b 84       	ldd	r9, Y+11	; 0x0b
    7c80:	aa 84       	ldd	r10, Y+10	; 0x0a
    7c82:	b9 84       	ldd	r11, Y+9	; 0x09
    7c84:	c8 84       	ldd	r12, Y+8	; 0x08
    7c86:	df 80       	ldd	r13, Y+7	; 0x07
    7c88:	ee 80       	ldd	r14, Y+6	; 0x06
    7c8a:	fd 80       	ldd	r15, Y+5	; 0x05
    7c8c:	0c 81       	ldd	r16, Y+4	; 0x04
    7c8e:	1b 81       	ldd	r17, Y+3	; 0x03
    7c90:	aa 81       	ldd	r26, Y+2	; 0x02
    7c92:	b9 81       	ldd	r27, Y+1	; 0x01
    7c94:	ce 0f       	add	r28, r30
    7c96:	d1 1d       	adc	r29, r1
    7c98:	0f b6       	in	r0, 0x3f	; 63
    7c9a:	f8 94       	cli
    7c9c:	de bf       	out	0x3e, r29	; 62
    7c9e:	0f be       	out	0x3f, r0	; 63
    7ca0:	cd bf       	out	0x3d, r28	; 61
    7ca2:	ed 01       	movw	r28, r26
    7ca4:	08 95       	ret

00007ca6 <_exit>:
    7ca6:	f8 94       	cli

00007ca8 <__stop_program>:
    7ca8:	ff cf       	rjmp	.-2      	; 0x7ca8 <__stop_program>
