# system info RSdecoder on 2021.05.31.17:02:51
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1622473369
#
#
# Files generated for RSdecoder on 2021.05.31.17:02:51
files:
filepath,kind,attributes,module,is_top
simulation/RSdecoder.v,VERILOG,,RSdecoder,true
simulation/submodules/RSdecoder_highspeed_rs_0.v,VERILOG,,RSdecoder_highspeed_rs_0,false
simulation/submodules/rsx_decoder_rom_inverse.hex,HEX,,rsx_decoder,false
simulation/submodules/rsx_parameters_auto.vhd,VHDL,,rsx_decoder,false
simulation/submodules/mentor/rsx_functions.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_functions.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_package.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_package.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/rsx_roots_auto.vhd,VHDL,,rsx_decoder,false
simulation/submodules/rsx_bm_auto.vhd,VHDL,,rsx_decoder,false
simulation/submodules/mentor/rsx_inverse_ROM_bkp.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_inverse_ROM_bkp.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/rsx_inverse_ROM_auto.vhd,VHDL,,rsx_decoder,false
simulation/submodules/mentor/rsp_gf_add.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsp_gf_add.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsp_gf_mr.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsp_gf_mr.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsp_gf_mul.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsp_gf_mul.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsp_gf_mulx.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsp_gf_mulx.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsp_gf_pp.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsp_gf_pp.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsp_unary.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsp_unary.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_bm_fifo.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_bm_fifo.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_bm_pe1.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_bm_pe1.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_bm_pe2.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_bm_pe2.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_bm_pe4.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_bm_pe4.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_bm_pe6.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_bm_pe6.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_count_errors.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_count_errors.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_decoder.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_decoder.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_error_dot.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_error_dot.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_fifo.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_fifo.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_fit_counter.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_fit_counter.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_gf_inv.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_gf_inv.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_omega_pipe.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_omega_pipe.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_omega_vecpipe.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_omega_vecpipe.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_poly_dot.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_poly_dot.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_search.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_search.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_searches.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_searches.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_searcheslast.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_searcheslast.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_syndrome.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_syndrome.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_syndrome_poly.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_syndrome_poly.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
simulation/submodules/mentor/rsx_syndrome_zero.vhd,VHDL_ENCRYPT,MENTOR_SPECIFIC,rsx_decoder,false
simulation/submodules/aldec/rsx_syndrome_zero.vhd,VHDL_ENCRYPT,ALDEC_SPECIFIC,rsx_decoder,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
RSdecoder.highspeed_rs_0,RSdecoder_highspeed_rs_0
RSdecoder.highspeed_rs_0.decoder,rsx_decoder
