Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b1f03f51989c4aeca840b19345232569 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot T_DatapathControl_tb_behav xil_defaultlib.T_DatapathControl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'o_zero' [C:/Users/Nico/Documents/Facultad/Arquitectura/Trabajos Prcticos/TP4-MIPS/TP4-MIPS.srcs/sources_1/new/T_DatapathControl.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_zero' [C:/Users/Nico/Documents/Facultad/Arquitectura/Trabajos Prcticos/TP4-MIPS/TP4-MIPS.srcs/sources_1/new/T_DatapathControl.v:69]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'o_shiftLeft' [C:/Users/Nico/Documents/Facultad/Arquitectura/Trabajos Prcticos/TP4-MIPS/TP4-MIPS.srcs/sources_1/new/T_DatapathControl.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
