do sim_TOP.do
# ../../../verilog
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:18:45 on Nov 12,2021
# vlog -reportprogress 300 -work work -sv "+incdir+../../../verilog/common" -timescale=1ns/100ps "+define+SIMULATION" ../../../verilog/chip/chip_top.v ../../../verilog/ram/ram.v ../../../verilog/port/port.v ../../../verilog/uart/uart.v ../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v ../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v ../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v ../../../verilog/int_gen/int_gen.v ../../../verilog/mmRISC/mmRISC.v ../../../verilog/mmRISC/bus_m_ahb.v ../../../verilog/mmRISC/csr_mtime.v ../../../verilog/cpu/cpu_top.v ../../../verilog/cpu/cpu_fetch.v ../../../verilog/cpu/cpu_datapath.v ../../../verilog/cpu/cpu_pipeline.v ../../../verilog/cpu/cpu_fpu32.v ../../../verilog/cpu/cpu_csr.v ../../../verilog/cpu/cpu_csr_int.v ../../../verilog/cpu/cpu_csr_dbg.v ../../../verilog/cpu/cpu_debug.v ../../../verilog/debug/debug_top.v ../../../verilog/debug/debug_dtm_jtag.v ../../../verilog/debug/debug_cdc.v ../../../verilog/debug/debug_dm.v ../../../verilog/ahb_matrix/ahb_top.v ../../../verilog/ahb_matrix/ahb_master_port.v ../../../verilog/ahb_matrix/ahb_slave_port.v ../../../verilog/ahb_matrix/ahb_interconnect.v ../../../verilog/ahb_matrix/ahb_arb.v ./tb_TOP.v 
# -- Compiling module CHIP_TOP
# -- Compiling module RAM
# -- Compiling module PORT
# -- Compiling module UART
# -- Compiling module sasc_top
# -- Compiling module sasc_fifo4
# -- Compiling module sasc_brg
# -- Compiling module INT_GEN
# -- Compiling module mmRISC
# -- Compiling module BUS_M_AHB
# -- Compiling module CSR_MTIME
# -- Compiling module CPU_TOP
# -- Compiling module CPU_FETCH
# -- Compiling module CPU_DATAPATH
# -- Compiling module CPU_PIPELINE
# -- Compiling module CPU_FPU32
# -- Compiling module CHECK_FTYPE
# -- Compiling module FADD_SPECIAL_NUMBER
# -- Compiling module FMUL_SPECIAL_NUMBER
# -- Compiling module FMADD_SPECIAL_NUMBER
# -- Compiling module FDIV_SPECIAL_NUMBER
# -- Compiling module FSQRT_SPECIAL_NUMBER
# -- Compiling module FIND_1ST_ONE_IN_FRAC27
# -- Compiling module FIND_1ST_ONE_IN_FRAC66
# -- Compiling module FIND_1ST_ONE_IN_FRAC70
# -- Compiling module SHIFT_RIGHT_FRAC27
# -- Compiling module SHIFT_RIGHT_FRAC66
# -- Compiling module SHIFT_RIGHT_FRAC70
# -- Compiling module ROUND_JUDGMENT
# -- Compiling module FRAC27_ROUND_FRAC66
# -- Compiling module FRAC70_ROUND_FRAC132
# -- Compiling module INNER79_FROM_FLOAT32
# -- Compiling module FLOAT32_FROM_INNER79
# -- Compiling module FADD_CORE
# -- Compiling module FMUL_CORE
# -- Compiling module FCVT_F2I
# -- Compiling module FCVT_I2F
# -- Compiling module CPU_CSR
# -- Compiling module CPU_CSR_INT
# -- Compiling module CPU_CSR_DBG
# -- Compiling module CPU_DEBUG
# -- Compiling module DEBUG_TOP
# -- Compiling module DEBUG_DTM_JTAG
# -- Compiling module DEBUG_CDC
# -- Compiling module DEBUG_DM
# -- Compiling module AHB_MATRIX
# -- Compiling module AHB_MASTER_PORT
# -- Compiling module AHB_SLAVE_PORT
# -- Compiling module AHB_INTERCONNECT
# -- Compiling module AHB_ARB
# -- Compiling module AHB_ARB_RB
# -- Compiling module tb_TOP
# 
# Top level modules:
# 	tb_TOP
# End time: 22:18:45 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c work.tb_TOP 
# Start time: 22:18:45 on Nov 12,2021
# Loading sv_std.std
# Loading work.tb_TOP
# Loading work.CHIP_TOP
# Loading work.mmRISC
# Loading work.DEBUG_TOP
# Loading work.DEBUG_DTM_JTAG
# Loading work.DEBUG_CDC
# Loading work.DEBUG_DM
# Loading work.BUS_M_AHB
# Loading work.AHB_MATRIX
# Loading work.AHB_MASTER_PORT
# Loading work.AHB_INTERCONNECT
# Loading work.AHB_SLAVE_PORT
# Loading work.CSR_MTIME
# Loading work.RAM
# Loading work.PORT
# Loading work.UART
# Loading work.sasc_top
# Loading work.sasc_fifo4
# Loading work.sasc_brg
# Loading work.INT_GEN
# Loading work.CPU_TOP
# Loading work.CPU_FETCH
# Loading work.CPU_DATAPATH
# Loading work.CPU_PIPELINE
# Loading work.CPU_CSR
# Loading work.CPU_CSR_INT
# Loading work.CPU_CSR_DBG
# Loading work.CPU_DEBUG
# Loading work.CPU_FPU32
# Loading work.FMUL_SPECIAL_NUMBER
# Loading work.CHECK_FTYPE
# Loading work.FADD_SPECIAL_NUMBER
# Loading work.FMADD_SPECIAL_NUMBER
# Loading work.FDIV_SPECIAL_NUMBER
# Loading work.FSQRT_SPECIAL_NUMBER
# Loading work.INNER79_FROM_FLOAT32
# Loading work.FIND_1ST_ONE_IN_FRAC66
# Loading work.FMUL_CORE
# Loading work.FRAC70_ROUND_FRAC132
# Loading work.ROUND_JUDGMENT
# Loading work.FIND_1ST_ONE_IN_FRAC70
# Loading work.SHIFT_RIGHT_FRAC70
# Loading work.FADD_CORE
# Loading work.SHIFT_RIGHT_FRAC66
# Loading work.FLOAT32_FROM_INNER79
# Loading work.FRAC27_ROUND_FRAC66
# Loading work.FIND_1ST_ONE_IN_FRAC27
# Loading work.SHIFT_RIGHT_FRAC27
# Loading work.FCVT_F2I
# Loading work.FCVT_I2F
# Loading work.AHB_ARB
# Loading work.AHB_ARB_RB
# ----JTAG_RESET_SYS
# ----JTAG_INIT_STATE
# Read IDCODE
# ----JTAG IR SFT_IN(0x1) SFT_OUT(0x1)
# ----JTAG DR SFT_IN(0x0000000000000000) SFT_OUT(0x0000000016d6d001)
# RD DM_Default
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x7f 0xdead007f 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x7f 0xxxxxxxxx 0x0) SFT_OUT(0x7f 0xdead007f 0x0)
#  ---> Verify OK:0xdead007f
# WR&RD DM_CONTROL to set dmactive
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x00000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x10 0x00000001 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
#  ---> Verify OK:0x00000001
# Write DTMCS to Assert dmihardreset and Check dmactive cleared
# ----JTAG IR SFT_IN(0x10) SFT_OUT(0x11)
# ----JTAG DR SFT_IN(0x0000000000020000) SFT_OUT(0x0000000000005071)
# ----JTAG DR SFT_IN(0x0000000000000000) SFT_OUT(0x0000000000005071)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x10 0x00000000 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000000 0x0)
#  ---> Verify OK:0x00000000
# Reset Rest of the System by ndmreset and set dmactive
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x00000003 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000003 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x00000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x10 0x00000001 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
#  ---> Verify OK:0x00000001
# Select Hart 0
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x14 0x00000000 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x14 0xxxxxxxxx 0x0) SFT_OUT(0x14 0x00000000 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x15 0x00000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x15 0xxxxxxxxx 0x0) SFT_OUT(0x15 0x00000001 0x0)
# HART_STEP_OPERATION
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x80000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x80000001 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x04 0x00000004 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x04 0xxxxxxxxx 0x0) SFT_OUT(0x04 0x00000004 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x17 0x002307b0 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x17 0xxxxxxxxx 0x0) SFT_OUT(0x17 0x002307b0 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x16 0x00000002 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x16 0xxxxxxxxx 0x0) SFT_OUT(0x16 0x00000002 0x0)
#  ---> Verify OK:0x00000002
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x40000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x40000001 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x40000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x40000001 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x04 0x00000000 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x04 0xxxxxxxxx 0x0) SFT_OUT(0x04 0x00000000 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x17 0x002307b0 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x17 0xxxxxxxxx 0x0) SFT_OUT(0x17 0x002307b0 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x16 0x00000002 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x16 0xxxxxxxxx 0x0) SFT_OUT(0x16 0x00000002 0x0)
#  ---> Verify OK:0x00000002
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x40000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x40000001 0x0)
# ***** DETECT FINAL STIMULUS *****
# ***** DETECT FINAL INSTRUCTION *****
# ** Note: $stop    : ./tb_TOP.v(111)
#    Time: 15129870 ns  Iteration: 2  Instance: /tb_TOP
# Break in Module tb_TOP at ./tb_TOP.v line 111
do sim_TOP.do
# ../../../verilog
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:26:51 on Nov 12,2021
# vlog -reportprogress 300 -work work -sv "+incdir+../../../verilog/common" -timescale=1ns/100ps "+define+SIMULATION" ../../../verilog/chip/chip_top.v ../../../verilog/ram/ram.v ../../../verilog/port/port.v ../../../verilog/uart/uart.v ../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_top.v ../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_fifo4.v ../../../verilog/uart/sasc/trunk/rtl/verilog/sasc_brg.v ../../../verilog/int_gen/int_gen.v ../../../verilog/mmRISC/mmRISC.v ../../../verilog/mmRISC/bus_m_ahb.v ../../../verilog/mmRISC/csr_mtime.v ../../../verilog/cpu/cpu_top.v ../../../verilog/cpu/cpu_fetch.v ../../../verilog/cpu/cpu_datapath.v ../../../verilog/cpu/cpu_pipeline.v ../../../verilog/cpu/cpu_fpu32.v ../../../verilog/cpu/cpu_csr.v ../../../verilog/cpu/cpu_csr_int.v ../../../verilog/cpu/cpu_csr_dbg.v ../../../verilog/cpu/cpu_debug.v ../../../verilog/debug/debug_top.v ../../../verilog/debug/debug_dtm_jtag.v ../../../verilog/debug/debug_cdc.v ../../../verilog/debug/debug_dm.v ../../../verilog/ahb_matrix/ahb_top.v ../../../verilog/ahb_matrix/ahb_master_port.v ../../../verilog/ahb_matrix/ahb_slave_port.v ../../../verilog/ahb_matrix/ahb_interconnect.v ../../../verilog/ahb_matrix/ahb_arb.v ./tb_TOP.v 
# -- Compiling module CHIP_TOP
# -- Compiling module RAM
# -- Compiling module PORT
# -- Compiling module UART
# -- Compiling module sasc_top
# -- Compiling module sasc_fifo4
# -- Compiling module sasc_brg
# -- Compiling module INT_GEN
# -- Compiling module mmRISC
# -- Compiling module BUS_M_AHB
# -- Compiling module CSR_MTIME
# -- Compiling module CPU_TOP
# -- Compiling module CPU_FETCH
# -- Compiling module CPU_DATAPATH
# -- Compiling module CPU_PIPELINE
# -- Compiling module CPU_FPU32
# -- Compiling module CHECK_FTYPE
# -- Compiling module FADD_SPECIAL_NUMBER
# -- Compiling module FMUL_SPECIAL_NUMBER
# -- Compiling module FMADD_SPECIAL_NUMBER
# -- Compiling module FDIV_SPECIAL_NUMBER
# -- Compiling module FSQRT_SPECIAL_NUMBER
# -- Compiling module FIND_1ST_ONE_IN_FRAC27
# -- Compiling module FIND_1ST_ONE_IN_FRAC66
# -- Compiling module FIND_1ST_ONE_IN_FRAC70
# -- Compiling module SHIFT_RIGHT_FRAC27
# -- Compiling module SHIFT_RIGHT_FRAC66
# -- Compiling module SHIFT_RIGHT_FRAC70
# -- Compiling module ROUND_JUDGMENT
# -- Compiling module FRAC27_ROUND_FRAC66
# -- Compiling module FRAC70_ROUND_FRAC132
# -- Compiling module INNER79_FROM_FLOAT32
# -- Compiling module FLOAT32_FROM_INNER79
# -- Compiling module FADD_CORE
# -- Compiling module FMUL_CORE
# -- Compiling module FCVT_F2I
# -- Compiling module FCVT_I2F
# -- Compiling module CPU_CSR
# -- Compiling module CPU_CSR_INT
# -- Compiling module CPU_CSR_DBG
# -- Compiling module CPU_DEBUG
# -- Compiling module DEBUG_TOP
# -- Compiling module DEBUG_DTM_JTAG
# -- Compiling module DEBUG_CDC
# -- Compiling module DEBUG_DM
# -- Compiling module AHB_MATRIX
# -- Compiling module AHB_MASTER_PORT
# -- Compiling module AHB_SLAVE_PORT
# -- Compiling module AHB_INTERCONNECT
# -- Compiling module AHB_ARB
# -- Compiling module AHB_ARB_RB
# -- Compiling module tb_TOP
# 
# Top level modules:
# 	tb_TOP
# End time: 22:26:52 on Nov 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 22:26:53 on Nov 12,2021, Elapsed time: 0:08:08
# Errors: 0, Warnings: 0
# vsim -c work.tb_TOP 
# Start time: 22:26:53 on Nov 12,2021
# Loading sv_std.std
# Loading work.tb_TOP
# Loading work.CHIP_TOP
# Loading work.mmRISC
# Loading work.DEBUG_TOP
# Loading work.DEBUG_DTM_JTAG
# Loading work.DEBUG_CDC
# Loading work.DEBUG_DM
# Loading work.BUS_M_AHB
# Loading work.AHB_MATRIX
# Loading work.AHB_MASTER_PORT
# Loading work.AHB_INTERCONNECT
# Loading work.AHB_SLAVE_PORT
# Loading work.CSR_MTIME
# Loading work.RAM
# Loading work.PORT
# Loading work.UART
# Loading work.sasc_top
# Loading work.sasc_fifo4
# Loading work.sasc_brg
# Loading work.INT_GEN
# Loading work.CPU_TOP
# Loading work.CPU_FETCH
# Loading work.CPU_DATAPATH
# Loading work.CPU_PIPELINE
# Loading work.CPU_CSR
# Loading work.CPU_CSR_INT
# Loading work.CPU_CSR_DBG
# Loading work.CPU_DEBUG
# Loading work.CPU_FPU32
# Loading work.FMUL_SPECIAL_NUMBER
# Loading work.CHECK_FTYPE
# Loading work.FADD_SPECIAL_NUMBER
# Loading work.FMADD_SPECIAL_NUMBER
# Loading work.FDIV_SPECIAL_NUMBER
# Loading work.FSQRT_SPECIAL_NUMBER
# Loading work.INNER79_FROM_FLOAT32
# Loading work.FIND_1ST_ONE_IN_FRAC66
# Loading work.FMUL_CORE
# Loading work.FRAC70_ROUND_FRAC132
# Loading work.ROUND_JUDGMENT
# Loading work.FIND_1ST_ONE_IN_FRAC70
# Loading work.SHIFT_RIGHT_FRAC70
# Loading work.FADD_CORE
# Loading work.SHIFT_RIGHT_FRAC66
# Loading work.FLOAT32_FROM_INNER79
# Loading work.FRAC27_ROUND_FRAC66
# Loading work.FIND_1ST_ONE_IN_FRAC27
# Loading work.SHIFT_RIGHT_FRAC27
# Loading work.FCVT_F2I
# Loading work.FCVT_I2F
# Loading work.AHB_ARB
# Loading work.AHB_ARB_RB
# ----JTAG_RESET_SYS
# ----JTAG_INIT_STATE
# Read IDCODE
# ----JTAG IR SFT_IN(0x1) SFT_OUT(0x1)
# ----JTAG DR SFT_IN(0x0000000000000000) SFT_OUT(0x0000000016d6d001)
# RD DM_Default
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x7f 0xdead007f 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x7f 0xxxxxxxxx 0x0) SFT_OUT(0x7f 0xdead007f 0x0)
#  ---> Verify OK:0xdead007f
# WR&RD DM_CONTROL to set dmactive
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x00000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x10 0x00000001 0x1) SFT_OUT(0x00 0x00000000 0x0)
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
#  ---> Verify OK:0x00000001
# Write DTMCS to Assert dmihardreset and Check dmactive cleared
# ***** DETECT FINAL INSTRUCTION *****
# ----JTAG IR SFT_IN(0x10) SFT_OUT(0x11)
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ----JTAG DR SFT_IN(0x0000000000020000) SFT_OUT(0x0000000000005071)
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ----JTAG DR SFT_IN(0x0000000000000000) SFT_OUT(0x0000000000005071)
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x10 0x00000000 0x1) SFT_OUT(0x00 0x00000000 0x0)
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000000 0x0)
#  ---> Verify OK:0x00000000
# Reset Rest of the System by ndmreset and set dmactive
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x00000003 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000003 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x00000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x10 0x00000001 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x00000001 0x0)
#  ---> Verify OK:0x00000001
# Select Hart 0
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x14 0x00000000 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x14 0xxxxxxxxx 0x0) SFT_OUT(0x14 0x00000000 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x15 0x00000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
# ***** DETECT FINAL INSTRUCTION *****
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x15 0xxxxxxxxx 0x0) SFT_OUT(0x15 0x00000001 0x0)
# HART_STEP_OPERATION
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x80000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x80000001 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x04 0x00000004 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x04 0xxxxxxxxx 0x0) SFT_OUT(0x04 0x00000004 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x17 0x002307b0 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x17 0xxxxxxxxx 0x0) SFT_OUT(0x17 0x002307b0 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x16 0x00000002 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x16 0xxxxxxxxx 0x0) SFT_OUT(0x16 0x00000002 0x0)
#  ---> Verify OK:0x00000002
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x40000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x40000001 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x40000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x40000001 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x04 0x00000000 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x04 0xxxxxxxxx 0x0) SFT_OUT(0x04 0x00000000 0x0)
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x17 0x002307b0 0x2) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x17 0xxxxxxxxx 0x0) SFT_OUT(0x17 0x002307b0 0x0)
# ----JTAG_DMI_READ (TRY 0) SFT_IN(0x16 0x00000002 0x1) SFT_OUT(0x00 0x00000000 0x0)
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x16 0xxxxxxxxx 0x0) SFT_OUT(0x16 0x00000002 0x0)
#  ---> Verify OK:0x00000002
# ----JTAG_DMI_WRTE (TRY 0) SFT_IN(0x10 0x40000001 0x2) SFT_OUT(0x00 0x00000000 0x0)
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL INSTRUCTION *****
#     JTAG_DMI_NOP  (TRY 1) SFT_IN(0x10 0xxxxxxxxx 0x0) SFT_OUT(0x10 0x40000001 0x0)
# ***** DETECT FINAL INSTRUCTION *****
# ***** DETECT FINAL STIMULUS *****
# ** Note: $stop    : ./tb_TOP.v(111)
#    Time: 243500 ns  Iteration: 1  Instance: /tb_TOP
# Break in Module tb_TOP at ./tb_TOP.v line 111
