#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 14 20:44:35 2024
# Process ID: 21268
# Current directory: E:/project/display_2/display_1/display
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2176 E:\project\display_2\display_1\display\display.xpr
# Log file: E:/project/display_2/display_1/display/vivado.log
# Journal file: E:/project/display_2/display_1/display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/display_2/display_1/display/display.xpr
INFO: [Project 1-313] Project file moved from 'E:/project/display_1/display' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 918.805 ; gain = 220.352
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/seg7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol inst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:64]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:126]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:128]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 14 20:45:50 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 986.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1036.105 ; gain = 53.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:64]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:126]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:128]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1050.301 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_2/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 14 20:47:29 2024] Launched synth_1...
Run output will be captured here: E:/project/display_2/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol inst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:128]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:64]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:64]
INFO: [VRFC 10-2458] undeclared symbol raddr_1, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:91]
INFO: [VRFC 10-2458] undeclared symbol raddr_2, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:92]
INFO: [VRFC 10-2458] undeclared symbol re_1, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:93]
INFO: [VRFC 10-2458] undeclared symbol re_2, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:94]
INFO: [VRFC 10-2458] undeclared symbol rdata_1, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:95]
INFO: [VRFC 10-2458] undeclared symbol rdata_2, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:96]
INFO: [VRFC 10-2458] undeclared symbol aluop, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
INFO: [VRFC 10-2458] undeclared symbol reg_1, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
INFO: [VRFC 10-2458] undeclared symbol reg_2, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
INFO: [VRFC 10-2458] undeclared symbol waddr, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
INFO: [VRFC 10-2458] undeclared symbol we, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:101]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:127]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'res' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:122]
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:91]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:92]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:95]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:96]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:97]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'waddr' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:108]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wdata' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_1' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_1' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:112]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'raddr_2' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:114]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rdata_2' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:115]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'aluop' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:119]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_1' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'reg_2' [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1050.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol sysclk_p, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:63]
INFO: [VRFC 10-2458] undeclared symbol sysclk_n, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:64]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'res' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:122]
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:126]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:128]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.301 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_2/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 14 20:58:15 2024] Launched synth_1...
Run output will be captured here: E:/project/display_2/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol inst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'res' is not allowed [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:75]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.MMCME2_ADV(CLKIN1_PERIOD=5.0,CLK...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1055.324 ; gain = 1.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'seg1' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:129]
WARNING: [VRFC 10-3823] variable 'seg2' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:130]
WARNING: [VRFC 10-3823] variable 'seg3' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:131]
WARNING: [VRFC 10-3823] variable 'seg4' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:132]
WARNING: [VRFC 10-3823] variable 'ans' might have multiple concurrent drivers [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:133]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1055.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol inst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv:127]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inst_dec
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.031 ; gain = 5.543
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg900-2
Top: top
INFO: [Device 21-403] Loading part xc7k325tffg900-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1611.289 ; gain = 229.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/project/display_2/display_1/display/.Xil/Vivado-21268-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/project/display_2/display_1/display/.Xil/Vivado-21268-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'inst_dec' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'inst_dec' (2#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/regfile.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/regfile.sv:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/display_2/display_1/display/display.srcs/sources_1/new/alu.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/alu.sv:24]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/display_2/display_1/display/display.srcs/sources_1/new/display.sv:44]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/display_2/display_1/display/display.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (5#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (6#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.816 ; gain = 280.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.816 ; gain = 280.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1662.816 ; gain = 280.918
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1662.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'b[29]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'b[28]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'b[27]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'b[26]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'b[25]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'b[24]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'b[23]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'b[22]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'b[21]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'b[20]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'b[19]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'b[18]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'b[17]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'b[16]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:233]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'b[11]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'b[10]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:236]
WARNING: [Vivado 12-584] No ports matched 'b[9]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'b[8]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'b[29]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:249]
WARNING: [Vivado 12-584] No ports matched 'b[28]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'b[27]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'b[26]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'b[25]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'b[24]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'b[23]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'b[22]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'b[20]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'b[21]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'b[19]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:259]
WARNING: [Vivado 12-584] No ports matched 'b[18]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'b[17]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'b[16]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:263]
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:264]
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:265]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:266]
WARNING: [Vivado 12-584] No ports matched 'b[11]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'b[10]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'b[9]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'b[8]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:278]
Finished Parsing XDC File [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1793.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1855.484 ; gain = 473.586
29 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1855.484 ; gain = 792.559
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_2/display_1/display/display.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue May 14 21:04:36 2024] Launched synth_1...
Run output will be captured here: E:/project/display_2/display_1/display/display.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol inst, assumed default net type wire [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:40]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
"xelab -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/project/display_2/display_1/display/display.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 600 ns : File "E:/project/display_2/display_1/display/display.srcs/sim_1/new/display_tb.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.602 ; gain = 132.078
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2037.617 ; gain = 23.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:27]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/project/display_2/display_1/display/.Xil/Vivado-21268-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/project/display_2/display_1/display/.Xil/Vivado-21268-Peng0v0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'inst_dec' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'inst_dec' (2#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/inst_dec.sv:3]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/regfile.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (3#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/regfile.sv:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/alu.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [E:/project/display_2/display_1/display/display.srcs/sources_1/new/alu.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/alu.sv:24]
INFO: [Synth 8-6157] synthesizing module 'display' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/display_2/display_1/display/display.srcs/sources_1/new/display.sv:44]
INFO: [Synth 8-6157] synthesizing module 'seg7' [E:/project/display_2/display_1/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-226] default block is never used [E:/project/display_2/display_1/display/display.srcs/sources_1/new/seg7.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (5#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/seg7.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (6#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/display.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [E:/project/display_2/display_1/display/display.srcs/sources_1/new/top.sv:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.539 ; gain = 61.441
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.539 ; gain = 61.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2075.539 ; gain = 61.441
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2075.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/display_2/display_1/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'b[29]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'b[28]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'b[27]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'b[26]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'b[25]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'b[24]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'b[23]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'b[22]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'b[21]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'b[20]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'b[19]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'b[18]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'b[17]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'b[16]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:233]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'b[11]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'b[10]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:236]
WARNING: [Vivado 12-584] No ports matched 'b[9]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'b[8]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:240]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:241]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:242]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:243]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:244]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:245]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:246]
WARNING: [Vivado 12-584] No ports matched 'b[31]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:247]
WARNING: [Vivado 12-584] No ports matched 'b[30]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:248]
WARNING: [Vivado 12-584] No ports matched 'b[29]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:249]
WARNING: [Vivado 12-584] No ports matched 'b[28]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:250]
WARNING: [Vivado 12-584] No ports matched 'b[27]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:251]
WARNING: [Vivado 12-584] No ports matched 'b[26]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:252]
WARNING: [Vivado 12-584] No ports matched 'b[25]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:253]
WARNING: [Vivado 12-584] No ports matched 'b[24]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:254]
WARNING: [Vivado 12-584] No ports matched 'b[23]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:255]
WARNING: [Vivado 12-584] No ports matched 'b[22]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:256]
WARNING: [Vivado 12-584] No ports matched 'b[20]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:257]
WARNING: [Vivado 12-584] No ports matched 'b[21]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'b[19]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:259]
WARNING: [Vivado 12-584] No ports matched 'b[18]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'b[17]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'b[16]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:262]
WARNING: [Vivado 12-584] No ports matched 'b[15]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:263]
WARNING: [Vivado 12-584] No ports matched 'b[14]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:264]
WARNING: [Vivado 12-584] No ports matched 'b[13]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:265]
WARNING: [Vivado 12-584] No ports matched 'b[12]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:266]
WARNING: [Vivado 12-584] No ports matched 'b[11]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'b[10]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:268]
WARNING: [Vivado 12-584] No ports matched 'b[9]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:269]
WARNING: [Vivado 12-584] No ports matched 'b[8]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'b[5]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'b[4]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc:278]
Finished Parsing XDC File [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/project/display_2/display_1/display/display.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2075.539 ; gain = 63.004
set_property IOSTANDARD LVCMOS18 [get_ports [list key]]
save_constraints
place_ports key E15
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/project/display_2/display_1/display/display.runs/synth_1

save_constraints
launch_runs impl_1 -jobs 8
[Tue May 14 21:08:26 2024] Launched synth_1...
Run output will be captured here: E:/project/display_2/display_1/display/display.runs/synth_1/runme.log
[Tue May 14 21:08:26 2024] Launched impl_1...
Run output will be captured here: E:/project/display_2/display_1/display/display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue May 14 21:10:43 2024] Launched impl_1...
Run output will be captured here: E:/project/display_2/display_1/display/display.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 14 21:17:39 2024...
