<?xml version="1.0" encoding="UTF-8"?>

<!--
    ******************************************************
    DBAL Hard-Logic Logical Tables:
    This xml contains the hard-logic logical DB for the DBAL.
    The data is loaded to the device during init process
    ******************************************************

    DB Rules:
    *********
-->

<AppDbCatalog xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:noNamespaceSchemaLocation="../hard_logic_schema.xsd">

    <AppDB Name="CPU_CHANNEL_TO_CORE_TABLE">
        <OneLineDescription>This table contains mappig from CPU channel to core id.</OneLineDescription>
        <AccessMethod>HARD_LOGIC</AccessMethod>
        <Maturity Level="HIGH"/>
        <AppDbInterface Type="DIRECT">
            <Key>
                <Field Name="CPU_CHANNEL" Size="8" Type="UINT"/>
            </Key>
            <Result>
                <Field Name="CORE"/>
            </Result>
            <TableLabels>ITM</TableLabels>
        </AppDbInterface>
        <AppToPhyDbMapping>
            <CoreMode Mode="SBC"/>
            <FieldMapping>
                <Field Name="CORE">
                    <Access>
                        <Register Name="ECI_CPU_CHANNEL_PIPE_MAPr">
                            <HwField Name="CPU_CHANNEL_PIPE_MAPf"/>
                             <DataOffset Formula="CPU_CHANNEL"/>
                        </Register>
                    </Access>
                </Field>
                </FieldMapping>
        </AppToPhyDbMapping>
    </AppDB>
</AppDbCatalog>
