<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Rtc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Rtc Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> hardware registers.  
 <a href="struct_rtc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2rtc_8h_source.html">rtc.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Rtc:</div>
<div class="dyncontent">
<div class="center"><img src="struct_rtc__coll__graph.gif" border="0" usemap="#a_rtc_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a31aae23290f7daf6c935f34959a85cfe"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a31aae23290f7daf6c935f34959a85cfe">Reserved1</a> [45]</td></tr>
<tr class="separator:a31aae23290f7daf6c935f34959a85cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5281752e1c6d50e079993e48fcf6f2c"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#ab5281752e1c6d50e079993e48fcf6f2c">Reserved2</a> [5]</td></tr>
<tr class="separator:ab5281752e1c6d50e079993e48fcf6f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd938b339e30ad4bb9990d8905f05ad"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#adcd938b339e30ad4bb9990d8905f05ad">RTC_CALALR</a></td></tr>
<tr class="memdesc:adcd938b339e30ad4bb9990d8905f05ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x14) Calendar Alarm Register  <br /></td></tr>
<tr class="separator:adcd938b339e30ad4bb9990d8905f05ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7a5a222639a2f970a255b4d5b79000b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#ab7a5a222639a2f970a255b4d5b79000b">RTC_CALR</a></td></tr>
<tr class="memdesc:ab7a5a222639a2f970a255b4d5b79000b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x0C) Calendar Register  <br /></td></tr>
<tr class="separator:ab7a5a222639a2f970a255b4d5b79000b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff533e6c594b3aac7a5b7e286d091d93"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#aff533e6c594b3aac7a5b7e286d091d93">RTC_CR</a></td></tr>
<tr class="memdesc:aff533e6c594b3aac7a5b7e286d091d93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x00) Control Register  <br /></td></tr>
<tr class="separator:aff533e6c594b3aac7a5b7e286d091d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da7850da1b2707c7d0448d1328329b6"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a8da7850da1b2707c7d0448d1328329b6">RTC_IDR</a></td></tr>
<tr class="memdesc:a8da7850da1b2707c7d0448d1328329b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x24) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a8da7850da1b2707c7d0448d1328329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f308d0f9d0d14668fe8370922f2322"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#ac5f308d0f9d0d14668fe8370922f2322">RTC_IER</a></td></tr>
<tr class="memdesc:ac5f308d0f9d0d14668fe8370922f2322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x20) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:ac5f308d0f9d0d14668fe8370922f2322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3adaf7fd8ca92bdabbf22f48bd94f30"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#ac3adaf7fd8ca92bdabbf22f48bd94f30">RTC_IMR</a></td></tr>
<tr class="memdesc:ac3adaf7fd8ca92bdabbf22f48bd94f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x28) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:ac3adaf7fd8ca92bdabbf22f48bd94f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cfdc7be18f90336bff7ff41f43397b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a32cfdc7be18f90336bff7ff41f43397b">RTC_MR</a></td></tr>
<tr class="memdesc:a32cfdc7be18f90336bff7ff41f43397b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x04) Mode Register  <br /></td></tr>
<tr class="separator:a32cfdc7be18f90336bff7ff41f43397b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be6272a005b1ff8830b1cd4d822c8c6"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a2be6272a005b1ff8830b1cd4d822c8c6">RTC_SCCR</a></td></tr>
<tr class="memdesc:a2be6272a005b1ff8830b1cd4d822c8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x1C) Status Clear Command Register  <br /></td></tr>
<tr class="separator:a2be6272a005b1ff8830b1cd4d822c8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676feeb0686bca28361a14bf1b096f62"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a676feeb0686bca28361a14bf1b096f62">RTC_SR</a></td></tr>
<tr class="memdesc:a676feeb0686bca28361a14bf1b096f62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x18) Status Register  <br /></td></tr>
<tr class="separator:a676feeb0686bca28361a14bf1b096f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7599865f68c953c28af4ca0d3659918f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a7599865f68c953c28af4ca0d3659918f">RTC_TIMALR</a></td></tr>
<tr class="memdesc:a7599865f68c953c28af4ca0d3659918f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x10) Time Alarm Register  <br /></td></tr>
<tr class="separator:a7599865f68c953c28af4ca0d3659918f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69364f32eee69e7e2d14bea6f8b49100"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a69364f32eee69e7e2d14bea6f8b49100">RTC_TIMR</a></td></tr>
<tr class="memdesc:a69364f32eee69e7e2d14bea6f8b49100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x08) Time Register  <br /></td></tr>
<tr class="separator:a69364f32eee69e7e2d14bea6f8b49100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1639912f4a594b7d2c966ab01c74c819"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a1639912f4a594b7d2c966ab01c74c819">RTC_VER</a></td></tr>
<tr class="memdesc:a1639912f4a594b7d2c966ab01c74c819"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x2C) Valid Entry Register  <br /></td></tr>
<tr class="separator:a1639912f4a594b7d2c966ab01c74c819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333a48fc99e0437c294ffaffde67b099"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a333a48fc99e0437c294ffaffde67b099">RTC_VERSION</a></td></tr>
<tr class="memdesc:a333a48fc99e0437c294ffaffde67b099"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0xFC) Version Register  <br /></td></tr>
<tr class="separator:a333a48fc99e0437c294ffaffde67b099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487efe9708969b2951d47b5a4bfb35c3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc.html#a487efe9708969b2951d47b5a4bfb35c3">RTC_WPMR</a></td></tr>
<tr class="memdesc:a487efe9708969b2951d47b5a4bfb35c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0xE4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a487efe9708969b2951d47b5a4bfb35c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00046">46</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a31aae23290f7daf6c935f34959a85cfe" name="a31aae23290f7daf6c935f34959a85cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31aae23290f7daf6c935f34959a85cfe">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Rtc::Reserved1[45]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00059">59</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="ab5281752e1c6d50e079993e48fcf6f2c" name="ab5281752e1c6d50e079993e48fcf6f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5281752e1c6d50e079993e48fcf6f2c">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Rtc::Reserved2[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00061">61</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="adcd938b339e30ad4bb9990d8905f05ad" name="adcd938b339e30ad4bb9990d8905f05ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd938b339e30ad4bb9990d8905f05ad">&#9670;&#160;</a></span>RTC_CALALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Rtc::RTC_CALALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x14) Calendar Alarm Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00052">52</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="ab7a5a222639a2f970a255b4d5b79000b" name="ab7a5a222639a2f970a255b4d5b79000b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7a5a222639a2f970a255b4d5b79000b">&#9670;&#160;</a></span>RTC_CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Rtc::RTC_CALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x0C) Calendar Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00050">50</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="aff533e6c594b3aac7a5b7e286d091d93" name="aff533e6c594b3aac7a5b7e286d091d93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff533e6c594b3aac7a5b7e286d091d93">&#9670;&#160;</a></span>RTC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Rtc::RTC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00047">47</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a8da7850da1b2707c7d0448d1328329b6" name="a8da7850da1b2707c7d0448d1328329b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da7850da1b2707c7d0448d1328329b6">&#9670;&#160;</a></span>RTC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Rtc::RTC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x24) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00056">56</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="ac5f308d0f9d0d14668fe8370922f2322" name="ac5f308d0f9d0d14668fe8370922f2322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f308d0f9d0d14668fe8370922f2322">&#9670;&#160;</a></span>RTC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Rtc::RTC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x20) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00055">55</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="ac3adaf7fd8ca92bdabbf22f48bd94f30" name="ac3adaf7fd8ca92bdabbf22f48bd94f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3adaf7fd8ca92bdabbf22f48bd94f30">&#9670;&#160;</a></span>RTC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Rtc::RTC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x28) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00057">57</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a32cfdc7be18f90336bff7ff41f43397b" name="a32cfdc7be18f90336bff7ff41f43397b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cfdc7be18f90336bff7ff41f43397b">&#9670;&#160;</a></span>RTC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Rtc::RTC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00048">48</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a2be6272a005b1ff8830b1cd4d822c8c6" name="a2be6272a005b1ff8830b1cd4d822c8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be6272a005b1ff8830b1cd4d822c8c6">&#9670;&#160;</a></span>RTC_SCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Rtc::RTC_SCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x1C) Status Clear Command Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00054">54</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a676feeb0686bca28361a14bf1b096f62" name="a676feeb0686bca28361a14bf1b096f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676feeb0686bca28361a14bf1b096f62">&#9670;&#160;</a></span>RTC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Rtc::RTC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x18) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00053">53</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a7599865f68c953c28af4ca0d3659918f" name="a7599865f68c953c28af4ca0d3659918f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7599865f68c953c28af4ca0d3659918f">&#9670;&#160;</a></span>RTC_TIMALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Rtc::RTC_TIMALR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x10) Time Alarm Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00051">51</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a69364f32eee69e7e2d14bea6f8b49100" name="a69364f32eee69e7e2d14bea6f8b49100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69364f32eee69e7e2d14bea6f8b49100">&#9670;&#160;</a></span>RTC_TIMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Rtc::RTC_TIMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x08) Time Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00049">49</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a1639912f4a594b7d2c966ab01c74c819" name="a1639912f4a594b7d2c966ab01c74c819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1639912f4a594b7d2c966ab01c74c819">&#9670;&#160;</a></span>RTC_VER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Rtc::RTC_VER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0x2C) Valid Entry Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00058">58</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a333a48fc99e0437c294ffaffde67b099" name="a333a48fc99e0437c294ffaffde67b099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333a48fc99e0437c294ffaffde67b099">&#9670;&#160;</a></span>RTC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Rtc::RTC_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0xFC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00062">62</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
<a id="a487efe9708969b2951d47b5a4bfb35c3" name="a487efe9708969b2951d47b5a4bfb35c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487efe9708969b2951d47b5a4bfb35c3">&#9670;&#160;</a></span>RTC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Rtc::RTC_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rtc.html" title="Rtc hardware registers.">Rtc</a> Offset: 0xE4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc_8h_source.html#l00060">60</a> of file <a class="el" href="component_2rtc_8h_source.html">component/rtc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
