Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Spencer Offenberger/final_project_eee_333/vend_machine_tb_isim_beh.exe -prj C:/Users/Spencer Offenberger/final_project_eee_333/vend_machine_tb_beh.prj work.vend_machine_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Spencer Offenberger/final_project_eee_333/seven_segment1.vhd" into library work
Parsing VHDL file "C:/Users/Spencer Offenberger/final_project_eee_333/debounce.vhd" into library work
Parsing VHDL file "C:/Users/Spencer Offenberger/final_project_eee_333/vendmach.vhd" into library work
Parsing VHDL file "C:/Users/Spencer Offenberger/final_project_eee_333/vend_machine_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture clean_pulse of entity DEBOUNCE [debounce_default]
Compiling architecture behavioral of entity seven_segment [seven_segment_default]
Compiling architecture behavioral of entity VendMachine [vendmachine_default]
Compiling architecture behavior of entity vend_machine_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/Spencer Offenberger/final_project_eee_333/vend_machine_tb_isim_beh.exe
Fuse Memory Usage: 36424 KB
Fuse CPU Usage: 749 ms
