{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"AggFuncSelectTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"AggFuncSelectTask.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":4
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"_arg_agg_op_device"
                  , "Start Cycle":"6"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":5
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":13
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E17AggFuncSelectTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":14
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":168
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":15
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":168
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":16
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":168
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":17
              , "name":"arg_agg_op_device"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":168
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE_clES2_E17AggFuncSelectTask"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":19
      , "name":"testInputSrcTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":20
          , "name":"testInputSrcTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":21
          , "name":"testInputSrcTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"23"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"testInputSrcTask.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":25
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":298
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Loads from":"_arg_testInput_device"
                  , "Start Cycle":"10"
                  , "Latency":"202"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":26
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"160 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"216"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":290
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"29"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"216"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"216"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"testInputSrcTask.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"testInputSrcTask.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":30
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE0_clES2_E16testInputSrcTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":31
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":287
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":32
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":287
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":33
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":287
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":34
              , "name":"arg_testInput_device"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":287
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE0_clES2_E16testInputSrcTask"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":35
      , "name":"MakeUniqueTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":36
          , "name":"MakeUniqueTask0.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":38
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":37
          , "name":"MakeUniqueTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":39
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"160 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":38
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"45"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":46
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE1_clES2_E15MakeUniqueTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":47
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":355
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":48
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":355
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":49
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":355
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":50
      , "name":"MapKeyTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":51
          , "name":"MapKeyTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"MapKeyTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":53
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"20"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"57"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":58
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE2_clES2_E11MapKeyTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":59
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":364
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":60
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":364
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":61
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":364
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":62
      , "name":"TraiageMappingTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":63
          , "name":"TraiageMappingTask0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":64
          , "name":"TraiageMappingTask0.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":65
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":115
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"71"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"8"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"csr"
          , "id":72
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE3_clES2_E19TraiageMappingTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":73
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":369
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":74
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":369
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":75
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":369
                  }
                ]
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":76
      , "name":"AggregateTask0"
      , "children":
      [
        {
          "type":"bb"
          , "id":77
          , "name":"AggregateTask0.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":85
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":78
          , "name":"AggregateTask0.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":79
          , "name":"AggregateTask0.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"78"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":80
          , "name":"AggregateTask0.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":86
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":233
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":226
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"97"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":81
          , "name":"AggregateTask0.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":82
          , "name":"AggregateTask0.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":83
          , "name":"AggregateTask0.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":87
              , "name":"Non-Blocking Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"Yes"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":283
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":295
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"__table"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":169
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"99"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"11"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"11"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":84
          , "name":"AggregateTask0.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":90
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":326
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"2"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./core.h"
                    , "line":326
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"__table"
                  , "Start Cycle":"4"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"24"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":159
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"101"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"10"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"csr"
          , "id":102
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE4_clES2_E14AggregateTask0_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":103
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":375
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":104
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":375
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":105
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":375
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":106
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":107
              , "name":"__table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":155
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"64 bytes"
                  , "Implemented size":"64 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"4 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":113
      , "name":"ReadoutTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":114
          , "name":"ReadoutTask.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":115
          , "name":"ReadoutTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"116"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":116
          , "name":"ReadoutTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":117
          , "name":"ReadoutTask.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":119
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"4"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":464
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Stores to":"_arg_testOutput_device"
                  , "Start Cycle":"17"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":455
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"123"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":123
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"19"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"19"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":118
          , "name":"ReadoutTask.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"csr"
          , "id":124
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE6_clES2_E11ReadoutTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":125
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":450
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":126
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":450
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":127
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":450
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":128
              , "name":"arg_testOutput_device"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":450
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Stable":"No"
                  , "Width":"64 bits"
                  , "Kernel":"ZTSZZ4mainENKUlRN4sycl3_V17handlerEE6_clES2_E11ReadoutTask"
                  , "Alignment":"1024"
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":129
      , "name":"MergeAndAggregateTask"
      , "children":
      [
        {
          "type":"bb"
          , "id":130
          , "name":"MergeAndAggregateTask.B0"
          , "children":
          [
            {
              "type":"inst"
              , "id":144
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"16"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":164
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":131
          , "name":"MergeAndAggregateTask.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":132
          , "name":"MergeAndAggregateTask.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"131"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":133
          , "name":"MergeAndAggregateTask.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":134
          , "name":"MergeAndAggregateTask.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":145
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":267
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"2"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":264
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"166"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"7"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":135
          , "name":"MergeAndAggregateTask.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":136
          , "name":"MergeAndAggregateTask.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":147
              , "name":"Non-Blocking Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":32
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"192 bits"
                  , "Depth":"16"
                  , "Stall-free":"Yes"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":167
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":275
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"178"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":168
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":137
          , "name":"MergeAndAggregateTask.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":148
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"2"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":149
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"7"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":169
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":219
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"170"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":138
          , "name":"MergeAndAggregateTask.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":150
              , "name":"Pipe Read"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"24"
                  , "Stall-free":"No"
                  , "Start Cycle":"1"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":171
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"180"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":172
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":139
          , "name":"MergeAndAggregateTask.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":140
          , "name":"MergeAndAggregateTask.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":151
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"2"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":152
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"7"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":173
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":219
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"174"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"n/a"
              , "Subloops":"No"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":141
          , "name":"MergeAndAggregateTask.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":153
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":366
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":154
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":366
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"4"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"Pipe Write"
              , "debug":
              [
                [
                  {
                    "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                    , "line":85
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Depth":"4"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Pipes"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/pipes.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":175
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":263
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"176"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":176
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":142
          , "name":"MergeAndAggregateTask.B12"
          , "children":
          [
            {
              "type":"inst"
              , "id":156
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":157
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"table"
                  , "Start Cycle":"11"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":159
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":226
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"table"
                  , "Start Cycle":"11"
                  , "Latency":"7"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":177
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":178
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"18"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"18"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":143
          , "name":"MergeAndAggregateTask.B13"
          , "children":
          [
            {
              "type":"inst"
              , "id":160
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"table"
                  , "Start Cycle":"1"
                  , "Latency":"5"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":161
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":162
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/./stages.h"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"table"
                  , "Start Cycle":"7"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Load-Store Unit Styles"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/load-store-unit-styles.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":179
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":180
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"n/a"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"csr"
          , "id":181
          , "name":"Register Map"
          , "debug":
          [
            [
              {
                "filename":"aggv2_fpgaG_D_S__1_D_P__1_D_N__1_D_G__4_DTIMERUN_0_0_550MHz.prj/ZTSZZ4mainENKUlRN4sycl3_V17handlerEE5_clES2_E21MergeAndAggregateTask_csr.hpp"
                , "line":1
              }
            ]
          ]
          , "children":
          [
            {
              "type":"interface"
              , "id":182
              , "name":"start"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":441
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":183
              , "name":"done"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":441
                  }
                ]
              ]
            }
            , {
              "type":"interface"
              , "id":184
              , "name":"busy"
              , "debug":
              [
                [
                  {
                    "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                    , "line":441
                  }
                ]
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":185
          , "name":"On-chip Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":186
              , "name":"table"
              , "debug":
              [
                [
                  {
                    "filename":"stages.h"
                    , "line":258
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"64 bits"
                  , "Bank depth":"2 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"FPGA Optimization Guide : Kernel Memory"
                          , "link":"https://www.intel.com/content/www/us/en/docs/oneapi-fpga-add-on/optimization-guide/current/kernel-memory.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":18
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":27
      , "name":"_pipe0_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":287
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"160 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":41
      , "name":"_pipe1_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":355
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"192 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":55
      , "name":"_pipe2_0A"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":364
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"192 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":67
      , "name":"_pipe2_0B"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":369
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"192 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":69
      , "name":"_pipe2_0C"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":369
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"192 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":93
      , "name":"_pipe3_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":375
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"24"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":120
      , "name":"_pipe6"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":450
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"128 bits"
          , "Depth":"4"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":8
      , "name":"_pipe_selA_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":168
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":10
      , "name":"_pipe_selMA"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":168
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"16"
        }
      ]
    }
    , {
      "type":"pipe"
      , "id":6
      , "name":"_pipe_selU_0"
      , "debug":
      [
        [
          {
            "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
            , "line":168
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"16"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":6
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":9
      , "to":10
    }
    , {
      "from":14
      , "to":11
    }
    , {
      "from":12
      , "to":15
    }
    , {
      "from":11
      , "to":16
      , "reverse":2
    }
    , {
      "from":17
      , "to":11
    }
    , {
      "from":4
      , "to":12
    }
    , {
      "from":5
      , "to":12
    }
    , {
      "from":7
      , "to":12
    }
    , {
      "from":9
      , "to":12
    }
    , {
      "from":11
      , "to":4
    }
    , {
      "from":4
      , "to":5
    }
    , {
      "from":4
      , "to":7
    }
    , {
      "from":4
      , "to":9
    }
    , {
      "from":18
      , "to":4
    }
    , {
      "from":26
      , "to":27
    }
    , {
      "from":31
      , "to":20
    }
    , {
      "from":24
      , "to":32
    }
    , {
      "from":20
      , "to":33
      , "reverse":2
    }
    , {
      "from":34
      , "to":28
    }
    , {
      "from":23
      , "to":21
    }
    , {
      "from":20
      , "to":21
    }
    , {
      "from":29
      , "to":28
    }
    , {
      "from":21
      , "to":28
    }
    , {
      "from":25
      , "to":29
    }
    , {
      "from":26
      , "to":29
    }
    , {
      "from":29
      , "to":23
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":28
      , "to":25
    }
    , {
      "from":25
      , "to":26
    }
    , {
      "from":18
      , "to":25
    }
    , {
      "from":6
      , "to":38
    }
    , {
      "from":27
      , "to":39
    }
    , {
      "from":40
      , "to":41
    }
    , {
      "from":47
      , "to":42
    }
    , {
      "from":42
      , "to":49
      , "reverse":2
    }
    , {
      "from":38
      , "to":43
    }
    , {
      "from":45
      , "to":44
    }
    , {
      "from":43
      , "to":44
    }
    , {
      "from":39
      , "to":45
    }
    , {
      "from":40
      , "to":45
    }
    , {
      "from":42
      , "to":38
    }
    , {
      "from":44
      , "to":39
    }
    , {
      "from":39
      , "to":40
    }
    , {
      "from":41
      , "to":53
    }
    , {
      "from":54
      , "to":55
    }
    , {
      "from":59
      , "to":51
    }
    , {
      "from":51
      , "to":61
      , "reverse":2
    }
    , {
      "from":57
      , "to":56
    }
    , {
      "from":51
      , "to":56
    }
    , {
      "from":53
      , "to":57
    }
    , {
      "from":54
      , "to":57
    }
    , {
      "from":56
      , "to":53
    }
    , {
      "from":53
      , "to":54
    }
    , {
      "from":55
      , "to":65
    }
    , {
      "from":66
      , "to":67
    }
    , {
      "from":68
      , "to":69
    }
    , {
      "from":73
      , "to":63
    }
    , {
      "from":63
      , "to":75
      , "reverse":2
    }
    , {
      "from":71
      , "to":70
    }
    , {
      "from":63
      , "to":70
    }
    , {
      "from":65
      , "to":71
    }
    , {
      "from":66
      , "to":71
    }
    , {
      "from":68
      , "to":71
    }
    , {
      "from":70
      , "to":65
    }
    , {
      "from":65
      , "to":66
    }
    , {
      "from":65
      , "to":68
    }
    , {
      "from":8
      , "to":85
    }
    , {
      "from":67
      , "to":87
    }
    , {
      "from":92
      , "to":93
    }
    , {
      "from":103
      , "to":94
    }
    , {
      "from":94
      , "to":105
      , "reverse":2
    }
    , {
      "from":107
      , "to":91
    }
    , {
      "from":107
      , "to":90
    }
    , {
      "from":107
      , "to":88
    }
    , {
      "from":86
      , "to":107
    }
    , {
      "from":89
      , "to":107
    }
    , {
      "from":85
      , "to":95
    }
    , {
      "from":101
      , "to":78
    }
    , {
      "from":78
      , "to":79
    }
    , {
      "from":95
      , "to":79
    }
    , {
      "from":97
      , "to":96
    }
    , {
      "from":79
      , "to":96
    }
    , {
      "from":86
      , "to":97
    }
    , {
      "from":97
      , "to":81
    }
    , {
      "from":99
      , "to":82
    }
    , {
      "from":99
      , "to":98
    }
    , {
      "from":81
      , "to":98
    }
    , {
      "from":88
      , "to":99
    }
    , {
      "from":89
      , "to":99
    }
    , {
      "from":101
      , "to":100
    }
    , {
      "from":82
      , "to":100
    }
    , {
      "from":91
      , "to":101
    }
    , {
      "from":92
      , "to":101
    }
    , {
      "from":94
      , "to":85
    }
    , {
      "from":96
      , "to":86
    }
    , {
      "from":98
      , "to":87
    }
    , {
      "from":87
      , "to":88
    }
    , {
      "from":98
      , "to":89
    }
    , {
      "from":100
      , "to":90
    }
    , {
      "from":90
      , "to":91
    }
    , {
      "from":91
      , "to":92
    }
    , {
      "from":120
      , "to":119
    }
    , {
      "from":125
      , "to":114
    }
    , {
      "from":118
      , "to":126
    }
    , {
      "from":114
      , "to":127
      , "reverse":2
    }
    , {
      "from":128
      , "to":122
    }
    , {
      "from":116
      , "to":115
    }
    , {
      "from":114
      , "to":115
    }
    , {
      "from":123
      , "to":116
    }
    , {
      "from":123
      , "to":122
    }
    , {
      "from":115
      , "to":122
    }
    , {
      "from":119
      , "to":123
    }
    , {
      "from":121
      , "to":123
    }
    , {
      "from":116
      , "to":118
    }
    , {
      "from":122
      , "to":119
    }
    , {
      "from":119
      , "to":121
    }
    , {
      "from":121
      , "to":18
    }
    , {
      "from":10
      , "to":144
    }
    , {
      "from":69
      , "to":147
    }
    , {
      "from":93
      , "to":150
    }
    , {
      "from":155
      , "to":120
    }
    , {
      "from":182
      , "to":163
    }
    , {
      "from":163
      , "to":184
      , "reverse":2
    }
    , {
      "from":186
      , "to":148
    }
    , {
      "from":186
      , "to":149
    }
    , {
      "from":186
      , "to":151
    }
    , {
      "from":186
      , "to":152
    }
    , {
      "from":186
      , "to":153
    }
    , {
      "from":186
      , "to":154
    }
    , {
      "from":186
      , "to":157
    }
    , {
      "from":186
      , "to":160
    }
    , {
      "from":145
      , "to":186
    }
    , {
      "from":156
      , "to":186
    }
    , {
      "from":161
      , "to":186
    }
    , {
      "from":146
      , "to":186
    }
    , {
      "from":158
      , "to":186
    }
    , {
      "from":159
      , "to":186
    }
    , {
      "from":162
      , "to":186
    }
    , {
      "from":144
      , "to":164
    }
    , {
      "from":176
      , "to":131
    }
    , {
      "from":131
      , "to":132
    }
    , {
      "from":164
      , "to":132
    }
    , {
      "from":166
      , "to":133
    }
    , {
      "from":166
      , "to":165
    }
    , {
      "from":132
      , "to":165
    }
    , {
      "from":145
      , "to":166
    }
    , {
      "from":146
      , "to":166
    }
    , {
      "from":178
      , "to":135
    }
    , {
      "from":178
      , "to":167
    }
    , {
      "from":133
      , "to":167
    }
    , {
      "from":147
      , "to":168
    }
    , {
      "from":170
      , "to":169
    }
    , {
      "from":168
      , "to":169
    }
    , {
      "from":149
      , "to":170
    }
    , {
      "from":180
      , "to":171
    }
    , {
      "from":135
      , "to":171
    }
    , {
      "from":150
      , "to":172
    }
    , {
      "from":180
      , "to":139
    }
    , {
      "from":174
      , "to":173
    }
    , {
      "from":172
      , "to":173
    }
    , {
      "from":152
      , "to":174
    }
    , {
      "from":176
      , "to":175
    }
    , {
      "from":139
      , "to":175
    }
    , {
      "from":153
      , "to":176
    }
    , {
      "from":154
      , "to":176
    }
    , {
      "from":155
      , "to":176
    }
    , {
      "from":170
      , "to":177
    }
    , {
      "from":156
      , "to":178
    }
    , {
      "from":157
      , "to":178
    }
    , {
      "from":158
      , "to":178
    }
    , {
      "from":159
      , "to":178
    }
    , {
      "from":174
      , "to":179
    }
    , {
      "from":161
      , "to":180
    }
    , {
      "from":162
      , "to":180
    }
    , {
      "from":163
      , "to":144
    }
    , {
      "from":165
      , "to":145
    }
    , {
      "from":165
      , "to":146
    }
    , {
      "from":167
      , "to":147
    }
    , {
      "from":169
      , "to":148
    }
    , {
      "from":148
      , "to":149
    }
    , {
      "from":171
      , "to":150
    }
    , {
      "from":173
      , "to":151
    }
    , {
      "from":151
      , "to":152
    }
    , {
      "from":175
      , "to":153
    }
    , {
      "from":175
      , "to":154
    }
    , {
      "from":153
      , "to":155
    }
    , {
      "from":154
      , "to":155
    }
    , {
      "from":177
      , "to":156
    }
    , {
      "from":177
      , "to":157
    }
    , {
      "from":156
      , "to":158
    }
    , {
      "from":157
      , "to":158
    }
    , {
      "from":156
      , "to":159
    }
    , {
      "from":157
      , "to":159
    }
    , {
      "from":179
      , "to":160
    }
    , {
      "from":179
      , "to":161
    }
    , {
      "from":160
      , "to":162
    }
  ]
}
