var pipelineJSON={"1351377744":{"nodes":[{"name":"output_size", "id":1352612720, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":1352778640, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"*", "id":1352778992, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1353606976, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"input_size", "id":1353632560, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"output_size", "id":1353633504, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":1353745200, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Entry", "id":1353949552, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":1354312688, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1360008496, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"input_im", "id":1360013744, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":1360703872, "subtype":"exit", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"output_im", "id":1361649776, "subtype":"default", "start":"0.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"*", "id":1361684736, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"*", "id":1361685088, "subtype":"default", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":13}]], "type":"inst"}], "links":[{"from":1352612720, "to":1361684736, "details":[{"type":"table", "Width":"32"}]}, {"from":1352778640, "to":1352778992, "details":[{"type":"table", "Width":"32"}]}, {"from":1352778992, "to":1353606976, "details":[{"type":"table", "Width":"32"}]}, {"from":1353606976, "to":1360703872, "details":[{"type":"table", "Width":"64"}]}, {"from":1353632560, "to":1352778640, "details":[{"type":"table", "Width":"32"}]}, {"from":1353633504, "to":1353745200, "details":[{"type":"table", "Width":"32"}]}, {"from":1353745200, "to":1354312688, "details":[{"type":"table", "Width":"1"}]}, {"from":1353745200, "to":1360703872, "details":[{"type":"table", "Width":"1"}]}, {"from":1353949552, "to":1352778992, "details":[{"type":"table", "Width":"128"}]}, {"from":1353949552, "to":1361685088, "details":[{"type":"table", "Width":"128"}]}, {"from":1354312688, "to":1360703872, "details":[{"type":"table", "Width":"1"}]}, {"from":1360008496, "to":1360703872, "details":[{"type":"table", "Width":"64"}]}, {"from":1360013744, "to":1353606976, "details":[{"type":"table", "Width":"64"}]}, {"from":1361649776, "to":1360008496, "details":[{"type":"table", "Width":"64"}]}, {"from":1361684736, "to":1361685088, "details":[{"type":"table", "Width":"32"}]}, {"from":1361685088, "to":1360008496, "details":[{"type":"table", "Width":"32"}]}]}, "1351672048":{"nodes":[{"name":"Entry", "id":1351542032, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"*", "id":1353916176, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Exit", "id":1361633296, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"output_size", "id":1361635136, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}], "links":[{"from":1351542032, "to":1353916176, "details":[{"type":"table", "Width":"64"}]}, {"from":1353916176, "to":1361633296, "details":[{"type":"table", "Width":"32"}]}, {"from":1361635136, "to":1353916176, "details":[{"type":"table", "Width":"32"}]}]}, "1352190448":{"nodes":[{"name":"*", "id":1354296128, "subtype":"default", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":1354296480, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":1354296832, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1354297536, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Exit", "id":1359993952, "subtype":"exit", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1360026768, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":1364066048, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"input_size", "id":1364066400, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}], "links":[{"from":1354296128, "to":1354296480, "details":[{"type":"table", "Width":"32"}]}, {"from":1354296480, "to":1354296832, "details":[{"type":"table", "Width":"32"}]}, {"from":1354296832, "to":1354297536, "details":[{"type":"table", "Width":"32"}]}, {"from":1354297536, "to":1359993952, "details":[{"type":"table", "Width":"64"}]}, {"from":1360026768, "to":1354296480, "details":[{"type":"table", "Width":"256"}]}, {"from":1360026768, "to":1354296832, "details":[{"type":"table", "Width":"256"}]}, {"from":1360026768, "to":1354297536, "details":[{"type":"table", "Width":"256"}]}, {"from":1360026768, "to":1364066048, "details":[{"type":"table", "Width":"256"}]}, {"from":1364066048, "to":1354296128, "details":[{"type":"table", "Width":"32"}]}, {"from":1364066400, "to":1354296128, "details":[{"type":"table", "Width":"32"}]}]}, "1352358848":{"nodes":[{"name":"Exit", "id":1354058560, "subtype":"exit", "start":"155.00", "end":"158.00", "details":[{"type":"table", "Start Cycle":"155", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1360885120, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"154", "Latency":"0"}], "type":"inst"}, {"name":"FP Compare", "id":1364055872, "subtype":"default", "start":"154.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"154", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":31}]], "type":"inst"}, {"name":"Select", "id":1364056224, "subtype":"select", "start":"155.00", "end":"155.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":31}]], "type":"inst"}], "links":[{"from":1360885120, "to":1364055872, "details":[{"type":"table", "Width":"96"}]}, {"from":1360885120, "to":1364056224, "details":[{"type":"table", "Width":"96"}]}, {"from":1364055872, "to":1364056224, "details":[{"type":"table", "Width":"1"}]}, {"from":1364056224, "to":1354058560, "details":[{"type":"table", "Width":"32"}]}]}};
var treeJSON={"nodes":[{"name":"maxpool2d", "id":1349423928, "type":"kernel", "children":[{"name":"maxpool2d.B3", "id":1349431024, "type":"bb", "children":[{"name":"Cluster 3", "id":1352358848, "type":"cluster"}, {"name":"Cluster 2", "id":1352190448, "type":"cluster"}]}, {"name":"maxpool2d.B0", "id":1349447424, "type":"bb", "children":[{"name":"Cluster 0", "id":1351377744, "type":"cluster"}]}, {"name":"maxpool2d.B1", "id":1349430864, "type":"bb", "children":[{"name":"Cluster 1", "id":1351672048, "type":"cluster"}]}, {"name":"maxpool2d.B2", "id":1349430944, "type":"bb"}, {"name":"maxpool2d.B4", "id":1349435280, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[], "links":[]};
var systemJSON={};
var blockJSON={"1349430864":{"nodes":[{"name":"Cluster 1", "id":1351672048, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond12_preheader_lr_ph_maxpool2ds_c0_enter2422_maxpool2d2", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":1351679248, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":1351696720, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":1352779664, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"maxpool2d.B0, maxpool2d.B4"}], "type":"inst"}, {"name":"<<", "id":1353982672, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"<<", "id":1353987968, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}], "links":[{"from":1351679248, "to":1351696720}, {"from":1352779664, "to":1351679248, "details":[{"type":"table", "Width":"32"}]}, {"from":1352779664, "to":1353987968, "details":[{"type":"table", "Width":"32"}]}, {"from":1352779664, "to":1353982672, "details":[{"type":"table", "Width":"32"}]}]}, "1349430944":{"nodes":[], "links":[]}, "1349431024":{"nodes":[{"name":"Cluster 3", "id":1352358848, "start":"154.00", "end":"158.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond17_preheader_maxpool2ds_c1_enter_maxpool2d11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"154", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":1352365264, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"154", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1352374784, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"155", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 2", "id":1352190448, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond17_preheader_maxpool2ds_c0_enter3023_maxpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1352197392, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":1352235968, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":1351703632, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"maxpool2d.B1, maxpool2d.B3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":22}]], "type":"inst"}, {"name":"Compare", "id":1352772096, "start":"157.00", "end":"157.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Select", "id":1353050032, "start":"158.00", "end":"158.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"158", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Select", "id":1353957744, "start":"157.00", "end":"158.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"157", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"+", "id":1353981504, "start":"157.00", "end":"157.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"+", "id":1353982112, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"LD", "id":1354124736, "start":"10.00", "end":"154.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"10", "Latency":"144"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Or", "id":1360007600, "start":"158.00", "end":"158.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"158", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Compare", "id":1360955392, "start":"157.00", "end":"158.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"157", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"And", "id":1361654464, "start":"157.00", "end":"157.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"And", "id":1361655024, "start":"158.00", "end":"158.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"158", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}], "links":[{"from":1352365264, "to":1352374784}, {"from":1352197392, "to":1352235968}, {"from":1351703632, "to":1352365264, "details":[{"type":"table", "Width":"32"}]}, {"from":1352374784, "to":1351703632, "details":[{"type":"table", "Width":"64"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"64"}]}, {"from":1351703632, "to":1352197392, "details":[{"type":"table", "Width":"64"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"1"}]}, {"from":1351703632, "to":1354124736, "details":[{"type":"table", "Width":"1"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"64"}]}, {"from":1352772096, "to":1361654464, "details":[{"type":"table", "Width":"1"}]}, {"from":1353050032, "to":1351703632, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1352197392, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1352197392, "details":[{"type":"table", "Width":"32"}]}, {"from":1353957744, "to":1351703632, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1353982112, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1352197392, "details":[{"type":"table", "Width":"32"}]}, {"from":1353981504, "to":1353957744, "details":[{"type":"table", "Width":"32"}]}, {"from":1353981504, "to":1360955392, "details":[{"type":"table", "Width":"32"}]}, {"from":1353982112, "to":1352772096, "details":[{"type":"table", "Width":"32"}]}, {"from":1353982112, "to":1353050032, "details":[{"type":"table", "Width":"32"}]}, {"from":1354124736, "to":1352365264, "details":[{"type":"table", "Width":"32"}]}, {"from":1352235968, "to":1354124736, "details":[{"type":"table", "Width":"128"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1353957744, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1353981504, "details":[{"type":"table", "Width":"32"}]}, {"from":1351703632, "to":1352197392, "details":[{"type":"table", "Width":"32"}]}, {"from":1360955392, "to":1361655024, "details":[{"type":"table", "Width":"1"}]}, {"from":1351703632, "to":1351703632, "details":[{"type":"table", "Width":"1"}]}, {"from":1351703632, "to":1361654464, "details":[{"type":"table", "Width":"1"}]}, {"from":1351703632, "to":1361655024, "details":[{"type":"table", "Width":"1"}]}, {"from":1361654464, "to":1353050032, "details":[{"type":"table", "Width":"1"}]}, {"from":1361654464, "to":1353957744, "details":[{"type":"table", "Width":"1"}]}, {"from":1361654464, "to":1360007600, "details":[{"type":"table", "Width":"1"}]}, {"from":1361655024, "to":1360007600, "details":[{"type":"table", "Width":"1"}]}]}, "1349435280":{"nodes":[{"name":"Input", "id":1351561024, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"maxpool2d.B3"}], "type":"inst"}, {"name":"Select", "id":1352595392, "start":"3.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"output_size", "id":1352619584, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":1352684528, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Compare", "id":1352707664, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":1353053648, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"ST", "id":1353055904, "start":"1.00", "end":"3.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"+", "id":1353820320, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"output_size", "id":1353820944, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1353864112, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"+", "id":1359984912, "start":"0.00", "end":"0.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Or", "id":1361646656, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Compare", "id":1361679472, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"And", "id":1361680784, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Select", "id":1361681488, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}], "links":[{"from":1351561024, "to":1353820320, "details":[{"type":"table", "Width":"32"}]}, {"from":1351561024, "to":1361681488, "details":[{"type":"table", "Width":"32"}]}, {"from":1351561024, "to":1353055904, "details":[{"type":"table", "Width":"1"}]}, {"from":1352619584, "to":1352707664, "details":[{"type":"table", "Width":"32"}]}, {"from":1352684528, "to":1353864112, "details":[{"type":"table", "Width":"32"}]}, {"from":1351561024, "to":1353053648, "details":[{"type":"table", "Width":"1"}]}, {"from":1351561024, "to":1361680784, "details":[{"type":"table", "Width":"1"}]}, {"from":1352707664, "to":1353053648, "details":[{"type":"table", "Width":"1"}]}, {"from":1353053648, "to":1352595392, "details":[{"type":"table", "Width":"1"}]}, {"from":1353053648, "to":1361646656, "details":[{"type":"table", "Width":"1"}]}, {"from":1353053648, "to":1361681488, "details":[{"type":"table", "Width":"1"}]}, {"from":1351561024, "to":1353055904, "details":[{"type":"table", "Width":"32"}]}, {"from":1351561024, "to":1352684528, "details":[{"type":"table", "Width":"32"}]}, {"from":1351561024, "to":1359984912, "details":[{"type":"table", "Width":"32"}]}, {"from":1353820320, "to":1361679472, "details":[{"type":"table", "Width":"32"}]}, {"from":1353820320, "to":1361681488, "details":[{"type":"table", "Width":"32"}]}, {"from":1353820944, "to":1361679472, "details":[{"type":"table", "Width":"32"}]}, {"from":1353864112, "to":1353055904, "details":[{"type":"table", "Width":"64"}]}, {"from":1359984912, "to":1352595392, "details":[{"type":"table", "Width":"32"}]}, {"from":1359984912, "to":1352707664, "details":[{"type":"table", "Width":"32"}]}, {"from":1361679472, "to":1361680784, "details":[{"type":"table", "Width":"1"}]}, {"from":1361680784, "to":1361646656, "details":[{"type":"table", "Width":"1"}]}, {"from":1351561024, "to":1353864112, "details":[{"type":"table", "Width":"64"}]}, {"from":1351561024, "to":1352684528, "details":[{"type":"table", "Width":"32"}]}]}, "1349447424":{"nodes":[{"name":"Cluster 0", "id":1351377744, "start":"1.00", "end":"12.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_maxpool2ds_c0_enter_maxpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"Logic", "id":1351384224, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"8"}], "type":"inst"}, {"name":"Exit", "id":1351540304, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}], "links":[{"from":1351384224, "to":1351540304}]}};
var scheduleJSON={"1349423928":{"nodes":[{"name":"maxpool2d.B0", "id":1349447424, "start":"0", "end":"12", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":1351377744, "start":"1", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_maxpool2ds_c0_enter_maxpool2d1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"11"}], "type":"cluster", "children":[{"name":"output_size", "id":1352612720, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":1361684736, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"*", "id":1361685088, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"input_size", "id":1353632560, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":1352778640, "start":"2", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"*", "id":1352778992, "start":"5", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"5", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"output_size", "id":1353633504, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Compare", "id":1353745200, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Xor", "id":1354312688, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"input_im", "id":1360013744, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1353606976, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":12}]], "type":"inst"}, {"name":"output_im", "id":1361649776, "start":"0", "end":"9", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_im\'", "Start Cycle":"0", "Latency":"9"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":1360008496, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":13}]], "type":"inst"}, {"name":"Exit", "id":1360703872, "start":"9", "end":"12", "details":[{"type":"table", "Start Cycle":"9", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"maxpool2d.B1", "id":1349430864, "start":"12", "end":"20", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"<<", "id":1353982672, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Cluster 1", "id":1351672048, "start":"13", "end":"20", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond12_preheader_lr_ph_maxpool2ds_c0_enter2422_maxpool2d2", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"output_size", "id":1361635136, "start":"12", "end":"14", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":1353916176, "start":"14", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Exit", "id":1361633296, "start":"17", "end":"20", "details":[{"type":"table", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"<<", "id":1353987968, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}]}, {"name":"maxpool2d.B3", "id":1349431024, "start":"20", "end":"178", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"+", "id":1353981504, "start":"177", "end":"177", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Compare", "id":1360955392, "start":"177", "end":"178", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"157", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"And", "id":1361655024, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"158", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"+", "id":1353982112, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Compare", "id":1352772096, "start":"177", "end":"177", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"And", "id":1361654464, "start":"177", "end":"177", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"157", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Or", "id":1360007600, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"158", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Select", "id":1353957744, "start":"177", "end":"178", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"157", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":25}]], "type":"inst"}, {"name":"Select", "id":1353050032, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"158", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":28}]], "type":"inst"}, {"name":"Cluster 2", "id":1352190448, "start":"21", "end":"30", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond17_preheader_maxpool2ds_c0_enter3023_maxpool2d3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"+", "id":1364066048, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"input_size", "id":1364066400, "start":"20", "end":"22", "details":[{"type":"table", "Instruction":"Input Synchronization for \'input_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"*", "id":1354296128, "start":"22", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"2", "Latency":"3"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":1354296480, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":1354296832, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1354297536, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Exit", "id":1359993952, "start":"27", "end":"30", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"128", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":1354124736, "start":"30", "end":"174", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"10", "Latency":"144"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}, {"name":"Cluster 3", "id":1352358848, "start":"174", "end":"178", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_cond17_preheader_maxpool2ds_c1_enter_maxpool2d11", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"154", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"FP Compare", "id":1364055872, "start":"174", "end":"175", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Start Cycle":"154", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":31}]], "type":"inst"}, {"name":"Select", "id":1364056224, "start":"175", "end":"175", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"155", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":31}]], "type":"inst"}, {"name":"Exit", "id":1354058560, "start":"175", "end":"178", "details":[{"type":"table", "Start Cycle":"155", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"maxpool2d.B4", "id":1349435280, "start":"178", "end":"181", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"output_size", "id":1353820944, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":1359984912, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"+", "id":1352684528, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1353864112, "start":"179", "end":"179", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"output_size", "id":1352619584, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"Input Synchronization for \'output_size\'", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1352707664, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"And", "id":1353053648, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"Select", "id":1352595392, "start":"181", "end":"181", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":18}]], "type":"inst"}, {"name":"ST", "id":1353055904, "start":"179", "end":"181", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"2"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}, {"name":"+", "id":1353820320, "start":"180", "end":"180", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Select", "id":1361681488, "start":"180", "end":"181", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Compare", "id":1361679472, "start":"180", "end":"181", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"And", "id":1361680784, "start":"181", "end":"181", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}, {"name":"Or", "id":1361646656, "start":"181", "end":"181", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":16}]], "type":"inst"}]}, {"name":"maxpool2d.B2", "id":1349430944, "start":"181", "end":"181", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":1361679472, "to":1361680784}, {"from":1353864112, "to":1353055904}, {"from":1352619584, "to":1352707664}, {"from":1359984912, "to":1352595392}, {"from":1359984912, "to":1352707664}, {"from":1353820944, "to":1361679472}, {"from":1349435280, "to":1349430864}, {"from":1349435280, "to":1349430944}, {"from":1364056224, "to":1354058560}, {"from":1364055872, "to":1364056224}, {"from":1352707664, "to":1353053648}, {"from":1354297536, "to":1359993952}, {"from":1354296832, "to":1354297536}, {"from":1352684528, "to":1353864112}, {"from":1354296128, "to":1354296480}, {"from":1352778992, "to":1353606976}, {"from":1353606976, "to":1360703872}, {"from":1360013744, "to":1353606976}, {"from":1353745200, "to":1354312688}, {"from":1353745200, "to":1360703872}, {"from":1354312688, "to":1360703872}, {"from":1361635136, "to":1353916176}, {"from":1361649776, "to":1360008496}, {"from":1349430864, "to":1349431024}, {"from":1354296480, "to":1354296832}, {"from":1360008496, "to":1360703872}, {"from":1352772096, "to":1361654464}, {"from":1349431024, "to":1349435280}, {"from":1361654464, "to":1353050032}, {"from":1361654464, "to":1353957744}, {"from":1361654464, "to":1360007600}, {"from":1353633504, "to":1353745200}, {"from":1349447424, "to":1349430864}, {"from":1353053648, "to":1352595392}, {"from":1353053648, "to":1361646656}, {"from":1353053648, "to":1361681488}, {"from":1353632560, "to":1352778640}, {"from":1352778640, "to":1352778992}, {"from":1352612720, "to":1361684736}, {"from":1361680784, "to":1361646656}, {"from":1361684736, "to":1361685088}, {"from":1361685088, "to":1360008496}, {"from":1354124736, "to":1352358848}, {"from":1360955392, "to":1361655024}, {"from":1353916176, "to":1361633296}, {"from":1353981504, "to":1353957744}, {"from":1353981504, "to":1360955392}, {"from":1361655024, "to":1360007600}, {"from":1353820320, "to":1361679472}, {"from":1353820320, "to":1361681488}, {"from":1353982112, "to":1352772096}, {"from":1353982112, "to":1353050032}, {"from":1352190448, "to":1354124736}, {"from":1364066048, "to":1354296128}, {"from":1364066400, "to":1354296128}]}};
var bottleneckJSON={"bottlenecks":[]};
var gmvJSON={"nodes":[{"name":"DDR", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"2048 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR_Width (bits)":"512"}], "type":"memsys", "children":[{"name":"channel 0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"19200.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"19200.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}, {"name":"Write Interconnect", "id":8, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"1"}], "type":"bb"}, {"name":"Read Interconnect", "id":6, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"1"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":7, "details":[{"type":"table", "User specified num-reorder flag":"1"}], "type":"memsys", "children":[{"name":"Bus 0", "id":13, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":9, "parent":"1", "type":"bb", "children":[{"name":"LD", "id":10, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"10", "Latency":"143 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":30}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":11, "parent":"1", "type":"bb", "children":[{"name":"ST", "id":12, "kwidth":"32", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"1", "Latency":"2 cycles", "Width":"32 bits", "DDR_Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/maxpool/maxpool_NDRange.cl", "line":36}]], "type":"inst"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":6, "to":5}, {"from":8, "to":5}, {"from":5, "to":2}, {"from":10, "to":6}, {"from":12, "to":8}, {"from":2, "to":13}, {"from":13, "to":10, "reverse":1}]};
