
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003789                       # Number of seconds simulated
sim_ticks                                  3789358230                       # Number of ticks simulated
final_tick                               530781796842                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156289                       # Simulator instruction rate (inst/s)
host_op_rate                                   197331                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 292910                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889944                       # Number of bytes of host memory used
host_seconds                                 12936.92                       # Real time elapsed on the host
sim_insts                                  2021893995                       # Number of instructions simulated
sim_ops                                    2552855516                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       166656                       # Number of bytes read from this memory
system.physmem.bytes_read::total               755200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9728                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       140288                       # Number of bytes written to this memory
system.physmem.bytes_written::total            140288                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1302                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5900                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1096                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1096                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1351152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    152747765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1216037                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43980007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               199294961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1351152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1216037                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2567189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37021572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37021572                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37021572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1351152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    152747765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1216037                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43980007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              236316533                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 9087191                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3151173                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556374                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215121                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1293895                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1236658                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335398                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9287                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3297708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17352486                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3151173                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1572056                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3662367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1131744                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        666471                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1624138                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8538292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.506118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.319216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4875925     57.11%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          228855      2.68%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          258943      3.03%     62.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          475447      5.57%     68.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215691      2.53%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          329537      3.86%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          181138      2.12%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154443      1.81%     78.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1818313     21.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8538292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.346771                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.909554                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479957                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       618170                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3494789                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35735                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        909640                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       536107                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2087                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20660752                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4904                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        909640                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3670633                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         163584                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       191477                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3335596                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       267357                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19844787                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5811                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142860                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2331                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27795054                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92439133                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92439133                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060667                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10734379                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4196                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2539                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           680161                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1852538                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13259                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       278878                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18640470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4203                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         15001545                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30386                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6312769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18893620                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          832                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8538292                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.756973                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.921783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3044876     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1800012     21.08%     56.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1212526     14.20%     70.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       846803      9.92%     80.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       712108      8.34%     89.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380141      4.45%     93.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       380494      4.46%     98.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        86685      1.02%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74647      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8538292                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108601     76.42%     76.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15411     10.84%     87.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18088     12.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12505802     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212316      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1495190      9.97%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786587      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      15001545                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.650845                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142103                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38713868                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24957590                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14563049                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15143648                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29445                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       727196                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          160                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239267                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        909640                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63028                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9247                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18644678                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65698                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1852538                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944483                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2522                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          160                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127144                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       250622                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14714708                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1394561                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       286834                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148903                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2083139                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754342                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.619280                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14574474                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14563049                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9531134                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26749943                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.602591                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356305                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6363069                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3371                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217860                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7628652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609942                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.157123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3070730     40.25%     40.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050406     26.88%     67.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842278     11.04%     78.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419729      5.50%     83.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428221      5.61%     89.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       167096      2.19%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183702      2.41%     93.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94956      1.24%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371534      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7628652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765816                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064713                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249906                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371534                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25901707                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38200027                       # The number of ROB writes
system.switch_cpus0.timesIdled                   6332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 548899                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.908719                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.908719                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.100450                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.100450                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66149821                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20132716                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19109089                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3364                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 9087191                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3322131                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2706563                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       224952                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1351905                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1292384                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          350825                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9966                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3482222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18134626                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3322131                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1643209                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              4020173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1157052                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        591706                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1706124                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9024178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.485783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.318366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5004005     55.45%     55.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          418793      4.64%     60.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          415191      4.60%     64.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          514317      5.70%     70.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          157559      1.75%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          202766      2.25%     74.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          170243      1.89%     76.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          155936      1.73%     78.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1985368     22.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9024178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.365584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995625                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3651615                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       563335                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3843350                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        36147                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        929727                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       562045                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21622318                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1919                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        929727                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3816434                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          52700                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       319770                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3712342                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       193202                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20883681                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119148                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        52357                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29326209                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     97300700                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     97300700                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18201162                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11125043                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3828                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2019                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           532064                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1933740                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1002813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9272                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       327677                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19629645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3849                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15805685                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        33087                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6546466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19769154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9024178                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751482                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.907840                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3263396     36.16%     36.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1852392     20.53%     56.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1248324     13.83%     70.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       864607      9.58%     80.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       854411      9.47%     89.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       411122      4.56%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       393288      4.36%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        63262      0.70%     99.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73376      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9024178                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100758     75.77%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16789     12.63%     88.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15425     11.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13210721     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197905      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1805      0.01%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1564351      9.90%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       830903      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15805685                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739337                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132972                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008413                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40801607                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26180093                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15365467                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15938657                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        19532                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       745975                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       248658                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        929727                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          28928                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4492                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19633499                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1933740                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1002813                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2008                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       136306                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       126685                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       262991                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15533574                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1460659                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       272111                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2264188                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2218553                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            803529                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709392                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15383475                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15365467                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9976514                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28153892                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690893                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354356                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10587195                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13050589                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6582943                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3690                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       226600                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8094451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.612288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.156124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3241851     40.05%     40.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2185736     27.00%     67.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       889102     10.98%     78.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       483367      5.97%     84.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       424064      5.24%     89.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       173170      2.14%     91.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       194506      2.40%     93.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       113834      1.41%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       388821      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8094451                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10587195                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13050589                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1941919                       # Number of memory references committed
system.switch_cpus1.commit.loads              1187765                       # Number of loads committed
system.switch_cpus1.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1893790                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11748199                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       269750                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       388821                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27338980                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40197717                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  63013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10587195                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13050589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10587195                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858319                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858319                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.165068                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.165068                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69726104                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21360145                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19971844                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3684                       # number of misc regfile writes
system.l20.replacements                          4565                       # number of replacements
system.l20.tagsinuse                      1022.990957                       # Cycle average of tags in use
system.l20.total_refs                           18773                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5589                       # Sample count of references to valid blocks.
system.l20.avg_refs                          3.358919                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            8.241438                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.577619                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   735.275643                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           269.896257                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008048                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.009353                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.718043                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.263571                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999015                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2986                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2990                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             851                       # number of Writeback hits
system.l20.Writeback_hits::total                  851                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           49                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   49                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3035                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3039                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3035                       # number of overall hits
system.l20.overall_hits::total                   3039                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4508                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4548                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           14                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 14                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4562                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4562                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4336946                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    420975381                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      425312327                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1283877                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1283877                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4336946                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    422259258                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       426596204                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4336946                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    422259258                       # number of overall miss cycles
system.l20.overall_miss_latency::total      426596204                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7494                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7538                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          851                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              851                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7557                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7557                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.601548                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.603343                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.222222                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.222222                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.598386                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.600184                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.598386                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.600184                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 108423.650000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93384.068545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 93516.342788                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 91705.500000                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 91705.500000                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 108423.650000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93378.871738                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 93510.785620                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 108423.650000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93378.871738                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 93510.785620                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 569                       # number of writebacks
system.l20.writebacks::total                      569                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4508                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4548                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           14                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            14                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4562                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4562                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4040496                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    387468055                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    391508551                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1178732                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1178732                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4040496                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    388646787                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    392687283                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4040496                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    388646787                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    392687283                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.601548                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.603343                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.222222                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.598386                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.600184                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.598386                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.600184                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 101012.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85951.210071                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86083.674362                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 84195.142857                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 84195.142857                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 101012.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85945.773330                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86077.878781                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 101012.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85945.773330                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86077.878781                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1338                       # number of replacements
system.l21.tagsinuse                      1022.970579                       # Cycle average of tags in use
system.l21.total_refs                           62361                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2362                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.401778                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.972859                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    17.944845                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   475.500847                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           518.552027                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010716                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.017524                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.464356                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.506398                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998995                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2714                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2715                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             876                       # number of Writeback hits
system.l21.Writeback_hits::total                  876                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2755                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2756                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2755                       # number of overall hits
system.l21.overall_hits::total                   2756                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1302                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1338                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1302                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1338                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1302                       # number of overall misses
system.l21.overall_misses::total                 1338                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4463034                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    111295468                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      115758502                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4463034                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    111295468                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       115758502                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4463034                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    111295468                       # number of overall miss cycles
system.l21.overall_miss_latency::total      115758502                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4016                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4053                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          876                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              876                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4057                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4094                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4057                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4094                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.324203                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.330126                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.320927                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.326820                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.320927                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.326820                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 123973.166667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 85480.390169                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 86516.070254                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 123973.166667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 85480.390169                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 86516.070254                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 123973.166667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 85480.390169                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 86516.070254                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 527                       # number of writebacks
system.l21.writebacks::total                      527                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1302                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1338                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1302                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1338                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1302                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1338                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4186544                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    101136232                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    105322776                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4186544                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    101136232                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    105322776                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4186544                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    101136232                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    105322776                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.324203                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.330126                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.320927                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.326820                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.320927                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.326820                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 116292.888889                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77677.597542                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 78716.573991                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 116292.888889                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 77677.597542                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 78716.573991                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 116292.888889                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 77677.597542                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 78716.573991                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               513.941379                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001632800                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1941148.837209                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.941379                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067214                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.823624                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1624073                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1624073                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1624073                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1624073                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1624073                       # number of overall hits
system.cpu0.icache.overall_hits::total        1624073                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           65                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           65                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           65                       # number of overall misses
system.cpu0.icache.overall_misses::total           65                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7121245                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7121245                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7121245                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7121245                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7121245                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7121245                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1624138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1624138                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1624138                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1624138                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1624138                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1624138                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000040                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 109557.615385                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 109557.615385                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 109557.615385                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 109557.615385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 109557.615385                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 109557.615385                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           21                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           21                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           21                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4622107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4622107                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4622107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4622107                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4622107                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4622107                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105047.886364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105047.886364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105047.886364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105047.886364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105047.886364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105047.886364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7557                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164581765                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7813                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21065.117752                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.477573                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.522427                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888584                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111416                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1086929                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1086929                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701563                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2444                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2444                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1682                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1682                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1788492                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1788492                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1788492                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1788492                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15338                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15338                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          216                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          216                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15554                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15554                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15554                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15554                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1035193688                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1035193688                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8978614                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8978614                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1044172302                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1044172302                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1044172302                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1044172302                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1102267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1102267                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1804046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1804046                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1804046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1804046                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013915                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013915                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000308                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008622                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008622                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008622                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008622                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 67492.090755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67492.090755                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41567.657407                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41567.657407                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 67132.075479                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67132.075479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 67132.075479                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67132.075479                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          851                       # number of writebacks
system.cpu0.dcache.writebacks::total              851                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7844                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7844                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          153                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          153                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7997                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7494                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7557                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7557                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7557                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    451537512                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    451537512                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2567340                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2567340                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    454104852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    454104852                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    454104852                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    454104852                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004189                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004189                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004189                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004189                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 60253.204163                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 60253.204163                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 40751.428571                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40751.428571                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 60090.624851                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60090.624851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 60090.624851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60090.624851                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               502.636427                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1003021647                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1986181.479208                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.636427                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055507                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.805507                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1706078                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1706078                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1706078                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1706078                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1706078                       # number of overall hits
system.cpu1.icache.overall_hits::total        1706078                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.cpu1.icache.overall_misses::total           46                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5367821                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5367821                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5367821                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5367821                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5367821                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5367821                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1706124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1706124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1706124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1706124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1706124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1706124                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 116691.760870                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 116691.760870                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 116691.760870                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 116691.760870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 116691.760870                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 116691.760870                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4561739                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4561739                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4561739                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4561739                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4561739                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4561739                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123290.243243                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 123290.243243                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 123290.243243                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 123290.243243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 123290.243243                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 123290.243243                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4057                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148208357                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4313                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34363.171111                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.650121                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.349879                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.858008                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.141992                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1145164                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1145164                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       750181                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        750181                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1949                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1949                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1842                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1842                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1895345                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1895345                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1895345                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1895345                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7983                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7983                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8155                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8155                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8155                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8155                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    355895015                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    355895015                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5934082                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5934082                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    361829097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    361829097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    361829097                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    361829097                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1153147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1153147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       750353                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       750353                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1842                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1903500                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1903500                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1903500                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1903500                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006923                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006923                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000229                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000229                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004284                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004284                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004284                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004284                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44581.612802                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44581.612802                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34500.476744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34500.476744                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44368.987983                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44368.987983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44368.987983                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44368.987983                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          876                       # number of writebacks
system.cpu1.dcache.writebacks::total              876                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3967                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3967                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          131                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         4098                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4098                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         4098                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4098                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4016                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4016                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4057                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4057                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4057                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    137284671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    137284671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       983865                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       983865                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    138268536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    138268536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    138268536                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    138268536                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002131                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002131                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002131                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002131                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 34184.430030                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34184.430030                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23996.707317                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23996.707317                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 34081.473010                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34081.473010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 34081.473010                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34081.473010                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
