
C:\Users\18301088\Desktop\Demo2.5\Debug\Demo2.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026ac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002834  08002834  00012834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800286c  0800286c  0001286c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002870  08002870  00012870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08002874  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
  7 .bss          000002ac  20000004  20000004  00020004  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002b0  200002b0  00020004  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013581  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002448  00000000  00000000  000335b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005c5a  00000000  00000000  000359fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008c8  00000000  00000000  0003b658  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000878  00000000  00000000  0003bf20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001d1bf  00000000  00000000  0003c798  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000894b  00000000  00000000  00059957  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000a2765  00000000  00000000  000622a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00104a07  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001624  00000000  00000000  00104a84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800281c 	.word	0x0800281c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	0800281c 	.word	0x0800281c

080001c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 80001cc:	4b07      	ldr	r3, [pc, #28]	; (80001ec <HAL_InitTick+0x24>)
 80001ce:	6818      	ldr	r0, [r3, #0]
 80001d0:	4b07      	ldr	r3, [pc, #28]	; (80001f0 <HAL_InitTick+0x28>)
 80001d2:	fba3 3000 	umull	r3, r0, r3, r0
 80001d6:	0980      	lsrs	r0, r0, #6
 80001d8:	f000 fe84 	bl	8000ee4 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 80001dc:	2200      	movs	r2, #0
 80001de:	4621      	mov	r1, r4
 80001e0:	f04f 30ff 	mov.w	r0, #4294967295
 80001e4:	f000 fe40 	bl	8000e68 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80001e8:	2000      	movs	r0, #0
 80001ea:	bd10      	pop	{r4, pc}
 80001ec:	20000000 	.word	0x20000000
 80001f0:	10624dd3 	.word	0x10624dd3

080001f4 <HAL_Init>:
{
 80001f4:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001f6:	4a07      	ldr	r2, [pc, #28]	; (8000214 <HAL_Init+0x20>)
 80001f8:	6813      	ldr	r3, [r2, #0]
 80001fa:	f043 0310 	orr.w	r3, r3, #16
 80001fe:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000200:	2003      	movs	r0, #3
 8000202:	f000 fe1f 	bl	8000e44 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000206:	2000      	movs	r0, #0
 8000208:	f7ff ffde 	bl	80001c8 <HAL_InitTick>
  HAL_MspInit();
 800020c:	f002 f9d2 	bl	80025b4 <HAL_MspInit>
}
 8000210:	2000      	movs	r0, #0
 8000212:	bd08      	pop	{r3, pc}
 8000214:	40022000 	.word	0x40022000

08000218 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000218:	4a02      	ldr	r2, [pc, #8]	; (8000224 <HAL_IncTick+0xc>)
 800021a:	6813      	ldr	r3, [r2, #0]
 800021c:	3301      	adds	r3, #1
 800021e:	6013      	str	r3, [r2, #0]
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop
 8000224:	2000002c 	.word	0x2000002c

08000228 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000228:	4b01      	ldr	r3, [pc, #4]	; (8000230 <HAL_GetTick+0x8>)
 800022a:	6818      	ldr	r0, [r3, #0]
}
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	2000002c 	.word	0x2000002c

08000234 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8000234:	4770      	bx	lr

08000236 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000236:	4770      	bx	lr

08000238 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8000238:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 800023a:	6802      	ldr	r2, [r0, #0]
 800023c:	6893      	ldr	r3, [r2, #8]
 800023e:	f003 0303 	and.w	r3, r3, #3
 8000242:	2b01      	cmp	r3, #1
 8000244:	d011      	beq.n	800026a <ADC_Disable+0x32>
 8000246:	2300      	movs	r3, #0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d037      	beq.n	80002bc <ADC_Disable+0x84>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800024c:	6893      	ldr	r3, [r2, #8]
 800024e:	f003 030d 	and.w	r3, r3, #13
 8000252:	2b01      	cmp	r3, #1
 8000254:	d011      	beq.n	800027a <ADC_Disable+0x42>
      __HAL_ADC_DISABLE(hadc);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000256:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000258:	f043 0310 	orr.w	r3, r3, #16
 800025c:	6443      	str	r3, [r0, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800025e:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000260:	f043 0301 	orr.w	r3, r3, #1
 8000264:	6483      	str	r3, [r0, #72]	; 0x48
      
      return HAL_ERROR;
 8000266:	2001      	movs	r0, #1
 8000268:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800026a:	6813      	ldr	r3, [r2, #0]
 800026c:	f013 0f01 	tst.w	r3, #1
 8000270:	d101      	bne.n	8000276 <ADC_Disable+0x3e>
 8000272:	2300      	movs	r3, #0
 8000274:	e7e8      	b.n	8000248 <ADC_Disable+0x10>
 8000276:	2301      	movs	r3, #1
 8000278:	e7e6      	b.n	8000248 <ADC_Disable+0x10>
 800027a:	4604      	mov	r4, r0
      __HAL_ADC_DISABLE(hadc);
 800027c:	6893      	ldr	r3, [r2, #8]
 800027e:	f043 0302 	orr.w	r3, r3, #2
 8000282:	6093      	str	r3, [r2, #8]
 8000284:	6803      	ldr	r3, [r0, #0]
 8000286:	2203      	movs	r2, #3
 8000288:	601a      	str	r2, [r3, #0]
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 800028a:	f7ff ffcd 	bl	8000228 <HAL_GetTick>
 800028e:	4605      	mov	r5, r0
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000290:	6823      	ldr	r3, [r4, #0]
 8000292:	689b      	ldr	r3, [r3, #8]
 8000294:	f013 0f01 	tst.w	r3, #1
 8000298:	d00e      	beq.n	80002b8 <ADC_Disable+0x80>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800029a:	f7ff ffc5 	bl	8000228 <HAL_GetTick>
 800029e:	1b40      	subs	r0, r0, r5
 80002a0:	2802      	cmp	r0, #2
 80002a2:	d9f5      	bls.n	8000290 <ADC_Disable+0x58>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80002a4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80002a6:	f043 0310 	orr.w	r3, r3, #16
 80002aa:	6463      	str	r3, [r4, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002ac:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	64a3      	str	r3, [r4, #72]	; 0x48
        
        return HAL_ERROR;
 80002b4:	2001      	movs	r0, #1
 80002b6:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80002b8:	2000      	movs	r0, #0
 80002ba:	bd38      	pop	{r3, r4, r5, pc}
 80002bc:	2000      	movs	r0, #0
}
 80002be:	bd38      	pop	{r3, r4, r5, pc}

080002c0 <ADC_Enable>:
{
 80002c0:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002c2:	6802      	ldr	r2, [r0, #0]
 80002c4:	6893      	ldr	r3, [r2, #8]
 80002c6:	f003 0303 	and.w	r3, r3, #3
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d010      	beq.n	80002f0 <ADC_Enable+0x30>
 80002ce:	2300      	movs	r3, #0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d133      	bne.n	800033c <ADC_Enable+0x7c>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80002d4:	6891      	ldr	r1, [r2, #8]
 80002d6:	4b1a      	ldr	r3, [pc, #104]	; (8000340 <ADC_Enable+0x80>)
 80002d8:	4219      	tst	r1, r3
 80002da:	d011      	beq.n	8000300 <ADC_Enable+0x40>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80002dc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80002de:	f043 0310 	orr.w	r3, r3, #16
 80002e2:	6443      	str	r3, [r0, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002e4:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6483      	str	r3, [r0, #72]	; 0x48
      return HAL_ERROR;
 80002ec:	2001      	movs	r0, #1
 80002ee:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80002f0:	6813      	ldr	r3, [r2, #0]
 80002f2:	f013 0f01 	tst.w	r3, #1
 80002f6:	d101      	bne.n	80002fc <ADC_Enable+0x3c>
 80002f8:	2300      	movs	r3, #0
 80002fa:	e7e9      	b.n	80002d0 <ADC_Enable+0x10>
 80002fc:	2301      	movs	r3, #1
 80002fe:	e7e7      	b.n	80002d0 <ADC_Enable+0x10>
 8000300:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8000302:	6893      	ldr	r3, [r2, #8]
 8000304:	f043 0301 	orr.w	r3, r3, #1
 8000308:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 800030a:	f7ff ff8d 	bl	8000228 <HAL_GetTick>
 800030e:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000310:	6823      	ldr	r3, [r4, #0]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	f013 0f01 	tst.w	r3, #1
 8000318:	d10e      	bne.n	8000338 <ADC_Enable+0x78>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800031a:	f7ff ff85 	bl	8000228 <HAL_GetTick>
 800031e:	1b40      	subs	r0, r0, r5
 8000320:	2802      	cmp	r0, #2
 8000322:	d9f5      	bls.n	8000310 <ADC_Enable+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000324:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000326:	f043 0310 	orr.w	r3, r3, #16
 800032a:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800032c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800032e:	f043 0301 	orr.w	r3, r3, #1
 8000332:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000334:	2001      	movs	r0, #1
 8000336:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8000338:	2000      	movs	r0, #0
 800033a:	bd38      	pop	{r3, r4, r5, pc}
 800033c:	2000      	movs	r0, #0
}
 800033e:	bd38      	pop	{r3, r4, r5, pc}
 8000340:	8000003f 	.word	0x8000003f

08000344 <HAL_ADC_Init>:
{
 8000344:	b530      	push	{r4, r5, lr}
 8000346:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 8000348:	2300      	movs	r3, #0
 800034a:	9300      	str	r3, [sp, #0]
  if(hadc == NULL)
 800034c:	2800      	cmp	r0, #0
 800034e:	f000 80fb 	beq.w	8000548 <HAL_ADC_Init+0x204>
 8000352:	4604      	mov	r4, r0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000354:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000356:	f013 0f10 	tst.w	r3, #16
 800035a:	d151      	bne.n	8000400 <HAL_ADC_Init+0xbc>
    if (hadc->State == HAL_ADC_STATE_RESET)
 800035c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800035e:	b1ab      	cbz	r3, 800038c <HAL_ADC_Init+0x48>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000360:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000362:	6823      	ldr	r3, [r4, #0]
 8000364:	689a      	ldr	r2, [r3, #8]
 8000366:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800036a:	d003      	beq.n	8000374 <HAL_ADC_Init+0x30>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800036c:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800036e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8000372:	d046      	beq.n	8000402 <HAL_ADC_Init+0xbe>
      ADC_STATE_CLR_SET(hadc->State,
 8000374:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000376:	f023 0312 	bic.w	r3, r3, #18
 800037a:	f043 0310 	orr.w	r3, r3, #16
 800037e:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000380:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000382:	f043 0301 	orr.w	r3, r3, #1
 8000386:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 8000388:	2001      	movs	r0, #1
 800038a:	e03a      	b.n	8000402 <HAL_ADC_Init+0xbe>
      ADC_CLEAR_ERRORCODE(hadc);
 800038c:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 800038e:	6503      	str	r3, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8000390:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8000392:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8000396:	f002 f94b 	bl	8002630 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800039a:	6823      	ldr	r3, [r4, #0]
 800039c:	689b      	ldr	r3, [r3, #8]
 800039e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80003a2:	d001      	beq.n	80003a8 <HAL_ADC_Init+0x64>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80003a4:	2000      	movs	r0, #0
 80003a6:	e7dc      	b.n	8000362 <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 80003a8:	4620      	mov	r0, r4
 80003aa:	f7ff ff45 	bl	8000238 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80003ae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80003b0:	f013 0f10 	tst.w	r3, #16
 80003b4:	d1d5      	bne.n	8000362 <HAL_ADC_Init+0x1e>
 80003b6:	2800      	cmp	r0, #0
 80003b8:	d1d3      	bne.n	8000362 <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 80003ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80003bc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003c0:	f023 0302 	bic.w	r3, r3, #2
 80003c4:	f043 0302 	orr.w	r3, r3, #2
 80003c8:	6463      	str	r3, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80003ca:	6822      	ldr	r2, [r4, #0]
 80003cc:	6893      	ldr	r3, [r2, #8]
 80003ce:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80003d2:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80003d4:	6822      	ldr	r2, [r4, #0]
 80003d6:	6893      	ldr	r3, [r2, #8]
 80003d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003dc:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80003de:	4b5b      	ldr	r3, [pc, #364]	; (800054c <HAL_ADC_Init+0x208>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	4a5b      	ldr	r2, [pc, #364]	; (8000550 <HAL_ADC_Init+0x20c>)
 80003e4:	fba2 2303 	umull	r2, r3, r2, r3
 80003e8:	0c9b      	lsrs	r3, r3, #18
 80003ea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80003ee:	005a      	lsls	r2, r3, #1
 80003f0:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 80003f2:	9b00      	ldr	r3, [sp, #0]
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d0b4      	beq.n	8000362 <HAL_ADC_Init+0x1e>
            wait_loop_index--;
 80003f8:	9b00      	ldr	r3, [sp, #0]
 80003fa:	3b01      	subs	r3, #1
 80003fc:	9300      	str	r3, [sp, #0]
 80003fe:	e7f8      	b.n	80003f2 <HAL_ADC_Init+0xae>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000400:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000402:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000404:	f013 0f10 	tst.w	r3, #16
 8000408:	f040 8095 	bne.w	8000536 <HAL_ADC_Init+0x1f2>
 800040c:	2800      	cmp	r0, #0
 800040e:	f040 8092 	bne.w	8000536 <HAL_ADC_Init+0x1f2>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000412:	6822      	ldr	r2, [r4, #0]
 8000414:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8000416:	f013 0304 	ands.w	r3, r3, #4
 800041a:	f040 808c 	bne.w	8000536 <HAL_ADC_Init+0x1f2>
    ADC_STATE_CLR_SET(hadc->State,
 800041e:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000420:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8000424:	f041 0102 	orr.w	r1, r1, #2
 8000428:	6461      	str	r1, [r4, #68]	; 0x44
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800042a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800042e:	d055      	beq.n	80004dc <HAL_ADC_Init+0x198>
 8000430:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8000434:	9101      	str	r1, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000436:	6891      	ldr	r1, [r2, #8]
 8000438:	f001 0103 	and.w	r1, r1, #3
 800043c:	2901      	cmp	r1, #1
 800043e:	d050      	beq.n	80004e2 <HAL_ADC_Init+0x19e>
 8000440:	2200      	movs	r2, #0
 8000442:	b972      	cbnz	r2, 8000462 <HAL_ADC_Init+0x11e>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000444:	9d01      	ldr	r5, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000446:	b12d      	cbz	r5, 8000454 <HAL_ADC_Init+0x110>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000448:	68a9      	ldr	r1, [r5, #8]
 800044a:	f001 0103 	and.w	r1, r1, #3
 800044e:	2901      	cmp	r1, #1
 8000450:	d04f      	beq.n	80004f2 <HAL_ADC_Init+0x1ae>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000452:	b932      	cbnz	r2, 8000462 <HAL_ADC_Init+0x11e>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000454:	493f      	ldr	r1, [pc, #252]	; (8000554 <HAL_ADC_Init+0x210>)
 8000456:	688a      	ldr	r2, [r1, #8]
 8000458:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800045c:	6865      	ldr	r5, [r4, #4]
 800045e:	432a      	orrs	r2, r5
 8000460:	608a      	str	r2, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000462:	69e2      	ldr	r2, [r4, #28]
 8000464:	0351      	lsls	r1, r2, #13
 8000466:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8000468:	2d01      	cmp	r5, #1
 800046a:	d001      	beq.n	8000470 <HAL_ADC_Init+0x12c>
 800046c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000470:	430b      	orrs	r3, r1
 8000472:	68e1      	ldr	r1, [r4, #12]
 8000474:	430b      	orrs	r3, r1
 8000476:	68a1      	ldr	r1, [r4, #8]
 8000478:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800047a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800047c:	2901      	cmp	r1, #1
 800047e:	d03e      	beq.n	80004fe <HAL_ADC_Init+0x1ba>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000480:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000482:	2a01      	cmp	r2, #1
 8000484:	d002      	beq.n	800048c <HAL_ADC_Init+0x148>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000486:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8000488:	430a      	orrs	r2, r1
 800048a:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800048c:	6822      	ldr	r2, [r4, #0]
 800048e:	6891      	ldr	r1, [r2, #8]
 8000490:	f011 0f0c 	tst.w	r1, #12
 8000494:	d10b      	bne.n	80004ae <HAL_ADC_Init+0x16a>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000496:	68d1      	ldr	r1, [r2, #12]
 8000498:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800049c:	f021 0102 	bic.w	r1, r1, #2
 80004a0:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80004a2:	69a1      	ldr	r1, [r4, #24]
 80004a4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80004a6:	0052      	lsls	r2, r2, #1
 80004a8:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80004ac:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 80004ae:	6821      	ldr	r1, [r4, #0]
 80004b0:	68cd      	ldr	r5, [r1, #12]
 80004b2:	4a29      	ldr	r2, [pc, #164]	; (8000558 <HAL_ADC_Init+0x214>)
 80004b4:	402a      	ands	r2, r5
 80004b6:	4313      	orrs	r3, r2
 80004b8:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80004ba:	6923      	ldr	r3, [r4, #16]
 80004bc:	2b01      	cmp	r3, #1
 80004be:	d031      	beq.n	8000524 <HAL_ADC_Init+0x1e0>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80004c0:	6822      	ldr	r2, [r4, #0]
 80004c2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80004c4:	f023 030f 	bic.w	r3, r3, #15
 80004c8:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80004ca:	2300      	movs	r3, #0
 80004cc:	64a3      	str	r3, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 80004ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80004d0:	f023 0303 	bic.w	r3, r3, #3
 80004d4:	f043 0301 	orr.w	r3, r3, #1
 80004d8:	6463      	str	r3, [r4, #68]	; 0x44
 80004da:	e033      	b.n	8000544 <HAL_ADC_Init+0x200>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80004dc:	491f      	ldr	r1, [pc, #124]	; (800055c <HAL_ADC_Init+0x218>)
 80004de:	9101      	str	r1, [sp, #4]
 80004e0:	e7a9      	b.n	8000436 <HAL_ADC_Init+0xf2>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80004e2:	6812      	ldr	r2, [r2, #0]
 80004e4:	f012 0f01 	tst.w	r2, #1
 80004e8:	d101      	bne.n	80004ee <HAL_ADC_Init+0x1aa>
 80004ea:	2200      	movs	r2, #0
 80004ec:	e7a9      	b.n	8000442 <HAL_ADC_Init+0xfe>
 80004ee:	2201      	movs	r2, #1
 80004f0:	e7a7      	b.n	8000442 <HAL_ADC_Init+0xfe>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80004f2:	6829      	ldr	r1, [r5, #0]
 80004f4:	f011 0f01 	tst.w	r1, #1
 80004f8:	d0ab      	beq.n	8000452 <HAL_ADC_Init+0x10e>
 80004fa:	2201      	movs	r2, #1
 80004fc:	e7a9      	b.n	8000452 <HAL_ADC_Init+0x10e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80004fe:	b932      	cbnz	r2, 800050e <HAL_ADC_Init+0x1ca>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000500:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000502:	3a01      	subs	r2, #1
 8000504:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8000508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800050c:	e7b8      	b.n	8000480 <HAL_ADC_Init+0x13c>
        ADC_STATE_CLR_SET(hadc->State,
 800050e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000510:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 8000514:	f042 0220 	orr.w	r2, r2, #32
 8000518:	6462      	str	r2, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800051a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800051c:	f042 0201 	orr.w	r2, r2, #1
 8000520:	64a2      	str	r2, [r4, #72]	; 0x48
 8000522:	e7ad      	b.n	8000480 <HAL_ADC_Init+0x13c>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000524:	6821      	ldr	r1, [r4, #0]
 8000526:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8000528:	f023 030f 	bic.w	r3, r3, #15
 800052c:	6a22      	ldr	r2, [r4, #32]
 800052e:	3a01      	subs	r2, #1
 8000530:	4313      	orrs	r3, r2
 8000532:	630b      	str	r3, [r1, #48]	; 0x30
 8000534:	e7c9      	b.n	80004ca <HAL_ADC_Init+0x186>
    ADC_STATE_CLR_SET(hadc->State,
 8000536:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000538:	f023 0312 	bic.w	r3, r3, #18
 800053c:	f043 0310 	orr.w	r3, r3, #16
 8000540:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR; 
 8000542:	2001      	movs	r0, #1
}
 8000544:	b017      	add	sp, #92	; 0x5c
 8000546:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000548:	2001      	movs	r0, #1
 800054a:	e7fb      	b.n	8000544 <HAL_ADC_Init+0x200>
 800054c:	20000000 	.word	0x20000000
 8000550:	431bde83 	.word	0x431bde83
 8000554:	50000300 	.word	0x50000300
 8000558:	fff0c007 	.word	0xfff0c007
 800055c:	50000100 	.word	0x50000100

08000560 <HAL_ADC_Start_IT>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000560:	6803      	ldr	r3, [r0, #0]
 8000562:	689b      	ldr	r3, [r3, #8]
 8000564:	f013 0f04 	tst.w	r3, #4
 8000568:	d002      	beq.n	8000570 <HAL_ADC_Start_IT+0x10>
    tmp_hal_status = HAL_BUSY;
 800056a:	2302      	movs	r3, #2
}
 800056c:	4618      	mov	r0, r3
 800056e:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8000570:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000574:	2b01      	cmp	r3, #1
 8000576:	d101      	bne.n	800057c <HAL_ADC_Start_IT+0x1c>
 8000578:	2302      	movs	r3, #2
 800057a:	e7f7      	b.n	800056c <HAL_ADC_Start_IT+0xc>
{
 800057c:	b510      	push	{r4, lr}
 800057e:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 8000580:	2301      	movs	r3, #1
 8000582:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    tmp_hal_status = ADC_Enable(hadc);
 8000586:	f7ff fe9b 	bl	80002c0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800058a:	4603      	mov	r3, r0
 800058c:	2800      	cmp	r0, #0
 800058e:	d17c      	bne.n	800068a <HAL_ADC_Start_IT+0x12a>
      ADC_STATE_CLR_SET(hadc->State,
 8000590:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000592:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8000596:	f022 0201 	bic.w	r2, r2, #1
 800059a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800059e:	6462      	str	r2, [r4, #68]	; 0x44
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005a0:	4a3c      	ldr	r2, [pc, #240]	; (8000694 <HAL_ADC_Start_IT+0x134>)
 80005a2:	6892      	ldr	r2, [r2, #8]
 80005a4:	f012 0f1f 	tst.w	r2, #31
 80005a8:	d043      	beq.n	8000632 <HAL_ADC_Start_IT+0xd2>
 80005aa:	6821      	ldr	r1, [r4, #0]
 80005ac:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80005b0:	d03f      	beq.n	8000632 <HAL_ADC_Start_IT+0xd2>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005b2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80005b4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80005b8:	6462      	str	r2, [r4, #68]	; 0x44
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80005ba:	4a37      	ldr	r2, [pc, #220]	; (8000698 <HAL_ADC_Start_IT+0x138>)
 80005bc:	4291      	cmp	r1, r2
 80005be:	d048      	beq.n	8000652 <HAL_ADC_Start_IT+0xf2>
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80005c0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80005c2:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 80005c6:	d051      	beq.n	800066c <HAL_ADC_Start_IT+0x10c>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80005c8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80005ca:	f022 0206 	bic.w	r2, r2, #6
 80005ce:	64a2      	str	r2, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 80005d0:	2200      	movs	r2, #0
 80005d2:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80005d6:	6822      	ldr	r2, [r4, #0]
 80005d8:	211c      	movs	r1, #28
 80005da:	6011      	str	r1, [r2, #0]
      switch(hadc->Init.EOCSelection)
 80005dc:	6962      	ldr	r2, [r4, #20]
 80005de:	2a08      	cmp	r2, #8
 80005e0:	d147      	bne.n	8000672 <HAL_ADC_Start_IT+0x112>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80005e2:	6821      	ldr	r1, [r4, #0]
 80005e4:	684a      	ldr	r2, [r1, #4]
 80005e6:	f022 0204 	bic.w	r2, r2, #4
 80005ea:	604a      	str	r2, [r1, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS));
 80005ec:	6821      	ldr	r1, [r4, #0]
 80005ee:	684a      	ldr	r2, [r1, #4]
 80005f0:	f042 0208 	orr.w	r2, r2, #8
 80005f4:	604a      	str	r2, [r1, #4]
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80005f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80005f8:	2a01      	cmp	r2, #1
 80005fa:	d040      	beq.n	800067e <HAL_ADC_Start_IT+0x11e>
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80005fc:	4a25      	ldr	r2, [pc, #148]	; (8000694 <HAL_ADC_Start_IT+0x134>)
 80005fe:	6892      	ldr	r2, [r2, #8]
 8000600:	f012 0f1f 	tst.w	r2, #31
 8000604:	d00f      	beq.n	8000626 <HAL_ADC_Start_IT+0xc6>
 8000606:	4a23      	ldr	r2, [pc, #140]	; (8000694 <HAL_ADC_Start_IT+0x134>)
 8000608:	6892      	ldr	r2, [r2, #8]
 800060a:	f002 021f 	and.w	r2, r2, #31
 800060e:	2a05      	cmp	r2, #5
 8000610:	d009      	beq.n	8000626 <HAL_ADC_Start_IT+0xc6>
 8000612:	4a20      	ldr	r2, [pc, #128]	; (8000694 <HAL_ADC_Start_IT+0x134>)
 8000614:	6892      	ldr	r2, [r2, #8]
 8000616:	f002 021f 	and.w	r2, r2, #31
 800061a:	2a09      	cmp	r2, #9
 800061c:	d003      	beq.n	8000626 <HAL_ADC_Start_IT+0xc6>
 800061e:	6822      	ldr	r2, [r4, #0]
 8000620:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8000624:	d134      	bne.n	8000690 <HAL_ADC_Start_IT+0x130>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000626:	6821      	ldr	r1, [r4, #0]
 8000628:	688a      	ldr	r2, [r1, #8]
 800062a:	f042 0204 	orr.w	r2, r2, #4
 800062e:	608a      	str	r2, [r1, #8]
 8000630:	e02e      	b.n	8000690 <HAL_ADC_Start_IT+0x130>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000632:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000634:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000638:	6462      	str	r2, [r4, #68]	; 0x44
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800063a:	6822      	ldr	r2, [r4, #0]
 800063c:	68d2      	ldr	r2, [r2, #12]
 800063e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8000642:	d0bd      	beq.n	80005c0 <HAL_ADC_Start_IT+0x60>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000644:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000646:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800064a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800064e:	6462      	str	r2, [r4, #68]	; 0x44
 8000650:	e7b6      	b.n	80005c0 <HAL_ADC_Start_IT+0x60>
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000652:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000656:	68d2      	ldr	r2, [r2, #12]
 8000658:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800065c:	d0b0      	beq.n	80005c0 <HAL_ADC_Start_IT+0x60>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800065e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000660:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8000664:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000668:	6462      	str	r2, [r4, #68]	; 0x44
 800066a:	e7a9      	b.n	80005c0 <HAL_ADC_Start_IT+0x60>
        ADC_CLEAR_ERRORCODE(hadc);
 800066c:	2200      	movs	r2, #0
 800066e:	64a2      	str	r2, [r4, #72]	; 0x48
 8000670:	e7ae      	b.n	80005d0 <HAL_ADC_Start_IT+0x70>
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS));
 8000672:	6821      	ldr	r1, [r4, #0]
 8000674:	684a      	ldr	r2, [r1, #4]
 8000676:	f042 020c 	orr.w	r2, r2, #12
 800067a:	604a      	str	r2, [r1, #4]
          break;
 800067c:	e7bb      	b.n	80005f6 <HAL_ADC_Start_IT+0x96>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800067e:	6821      	ldr	r1, [r4, #0]
 8000680:	684a      	ldr	r2, [r1, #4]
 8000682:	f022 0210 	bic.w	r2, r2, #16
 8000686:	604a      	str	r2, [r1, #4]
 8000688:	e7b8      	b.n	80005fc <HAL_ADC_Start_IT+0x9c>
      __HAL_UNLOCK(hadc);
 800068a:	2200      	movs	r2, #0
 800068c:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
}
 8000690:	4618      	mov	r0, r3
 8000692:	bd10      	pop	{r4, pc}
 8000694:	50000300 	.word	0x50000300
 8000698:	50000100 	.word	0x50000100

0800069c <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 800069c:	6803      	ldr	r3, [r0, #0]
 800069e:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80006a0:	4770      	bx	lr

080006a2 <HAL_ADCEx_InjectedConvCpltCallback>:
{
 80006a2:	4770      	bx	lr

080006a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
{
 80006a4:	4770      	bx	lr

080006a6 <HAL_ADCEx_LevelOutOfWindow2Callback>:
{
 80006a6:	4770      	bx	lr

080006a8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
{
 80006a8:	4770      	bx	lr
	...

080006ac <HAL_ADC_IRQHandler>:
{
 80006ac:	b510      	push	{r4, lr}
 80006ae:	4604      	mov	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80006b0:	6803      	ldr	r3, [r0, #0]
 80006b2:	681a      	ldr	r2, [r3, #0]
 80006b4:	f012 0f04 	tst.w	r2, #4
 80006b8:	d003      	beq.n	80006c2 <HAL_ADC_IRQHandler+0x16>
 80006ba:	685a      	ldr	r2, [r3, #4]
 80006bc:	f012 0f04 	tst.w	r2, #4
 80006c0:	d107      	bne.n	80006d2 <HAL_ADC_IRQHandler+0x26>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80006c2:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80006c4:	f012 0f08 	tst.w	r2, #8
 80006c8:	d052      	beq.n	8000770 <HAL_ADC_IRQHandler+0xc4>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80006ca:	685a      	ldr	r2, [r3, #4]
 80006cc:	f012 0f08 	tst.w	r2, #8
 80006d0:	d04e      	beq.n	8000770 <HAL_ADC_IRQHandler+0xc4>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80006d2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80006d4:	f012 0f10 	tst.w	r2, #16
 80006d8:	d103      	bne.n	80006e2 <HAL_ADC_IRQHandler+0x36>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80006da:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80006dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80006e0:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80006e2:	4aa7      	ldr	r2, [pc, #668]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80006e4:	6892      	ldr	r2, [r2, #8]
 80006e6:	f012 0f1f 	tst.w	r2, #31
 80006ea:	d012      	beq.n	8000712 <HAL_ADC_IRQHandler+0x66>
 80006ec:	4aa4      	ldr	r2, [pc, #656]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80006ee:	6892      	ldr	r2, [r2, #8]
 80006f0:	f002 021f 	and.w	r2, r2, #31
 80006f4:	2a05      	cmp	r2, #5
 80006f6:	d00c      	beq.n	8000712 <HAL_ADC_IRQHandler+0x66>
 80006f8:	4aa1      	ldr	r2, [pc, #644]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80006fa:	6892      	ldr	r2, [r2, #8]
 80006fc:	f002 021f 	and.w	r2, r2, #31
 8000700:	2a09      	cmp	r2, #9
 8000702:	d006      	beq.n	8000712 <HAL_ADC_IRQHandler+0x66>
 8000704:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000708:	d003      	beq.n	8000712 <HAL_ADC_IRQHandler+0x66>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800070a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800070e:	68d1      	ldr	r1, [r2, #12]
 8000710:	e000      	b.n	8000714 <HAL_ADC_IRQHandler+0x68>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000712:	68d9      	ldr	r1, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000714:	68da      	ldr	r2, [r3, #12]
 8000716:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800071a:	d123      	bne.n	8000764 <HAL_ADC_IRQHandler+0xb8>
 800071c:	f411 5f00 	tst.w	r1, #8192	; 0x2000
 8000720:	d120      	bne.n	8000764 <HAL_ADC_IRQHandler+0xb8>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	f012 0f08 	tst.w	r2, #8
 8000728:	d01c      	beq.n	8000764 <HAL_ADC_IRQHandler+0xb8>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800072a:	689a      	ldr	r2, [r3, #8]
 800072c:	f012 0f04 	tst.w	r2, #4
 8000730:	d110      	bne.n	8000754 <HAL_ADC_IRQHandler+0xa8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000732:	685a      	ldr	r2, [r3, #4]
 8000734:	f022 020c 	bic.w	r2, r2, #12
 8000738:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800073a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800073c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000740:	6463      	str	r3, [r4, #68]	; 0x44
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000742:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000744:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000748:	d10c      	bne.n	8000764 <HAL_ADC_IRQHandler+0xb8>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800074a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800074c:	f043 0301 	orr.w	r3, r3, #1
 8000750:	6463      	str	r3, [r4, #68]	; 0x44
 8000752:	e007      	b.n	8000764 <HAL_ADC_IRQHandler+0xb8>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000754:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000756:	f043 0310 	orr.w	r3, r3, #16
 800075a:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800075c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800075e:	f043 0301 	orr.w	r3, r3, #1
 8000762:	64a3      	str	r3, [r4, #72]	; 0x48
      HAL_ADC_ConvCpltCallback(hadc);
 8000764:	4620      	mov	r0, r4
 8000766:	f001 fef5 	bl	8002554 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800076a:	6823      	ldr	r3, [r4, #0]
 800076c:	220c      	movs	r2, #12
 800076e:	601a      	str	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8000770:	6823      	ldr	r3, [r4, #0]
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	f012 0f20 	tst.w	r2, #32
 8000778:	d003      	beq.n	8000782 <HAL_ADC_IRQHandler+0xd6>
 800077a:	685a      	ldr	r2, [r3, #4]
 800077c:	f012 0f20 	tst.w	r2, #32
 8000780:	d107      	bne.n	8000792 <HAL_ADC_IRQHandler+0xe6>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8000782:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8000784:	f012 0f40 	tst.w	r2, #64	; 0x40
 8000788:	d071      	beq.n	800086e <HAL_ADC_IRQHandler+0x1c2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 800078a:	685a      	ldr	r2, [r3, #4]
 800078c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8000790:	d06d      	beq.n	800086e <HAL_ADC_IRQHandler+0x1c2>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000792:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000794:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000798:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800079a:	4a79      	ldr	r2, [pc, #484]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 800079c:	6892      	ldr	r2, [r2, #8]
 800079e:	f012 0f1f 	tst.w	r2, #31
 80007a2:	d012      	beq.n	80007ca <HAL_ADC_IRQHandler+0x11e>
 80007a4:	4a76      	ldr	r2, [pc, #472]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80007a6:	6892      	ldr	r2, [r2, #8]
 80007a8:	f002 021f 	and.w	r2, r2, #31
 80007ac:	2a05      	cmp	r2, #5
 80007ae:	d00c      	beq.n	80007ca <HAL_ADC_IRQHandler+0x11e>
 80007b0:	4a73      	ldr	r2, [pc, #460]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80007b2:	6892      	ldr	r2, [r2, #8]
 80007b4:	f002 021f 	and.w	r2, r2, #31
 80007b8:	2a09      	cmp	r2, #9
 80007ba:	d006      	beq.n	80007ca <HAL_ADC_IRQHandler+0x11e>
 80007bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80007c0:	d003      	beq.n	80007ca <HAL_ADC_IRQHandler+0x11e>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80007c2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80007c6:	68d1      	ldr	r1, [r2, #12]
 80007c8:	e000      	b.n	80007cc <HAL_ADC_IRQHandler+0x120>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80007ca:	68d9      	ldr	r1, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 80007cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80007ce:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 80007d2:	d009      	beq.n	80007e8 <HAL_ADC_IRQHandler+0x13c>
 80007d4:	f011 7f00 	tst.w	r1, #33554432	; 0x2000000
 80007d8:	d143      	bne.n	8000862 <HAL_ADC_IRQHandler+0x1b6>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80007da:	68da      	ldr	r2, [r3, #12]
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 80007dc:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80007e0:	d13f      	bne.n	8000862 <HAL_ADC_IRQHandler+0x1b6>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80007e2:	f411 5f00 	tst.w	r1, #8192	; 0x2000
 80007e6:	d13c      	bne.n	8000862 <HAL_ADC_IRQHandler+0x1b6>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	f012 0f40 	tst.w	r2, #64	; 0x40
 80007ee:	d038      	beq.n	8000862 <HAL_ADC_IRQHandler+0x1b6>
        if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80007f0:	4a63      	ldr	r2, [pc, #396]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80007f2:	6892      	ldr	r2, [r2, #8]
 80007f4:	f012 0f1f 	tst.w	r2, #31
 80007f8:	d012      	beq.n	8000820 <HAL_ADC_IRQHandler+0x174>
 80007fa:	4a61      	ldr	r2, [pc, #388]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80007fc:	6892      	ldr	r2, [r2, #8]
 80007fe:	f002 021f 	and.w	r2, r2, #31
 8000802:	2a06      	cmp	r2, #6
 8000804:	d00c      	beq.n	8000820 <HAL_ADC_IRQHandler+0x174>
 8000806:	4a5e      	ldr	r2, [pc, #376]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 8000808:	6892      	ldr	r2, [r2, #8]
 800080a:	f002 021f 	and.w	r2, r2, #31
 800080e:	2a07      	cmp	r2, #7
 8000810:	d006      	beq.n	8000820 <HAL_ADC_IRQHandler+0x174>
 8000812:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000816:	d003      	beq.n	8000820 <HAL_ADC_IRQHandler+0x174>
          tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8000818:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800081c:	68d2      	ldr	r2, [r2, #12]
 800081e:	e000      	b.n	8000822 <HAL_ADC_IRQHandler+0x176>
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8000820:	68da      	ldr	r2, [r3, #12]
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8000822:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8000826:	d11c      	bne.n	8000862 <HAL_ADC_IRQHandler+0x1b6>
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8000828:	689a      	ldr	r2, [r3, #8]
 800082a:	f012 0f08 	tst.w	r2, #8
 800082e:	d110      	bne.n	8000852 <HAL_ADC_IRQHandler+0x1a6>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000830:	685a      	ldr	r2, [r3, #4]
 8000832:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8000836:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000838:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800083a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800083e:	6463      	str	r3, [r4, #68]	; 0x44
            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000840:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000842:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000846:	d10c      	bne.n	8000862 <HAL_ADC_IRQHandler+0x1b6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000848:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800084a:	f043 0301 	orr.w	r3, r3, #1
 800084e:	6463      	str	r3, [r4, #68]	; 0x44
 8000850:	e007      	b.n	8000862 <HAL_ADC_IRQHandler+0x1b6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000852:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000854:	f043 0310 	orr.w	r3, r3, #16
 8000858:	6463      	str	r3, [r4, #68]	; 0x44
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800085a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	64a3      	str	r3, [r4, #72]	; 0x48
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000862:	4620      	mov	r0, r4
 8000864:	f7ff ff1d 	bl	80006a2 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8000868:	6823      	ldr	r3, [r4, #0]
 800086a:	2260      	movs	r2, #96	; 0x60
 800086c:	601a      	str	r2, [r3, #0]
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 800086e:	6823      	ldr	r3, [r4, #0]
 8000870:	681a      	ldr	r2, [r3, #0]
 8000872:	f012 0f80 	tst.w	r2, #128	; 0x80
 8000876:	d003      	beq.n	8000880 <HAL_ADC_IRQHandler+0x1d4>
 8000878:	685b      	ldr	r3, [r3, #4]
 800087a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800087e:	d136      	bne.n	80008ee <HAL_ADC_IRQHandler+0x242>
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8000880:	6823      	ldr	r3, [r4, #0]
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000888:	d003      	beq.n	8000892 <HAL_ADC_IRQHandler+0x1e6>
 800088a:	685b      	ldr	r3, [r3, #4]
 800088c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000890:	d138      	bne.n	8000904 <HAL_ADC_IRQHandler+0x258>
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8000892:	6823      	ldr	r3, [r4, #0]
 8000894:	681a      	ldr	r2, [r3, #0]
 8000896:	f412 7f00 	tst.w	r2, #512	; 0x200
 800089a:	d003      	beq.n	80008a4 <HAL_ADC_IRQHandler+0x1f8>
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	f413 7f00 	tst.w	r3, #512	; 0x200
 80008a2:	d13b      	bne.n	800091c <HAL_ADC_IRQHandler+0x270>
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 80008a4:	6823      	ldr	r3, [r4, #0]
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	f012 0f10 	tst.w	r2, #16
 80008ac:	d015      	beq.n	80008da <HAL_ADC_IRQHandler+0x22e>
 80008ae:	685a      	ldr	r2, [r3, #4]
 80008b0:	f012 0f10 	tst.w	r2, #16
 80008b4:	d011      	beq.n	80008da <HAL_ADC_IRQHandler+0x22e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80008b6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80008b8:	2a01      	cmp	r2, #1
 80008ba:	d009      	beq.n	80008d0 <HAL_ADC_IRQHandler+0x224>
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80008bc:	4a30      	ldr	r2, [pc, #192]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 80008be:	6892      	ldr	r2, [r2, #8]
 80008c0:	f012 0f1f 	tst.w	r2, #31
 80008c4:	d136      	bne.n	8000934 <HAL_ADC_IRQHandler+0x288>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80008c6:	68db      	ldr	r3, [r3, #12]
 80008c8:	f013 0f01 	tst.w	r3, #1
 80008cc:	d139      	bne.n	8000942 <HAL_ADC_IRQHandler+0x296>
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 80008ce:	2200      	movs	r2, #0
    if (overrun_error == 1U)
 80008d0:	2a01      	cmp	r2, #1
 80008d2:	d03a      	beq.n	800094a <HAL_ADC_IRQHandler+0x29e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80008d4:	6823      	ldr	r3, [r4, #0]
 80008d6:	2210      	movs	r2, #16
 80008d8:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 80008da:	6823      	ldr	r3, [r4, #0]
 80008dc:	681a      	ldr	r2, [r3, #0]
 80008de:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80008e2:	d003      	beq.n	80008ec <HAL_ADC_IRQHandler+0x240>
 80008e4:	685a      	ldr	r2, [r3, #4]
 80008e6:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80008ea:	d13a      	bne.n	8000962 <HAL_ADC_IRQHandler+0x2b6>
 80008ec:	bd10      	pop	{r4, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80008ee:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008f4:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80008f6:	4620      	mov	r0, r4
 80008f8:	f7ff fc9c 	bl	8000234 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80008fc:	6823      	ldr	r3, [r4, #0]
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	e7bd      	b.n	8000880 <HAL_ADC_IRQHandler+0x1d4>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000904:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000906:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800090a:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800090c:	4620      	mov	r0, r4
 800090e:	f7ff feca 	bl	80006a6 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8000912:	6823      	ldr	r3, [r4, #0]
 8000914:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	e7ba      	b.n	8000892 <HAL_ADC_IRQHandler+0x1e6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800091c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800091e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000922:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8000924:	4620      	mov	r0, r4
 8000926:	f7ff febf 	bl	80006a8 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800092a:	6823      	ldr	r3, [r4, #0]
 800092c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	e7b7      	b.n	80008a4 <HAL_ADC_IRQHandler+0x1f8>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000934:	4b12      	ldr	r3, [pc, #72]	; (8000980 <HAL_ADC_IRQHandler+0x2d4>)
 8000936:	689b      	ldr	r3, [r3, #8]
 8000938:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 800093c:	d103      	bne.n	8000946 <HAL_ADC_IRQHandler+0x29a>
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 800093e:	2200      	movs	r2, #0
 8000940:	e7c6      	b.n	80008d0 <HAL_ADC_IRQHandler+0x224>
          overrun_error = 1U;  
 8000942:	2201      	movs	r2, #1
 8000944:	e7c4      	b.n	80008d0 <HAL_ADC_IRQHandler+0x224>
          overrun_error = 1U;  
 8000946:	2201      	movs	r2, #1
 8000948:	e7c2      	b.n	80008d0 <HAL_ADC_IRQHandler+0x224>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800094a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800094c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000950:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000952:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000954:	f043 0302 	orr.w	r3, r3, #2
 8000958:	64a3      	str	r3, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 800095a:	4620      	mov	r0, r4
 800095c:	f7ff fc6b 	bl	8000236 <HAL_ADC_ErrorCallback>
 8000960:	e7b8      	b.n	80008d4 <HAL_ADC_IRQHandler+0x228>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8000962:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000964:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000968:	6462      	str	r2, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800096a:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800096c:	f042 0208 	orr.w	r2, r2, #8
 8000970:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000972:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000976:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000978:	4620      	mov	r0, r4
 800097a:	f7ff fe93 	bl	80006a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 800097e:	e7b5      	b.n	80008ec <HAL_ADC_IRQHandler+0x240>
 8000980:	50000300 	.word	0x50000300

08000984 <HAL_ADC_ConfigChannel>:
{
 8000984:	b470      	push	{r4, r5, r6}
 8000986:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 8000988:	2200      	movs	r2, #0
 800098a:	9200      	str	r2, [sp, #0]
  __HAL_LOCK(hadc);
 800098c:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
 8000990:	2a01      	cmp	r2, #1
 8000992:	f000 81ad 	beq.w	8000cf0 <HAL_ADC_ConfigChannel+0x36c>
 8000996:	4603      	mov	r3, r0
 8000998:	2201      	movs	r2, #1
 800099a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800099e:	6800      	ldr	r0, [r0, #0]
 80009a0:	6882      	ldr	r2, [r0, #8]
 80009a2:	f012 0f04 	tst.w	r2, #4
 80009a6:	f040 8196 	bne.w	8000cd6 <HAL_ADC_ConfigChannel+0x352>
    if (sConfig->Rank < 5U)
 80009aa:	684a      	ldr	r2, [r1, #4]
 80009ac:	2a04      	cmp	r2, #4
 80009ae:	d831      	bhi.n	8000a14 <HAL_ADC_ConfigChannel+0x90>
      MODIFY_REG(hadc->Instance->SQR1,
 80009b0:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80009b2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80009b6:	0055      	lsls	r5, r2, #1
 80009b8:	221f      	movs	r2, #31
 80009ba:	40aa      	lsls	r2, r5
 80009bc:	ea24 0202 	bic.w	r2, r4, r2
 80009c0:	680c      	ldr	r4, [r1, #0]
 80009c2:	40ac      	lsls	r4, r5
 80009c4:	4322      	orrs	r2, r4
 80009c6:	6302      	str	r2, [r0, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80009c8:	6818      	ldr	r0, [r3, #0]
 80009ca:	6882      	ldr	r2, [r0, #8]
 80009cc:	f012 0f0c 	tst.w	r2, #12
 80009d0:	d168      	bne.n	8000aa4 <HAL_ADC_ConfigChannel+0x120>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80009d2:	680a      	ldr	r2, [r1, #0]
 80009d4:	2a09      	cmp	r2, #9
 80009d6:	d94e      	bls.n	8000a76 <HAL_ADC_ConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80009d8:	6984      	ldr	r4, [r0, #24]
 80009da:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80009de:	3a1e      	subs	r2, #30
 80009e0:	2507      	movs	r5, #7
 80009e2:	4095      	lsls	r5, r2
 80009e4:	ea24 0405 	bic.w	r4, r4, r5
 80009e8:	688d      	ldr	r5, [r1, #8]
 80009ea:	fa05 f202 	lsl.w	r2, r5, r2
 80009ee:	4322      	orrs	r2, r4
 80009f0:	6182      	str	r2, [r0, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80009f2:	6948      	ldr	r0, [r1, #20]
 80009f4:	681c      	ldr	r4, [r3, #0]
 80009f6:	68e2      	ldr	r2, [r4, #12]
 80009f8:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80009fc:	0052      	lsls	r2, r2, #1
 80009fe:	fa00 f202 	lsl.w	r2, r0, r2
    switch (sConfig->OffsetNumber)
 8000a02:	6908      	ldr	r0, [r1, #16]
 8000a04:	3801      	subs	r0, #1
 8000a06:	2803      	cmp	r0, #3
 8000a08:	f200 808f 	bhi.w	8000b2a <HAL_ADC_ConfigChannel+0x1a6>
 8000a0c:	e8df f000 	tbb	[pc, r0]
 8000a10:	82776c40 	.word	0x82776c40
    else if (sConfig->Rank < 10U)
 8000a14:	2a09      	cmp	r2, #9
 8000a16:	d80e      	bhi.n	8000a36 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 8000a18:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8000a1a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a1e:	0055      	lsls	r5, r2, #1
 8000a20:	3d1e      	subs	r5, #30
 8000a22:	221f      	movs	r2, #31
 8000a24:	40aa      	lsls	r2, r5
 8000a26:	ea24 0202 	bic.w	r2, r4, r2
 8000a2a:	680c      	ldr	r4, [r1, #0]
 8000a2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000a30:	432a      	orrs	r2, r5
 8000a32:	6342      	str	r2, [r0, #52]	; 0x34
 8000a34:	e7c8      	b.n	80009c8 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 8000a36:	2a0e      	cmp	r2, #14
 8000a38:	d80e      	bhi.n	8000a58 <HAL_ADC_ConfigChannel+0xd4>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000a3a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8000a3c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a40:	0055      	lsls	r5, r2, #1
 8000a42:	3d3c      	subs	r5, #60	; 0x3c
 8000a44:	221f      	movs	r2, #31
 8000a46:	40aa      	lsls	r2, r5
 8000a48:	ea24 0202 	bic.w	r2, r4, r2
 8000a4c:	680c      	ldr	r4, [r1, #0]
 8000a4e:	fa04 f505 	lsl.w	r5, r4, r5
 8000a52:	432a      	orrs	r2, r5
 8000a54:	6382      	str	r2, [r0, #56]	; 0x38
 8000a56:	e7b7      	b.n	80009c8 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000a58:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8000a5a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a5e:	0055      	lsls	r5, r2, #1
 8000a60:	3d5a      	subs	r5, #90	; 0x5a
 8000a62:	221f      	movs	r2, #31
 8000a64:	40aa      	lsls	r2, r5
 8000a66:	ea24 0202 	bic.w	r2, r4, r2
 8000a6a:	680c      	ldr	r4, [r1, #0]
 8000a6c:	fa04 f505 	lsl.w	r5, r4, r5
 8000a70:	432a      	orrs	r2, r5
 8000a72:	63c2      	str	r2, [r0, #60]	; 0x3c
 8000a74:	e7a8      	b.n	80009c8 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000a76:	6944      	ldr	r4, [r0, #20]
 8000a78:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000a7c:	2507      	movs	r5, #7
 8000a7e:	4095      	lsls	r5, r2
 8000a80:	ea24 0405 	bic.w	r4, r4, r5
 8000a84:	688d      	ldr	r5, [r1, #8]
 8000a86:	fa05 f202 	lsl.w	r2, r5, r2
 8000a8a:	4322      	orrs	r2, r4
 8000a8c:	6142      	str	r2, [r0, #20]
 8000a8e:	e7b0      	b.n	80009f2 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000a90:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8000a92:	4d98      	ldr	r5, [pc, #608]	; (8000cf4 <HAL_ADC_ConfigChannel+0x370>)
 8000a94:	4005      	ands	r5, r0
 8000a96:	6808      	ldr	r0, [r1, #0]
 8000a98:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8000a9c:	4315      	orrs	r5, r2
 8000a9e:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8000aa2:	6625      	str	r5, [r4, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000aa4:	6818      	ldr	r0, [r3, #0]
 8000aa6:	6882      	ldr	r2, [r0, #8]
 8000aa8:	f002 0203 	and.w	r2, r2, #3
 8000aac:	2a01      	cmp	r2, #1
 8000aae:	d06f      	beq.n	8000b90 <HAL_ADC_ConfigChannel+0x20c>
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	2a00      	cmp	r2, #0
 8000ab4:	f040 811a 	bne.w	8000cec <HAL_ADC_ConfigChannel+0x368>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000ab8:	68cc      	ldr	r4, [r1, #12]
 8000aba:	2c01      	cmp	r4, #1
 8000abc:	d070      	beq.n	8000ba0 <HAL_ADC_ConfigChannel+0x21c>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000abe:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8000ac2:	680e      	ldr	r6, [r1, #0]
 8000ac4:	2501      	movs	r5, #1
 8000ac6:	40b5      	lsls	r5, r6
 8000ac8:	ea24 0405 	bic.w	r4, r4, r5
 8000acc:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000ad0:	6809      	ldr	r1, [r1, #0]
 8000ad2:	2910      	cmp	r1, #16
 8000ad4:	f000 808d 	beq.w	8000bf2 <HAL_ADC_ConfigChannel+0x26e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000ad8:	2911      	cmp	r1, #17
 8000ada:	f000 80af 	beq.w	8000c3c <HAL_ADC_ConfigChannel+0x2b8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000ade:	2912      	cmp	r1, #18
 8000ae0:	f000 80b2 	beq.w	8000c48 <HAL_ADC_ConfigChannel+0x2c4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	e0fb      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000ae8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8000aea:	4d82      	ldr	r5, [pc, #520]	; (8000cf4 <HAL_ADC_ConfigChannel+0x370>)
 8000aec:	4005      	ands	r5, r0
 8000aee:	6808      	ldr	r0, [r1, #0]
 8000af0:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8000af4:	4315      	orrs	r5, r2
 8000af6:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8000afa:	6665      	str	r5, [r4, #100]	; 0x64
      break;
 8000afc:	e7d2      	b.n	8000aa4 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000afe:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8000b00:	4d7c      	ldr	r5, [pc, #496]	; (8000cf4 <HAL_ADC_ConfigChannel+0x370>)
 8000b02:	4005      	ands	r5, r0
 8000b04:	6808      	ldr	r0, [r1, #0]
 8000b06:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8000b0a:	4315      	orrs	r5, r2
 8000b0c:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8000b10:	66a5      	str	r5, [r4, #104]	; 0x68
      break;
 8000b12:	e7c7      	b.n	8000aa4 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000b14:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8000b16:	4877      	ldr	r0, [pc, #476]	; (8000cf4 <HAL_ADC_ConfigChannel+0x370>)
 8000b18:	4028      	ands	r0, r5
 8000b1a:	680d      	ldr	r5, [r1, #0]
 8000b1c:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 8000b20:	4302      	orrs	r2, r0
 8000b22:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000b26:	66e2      	str	r2, [r4, #108]	; 0x6c
      break;
 8000b28:	e7bc      	b.n	8000aa4 <HAL_ADC_ConfigChannel+0x120>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000b2a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8000b2c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000b30:	6808      	ldr	r0, [r1, #0]
 8000b32:	ebb2 6f80 	cmp.w	r2, r0, lsl #26
 8000b36:	d01c      	beq.n	8000b72 <HAL_ADC_ConfigChannel+0x1ee>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000b38:	6818      	ldr	r0, [r3, #0]
 8000b3a:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8000b3c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000b40:	680c      	ldr	r4, [r1, #0]
 8000b42:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8000b46:	d019      	beq.n	8000b7c <HAL_ADC_ConfigChannel+0x1f8>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000b48:	6818      	ldr	r0, [r3, #0]
 8000b4a:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8000b4c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000b50:	680c      	ldr	r4, [r1, #0]
 8000b52:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8000b56:	d016      	beq.n	8000b86 <HAL_ADC_ConfigChannel+0x202>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000b58:	6818      	ldr	r0, [r3, #0]
 8000b5a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8000b5c:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000b60:	680c      	ldr	r4, [r1, #0]
 8000b62:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 8000b66:	d19d      	bne.n	8000aa4 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000b68:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8000b6a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000b6e:	66c2      	str	r2, [r0, #108]	; 0x6c
 8000b70:	e798      	b.n	8000aa4 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000b72:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8000b74:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000b78:	6622      	str	r2, [r4, #96]	; 0x60
 8000b7a:	e7dd      	b.n	8000b38 <HAL_ADC_ConfigChannel+0x1b4>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8000b7c:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8000b7e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000b82:	6642      	str	r2, [r0, #100]	; 0x64
 8000b84:	e7e0      	b.n	8000b48 <HAL_ADC_ConfigChannel+0x1c4>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000b86:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8000b88:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000b8c:	6682      	str	r2, [r0, #104]	; 0x68
 8000b8e:	e7e3      	b.n	8000b58 <HAL_ADC_ConfigChannel+0x1d4>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000b90:	6802      	ldr	r2, [r0, #0]
 8000b92:	f012 0f01 	tst.w	r2, #1
 8000b96:	d101      	bne.n	8000b9c <HAL_ADC_ConfigChannel+0x218>
 8000b98:	2200      	movs	r2, #0
 8000b9a:	e78a      	b.n	8000ab2 <HAL_ADC_ConfigChannel+0x12e>
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	e788      	b.n	8000ab2 <HAL_ADC_ConfigChannel+0x12e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000ba0:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8000ba4:	680e      	ldr	r6, [r1, #0]
 8000ba6:	2501      	movs	r5, #1
 8000ba8:	40b5      	lsls	r5, r6
 8000baa:	432c      	orrs	r4, r5
 8000bac:	f8c0 40b0 	str.w	r4, [r0, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000bb0:	6808      	ldr	r0, [r1, #0]
 8000bb2:	2809      	cmp	r0, #9
 8000bb4:	d90e      	bls.n	8000bd4 <HAL_ADC_ConfigChannel+0x250>
        MODIFY_REG(hadc->Instance->SMPR2,
 8000bb6:	681e      	ldr	r6, [r3, #0]
 8000bb8:	69b4      	ldr	r4, [r6, #24]
 8000bba:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000bbe:	381b      	subs	r0, #27
 8000bc0:	2507      	movs	r5, #7
 8000bc2:	4085      	lsls	r5, r0
 8000bc4:	ea24 0405 	bic.w	r4, r4, r5
 8000bc8:	688d      	ldr	r5, [r1, #8]
 8000bca:	fa05 f000 	lsl.w	r0, r5, r0
 8000bce:	4320      	orrs	r0, r4
 8000bd0:	61b0      	str	r0, [r6, #24]
 8000bd2:	e77d      	b.n	8000ad0 <HAL_ADC_ConfigChannel+0x14c>
        MODIFY_REG(hadc->Instance->SMPR1,
 8000bd4:	681e      	ldr	r6, [r3, #0]
 8000bd6:	6974      	ldr	r4, [r6, #20]
 8000bd8:	3001      	adds	r0, #1
 8000bda:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000bde:	2507      	movs	r5, #7
 8000be0:	4085      	lsls	r5, r0
 8000be2:	ea24 0405 	bic.w	r4, r4, r5
 8000be6:	688d      	ldr	r5, [r1, #8]
 8000be8:	fa05 f000 	lsl.w	r0, r5, r0
 8000bec:	4320      	orrs	r0, r4
 8000bee:	6170      	str	r0, [r6, #20]
 8000bf0:	e76e      	b.n	8000ad0 <HAL_ADC_ConfigChannel+0x14c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000bf2:	4841      	ldr	r0, [pc, #260]	; (8000cf8 <HAL_ADC_ConfigChannel+0x374>)
 8000bf4:	6880      	ldr	r0, [r0, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000bf6:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bfa:	f47f af6d 	bne.w	8000ad8 <HAL_ADC_ConfigChannel+0x154>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000bfe:	681c      	ldr	r4, [r3, #0]
 8000c00:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8000c04:	d027      	beq.n	8000c56 <HAL_ADC_ConfigChannel+0x2d2>
 8000c06:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000c0a:	9001      	str	r0, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000c0c:	68a0      	ldr	r0, [r4, #8]
 8000c0e:	f000 0003 	and.w	r0, r0, #3
 8000c12:	2801      	cmp	r0, #1
 8000c14:	d022      	beq.n	8000c5c <HAL_ADC_ConfigChannel+0x2d8>
 8000c16:	2a00      	cmp	r2, #0
 8000c18:	d157      	bne.n	8000cca <HAL_ADC_ConfigChannel+0x346>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c1a:	9d01      	ldr	r5, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000c1c:	b135      	cbz	r5, 8000c2c <HAL_ADC_ConfigChannel+0x2a8>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000c1e:	68a8      	ldr	r0, [r5, #8]
 8000c20:	f000 0003 	and.w	r0, r0, #3
 8000c24:	2801      	cmp	r0, #1
 8000c26:	d01f      	beq.n	8000c68 <HAL_ADC_ConfigChannel+0x2e4>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c28:	2a00      	cmp	r2, #0
 8000c2a:	d14e      	bne.n	8000cca <HAL_ADC_ConfigChannel+0x346>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000c2c:	2910      	cmp	r1, #16
 8000c2e:	d021      	beq.n	8000c74 <HAL_ADC_ConfigChannel+0x2f0>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8000c30:	2911      	cmp	r1, #17
 8000c32:	d039      	beq.n	8000ca8 <HAL_ADC_ConfigChannel+0x324>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000c34:	2912      	cmp	r1, #18
 8000c36:	d041      	beq.n	8000cbc <HAL_ADC_ConfigChannel+0x338>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c38:	2000      	movs	r0, #0
 8000c3a:	e051      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000c3c:	482e      	ldr	r0, [pc, #184]	; (8000cf8 <HAL_ADC_ConfigChannel+0x374>)
 8000c3e:	6880      	ldr	r0, [r0, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000c40:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8000c44:	d0db      	beq.n	8000bfe <HAL_ADC_ConfigChannel+0x27a>
 8000c46:	e74a      	b.n	8000ade <HAL_ADC_ConfigChannel+0x15a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8000c48:	482b      	ldr	r0, [pc, #172]	; (8000cf8 <HAL_ADC_ConfigChannel+0x374>)
 8000c4a:	6880      	ldr	r0, [r0, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000c4c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8000c50:	d0d5      	beq.n	8000bfe <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c52:	2000      	movs	r0, #0
 8000c54:	e044      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000c56:	4829      	ldr	r0, [pc, #164]	; (8000cfc <HAL_ADC_ConfigChannel+0x378>)
 8000c58:	9001      	str	r0, [sp, #4]
 8000c5a:	e7d7      	b.n	8000c0c <HAL_ADC_ConfigChannel+0x288>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000c5c:	6820      	ldr	r0, [r4, #0]
 8000c5e:	f010 0f01 	tst.w	r0, #1
 8000c62:	d0d8      	beq.n	8000c16 <HAL_ADC_ConfigChannel+0x292>
 8000c64:	2201      	movs	r2, #1
 8000c66:	e7d6      	b.n	8000c16 <HAL_ADC_ConfigChannel+0x292>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000c68:	6828      	ldr	r0, [r5, #0]
 8000c6a:	f010 0f01 	tst.w	r0, #1
 8000c6e:	d0db      	beq.n	8000c28 <HAL_ADC_ConfigChannel+0x2a4>
 8000c70:	2201      	movs	r2, #1
 8000c72:	e7d9      	b.n	8000c28 <HAL_ADC_ConfigChannel+0x2a4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000c74:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8000c78:	d1da      	bne.n	8000c30 <HAL_ADC_ConfigChannel+0x2ac>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000c7a:	491f      	ldr	r1, [pc, #124]	; (8000cf8 <HAL_ADC_ConfigChannel+0x374>)
 8000c7c:	688a      	ldr	r2, [r1, #8]
 8000c7e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000c82:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000c84:	4a1e      	ldr	r2, [pc, #120]	; (8000d00 <HAL_ADC_ConfigChannel+0x37c>)
 8000c86:	6812      	ldr	r2, [r2, #0]
 8000c88:	491e      	ldr	r1, [pc, #120]	; (8000d04 <HAL_ADC_ConfigChannel+0x380>)
 8000c8a:	fbb2 f1f1 	udiv	r1, r2, r1
 8000c8e:	220a      	movs	r2, #10
 8000c90:	fb02 f201 	mul.w	r2, r2, r1
 8000c94:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 8000c96:	e002      	b.n	8000c9e <HAL_ADC_ConfigChannel+0x31a>
            wait_loop_index--;
 8000c98:	9a00      	ldr	r2, [sp, #0]
 8000c9a:	3a01      	subs	r2, #1
 8000c9c:	9200      	str	r2, [sp, #0]
          while(wait_loop_index != 0U)
 8000c9e:	9a00      	ldr	r2, [sp, #0]
 8000ca0:	2a00      	cmp	r2, #0
 8000ca2:	d1f9      	bne.n	8000c98 <HAL_ADC_ConfigChannel+0x314>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	e01b      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8000ca8:	f1b4 4fa0 	cmp.w	r4, #1342177280	; 0x50000000
 8000cac:	d1c2      	bne.n	8000c34 <HAL_ADC_ConfigChannel+0x2b0>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000cae:	4912      	ldr	r1, [pc, #72]	; (8000cf8 <HAL_ADC_ConfigChannel+0x374>)
 8000cb0:	688a      	ldr	r2, [r1, #8]
 8000cb2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000cb6:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cb8:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000cba:	e011      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000cbc:	490e      	ldr	r1, [pc, #56]	; (8000cf8 <HAL_ADC_ConfigChannel+0x374>)
 8000cbe:	688a      	ldr	r2, [r1, #8]
 8000cc0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000cc4:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	e00a      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ccc:	f042 0220 	orr.w	r2, r2, #32
 8000cd0:	645a      	str	r2, [r3, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	e004      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cd8:	f042 0220 	orr.w	r2, r2, #32
 8000cdc:	645a      	str	r2, [r3, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000cde:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8000ce6:	b017      	add	sp, #92	; 0x5c
 8000ce8:	bc70      	pop	{r4, r5, r6}
 8000cea:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cec:	2000      	movs	r0, #0
 8000cee:	e7f7      	b.n	8000ce0 <HAL_ADC_ConfigChannel+0x35c>
  __HAL_LOCK(hadc);
 8000cf0:	2002      	movs	r0, #2
 8000cf2:	e7f8      	b.n	8000ce6 <HAL_ADC_ConfigChannel+0x362>
 8000cf4:	83fff000 	.word	0x83fff000
 8000cf8:	50000300 	.word	0x50000300
 8000cfc:	50000100 	.word	0x50000100
 8000d00:	20000000 	.word	0x20000000
 8000d04:	000f4240 	.word	0x000f4240

08000d08 <HAL_ADCEx_MultiModeConfigChannel>:
{
 8000d08:	b470      	push	{r4, r5, r6}
 8000d0a:	b097      	sub	sp, #92	; 0x5c
 8000d0c:	4603      	mov	r3, r0
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d0e:	6802      	ldr	r2, [r0, #0]
 8000d10:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8000d14:	d040      	beq.n	8000d98 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 8000d16:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000d1a:	9001      	str	r0, [sp, #4]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8000d1c:	9801      	ldr	r0, [sp, #4]
 8000d1e:	2800      	cmp	r0, #0
 8000d20:	f000 8088 	beq.w	8000e34 <HAL_ADCEx_MultiModeConfigChannel+0x12c>
  __HAL_LOCK(hadc);
 8000d24:	f893 4040 	ldrb.w	r4, [r3, #64]	; 0x40
 8000d28:	2c01      	cmp	r4, #1
 8000d2a:	f000 8085 	beq.w	8000e38 <HAL_ADCEx_MultiModeConfigChannel+0x130>
 8000d2e:	2401      	movs	r4, #1
 8000d30:	f883 4040 	strb.w	r4, [r3, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8000d34:	6892      	ldr	r2, [r2, #8]
 8000d36:	f012 0f04 	tst.w	r2, #4
 8000d3a:	d168      	bne.n	8000e0e <HAL_ADCEx_MultiModeConfigChannel+0x106>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8000d3c:	6882      	ldr	r2, [r0, #8]
 8000d3e:	f012 0f04 	tst.w	r2, #4
 8000d42:	d164      	bne.n	8000e0e <HAL_ADCEx_MultiModeConfigChannel+0x106>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000d44:	680a      	ldr	r2, [r1, #0]
 8000d46:	2a00      	cmp	r2, #0
 8000d48:	d037      	beq.n	8000dba <HAL_ADCEx_MultiModeConfigChannel+0xb2>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000d4a:	4d3c      	ldr	r5, [pc, #240]	; (8000e3c <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8000d4c:	68aa      	ldr	r2, [r5, #8]
 8000d4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000d52:	684c      	ldr	r4, [r1, #4]
 8000d54:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8000d56:	ea44 3446 	orr.w	r4, r4, r6, lsl #13
 8000d5a:	4322      	orrs	r2, r4
 8000d5c:	60aa      	str	r2, [r5, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000d5e:	681c      	ldr	r4, [r3, #0]
 8000d60:	68a2      	ldr	r2, [r4, #8]
 8000d62:	f002 0203 	and.w	r2, r2, #3
 8000d66:	2a01      	cmp	r2, #1
 8000d68:	d019      	beq.n	8000d9e <HAL_ADCEx_MultiModeConfigChannel+0x96>
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2a00      	cmp	r2, #0
 8000d6e:	d159      	bne.n	8000e24 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000d70:	6884      	ldr	r4, [r0, #8]
 8000d72:	f004 0403 	and.w	r4, r4, #3
 8000d76:	2c01      	cmp	r4, #1
 8000d78:	d019      	beq.n	8000dae <HAL_ADCEx_MultiModeConfigChannel+0xa6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000d7a:	2a00      	cmp	r2, #0
 8000d7c:	d154      	bne.n	8000e28 <HAL_ADCEx_MultiModeConfigChannel+0x120>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000d7e:	4c2f      	ldr	r4, [pc, #188]	; (8000e3c <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8000d80:	68a2      	ldr	r2, [r4, #8]
 8000d82:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8000d86:	f022 020f 	bic.w	r2, r2, #15
 8000d8a:	6808      	ldr	r0, [r1, #0]
 8000d8c:	6889      	ldr	r1, [r1, #8]
 8000d8e:	4301      	orrs	r1, r0
 8000d90:	430a      	orrs	r2, r1
 8000d92:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d94:	2000      	movs	r0, #0
 8000d96:	e03f      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d98:	4829      	ldr	r0, [pc, #164]	; (8000e40 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8000d9a:	9001      	str	r0, [sp, #4]
 8000d9c:	e7be      	b.n	8000d1c <HAL_ADCEx_MultiModeConfigChannel+0x14>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000d9e:	6822      	ldr	r2, [r4, #0]
 8000da0:	f012 0f01 	tst.w	r2, #1
 8000da4:	d101      	bne.n	8000daa <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 8000da6:	2200      	movs	r2, #0
 8000da8:	e7e0      	b.n	8000d6c <HAL_ADCEx_MultiModeConfigChannel+0x64>
 8000daa:	2201      	movs	r2, #1
 8000dac:	e7de      	b.n	8000d6c <HAL_ADCEx_MultiModeConfigChannel+0x64>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000dae:	6800      	ldr	r0, [r0, #0]
 8000db0:	f010 0f01 	tst.w	r0, #1
 8000db4:	d0e1      	beq.n	8000d7a <HAL_ADCEx_MultiModeConfigChannel+0x72>
 8000db6:	2201      	movs	r2, #1
 8000db8:	e7df      	b.n	8000d7a <HAL_ADCEx_MultiModeConfigChannel+0x72>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000dba:	4920      	ldr	r1, [pc, #128]	; (8000e3c <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8000dbc:	688a      	ldr	r2, [r1, #8]
 8000dbe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000dc2:	608a      	str	r2, [r1, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000dc4:	6819      	ldr	r1, [r3, #0]
 8000dc6:	688a      	ldr	r2, [r1, #8]
 8000dc8:	f002 0203 	and.w	r2, r2, #3
 8000dcc:	2a01      	cmp	r2, #1
 8000dce:	d010      	beq.n	8000df2 <HAL_ADCEx_MultiModeConfigChannel+0xea>
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	bb5a      	cbnz	r2, 8000e2c <HAL_ADCEx_MultiModeConfigChannel+0x124>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000dd4:	6881      	ldr	r1, [r0, #8]
 8000dd6:	f001 0103 	and.w	r1, r1, #3
 8000dda:	2901      	cmp	r1, #1
 8000ddc:	d011      	beq.n	8000e02 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000dde:	bb3a      	cbnz	r2, 8000e30 <HAL_ADCEx_MultiModeConfigChannel+0x128>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8000de0:	4916      	ldr	r1, [pc, #88]	; (8000e3c <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8000de2:	688a      	ldr	r2, [r1, #8]
 8000de4:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 8000de8:	f022 020f 	bic.w	r2, r2, #15
 8000dec:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dee:	2000      	movs	r0, #0
 8000df0:	e012      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000df2:	680a      	ldr	r2, [r1, #0]
 8000df4:	f012 0f01 	tst.w	r2, #1
 8000df8:	d101      	bne.n	8000dfe <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	e7e9      	b.n	8000dd2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8000dfe:	2201      	movs	r2, #1
 8000e00:	e7e7      	b.n	8000dd2 <HAL_ADCEx_MultiModeConfigChannel+0xca>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000e02:	6801      	ldr	r1, [r0, #0]
 8000e04:	f011 0f01 	tst.w	r1, #1
 8000e08:	d0e9      	beq.n	8000dde <HAL_ADCEx_MultiModeConfigChannel+0xd6>
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	e7e7      	b.n	8000dde <HAL_ADCEx_MultiModeConfigChannel+0xd6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000e10:	f042 0220 	orr.w	r2, r2, #32
 8000e14:	645a      	str	r2, [r3, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8000e16:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
} 
 8000e1e:	b017      	add	sp, #92	; 0x5c
 8000e20:	bc70      	pop	{r4, r5, r6}
 8000e22:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e24:	2000      	movs	r0, #0
 8000e26:	e7f7      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x110>
 8000e28:	2000      	movs	r0, #0
 8000e2a:	e7f5      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x110>
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	e7f3      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x110>
 8000e30:	2000      	movs	r0, #0
 8000e32:	e7f1      	b.n	8000e18 <HAL_ADCEx_MultiModeConfigChannel+0x110>
    return HAL_ERROR;
 8000e34:	2001      	movs	r0, #1
 8000e36:	e7f2      	b.n	8000e1e <HAL_ADCEx_MultiModeConfigChannel+0x116>
  __HAL_LOCK(hadc);
 8000e38:	2002      	movs	r0, #2
 8000e3a:	e7f0      	b.n	8000e1e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8000e3c:	50000300 	.word	0x50000300
 8000e40:	50000100 	.word	0x50000100

08000e44 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e44:	4a07      	ldr	r2, [pc, #28]	; (8000e64 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000e46:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e48:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e4c:	041b      	lsls	r3, r3, #16
 8000e4e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e50:	0200      	lsls	r0, r0, #8
 8000e52:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e56:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8000e58:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000e5c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000e60:	60d0      	str	r0, [r2, #12]
 8000e62:	4770      	bx	lr
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e68:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e6a:	4b16      	ldr	r3, [pc, #88]	; (8000ec4 <HAL_NVIC_SetPriority+0x5c>)
 8000e6c:	68db      	ldr	r3, [r3, #12]
 8000e6e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e72:	f1c3 0407 	rsb	r4, r3, #7
 8000e76:	2c04      	cmp	r4, #4
 8000e78:	bf28      	it	cs
 8000e7a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7c:	1d1d      	adds	r5, r3, #4
 8000e7e:	2d06      	cmp	r5, #6
 8000e80:	d917      	bls.n	8000eb2 <HAL_NVIC_SetPriority+0x4a>
 8000e82:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	2501      	movs	r5, #1
 8000e86:	fa05 f404 	lsl.w	r4, r5, r4
 8000e8a:	3c01      	subs	r4, #1
 8000e8c:	4021      	ands	r1, r4
 8000e8e:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e90:	fa05 f303 	lsl.w	r3, r5, r3
 8000e94:	3b01      	subs	r3, #1
 8000e96:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e98:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8000e9a:	2800      	cmp	r0, #0
 8000e9c:	db0b      	blt.n	8000eb6 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9e:	0109      	lsls	r1, r1, #4
 8000ea0:	b2c9      	uxtb	r1, r1
 8000ea2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000ea6:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000eaa:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000eae:	bc30      	pop	{r4, r5}
 8000eb0:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	e7e6      	b.n	8000e84 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	f000 000f 	and.w	r0, r0, #15
 8000eba:	0109      	lsls	r1, r1, #4
 8000ebc:	b2c9      	uxtb	r1, r1
 8000ebe:	4b02      	ldr	r3, [pc, #8]	; (8000ec8 <HAL_NVIC_SetPriority+0x60>)
 8000ec0:	5419      	strb	r1, [r3, r0]
 8000ec2:	e7f4      	b.n	8000eae <HAL_NVIC_SetPriority+0x46>
 8000ec4:	e000ed00 	.word	0xe000ed00
 8000ec8:	e000ed14 	.word	0xe000ed14

08000ecc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ecc:	0942      	lsrs	r2, r0, #5
 8000ece:	f000 001f 	and.w	r0, r0, #31
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	fa03 f000 	lsl.w	r0, r3, r0
 8000ed8:	4b01      	ldr	r3, [pc, #4]	; (8000ee0 <HAL_NVIC_EnableIRQ+0x14>)
 8000eda:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ede:	4770      	bx	lr
 8000ee0:	e000e100 	.word	0xe000e100

08000ee4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee4:	3801      	subs	r0, #1
 8000ee6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000eea:	d20a      	bcs.n	8000f02 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <HAL_SYSTICK_Config+0x24>)
 8000eee:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef0:	21f0      	movs	r1, #240	; 0xf0
 8000ef2:	4a06      	ldr	r2, [pc, #24]	; (8000f0c <HAL_SYSTICK_Config+0x28>)
 8000ef4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef8:	2000      	movs	r0, #0
 8000efa:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000efc:	2207      	movs	r2, #7
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000f02:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000e010 	.word	0xe000e010
 8000f0c:	e000ed00 	.word	0xe000ed00

08000f10 <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000f10:	2804      	cmp	r0, #4
 8000f12:	d005      	beq.n	8000f20 <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f14:	4a05      	ldr	r2, [pc, #20]	; (8000f2c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000f16:	6813      	ldr	r3, [r2, #0]
 8000f18:	f023 0304 	bic.w	r3, r3, #4
 8000f1c:	6013      	str	r3, [r2, #0]
 8000f1e:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f20:	4a02      	ldr	r2, [pc, #8]	; (8000f2c <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8000f22:	6813      	ldr	r3, [r2, #0]
 8000f24:	f043 0304 	orr.w	r3, r3, #4
 8000f28:	6013      	str	r3, [r2, #0]
 8000f2a:	4770      	bx	lr
 8000f2c:	e000e010 	.word	0xe000e010

08000f30 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000f30:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000f32:	f001 facd 	bl	80024d0 <HAL_SYSTICK_Callback>
 8000f36:	bd08      	pop	{r3, pc}

08000f38 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f38:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f3a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000f3e:	2b02      	cmp	r3, #2
 8000f40:	d003      	beq.n	8000f4a <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f42:	2304      	movs	r3, #4
 8000f44:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f46:	2001      	movs	r0, #1
 8000f48:	bd08      	pop	{r3, pc}
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f4a:	6802      	ldr	r2, [r0, #0]
 8000f4c:	6813      	ldr	r3, [r2, #0]
 8000f4e:	f023 030e 	bic.w	r3, r3, #14
 8000f52:	6013      	str	r3, [r2, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f54:	6802      	ldr	r2, [r0, #0]
 8000f56:	6813      	ldr	r3, [r2, #0]
 8000f58:	f023 0301 	bic.w	r3, r3, #1
 8000f5c:	6013      	str	r3, [r2, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000f5e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000f60:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000f62:	2201      	movs	r2, #1
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	604b      	str	r3, [r1, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f6a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f6e:	2300      	movs	r3, #0
 8000f70:	f880 3020 	strb.w	r3, [r0, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8000f74:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000f76:	b113      	cbz	r3, 8000f7e <HAL_DMA_Abort_IT+0x46>
    {
      hdma->XferAbortCallback(hdma);
 8000f78:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	bd08      	pop	{r3, pc}
 8000f7e:	2000      	movs	r0, #0
    } 
  }
  return status;
}
 8000f80:	bd08      	pop	{r3, pc}
	...

08000f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f86:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8000f88:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000f8a:	e088      	b.n	800109e <HAL_GPIO_Init+0x11a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000f8c:	08de      	lsrs	r6, r3, #3
 8000f8e:	3608      	adds	r6, #8
 8000f90:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f94:	f003 0e07 	and.w	lr, r3, #7
 8000f98:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000f9c:	270f      	movs	r7, #15
 8000f9e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000fa2:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fa6:	690f      	ldr	r7, [r1, #16]
 8000fa8:	fa07 f70e 	lsl.w	r7, r7, lr
 8000fac:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3] = temp;
 8000fae:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 8000fb2:	e083      	b.n	80010bc <HAL_GPIO_Init+0x138>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fb4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fb6:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fb8:	68cf      	ldr	r7, [r1, #12]
 8000fba:	fa07 f70e 	lsl.w	r7, r7, lr
 8000fbe:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000fc0:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc2:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc4:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000fc8:	684e      	ldr	r6, [r1, #4]
 8000fca:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8000fce:	409e      	lsls	r6, r3
 8000fd0:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8000fd2:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000fd4:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fd6:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fd8:	688d      	ldr	r5, [r1, #8]
 8000fda:	fa05 f50e 	lsl.w	r5, r5, lr
 8000fde:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000fe0:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000fe2:	684c      	ldr	r4, [r1, #4]
 8000fe4:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8000fe8:	d058      	beq.n	800109c <HAL_GPIO_Init+0x118>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fea:	4c47      	ldr	r4, [pc, #284]	; (8001108 <HAL_GPIO_Init+0x184>)
 8000fec:	69a5      	ldr	r5, [r4, #24]
 8000fee:	f045 0501 	orr.w	r5, r5, #1
 8000ff2:	61a5      	str	r5, [r4, #24]
 8000ff4:	69a4      	ldr	r4, [r4, #24]
 8000ff6:	f004 0401 	and.w	r4, r4, #1
 8000ffa:	9401      	str	r4, [sp, #4]
 8000ffc:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
 8000ffe:	089d      	lsrs	r5, r3, #2
 8001000:	1cae      	adds	r6, r5, #2
 8001002:	4c42      	ldr	r4, [pc, #264]	; (800110c <HAL_GPIO_Init+0x188>)
 8001004:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001008:	f003 0603 	and.w	r6, r3, #3
 800100c:	00b6      	lsls	r6, r6, #2
 800100e:	270f      	movs	r7, #15
 8001010:	40b7      	lsls	r7, r6
 8001012:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001016:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800101a:	d06c      	beq.n	80010f6 <HAL_GPIO_Init+0x172>
 800101c:	4f3c      	ldr	r7, [pc, #240]	; (8001110 <HAL_GPIO_Init+0x18c>)
 800101e:	42b8      	cmp	r0, r7
 8001020:	d06b      	beq.n	80010fa <HAL_GPIO_Init+0x176>
 8001022:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001026:	42b8      	cmp	r0, r7
 8001028:	d069      	beq.n	80010fe <HAL_GPIO_Init+0x17a>
 800102a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800102e:	42b8      	cmp	r0, r7
 8001030:	d05f      	beq.n	80010f2 <HAL_GPIO_Init+0x16e>
 8001032:	2705      	movs	r7, #5
 8001034:	fa07 f606 	lsl.w	r6, r7, r6
 8001038:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 800103a:	3502      	adds	r5, #2
 800103c:	4e33      	ldr	r6, [pc, #204]	; (800110c <HAL_GPIO_Init+0x188>)
 800103e:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001042:	4c34      	ldr	r4, [pc, #208]	; (8001114 <HAL_GPIO_Init+0x190>)
 8001044:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001046:	43d4      	mvns	r4, r2
 8001048:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800104c:	684f      	ldr	r7, [r1, #4]
 800104e:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001052:	d001      	beq.n	8001058 <HAL_GPIO_Init+0xd4>
        {
          temp |= iocurrent;
 8001054:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001058:	4d2e      	ldr	r5, [pc, #184]	; (8001114 <HAL_GPIO_Init+0x190>)
 800105a:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 800105c:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 800105e:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001062:	684f      	ldr	r7, [r1, #4]
 8001064:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001068:	d001      	beq.n	800106e <HAL_GPIO_Init+0xea>
        {
          temp |= iocurrent;
 800106a:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 800106e:	4d29      	ldr	r5, [pc, #164]	; (8001114 <HAL_GPIO_Init+0x190>)
 8001070:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001072:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 8001074:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001078:	684f      	ldr	r7, [r1, #4]
 800107a:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800107e:	d001      	beq.n	8001084 <HAL_GPIO_Init+0x100>
        {
          temp |= iocurrent;
 8001080:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001084:	4d23      	ldr	r5, [pc, #140]	; (8001114 <HAL_GPIO_Init+0x190>)
 8001086:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001088:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 800108a:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800108c:	684e      	ldr	r6, [r1, #4]
 800108e:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001092:	d001      	beq.n	8001098 <HAL_GPIO_Init+0x114>
        {
          temp |= iocurrent;
 8001094:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001098:	4a1e      	ldr	r2, [pc, #120]	; (8001114 <HAL_GPIO_Init+0x190>)
 800109a:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 800109c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 800109e:	680a      	ldr	r2, [r1, #0]
 80010a0:	fa32 f403 	lsrs.w	r4, r2, r3
 80010a4:	d02d      	beq.n	8001102 <HAL_GPIO_Init+0x17e>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80010a6:	2501      	movs	r5, #1
 80010a8:	409d      	lsls	r5, r3
    if(iocurrent)
 80010aa:	402a      	ands	r2, r5
 80010ac:	d0f6      	beq.n	800109c <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010ae:	684c      	ldr	r4, [r1, #4]
 80010b0:	2c02      	cmp	r4, #2
 80010b2:	f43f af6b 	beq.w	8000f8c <HAL_GPIO_Init+0x8>
 80010b6:	2c12      	cmp	r4, #18
 80010b8:	f43f af68 	beq.w	8000f8c <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 80010bc:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010be:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80010c2:	2403      	movs	r4, #3
 80010c4:	fa04 f40e 	lsl.w	r4, r4, lr
 80010c8:	43e4      	mvns	r4, r4
 80010ca:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010cc:	684f      	ldr	r7, [r1, #4]
 80010ce:	f007 0703 	and.w	r7, r7, #3
 80010d2:	fa07 f70e 	lsl.w	r7, r7, lr
 80010d6:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 80010d8:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80010da:	684e      	ldr	r6, [r1, #4]
 80010dc:	1e77      	subs	r7, r6, #1
 80010de:	2f01      	cmp	r7, #1
 80010e0:	f67f af68 	bls.w	8000fb4 <HAL_GPIO_Init+0x30>
 80010e4:	2e11      	cmp	r6, #17
 80010e6:	f43f af65 	beq.w	8000fb4 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010ea:	2e12      	cmp	r6, #18
 80010ec:	f47f af72 	bne.w	8000fd4 <HAL_GPIO_Init+0x50>
 80010f0:	e760      	b.n	8000fb4 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010f2:	2703      	movs	r7, #3
 80010f4:	e79e      	b.n	8001034 <HAL_GPIO_Init+0xb0>
 80010f6:	2700      	movs	r7, #0
 80010f8:	e79c      	b.n	8001034 <HAL_GPIO_Init+0xb0>
 80010fa:	2701      	movs	r7, #1
 80010fc:	e79a      	b.n	8001034 <HAL_GPIO_Init+0xb0>
 80010fe:	2702      	movs	r7, #2
 8001100:	e798      	b.n	8001034 <HAL_GPIO_Init+0xb0>
  }
}
 8001102:	b003      	add	sp, #12
 8001104:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001106:	bf00      	nop
 8001108:	40021000 	.word	0x40021000
 800110c:	40010000 	.word	0x40010000
 8001110:	48000400 	.word	0x48000400
 8001114:	40010400 	.word	0x40010400

08001118 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001118:	b90a      	cbnz	r2, 800111e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800111a:	6281      	str	r1, [r0, #40]	; 0x28
 800111c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800111e:	6181      	str	r1, [r0, #24]
 8001120:	4770      	bx	lr
	...

08001124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001124:	b570      	push	{r4, r5, r6, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800112a:	6803      	ldr	r3, [r0, #0]
 800112c:	f013 0f01 	tst.w	r3, #1
 8001130:	d063      	beq.n	80011fa <HAL_RCC_OscConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001132:	4bb5      	ldr	r3, [pc, #724]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 030c 	and.w	r3, r3, #12
 800113a:	2b04      	cmp	r3, #4
 800113c:	d046      	beq.n	80011cc <HAL_RCC_OscConfig+0xa8>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800113e:	4bb2      	ldr	r3, [pc, #712]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f003 030c 	and.w	r3, r3, #12
 8001146:	2b08      	cmp	r3, #8
 8001148:	d03b      	beq.n	80011c2 <HAL_RCC_OscConfig+0x9e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800114a:	6863      	ldr	r3, [r4, #4]
 800114c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001150:	f000 808e 	beq.w	8001270 <HAL_RCC_OscConfig+0x14c>
 8001154:	2b00      	cmp	r3, #0
 8001156:	f040 8091 	bne.w	800127c <HAL_RCC_OscConfig+0x158>
 800115a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800115e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001170:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001172:	4aa5      	ldr	r2, [pc, #660]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001174:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001176:	f023 030f 	bic.w	r3, r3, #15
 800117a:	68a1      	ldr	r1, [r4, #8]
 800117c:	430b      	orrs	r3, r1
 800117e:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001180:	6863      	ldr	r3, [r4, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	f000 8094 	beq.w	80012b0 <HAL_RCC_OscConfig+0x18c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001188:	f7ff f84e 	bl	8000228 <HAL_GetTick>
 800118c:	4605      	mov	r5, r0
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800118e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001192:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001196:	4b9c      	ldr	r3, [pc, #624]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001198:	6819      	ldr	r1, [r3, #0]
 800119a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800119e:	fa93 f3a3 	rbit	r3, r3
 80011a2:	fab3 f383 	clz	r3, r3
 80011a6:	f003 031f 	and.w	r3, r3, #31
 80011aa:	2201      	movs	r2, #1
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	4219      	tst	r1, r3
 80011b2:	d122      	bne.n	80011fa <HAL_RCC_OscConfig+0xd6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011b4:	f7ff f838 	bl	8000228 <HAL_GetTick>
 80011b8:	1b40      	subs	r0, r0, r5
 80011ba:	2864      	cmp	r0, #100	; 0x64
 80011bc:	d9e7      	bls.n	800118e <HAL_RCC_OscConfig+0x6a>
          {
            return HAL_TIMEOUT;
 80011be:	2003      	movs	r0, #3
 80011c0:	e2ab      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80011c2:	4b91      	ldr	r3, [pc, #580]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80011ca:	d0be      	beq.n	800114a <HAL_RCC_OscConfig+0x26>
 80011cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011d0:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d4:	4b8c      	ldr	r3, [pc, #560]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 80011d6:	6819      	ldr	r1, [r3, #0]
 80011d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011dc:	fa93 f3a3 	rbit	r3, r3
 80011e0:	fab3 f383 	clz	r3, r3
 80011e4:	f003 031f 	and.w	r3, r3, #31
 80011e8:	2201      	movs	r2, #1
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	4219      	tst	r1, r3
 80011f0:	d003      	beq.n	80011fa <HAL_RCC_OscConfig+0xd6>
 80011f2:	6863      	ldr	r3, [r4, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	f000 8289 	beq.w	800170c <HAL_RCC_OscConfig+0x5e8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011fa:	6823      	ldr	r3, [r4, #0]
 80011fc:	f013 0f02 	tst.w	r3, #2
 8001200:	f000 809c 	beq.w	800133c <HAL_RCC_OscConfig+0x218>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001204:	4b80      	ldr	r3, [pc, #512]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f013 0f0c 	tst.w	r3, #12
 800120c:	d072      	beq.n	80012f4 <HAL_RCC_OscConfig+0x1d0>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800120e:	4b7e      	ldr	r3, [pc, #504]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 030c 	and.w	r3, r3, #12
 8001216:	2b08      	cmp	r3, #8
 8001218:	d067      	beq.n	80012ea <HAL_RCC_OscConfig+0x1c6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800121a:	6923      	ldr	r3, [r4, #16]
 800121c:	2b00      	cmp	r3, #0
 800121e:	f000 80cb 	beq.w	80013b8 <HAL_RCC_OscConfig+0x294>
 8001222:	2201      	movs	r2, #1
 8001224:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001228:	fab3 f383 	clz	r3, r3
 800122c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001230:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001238:	f7fe fff6 	bl	8000228 <HAL_GetTick>
 800123c:	4605      	mov	r5, r0
 800123e:	2302      	movs	r3, #2
 8001240:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001244:	4b70      	ldr	r3, [pc, #448]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001246:	6819      	ldr	r1, [r3, #0]
 8001248:	2302      	movs	r3, #2
 800124a:	fa93 f3a3 	rbit	r3, r3
 800124e:	fab3 f383 	clz	r3, r3
 8001252:	f003 031f 	and.w	r3, r3, #31
 8001256:	2201      	movs	r2, #1
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	4219      	tst	r1, r3
 800125e:	f040 809c 	bne.w	800139a <HAL_RCC_OscConfig+0x276>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001262:	f7fe ffe1 	bl	8000228 <HAL_GetTick>
 8001266:	1b40      	subs	r0, r0, r5
 8001268:	2802      	cmp	r0, #2
 800126a:	d9e8      	bls.n	800123e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800126c:	2003      	movs	r0, #3
 800126e:	e254      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001270:	4a65      	ldr	r2, [pc, #404]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001272:	6813      	ldr	r3, [r2, #0]
 8001274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001278:	6013      	str	r3, [r2, #0]
 800127a:	e77a      	b.n	8001172 <HAL_RCC_OscConfig+0x4e>
 800127c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001280:	d009      	beq.n	8001296 <HAL_RCC_OscConfig+0x172>
 8001282:	4b61      	ldr	r3, [pc, #388]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001292:	601a      	str	r2, [r3, #0]
 8001294:	e76d      	b.n	8001172 <HAL_RCC_OscConfig+0x4e>
 8001296:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800129a:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800129e:	681a      	ldr	r2, [r3, #0]
 80012a0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	e760      	b.n	8001172 <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 80012b0:	f7fe ffba 	bl	8000228 <HAL_GetTick>
 80012b4:	4605      	mov	r5, r0
 80012b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ba:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012be:	4b52      	ldr	r3, [pc, #328]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 80012c0:	6819      	ldr	r1, [r3, #0]
 80012c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012c6:	fa93 f3a3 	rbit	r3, r3
 80012ca:	fab3 f383 	clz	r3, r3
 80012ce:	f003 031f 	and.w	r3, r3, #31
 80012d2:	2201      	movs	r2, #1
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	4219      	tst	r1, r3
 80012da:	d08e      	beq.n	80011fa <HAL_RCC_OscConfig+0xd6>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012dc:	f7fe ffa4 	bl	8000228 <HAL_GetTick>
 80012e0:	1b40      	subs	r0, r0, r5
 80012e2:	2864      	cmp	r0, #100	; 0x64
 80012e4:	d9e7      	bls.n	80012b6 <HAL_RCC_OscConfig+0x192>
            return HAL_TIMEOUT;
 80012e6:	2003      	movs	r0, #3
 80012e8:	e217      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80012ea:	4b47      	ldr	r3, [pc, #284]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80012f2:	d192      	bne.n	800121a <HAL_RCC_OscConfig+0xf6>
 80012f4:	2302      	movs	r3, #2
 80012f6:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012fa:	4b43      	ldr	r3, [pc, #268]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 80012fc:	6819      	ldr	r1, [r3, #0]
 80012fe:	2302      	movs	r3, #2
 8001300:	fa93 f3a3 	rbit	r3, r3
 8001304:	fab3 f383 	clz	r3, r3
 8001308:	f003 031f 	and.w	r3, r3, #31
 800130c:	2201      	movs	r2, #1
 800130e:	fa02 f303 	lsl.w	r3, r2, r3
 8001312:	4219      	tst	r1, r3
 8001314:	d004      	beq.n	8001320 <HAL_RCC_OscConfig+0x1fc>
 8001316:	6923      	ldr	r3, [r4, #16]
 8001318:	4293      	cmp	r3, r2
 800131a:	d001      	beq.n	8001320 <HAL_RCC_OscConfig+0x1fc>
        return HAL_ERROR;
 800131c:	2001      	movs	r0, #1
 800131e:	e1fc      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001320:	4839      	ldr	r0, [pc, #228]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001322:	6803      	ldr	r3, [r0, #0]
 8001324:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001328:	6961      	ldr	r1, [r4, #20]
 800132a:	22f8      	movs	r2, #248	; 0xf8
 800132c:	fa92 f2a2 	rbit	r2, r2
 8001330:	fab2 f282 	clz	r2, r2
 8001334:	fa01 f202 	lsl.w	r2, r1, r2
 8001338:	4313      	orrs	r3, r2
 800133a:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133c:	6823      	ldr	r3, [r4, #0]
 800133e:	f013 0f08 	tst.w	r3, #8
 8001342:	f000 808d 	beq.w	8001460 <HAL_RCC_OscConfig+0x33c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001346:	69a3      	ldr	r3, [r4, #24]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d061      	beq.n	8001410 <HAL_RCC_OscConfig+0x2ec>
 800134c:	2101      	movs	r1, #1
 800134e:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001352:	fab2 f282 	clz	r2, r2
 8001356:	4b2d      	ldr	r3, [pc, #180]	; (800140c <HAL_RCC_OscConfig+0x2e8>)
 8001358:	4413      	add	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135e:	f7fe ff63 	bl	8000228 <HAL_GetTick>
 8001362:	4605      	mov	r5, r0
 8001364:	2302      	movs	r3, #2
 8001366:	fa93 f2a3 	rbit	r2, r3
 800136a:	fa93 f2a3 	rbit	r2, r3
 800136e:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001372:	4a25      	ldr	r2, [pc, #148]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 8001374:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8001376:	fa93 f3a3 	rbit	r3, r3
 800137a:	fab3 f383 	clz	r3, r3
 800137e:	f003 031f 	and.w	r3, r3, #31
 8001382:	2201      	movs	r2, #1
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	4219      	tst	r1, r3
 800138a:	d169      	bne.n	8001460 <HAL_RCC_OscConfig+0x33c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800138c:	f7fe ff4c 	bl	8000228 <HAL_GetTick>
 8001390:	1b40      	subs	r0, r0, r5
 8001392:	2802      	cmp	r0, #2
 8001394:	d9e6      	bls.n	8001364 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001396:	2003      	movs	r0, #3
 8001398:	e1bf      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800139a:	481b      	ldr	r0, [pc, #108]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 800139c:	6803      	ldr	r3, [r0, #0]
 800139e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80013a2:	6961      	ldr	r1, [r4, #20]
 80013a4:	22f8      	movs	r2, #248	; 0xf8
 80013a6:	fa92 f2a2 	rbit	r2, r2
 80013aa:	fab2 f282 	clz	r2, r2
 80013ae:	fa01 f202 	lsl.w	r2, r1, r2
 80013b2:	4313      	orrs	r3, r2
 80013b4:	6003      	str	r3, [r0, #0]
 80013b6:	e7c1      	b.n	800133c <HAL_RCC_OscConfig+0x218>
 80013b8:	2301      	movs	r3, #1
 80013ba:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 80013be:	fab3 f383 	clz	r3, r3
 80013c2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013c6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80013d0:	f7fe ff2a 	bl	8000228 <HAL_GetTick>
 80013d4:	4605      	mov	r5, r0
 80013d6:	2302      	movs	r3, #2
 80013d8:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013dc:	4b0a      	ldr	r3, [pc, #40]	; (8001408 <HAL_RCC_OscConfig+0x2e4>)
 80013de:	6819      	ldr	r1, [r3, #0]
 80013e0:	2302      	movs	r3, #2
 80013e2:	fa93 f3a3 	rbit	r3, r3
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	f003 031f 	and.w	r3, r3, #31
 80013ee:	2201      	movs	r2, #1
 80013f0:	fa02 f303 	lsl.w	r3, r2, r3
 80013f4:	4219      	tst	r1, r3
 80013f6:	d0a1      	beq.n	800133c <HAL_RCC_OscConfig+0x218>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013f8:	f7fe ff16 	bl	8000228 <HAL_GetTick>
 80013fc:	1b40      	subs	r0, r0, r5
 80013fe:	2802      	cmp	r0, #2
 8001400:	d9e9      	bls.n	80013d6 <HAL_RCC_OscConfig+0x2b2>
            return HAL_TIMEOUT;
 8001402:	2003      	movs	r0, #3
 8001404:	e189      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
 8001406:	bf00      	nop
 8001408:	40021000 	.word	0x40021000
 800140c:	10908120 	.word	0x10908120
 8001410:	2201      	movs	r2, #1
 8001412:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001416:	fab2 f282 	clz	r2, r2
 800141a:	4bc1      	ldr	r3, [pc, #772]	; (8001720 <HAL_RCC_OscConfig+0x5fc>)
 800141c:	4413      	add	r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001424:	f7fe ff00 	bl	8000228 <HAL_GetTick>
 8001428:	4605      	mov	r5, r0
 800142a:	2302      	movs	r3, #2
 800142c:	fa93 f2a3 	rbit	r2, r3
 8001430:	fa93 f2a3 	rbit	r2, r3
 8001434:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001438:	4aba      	ldr	r2, [pc, #744]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 800143a:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800143c:	fa93 f3a3 	rbit	r3, r3
 8001440:	fab3 f383 	clz	r3, r3
 8001444:	f003 031f 	and.w	r3, r3, #31
 8001448:	2201      	movs	r2, #1
 800144a:	fa02 f303 	lsl.w	r3, r2, r3
 800144e:	4219      	tst	r1, r3
 8001450:	d006      	beq.n	8001460 <HAL_RCC_OscConfig+0x33c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001452:	f7fe fee9 	bl	8000228 <HAL_GetTick>
 8001456:	1b40      	subs	r0, r0, r5
 8001458:	2802      	cmp	r0, #2
 800145a:	d9e6      	bls.n	800142a <HAL_RCC_OscConfig+0x306>
        {
          return HAL_TIMEOUT;
 800145c:	2003      	movs	r0, #3
 800145e:	e15c      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001460:	6823      	ldr	r3, [r4, #0]
 8001462:	f013 0f04 	tst.w	r3, #4
 8001466:	f000 80b3 	beq.w	80015d0 <HAL_RCC_OscConfig+0x4ac>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800146a:	4bae      	ldr	r3, [pc, #696]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001472:	d126      	bne.n	80014c2 <HAL_RCC_OscConfig+0x39e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001474:	4bab      	ldr	r3, [pc, #684]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001476:	69da      	ldr	r2, [r3, #28]
 8001478:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800147c:	61da      	str	r2, [r3, #28]
 800147e:	69db      	ldr	r3, [r3, #28]
 8001480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001484:	9301      	str	r3, [sp, #4]
 8001486:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001488:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800148a:	4ba7      	ldr	r3, [pc, #668]	; (8001728 <HAL_RCC_OscConfig+0x604>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001492:	d018      	beq.n	80014c6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001494:	68e3      	ldr	r3, [r4, #12]
 8001496:	2b01      	cmp	r3, #1
 8001498:	d029      	beq.n	80014ee <HAL_RCC_OscConfig+0x3ca>
 800149a:	bb73      	cbnz	r3, 80014fa <HAL_RCC_OscConfig+0x3d6>
 800149c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80014a0:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80014a4:	6a1a      	ldr	r2, [r3, #32]
 80014a6:	f022 0201 	bic.w	r2, r2, #1
 80014aa:	621a      	str	r2, [r3, #32]
 80014ac:	6a1a      	ldr	r2, [r3, #32]
 80014ae:	f022 0204 	bic.w	r2, r2, #4
 80014b2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014b4:	68e3      	ldr	r3, [r4, #12]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d05d      	beq.n	8001576 <HAL_RCC_OscConfig+0x452>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ba:	f7fe feb5 	bl	8000228 <HAL_GetTick>
 80014be:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c0:	e047      	b.n	8001552 <HAL_RCC_OscConfig+0x42e>
    FlagStatus       pwrclkchanged = RESET;
 80014c2:	2500      	movs	r5, #0
 80014c4:	e7e1      	b.n	800148a <HAL_RCC_OscConfig+0x366>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014c6:	4a98      	ldr	r2, [pc, #608]	; (8001728 <HAL_RCC_OscConfig+0x604>)
 80014c8:	6813      	ldr	r3, [r2, #0]
 80014ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014ce:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80014d0:	f7fe feaa 	bl	8000228 <HAL_GetTick>
 80014d4:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d6:	4b94      	ldr	r3, [pc, #592]	; (8001728 <HAL_RCC_OscConfig+0x604>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f413 7f80 	tst.w	r3, #256	; 0x100
 80014de:	d1d9      	bne.n	8001494 <HAL_RCC_OscConfig+0x370>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e0:	f7fe fea2 	bl	8000228 <HAL_GetTick>
 80014e4:	1b80      	subs	r0, r0, r6
 80014e6:	2864      	cmp	r0, #100	; 0x64
 80014e8:	d9f5      	bls.n	80014d6 <HAL_RCC_OscConfig+0x3b2>
          return HAL_TIMEOUT;
 80014ea:	2003      	movs	r0, #3
 80014ec:	e115      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014ee:	4a8d      	ldr	r2, [pc, #564]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 80014f0:	6a13      	ldr	r3, [r2, #32]
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	6213      	str	r3, [r2, #32]
 80014f8:	e7dc      	b.n	80014b4 <HAL_RCC_OscConfig+0x390>
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d009      	beq.n	8001512 <HAL_RCC_OscConfig+0x3ee>
 80014fe:	4b89      	ldr	r3, [pc, #548]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001500:	6a1a      	ldr	r2, [r3, #32]
 8001502:	f022 0201 	bic.w	r2, r2, #1
 8001506:	621a      	str	r2, [r3, #32]
 8001508:	6a1a      	ldr	r2, [r3, #32]
 800150a:	f022 0204 	bic.w	r2, r2, #4
 800150e:	621a      	str	r2, [r3, #32]
 8001510:	e7d0      	b.n	80014b4 <HAL_RCC_OscConfig+0x390>
 8001512:	4b84      	ldr	r3, [pc, #528]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001514:	6a1a      	ldr	r2, [r3, #32]
 8001516:	f042 0204 	orr.w	r2, r2, #4
 800151a:	621a      	str	r2, [r3, #32]
 800151c:	6a1a      	ldr	r2, [r3, #32]
 800151e:	f042 0201 	orr.w	r2, r2, #1
 8001522:	621a      	str	r2, [r3, #32]
 8001524:	e7c6      	b.n	80014b4 <HAL_RCC_OscConfig+0x390>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001526:	4b7f      	ldr	r3, [pc, #508]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001528:	6a19      	ldr	r1, [r3, #32]
 800152a:	2302      	movs	r3, #2
 800152c:	fa93 f3a3 	rbit	r3, r3
 8001530:	fab3 f383 	clz	r3, r3
 8001534:	f003 031f 	and.w	r3, r3, #31
 8001538:	2201      	movs	r2, #1
 800153a:	fa02 f303 	lsl.w	r3, r2, r3
 800153e:	4219      	tst	r1, r3
 8001540:	d145      	bne.n	80015ce <HAL_RCC_OscConfig+0x4aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001542:	f7fe fe71 	bl	8000228 <HAL_GetTick>
 8001546:	1b80      	subs	r0, r0, r6
 8001548:	f241 3388 	movw	r3, #5000	; 0x1388
 800154c:	4298      	cmp	r0, r3
 800154e:	f200 80df 	bhi.w	8001710 <HAL_RCC_OscConfig+0x5ec>
 8001552:	2302      	movs	r3, #2
 8001554:	fa93 f2a3 	rbit	r2, r3
 8001558:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800155c:	fab3 f383 	clz	r3, r3
 8001560:	095b      	lsrs	r3, r3, #5
 8001562:	f043 0302 	orr.w	r3, r3, #2
 8001566:	2b02      	cmp	r3, #2
 8001568:	d0dd      	beq.n	8001526 <HAL_RCC_OscConfig+0x402>
 800156a:	2302      	movs	r3, #2
 800156c:	fa93 f3a3 	rbit	r3, r3
 8001570:	4b6c      	ldr	r3, [pc, #432]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001572:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001574:	e7d9      	b.n	800152a <HAL_RCC_OscConfig+0x406>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001576:	f7fe fe57 	bl	8000228 <HAL_GetTick>
 800157a:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800157c:	e015      	b.n	80015aa <HAL_RCC_OscConfig+0x486>
 800157e:	4b69      	ldr	r3, [pc, #420]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001580:	6a19      	ldr	r1, [r3, #32]
 8001582:	2302      	movs	r3, #2
 8001584:	fa93 f3a3 	rbit	r3, r3
 8001588:	fab3 f383 	clz	r3, r3
 800158c:	f003 031f 	and.w	r3, r3, #31
 8001590:	2201      	movs	r2, #1
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	4219      	tst	r1, r3
 8001598:	d019      	beq.n	80015ce <HAL_RCC_OscConfig+0x4aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800159a:	f7fe fe45 	bl	8000228 <HAL_GetTick>
 800159e:	1b80      	subs	r0, r0, r6
 80015a0:	f241 3388 	movw	r3, #5000	; 0x1388
 80015a4:	4298      	cmp	r0, r3
 80015a6:	f200 80b5 	bhi.w	8001714 <HAL_RCC_OscConfig+0x5f0>
 80015aa:	2302      	movs	r3, #2
 80015ac:	fa93 f2a3 	rbit	r2, r3
 80015b0:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b4:	fab3 f383 	clz	r3, r3
 80015b8:	095b      	lsrs	r3, r3, #5
 80015ba:	f043 0302 	orr.w	r3, r3, #2
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d0dd      	beq.n	800157e <HAL_RCC_OscConfig+0x45a>
 80015c2:	2302      	movs	r3, #2
 80015c4:	fa93 f3a3 	rbit	r3, r3
 80015c8:	4b56      	ldr	r3, [pc, #344]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 80015ca:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80015cc:	e7d9      	b.n	8001582 <HAL_RCC_OscConfig+0x45e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80015ce:	bbb5      	cbnz	r5, 800163e <HAL_RCC_OscConfig+0x51a>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d0:	69e3      	ldr	r3, [r4, #28]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f000 80a0 	beq.w	8001718 <HAL_RCC_OscConfig+0x5f4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015d8:	4a52      	ldr	r2, [pc, #328]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 80015da:	6852      	ldr	r2, [r2, #4]
 80015dc:	f002 020c 	and.w	r2, r2, #12
 80015e0:	2a08      	cmp	r2, #8
 80015e2:	f000 80a3 	beq.w	800172c <HAL_RCC_OscConfig+0x608>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d02f      	beq.n	800164a <HAL_RCC_OscConfig+0x526>
 80015ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80015ee:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f2:	fab3 f383 	clz	r3, r3
 80015f6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015fa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015fe:	009b      	lsls	r3, r3, #2
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001604:	f7fe fe10 	bl	8000228 <HAL_GetTick>
 8001608:	4604      	mov	r4, r0
 800160a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800160e:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001612:	4b44      	ldr	r3, [pc, #272]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001614:	6819      	ldr	r1, [r3, #0]
 8001616:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800161a:	fa93 f3a3 	rbit	r3, r3
 800161e:	fab3 f383 	clz	r3, r3
 8001622:	f003 031f 	and.w	r3, r3, #31
 8001626:	2201      	movs	r2, #1
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	4219      	tst	r1, r3
 800162e:	d06b      	beq.n	8001708 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001630:	f7fe fdfa 	bl	8000228 <HAL_GetTick>
 8001634:	1b00      	subs	r0, r0, r4
 8001636:	2802      	cmp	r0, #2
 8001638:	d9e7      	bls.n	800160a <HAL_RCC_OscConfig+0x4e6>
          {
            return HAL_TIMEOUT;
 800163a:	2003      	movs	r0, #3
 800163c:	e06d      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 800163e:	4a39      	ldr	r2, [pc, #228]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001640:	69d3      	ldr	r3, [r2, #28]
 8001642:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001646:	61d3      	str	r3, [r2, #28]
 8001648:	e7c2      	b.n	80015d0 <HAL_RCC_OscConfig+0x4ac>
 800164a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800164e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001652:	fab3 f383 	clz	r3, r3
 8001656:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800165a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001664:	f7fe fde0 	bl	8000228 <HAL_GetTick>
 8001668:	4605      	mov	r5, r0
 800166a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800166e:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001672:	4b2c      	ldr	r3, [pc, #176]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 8001674:	6819      	ldr	r1, [r3, #0]
 8001676:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800167a:	fa93 f3a3 	rbit	r3, r3
 800167e:	fab3 f383 	clz	r3, r3
 8001682:	f003 031f 	and.w	r3, r3, #31
 8001686:	2201      	movs	r2, #1
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	4219      	tst	r1, r3
 800168e:	d006      	beq.n	800169e <HAL_RCC_OscConfig+0x57a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001690:	f7fe fdca 	bl	8000228 <HAL_GetTick>
 8001694:	1b40      	subs	r0, r0, r5
 8001696:	2802      	cmp	r0, #2
 8001698:	d9e7      	bls.n	800166a <HAL_RCC_OscConfig+0x546>
            return HAL_TIMEOUT;
 800169a:	2003      	movs	r0, #3
 800169c:	e03d      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800169e:	4921      	ldr	r1, [pc, #132]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 80016a0:	684b      	ldr	r3, [r1, #4]
 80016a2:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80016a6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80016a8:	6a20      	ldr	r0, [r4, #32]
 80016aa:	4302      	orrs	r2, r0
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]
 80016b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80016b4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80016b8:	fab3 f383 	clz	r3, r3
 80016bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	2201      	movs	r2, #1
 80016c8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016ca:	f7fe fdad 	bl	8000228 <HAL_GetTick>
 80016ce:	4604      	mov	r4, r0
 80016d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016d4:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016d8:	4b12      	ldr	r3, [pc, #72]	; (8001724 <HAL_RCC_OscConfig+0x600>)
 80016da:	6819      	ldr	r1, [r3, #0]
 80016dc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80016e0:	fa93 f3a3 	rbit	r3, r3
 80016e4:	fab3 f383 	clz	r3, r3
 80016e8:	f003 031f 	and.w	r3, r3, #31
 80016ec:	2201      	movs	r2, #1
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	4219      	tst	r1, r3
 80016f4:	d106      	bne.n	8001704 <HAL_RCC_OscConfig+0x5e0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016f6:	f7fe fd97 	bl	8000228 <HAL_GetTick>
 80016fa:	1b00      	subs	r0, r0, r4
 80016fc:	2802      	cmp	r0, #2
 80016fe:	d9e7      	bls.n	80016d0 <HAL_RCC_OscConfig+0x5ac>
            return HAL_TIMEOUT;
 8001700:	2003      	movs	r0, #3
 8001702:	e00a      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001704:	2000      	movs	r0, #0
 8001706:	e008      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
 8001708:	2000      	movs	r0, #0
 800170a:	e006      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
        return HAL_ERROR;
 800170c:	2001      	movs	r0, #1
 800170e:	e004      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
          return HAL_TIMEOUT;
 8001710:	2003      	movs	r0, #3
 8001712:	e002      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
          return HAL_TIMEOUT;
 8001714:	2003      	movs	r0, #3
 8001716:	e000      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>
  return HAL_OK;
 8001718:	2000      	movs	r0, #0
}
 800171a:	b002      	add	sp, #8
 800171c:	bd70      	pop	{r4, r5, r6, pc}
 800171e:	bf00      	nop
 8001720:	10908120 	.word	0x10908120
 8001724:	40021000 	.word	0x40021000
 8001728:	40007000 	.word	0x40007000
      return HAL_ERROR;
 800172c:	2001      	movs	r0, #1
 800172e:	e7f4      	b.n	800171a <HAL_RCC_OscConfig+0x5f6>

08001730 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001730:	4b16      	ldr	r3, [pc, #88]	; (800178c <HAL_RCC_GetSysClockFreq+0x5c>)
 8001732:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001734:	f003 020c 	and.w	r2, r3, #12
 8001738:	2a08      	cmp	r2, #8
 800173a:	d124      	bne.n	8001786 <HAL_RCC_GetSysClockFreq+0x56>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800173c:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8001740:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001744:	fa92 f2a2 	rbit	r2, r2
 8001748:	fab2 f282 	clz	r2, r2
 800174c:	fa21 f202 	lsr.w	r2, r1, r2
 8001750:	490f      	ldr	r1, [pc, #60]	; (8001790 <HAL_RCC_GetSysClockFreq+0x60>)
 8001752:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001754:	4a0d      	ldr	r2, [pc, #52]	; (800178c <HAL_RCC_GetSysClockFreq+0x5c>)
 8001756:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001758:	f002 020f 	and.w	r2, r2, #15
 800175c:	210f      	movs	r1, #15
 800175e:	fa91 f1a1 	rbit	r1, r1
 8001762:	fab1 f181 	clz	r1, r1
 8001766:	40ca      	lsrs	r2, r1
 8001768:	490a      	ldr	r1, [pc, #40]	; (8001794 <HAL_RCC_GetSysClockFreq+0x64>)
 800176a:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800176c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001770:	d103      	bne.n	800177a <HAL_RCC_GetSysClockFreq+0x4a>
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <HAL_RCC_GetSysClockFreq+0x68>)
 8001774:	fb03 f000 	mul.w	r0, r3, r0
 8001778:	4770      	bx	lr
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800177a:	4b08      	ldr	r3, [pc, #32]	; (800179c <HAL_RCC_GetSysClockFreq+0x6c>)
 800177c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001780:	fb03 f000 	mul.w	r0, r3, r0
 8001784:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <HAL_RCC_GetSysClockFreq+0x6c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	40021000 	.word	0x40021000
 8001790:	08002834 	.word	0x08002834
 8001794:	08002844 	.word	0x08002844
 8001798:	003d0900 	.word	0x003d0900
 800179c:	007a1200 	.word	0x007a1200

080017a0 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80017a0:	4b70      	ldr	r3, [pc, #448]	; (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f003 0307 	and.w	r3, r3, #7
 80017a8:	428b      	cmp	r3, r1
 80017aa:	d20c      	bcs.n	80017c6 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ac:	4a6d      	ldr	r2, [pc, #436]	; (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 80017ae:	6813      	ldr	r3, [r2, #0]
 80017b0:	f023 0307 	bic.w	r3, r3, #7
 80017b4:	430b      	orrs	r3, r1
 80017b6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017b8:	6813      	ldr	r3, [r2, #0]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	4299      	cmp	r1, r3
 80017c0:	d001      	beq.n	80017c6 <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 80017c2:	2001      	movs	r0, #1
 80017c4:	4770      	bx	lr
{
 80017c6:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c8:	6803      	ldr	r3, [r0, #0]
 80017ca:	f013 0f02 	tst.w	r3, #2
 80017ce:	d006      	beq.n	80017de <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017d0:	4a65      	ldr	r2, [pc, #404]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 80017d2:	6853      	ldr	r3, [r2, #4]
 80017d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017d8:	6884      	ldr	r4, [r0, #8]
 80017da:	4323      	orrs	r3, r4
 80017dc:	6053      	str	r3, [r2, #4]
 80017de:	460d      	mov	r5, r1
 80017e0:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017e2:	6803      	ldr	r3, [r0, #0]
 80017e4:	f013 0f01 	tst.w	r3, #1
 80017e8:	d07a      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x140>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ea:	6843      	ldr	r3, [r0, #4]
 80017ec:	2b01      	cmp	r3, #1
 80017ee:	d02f      	beq.n	8001850 <HAL_RCC_ClockConfig+0xb0>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d042      	beq.n	800187a <HAL_RCC_ClockConfig+0xda>
 80017f4:	2202      	movs	r2, #2
 80017f6:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017fa:	4a5b      	ldr	r2, [pc, #364]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 80017fc:	6810      	ldr	r0, [r2, #0]
 80017fe:	2202      	movs	r2, #2
 8001800:	fa92 f2a2 	rbit	r2, r2
 8001804:	fab2 f282 	clz	r2, r2
 8001808:	f002 021f 	and.w	r2, r2, #31
 800180c:	2101      	movs	r1, #1
 800180e:	fa01 f202 	lsl.w	r2, r1, r2
 8001812:	4210      	tst	r0, r2
 8001814:	f000 80a4 	beq.w	8001960 <HAL_RCC_ClockConfig+0x1c0>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001818:	4953      	ldr	r1, [pc, #332]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 800181a:	684a      	ldr	r2, [r1, #4]
 800181c:	f022 0203 	bic.w	r2, r2, #3
 8001820:	4313      	orrs	r3, r2
 8001822:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001824:	f7fe fd00 	bl	8000228 <HAL_GetTick>
 8001828:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800182a:	6863      	ldr	r3, [r4, #4]
 800182c:	2b01      	cmp	r3, #1
 800182e:	d039      	beq.n	80018a4 <HAL_RCC_ClockConfig+0x104>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001830:	2b02      	cmp	r3, #2
 8001832:	d046      	beq.n	80018c2 <HAL_RCC_ClockConfig+0x122>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001834:	4b4c      	ldr	r3, [pc, #304]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	f013 0f0c 	tst.w	r3, #12
 800183c:	d050      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x140>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800183e:	f7fe fcf3 	bl	8000228 <HAL_GetTick>
 8001842:	1b80      	subs	r0, r0, r6
 8001844:	f241 3388 	movw	r3, #5000	; 0x1388
 8001848:	4298      	cmp	r0, r3
 800184a:	d9f3      	bls.n	8001834 <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 800184c:	2003      	movs	r0, #3
 800184e:	bd70      	pop	{r4, r5, r6, pc}
 8001850:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001854:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001858:	4a43      	ldr	r2, [pc, #268]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 800185a:	6810      	ldr	r0, [r2, #0]
 800185c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001860:	fa92 f2a2 	rbit	r2, r2
 8001864:	fab2 f282 	clz	r2, r2
 8001868:	f002 021f 	and.w	r2, r2, #31
 800186c:	2101      	movs	r1, #1
 800186e:	fa01 f202 	lsl.w	r2, r1, r2
 8001872:	4210      	tst	r0, r2
 8001874:	d1d0      	bne.n	8001818 <HAL_RCC_ClockConfig+0x78>
        return HAL_ERROR;
 8001876:	2001      	movs	r0, #1
 8001878:	bd70      	pop	{r4, r5, r6, pc}
 800187a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800187e:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001882:	4a39      	ldr	r2, [pc, #228]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 8001884:	6810      	ldr	r0, [r2, #0]
 8001886:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800188a:	fa92 f2a2 	rbit	r2, r2
 800188e:	fab2 f282 	clz	r2, r2
 8001892:	f002 021f 	and.w	r2, r2, #31
 8001896:	2101      	movs	r1, #1
 8001898:	fa01 f202 	lsl.w	r2, r1, r2
 800189c:	4210      	tst	r0, r2
 800189e:	d1bb      	bne.n	8001818 <HAL_RCC_ClockConfig+0x78>
        return HAL_ERROR;
 80018a0:	2001      	movs	r0, #1
 80018a2:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80018a4:	4b30      	ldr	r3, [pc, #192]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 030c 	and.w	r3, r3, #12
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d017      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x140>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018b0:	f7fe fcba 	bl	8000228 <HAL_GetTick>
 80018b4:	1b80      	subs	r0, r0, r6
 80018b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80018ba:	4298      	cmp	r0, r3
 80018bc:	d9f2      	bls.n	80018a4 <HAL_RCC_ClockConfig+0x104>
          return HAL_TIMEOUT;
 80018be:	2003      	movs	r0, #3
 80018c0:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018c2:	4b29      	ldr	r3, [pc, #164]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f003 030c 	and.w	r3, r3, #12
 80018ca:	2b08      	cmp	r3, #8
 80018cc:	d008      	beq.n	80018e0 <HAL_RCC_ClockConfig+0x140>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ce:	f7fe fcab 	bl	8000228 <HAL_GetTick>
 80018d2:	1b80      	subs	r0, r0, r6
 80018d4:	f241 3388 	movw	r3, #5000	; 0x1388
 80018d8:	4298      	cmp	r0, r3
 80018da:	d9f2      	bls.n	80018c2 <HAL_RCC_ClockConfig+0x122>
          return HAL_TIMEOUT;
 80018dc:	2003      	movs	r0, #3
 80018de:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80018e0:	4b20      	ldr	r3, [pc, #128]	; (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0307 	and.w	r3, r3, #7
 80018e8:	429d      	cmp	r5, r3
 80018ea:	d20c      	bcs.n	8001906 <HAL_RCC_ClockConfig+0x166>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ec:	4a1d      	ldr	r2, [pc, #116]	; (8001964 <HAL_RCC_ClockConfig+0x1c4>)
 80018ee:	6813      	ldr	r3, [r2, #0]
 80018f0:	f023 0307 	bic.w	r3, r3, #7
 80018f4:	432b      	orrs	r3, r5
 80018f6:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018f8:	6813      	ldr	r3, [r2, #0]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	429d      	cmp	r5, r3
 8001900:	d001      	beq.n	8001906 <HAL_RCC_ClockConfig+0x166>
      return HAL_ERROR;
 8001902:	2001      	movs	r0, #1
}
 8001904:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001906:	6823      	ldr	r3, [r4, #0]
 8001908:	f013 0f04 	tst.w	r3, #4
 800190c:	d006      	beq.n	800191c <HAL_RCC_ClockConfig+0x17c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800190e:	4a16      	ldr	r2, [pc, #88]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 8001910:	6853      	ldr	r3, [r2, #4]
 8001912:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001916:	68e1      	ldr	r1, [r4, #12]
 8001918:	430b      	orrs	r3, r1
 800191a:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800191c:	6823      	ldr	r3, [r4, #0]
 800191e:	f013 0f08 	tst.w	r3, #8
 8001922:	d007      	beq.n	8001934 <HAL_RCC_ClockConfig+0x194>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001924:	4a10      	ldr	r2, [pc, #64]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 8001926:	6853      	ldr	r3, [r2, #4]
 8001928:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800192c:	6921      	ldr	r1, [r4, #16]
 800192e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001932:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001934:	f7ff fefc 	bl	8001730 <HAL_RCC_GetSysClockFreq>
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_RCC_ClockConfig+0x1c8>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001940:	22f0      	movs	r2, #240	; 0xf0
 8001942:	fa92 f2a2 	rbit	r2, r2
 8001946:	fab2 f282 	clz	r2, r2
 800194a:	40d3      	lsrs	r3, r2
 800194c:	4a07      	ldr	r2, [pc, #28]	; (800196c <HAL_RCC_ClockConfig+0x1cc>)
 800194e:	5cd3      	ldrb	r3, [r2, r3]
 8001950:	40d8      	lsrs	r0, r3
 8001952:	4b07      	ldr	r3, [pc, #28]	; (8001970 <HAL_RCC_ClockConfig+0x1d0>)
 8001954:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001956:	2000      	movs	r0, #0
 8001958:	f7fe fc36 	bl	80001c8 <HAL_InitTick>
  return HAL_OK;
 800195c:	2000      	movs	r0, #0
 800195e:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001960:	2001      	movs	r0, #1
 8001962:	bd70      	pop	{r4, r5, r6, pc}
 8001964:	40022000 	.word	0x40022000
 8001968:	40021000 	.word	0x40021000
 800196c:	08002854 	.word	0x08002854
 8001970:	20000000 	.word	0x20000000

08001974 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001974:	4b01      	ldr	r3, [pc, #4]	; (800197c <HAL_RCC_GetHCLKFreq+0x8>)
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	20000000 	.word	0x20000000

08001980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001980:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001982:	f7ff fff7 	bl	8001974 <HAL_RCC_GetHCLKFreq>
 8001986:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800198e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001992:	fa92 f2a2 	rbit	r2, r2
 8001996:	fab2 f282 	clz	r2, r2
 800199a:	40d3      	lsrs	r3, r2
 800199c:	4a02      	ldr	r2, [pc, #8]	; (80019a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 800199e:	5cd3      	ldrb	r3, [r2, r3]
}    
 80019a0:	40d8      	lsrs	r0, r3
 80019a2:	bd08      	pop	{r3, pc}
 80019a4:	40021000 	.word	0x40021000
 80019a8:	08002864 	.word	0x08002864

080019ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019ac:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80019ae:	f7ff ffe1 	bl	8001974 <HAL_RCC_GetHCLKFreq>
 80019b2:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80019ba:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80019be:	fa92 f2a2 	rbit	r2, r2
 80019c2:	fab2 f282 	clz	r2, r2
 80019c6:	40d3      	lsrs	r3, r2
 80019c8:	4a02      	ldr	r2, [pc, #8]	; (80019d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80019ca:	5cd3      	ldrb	r3, [r2, r3]
} 
 80019cc:	40d8      	lsrs	r0, r3
 80019ce:	bd08      	pop	{r3, pc}
 80019d0:	40021000 	.word	0x40021000
 80019d4:	08002864 	.word	0x08002864

080019d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019da:	b083      	sub	sp, #12
 80019dc:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80019de:	6803      	ldr	r3, [r0, #0]
 80019e0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80019e4:	d044      	beq.n	8001a70 <HAL_RCCEx_PeriphCLKConfig+0x98>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019e6:	4b64      	ldr	r3, [pc, #400]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80019e8:	69db      	ldr	r3, [r3, #28]
 80019ea:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80019ee:	d179      	bne.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019f0:	4b61      	ldr	r3, [pc, #388]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80019f2:	69da      	ldr	r2, [r3, #28]
 80019f4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019f8:	61da      	str	r2, [r3, #28]
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a00:	9301      	str	r3, [sp, #4]
 8001a02:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001a04:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a06:	4b5d      	ldr	r3, [pc, #372]	; (8001b7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001a0e:	d06b      	beq.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x110>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a10:	4b59      	ldr	r3, [pc, #356]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001a12:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a14:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001a18:	d021      	beq.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x86>
 8001a1a:	6862      	ldr	r2, [r4, #4]
 8001a1c:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d01c      	beq.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a24:	4854      	ldr	r0, [pc, #336]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001a26:	6a01      	ldr	r1, [r0, #32]
 8001a28:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8001a2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a30:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a34:	fab2 f282 	clz	r2, r2
 8001a38:	4f51      	ldr	r7, [pc, #324]	; (8001b80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001a3a:	443a      	add	r2, r7
 8001a3c:	0092      	lsls	r2, r2, #2
 8001a3e:	f04f 0e01 	mov.w	lr, #1
 8001a42:	f8c2 e000 	str.w	lr, [r2]
 8001a46:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a4a:	fab3 f383 	clz	r3, r3
 8001a4e:	443b      	add	r3, r7
 8001a50:	009b      	lsls	r3, r3, #2
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a56:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a58:	f011 0f01 	tst.w	r1, #1
 8001a5c:	d158      	bne.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x138>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001a5e:	4a46      	ldr	r2, [pc, #280]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001a60:	6a13      	ldr	r3, [r2, #32]
 8001a62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a66:	6861      	ldr	r1, [r4, #4]
 8001a68:	430b      	orrs	r3, r1
 8001a6a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a6c:	2d00      	cmp	r5, #0
 8001a6e:	d17a      	bne.n	8001b66 <HAL_RCCEx_PeriphCLKConfig+0x18e>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	f013 0f01 	tst.w	r3, #1
 8001a76:	d006      	beq.n	8001a86 <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001a78:	4a3f      	ldr	r2, [pc, #252]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001a7a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a7c:	f023 0303 	bic.w	r3, r3, #3
 8001a80:	68a1      	ldr	r1, [r4, #8]
 8001a82:	430b      	orrs	r3, r1
 8001a84:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a86:	6823      	ldr	r3, [r4, #0]
 8001a88:	f013 0f20 	tst.w	r3, #32
 8001a8c:	d006      	beq.n	8001a9c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a8e:	4a3a      	ldr	r2, [pc, #232]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001a90:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001a92:	f023 0310 	bic.w	r3, r3, #16
 8001a96:	68e1      	ldr	r1, [r4, #12]
 8001a98:	430b      	orrs	r3, r1
 8001a9a:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001a9c:	6823      	ldr	r3, [r4, #0]
 8001a9e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001aa2:	d006      	beq.n	8001ab2 <HAL_RCCEx_PeriphCLKConfig+0xda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001aa4:	4a34      	ldr	r2, [pc, #208]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001aa6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001aa8:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001aac:	6921      	ldr	r1, [r4, #16]
 8001aae:	430b      	orrs	r3, r1
 8001ab0:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001ab2:	6823      	ldr	r3, [r4, #0]
 8001ab4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001ab8:	d006      	beq.n	8001ac8 <HAL_RCCEx_PeriphCLKConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001aba:	4a2f      	ldr	r2, [pc, #188]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001abc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001abe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ac2:	6961      	ldr	r1, [r4, #20]
 8001ac4:	430b      	orrs	r3, r1
 8001ac6:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8001ac8:	6823      	ldr	r3, [r4, #0]
 8001aca:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8001ace:	d051      	beq.n	8001b74 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8001ad0:	4a29      	ldr	r2, [pc, #164]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001ad2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001ad4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ad8:	69a1      	ldr	r1, [r4, #24]
 8001ada:	430b      	orrs	r3, r1
 8001adc:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001ade:	2000      	movs	r0, #0
}
 8001ae0:	b003      	add	sp, #12
 8001ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 8001ae4:	2500      	movs	r5, #0
 8001ae6:	e78e      	b.n	8001a06 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ae8:	4a24      	ldr	r2, [pc, #144]	; (8001b7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001aea:	6813      	ldr	r3, [r2, #0]
 8001aec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001af2:	f7fe fb99 	bl	8000228 <HAL_GetTick>
 8001af6:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001af8:	4b20      	ldr	r3, [pc, #128]	; (8001b7c <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001b00:	d186      	bne.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b02:	f7fe fb91 	bl	8000228 <HAL_GetTick>
 8001b06:	1b80      	subs	r0, r0, r6
 8001b08:	2864      	cmp	r0, #100	; 0x64
 8001b0a:	d9f5      	bls.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0x120>
          return HAL_TIMEOUT;
 8001b0c:	2003      	movs	r0, #3
 8001b0e:	e7e7      	b.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 8001b10:	f7fe fb8a 	bl	8000228 <HAL_GetTick>
 8001b14:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b16:	e014      	b.n	8001b42 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8001b18:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001b1a:	6a19      	ldr	r1, [r3, #32]
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	fa93 f3a3 	rbit	r3, r3
 8001b22:	fab3 f383 	clz	r3, r3
 8001b26:	f003 031f 	and.w	r3, r3, #31
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	4219      	tst	r1, r3
 8001b32:	d194      	bne.n	8001a5e <HAL_RCCEx_PeriphCLKConfig+0x86>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b34:	f7fe fb78 	bl	8000228 <HAL_GetTick>
 8001b38:	1b80      	subs	r0, r0, r6
 8001b3a:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b3e:	4298      	cmp	r0, r3
 8001b40:	d816      	bhi.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8001b42:	2302      	movs	r3, #2
 8001b44:	fa93 f2a3 	rbit	r2, r3
 8001b48:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b4c:	fab3 f383 	clz	r3, r3
 8001b50:	095b      	lsrs	r3, r3, #5
 8001b52:	f043 0302 	orr.w	r3, r3, #2
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d0de      	beq.n	8001b18 <HAL_RCCEx_PeriphCLKConfig+0x140>
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	fa93 f3a3 	rbit	r3, r3
 8001b60:	4b05      	ldr	r3, [pc, #20]	; (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8001b62:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001b64:	e7da      	b.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x144>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b66:	69d3      	ldr	r3, [r2, #28]
 8001b68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b6c:	61d3      	str	r3, [r2, #28]
 8001b6e:	e77f      	b.n	8001a70 <HAL_RCCEx_PeriphCLKConfig+0x98>
            return HAL_TIMEOUT;
 8001b70:	2003      	movs	r0, #3
 8001b72:	e7b5      	b.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x108>
  return HAL_OK;
 8001b74:	2000      	movs	r0, #0
 8001b76:	e7b3      	b.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x108>
 8001b78:	40021000 	.word	0x40021000
 8001b7c:	40007000 	.word	0x40007000
 8001b80:	10908100 	.word	0x10908100

08001b84 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b84:	6802      	ldr	r2, [r0, #0]
 8001b86:	6813      	ldr	r3, [r2, #0]
 8001b88:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001b8c:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b8e:	6802      	ldr	r2, [r0, #0]
 8001b90:	6893      	ldr	r3, [r2, #8]
 8001b92:	f023 0301 	bic.w	r3, r3, #1
 8001b96:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b98:	2320      	movs	r3, #32
 8001b9a:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8001b9e:	4770      	bx	lr

08001ba0 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001ba0:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b20      	cmp	r3, #32
 8001ba8:	d001      	beq.n	8001bae <HAL_UART_Receive_IT+0xe>
    return HAL_BUSY;
 8001baa:	2002      	movs	r0, #2
 8001bac:	4770      	bx	lr
    if((pData == NULL ) || (Size == 0U))
 8001bae:	2900      	cmp	r1, #0
 8001bb0:	d047      	beq.n	8001c42 <HAL_UART_Receive_IT+0xa2>
 8001bb2:	2a00      	cmp	r2, #0
 8001bb4:	d047      	beq.n	8001c46 <HAL_UART_Receive_IT+0xa6>
    __HAL_LOCK(huart);
 8001bb6:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d045      	beq.n	8001c4a <HAL_UART_Receive_IT+0xaa>
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->pRxBuffPtr = pData;
 8001bc4:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8001bc6:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8001bca:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8001bce:	6883      	ldr	r3, [r0, #8]
 8001bd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bd4:	d006      	beq.n	8001be4 <HAL_UART_Receive_IT+0x44>
 8001bd6:	b9a3      	cbnz	r3, 8001c02 <HAL_UART_Receive_IT+0x62>
 8001bd8:	6903      	ldr	r3, [r0, #16]
 8001bda:	b973      	cbnz	r3, 8001bfa <HAL_UART_Receive_IT+0x5a>
 8001bdc:	23ff      	movs	r3, #255	; 0xff
 8001bde:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001be2:	e011      	b.n	8001c08 <HAL_UART_Receive_IT+0x68>
 8001be4:	6903      	ldr	r3, [r0, #16]
 8001be6:	b923      	cbnz	r3, 8001bf2 <HAL_UART_Receive_IT+0x52>
 8001be8:	f240 13ff 	movw	r3, #511	; 0x1ff
 8001bec:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001bf0:	e00a      	b.n	8001c08 <HAL_UART_Receive_IT+0x68>
 8001bf2:	23ff      	movs	r3, #255	; 0xff
 8001bf4:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001bf8:	e006      	b.n	8001c08 <HAL_UART_Receive_IT+0x68>
 8001bfa:	237f      	movs	r3, #127	; 0x7f
 8001bfc:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001c00:	e002      	b.n	8001c08 <HAL_UART_Receive_IT+0x68>
 8001c02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001c06:	d012      	beq.n	8001c2e <HAL_UART_Receive_IT+0x8e>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001c0c:	2222      	movs	r2, #34	; 0x22
 8001c0e:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    __HAL_UNLOCK(huart);
 8001c12:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c16:	6801      	ldr	r1, [r0, #0]
 8001c18:	688a      	ldr	r2, [r1, #8]
 8001c1a:	f042 0201 	orr.w	r2, r2, #1
 8001c1e:	608a      	str	r2, [r1, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8001c20:	6801      	ldr	r1, [r0, #0]
 8001c22:	680a      	ldr	r2, [r1, #0]
 8001c24:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8001c28:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8001c2e:	6903      	ldr	r3, [r0, #16]
 8001c30:	b91b      	cbnz	r3, 8001c3a <HAL_UART_Receive_IT+0x9a>
 8001c32:	237f      	movs	r3, #127	; 0x7f
 8001c34:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001c38:	e7e6      	b.n	8001c08 <HAL_UART_Receive_IT+0x68>
 8001c3a:	233f      	movs	r3, #63	; 0x3f
 8001c3c:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
 8001c40:	e7e2      	b.n	8001c08 <HAL_UART_Receive_IT+0x68>
      return HAL_ERROR;
 8001c42:	2001      	movs	r0, #1
 8001c44:	4770      	bx	lr
 8001c46:	2001      	movs	r0, #1
 8001c48:	4770      	bx	lr
    __HAL_LOCK(huart);
 8001c4a:	2002      	movs	r0, #2
}
 8001c4c:	4770      	bx	lr

08001c4e <HAL_UART_TxCpltCallback>:
{
 8001c4e:	4770      	bx	lr

08001c50 <HAL_UART_RxCpltCallback>:
{
 8001c50:	4770      	bx	lr

08001c52 <HAL_UART_ErrorCallback>:
{
 8001c52:	4770      	bx	lr

08001c54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001c54:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8001c56:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8001c5e:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8001c62:	f7ff fff6 	bl	8001c52 <HAL_UART_ErrorCallback>
 8001c66:	bd08      	pop	{r3, pc}

08001c68 <UART_SetConfig>:
{
 8001c68:	b538      	push	{r3, r4, r5, lr}
 8001c6a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c6c:	6883      	ldr	r3, [r0, #8]
 8001c6e:	6902      	ldr	r2, [r0, #16]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	6942      	ldr	r2, [r0, #20]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	69c2      	ldr	r2, [r0, #28]
 8001c78:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001c7a:	6801      	ldr	r1, [r0, #0]
 8001c7c:	6808      	ldr	r0, [r1, #0]
 8001c7e:	4a64      	ldr	r2, [pc, #400]	; (8001e10 <UART_SetConfig+0x1a8>)
 8001c80:	4002      	ands	r2, r0
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c86:	6822      	ldr	r2, [r4, #0]
 8001c88:	6853      	ldr	r3, [r2, #4]
 8001c8a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c8e:	68e1      	ldr	r1, [r4, #12]
 8001c90:	430b      	orrs	r3, r1
 8001c92:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001c94:	69a3      	ldr	r3, [r4, #24]
 8001c96:	6a22      	ldr	r2, [r4, #32]
 8001c98:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001c9a:	6821      	ldr	r1, [r4, #0]
 8001c9c:	688a      	ldr	r2, [r1, #8]
 8001c9e:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ca6:	6825      	ldr	r5, [r4, #0]
 8001ca8:	4b5a      	ldr	r3, [pc, #360]	; (8001e14 <UART_SetConfig+0x1ac>)
 8001caa:	429d      	cmp	r5, r3
 8001cac:	d015      	beq.n	8001cda <UART_SetConfig+0x72>
 8001cae:	4b5a      	ldr	r3, [pc, #360]	; (8001e18 <UART_SetConfig+0x1b0>)
 8001cb0:	429d      	cmp	r5, r3
 8001cb2:	d029      	beq.n	8001d08 <UART_SetConfig+0xa0>
 8001cb4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001cb8:	429d      	cmp	r5, r3
 8001cba:	d021      	beq.n	8001d00 <UART_SetConfig+0x98>
 8001cbc:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001cbe:	69e2      	ldr	r2, [r4, #28]
 8001cc0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001cc4:	d022      	beq.n	8001d0c <UART_SetConfig+0xa4>
    switch (clocksource)
 8001cc6:	2b08      	cmp	r3, #8
 8001cc8:	f200 809f 	bhi.w	8001e0a <UART_SetConfig+0x1a2>
 8001ccc:	e8df f003 	tbb	[pc, r3]
 8001cd0:	9d7c7166 	.word	0x9d7c7166
 8001cd4:	9d9d9d88 	.word	0x9d9d9d88
 8001cd8:	93          	.byte	0x93
 8001cd9:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001cda:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce0:	f003 0303 	and.w	r3, r3, #3
 8001ce4:	2b03      	cmp	r3, #3
 8001ce6:	d809      	bhi.n	8001cfc <UART_SetConfig+0x94>
 8001ce8:	e8df f003 	tbb	[pc, r3]
 8001cec:	0c060402 	.word	0x0c060402
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	e7e4      	b.n	8001cbe <UART_SetConfig+0x56>
 8001cf4:	2304      	movs	r3, #4
 8001cf6:	e7e2      	b.n	8001cbe <UART_SetConfig+0x56>
 8001cf8:	2308      	movs	r3, #8
 8001cfa:	e7e0      	b.n	8001cbe <UART_SetConfig+0x56>
 8001cfc:	2310      	movs	r3, #16
 8001cfe:	e7de      	b.n	8001cbe <UART_SetConfig+0x56>
 8001d00:	2300      	movs	r3, #0
 8001d02:	e7dc      	b.n	8001cbe <UART_SetConfig+0x56>
 8001d04:	2302      	movs	r3, #2
 8001d06:	e7da      	b.n	8001cbe <UART_SetConfig+0x56>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	e7d8      	b.n	8001cbe <UART_SetConfig+0x56>
    switch (clocksource)
 8001d0c:	2b08      	cmp	r3, #8
 8001d0e:	d842      	bhi.n	8001d96 <UART_SetConfig+0x12e>
 8001d10:	e8df f003 	tbb	[pc, r3]
 8001d14:	41221705 	.word	0x41221705
 8001d18:	4141412d 	.word	0x4141412d
 8001d1c:	38          	.byte	0x38
 8001d1d:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001d1e:	f7ff fe2f 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8001d22:	6862      	ldr	r2, [r4, #4]
 8001d24:	0853      	lsrs	r3, r2, #1
 8001d26:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001d2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d2e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d30:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8001d32:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d36:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8001d3a:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 8001d3c:	6822      	ldr	r2, [r4, #0]
 8001d3e:	60d3      	str	r3, [r2, #12]
 8001d40:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001d42:	f7ff fe33 	bl	80019ac <HAL_RCC_GetPCLK2Freq>
 8001d46:	6862      	ldr	r2, [r4, #4]
 8001d48:	0853      	lsrs	r3, r2, #1
 8001d4a:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001d4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d52:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d54:	2000      	movs	r0, #0
        break;
 8001d56:	e7ec      	b.n	8001d32 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8001d58:	6862      	ldr	r2, [r4, #4]
 8001d5a:	0853      	lsrs	r3, r2, #1
 8001d5c:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001d60:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8001d64:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d68:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d6a:	2000      	movs	r0, #0
        break;
 8001d6c:	e7e1      	b.n	8001d32 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001d6e:	f7ff fcdf 	bl	8001730 <HAL_RCC_GetSysClockFreq>
 8001d72:	6862      	ldr	r2, [r4, #4]
 8001d74:	0853      	lsrs	r3, r2, #1
 8001d76:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8001d7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d7e:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d80:	2000      	movs	r0, #0
        break;
 8001d82:	e7d6      	b.n	8001d32 <UART_SetConfig+0xca>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001d84:	6862      	ldr	r2, [r4, #4]
 8001d86:	0853      	lsrs	r3, r2, #1
 8001d88:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001d8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001d90:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d92:	2000      	movs	r0, #0
        break;
 8001d94:	e7cd      	b.n	8001d32 <UART_SetConfig+0xca>
        ret = HAL_ERROR;
 8001d96:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	e7ca      	b.n	8001d32 <UART_SetConfig+0xca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001d9c:	f7ff fdf0 	bl	8001980 <HAL_RCC_GetPCLK1Freq>
 8001da0:	6863      	ldr	r3, [r4, #4]
 8001da2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001da6:	fbb0 f0f3 	udiv	r0, r0, r3
 8001daa:	b280      	uxth	r0, r0
 8001dac:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dae:	2000      	movs	r0, #0
        break;
 8001db0:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001db2:	f7ff fdfb 	bl	80019ac <HAL_RCC_GetPCLK2Freq>
 8001db6:	6863      	ldr	r3, [r4, #4]
 8001db8:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001dbc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dc0:	b280      	uxth	r0, r0
 8001dc2:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001dc4:	2000      	movs	r0, #0
        break;
 8001dc6:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8001dc8:	6862      	ldr	r2, [r4, #4]
 8001dca:	0853      	lsrs	r3, r2, #1
 8001dcc:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8001dd0:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8001dd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001ddc:	2000      	movs	r0, #0
        break;
 8001dde:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001de0:	f7ff fca6 	bl	8001730 <HAL_RCC_GetSysClockFreq>
 8001de4:	6863      	ldr	r3, [r4, #4]
 8001de6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8001dea:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dee:	b280      	uxth	r0, r0
 8001df0:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001df2:	2000      	movs	r0, #0
        break;
 8001df4:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001df6:	6862      	ldr	r2, [r4, #4]
 8001df8:	0853      	lsrs	r3, r2, #1
 8001dfa:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001dfe:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8001e06:	2000      	movs	r0, #0
        break;
 8001e08:	bd38      	pop	{r3, r4, r5, pc}
        ret = HAL_ERROR;
 8001e0a:	2001      	movs	r0, #1
}
 8001e0c:	bd38      	pop	{r3, r4, r5, pc}
 8001e0e:	bf00      	nop
 8001e10:	efff69f3 	.word	0xefff69f3
 8001e14:	40013800 	.word	0x40013800
 8001e18:	40004400 	.word	0x40004400

08001e1c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001e1c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e1e:	f013 0f01 	tst.w	r3, #1
 8001e22:	d006      	beq.n	8001e32 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001e24:	6802      	ldr	r2, [r0, #0]
 8001e26:	6853      	ldr	r3, [r2, #4]
 8001e28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001e2c:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001e2e:	430b      	orrs	r3, r1
 8001e30:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8001e32:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e34:	f013 0f02 	tst.w	r3, #2
 8001e38:	d006      	beq.n	8001e48 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001e3a:	6802      	ldr	r2, [r0, #0]
 8001e3c:	6853      	ldr	r3, [r2, #4]
 8001e3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e42:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001e44:	430b      	orrs	r3, r1
 8001e46:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001e48:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e4a:	f013 0f04 	tst.w	r3, #4
 8001e4e:	d006      	beq.n	8001e5e <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001e50:	6802      	ldr	r2, [r0, #0]
 8001e52:	6853      	ldr	r3, [r2, #4]
 8001e54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e58:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001e5a:	430b      	orrs	r3, r1
 8001e5c:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001e5e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e60:	f013 0f08 	tst.w	r3, #8
 8001e64:	d006      	beq.n	8001e74 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001e66:	6802      	ldr	r2, [r0, #0]
 8001e68:	6853      	ldr	r3, [r2, #4]
 8001e6a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001e6e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001e70:	430b      	orrs	r3, r1
 8001e72:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001e74:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e76:	f013 0f10 	tst.w	r3, #16
 8001e7a:	d006      	beq.n	8001e8a <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001e7c:	6802      	ldr	r2, [r0, #0]
 8001e7e:	6893      	ldr	r3, [r2, #8]
 8001e80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e84:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8001e86:	430b      	orrs	r3, r1
 8001e88:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001e8a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001e8c:	f013 0f20 	tst.w	r3, #32
 8001e90:	d006      	beq.n	8001ea0 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001e92:	6802      	ldr	r2, [r0, #0]
 8001e94:	6893      	ldr	r3, [r2, #8]
 8001e96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e9a:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001e9c:	430b      	orrs	r3, r1
 8001e9e:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001ea0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ea2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001ea6:	d00a      	beq.n	8001ebe <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8001ea8:	6802      	ldr	r2, [r0, #0]
 8001eaa:	6853      	ldr	r3, [r2, #4]
 8001eac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001eb0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001eb2:	430b      	orrs	r3, r1
 8001eb4:	6053      	str	r3, [r2, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8001eb6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001eb8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ebc:	d00b      	beq.n	8001ed6 <UART_AdvFeatureConfig+0xba>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8001ebe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001ec0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8001ec4:	d006      	beq.n	8001ed4 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8001ec6:	6802      	ldr	r2, [r0, #0]
 8001ec8:	6853      	ldr	r3, [r2, #4]
 8001eca:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001ece:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001ed0:	430b      	orrs	r3, r1
 8001ed2:	6053      	str	r3, [r2, #4]
 8001ed4:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8001ed6:	6802      	ldr	r2, [r0, #0]
 8001ed8:	6853      	ldr	r3, [r2, #4]
 8001eda:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8001ede:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8001ee0:	430b      	orrs	r3, r1
 8001ee2:	6053      	str	r3, [r2, #4]
 8001ee4:	e7eb      	b.n	8001ebe <UART_AdvFeatureConfig+0xa2>

08001ee6 <UART_WaitOnFlagUntilTimeout>:
{
 8001ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001eea:	4605      	mov	r5, r0
 8001eec:	460f      	mov	r7, r1
 8001eee:	4616      	mov	r6, r2
 8001ef0:	4698      	mov	r8, r3
 8001ef2:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ef4:	682b      	ldr	r3, [r5, #0]
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	ea37 0303 	bics.w	r3, r7, r3
 8001efc:	bf0c      	ite	eq
 8001efe:	2301      	moveq	r3, #1
 8001f00:	2300      	movne	r3, #0
 8001f02:	42b3      	cmp	r3, r6
 8001f04:	d11e      	bne.n	8001f44 <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8001f06:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001f0a:	d0f3      	beq.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001f0c:	b12c      	cbz	r4, 8001f1a <UART_WaitOnFlagUntilTimeout+0x34>
 8001f0e:	f7fe f98b 	bl	8000228 <HAL_GetTick>
 8001f12:	eba0 0008 	sub.w	r0, r0, r8
 8001f16:	4284      	cmp	r4, r0
 8001f18:	d2ec      	bcs.n	8001ef4 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f1a:	682a      	ldr	r2, [r5, #0]
 8001f1c:	6813      	ldr	r3, [r2, #0]
 8001f1e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f22:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f24:	682a      	ldr	r2, [r5, #0]
 8001f26:	6893      	ldr	r3, [r2, #8]
 8001f28:	f023 0301 	bic.w	r3, r3, #1
 8001f2c:	6093      	str	r3, [r2, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8001f2e:	2320      	movs	r3, #32
 8001f30:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8001f34:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8001f38:	2300      	movs	r3, #0
 8001f3a:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
        return HAL_TIMEOUT;
 8001f3e:	2003      	movs	r0, #3
 8001f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8001f44:	2000      	movs	r0, #0
}
 8001f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001f4a <UART_CheckIdleState>:
{
 8001f4a:	b530      	push	{r4, r5, lr}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f50:	2300      	movs	r3, #0
 8001f52:	66c3      	str	r3, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8001f54:	f7fe f968 	bl	8000228 <HAL_GetTick>
 8001f58:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001f5a:	6823      	ldr	r3, [r4, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f013 0f08 	tst.w	r3, #8
 8001f62:	d10e      	bne.n	8001f82 <UART_CheckIdleState+0x38>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f013 0f04 	tst.w	r3, #4
 8001f6c:	d117      	bne.n	8001f9e <UART_CheckIdleState+0x54>
  huart->gState  = HAL_UART_STATE_READY;
 8001f6e:	2320      	movs	r3, #32
 8001f70:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8001f74:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 8001f78:	2000      	movs	r0, #0
 8001f7a:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
}
 8001f7e:	b003      	add	sp, #12
 8001f80:	bd30      	pop	{r4, r5, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f82:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001f90:	4620      	mov	r0, r4
 8001f92:	f7ff ffa8 	bl	8001ee6 <UART_WaitOnFlagUntilTimeout>
 8001f96:	2800      	cmp	r0, #0
 8001f98:	d0e4      	beq.n	8001f64 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8001f9a:	2003      	movs	r0, #3
 8001f9c:	e7ef      	b.n	8001f7e <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001f9e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001fa2:	9300      	str	r3, [sp, #0]
 8001fa4:	462b      	mov	r3, r5
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001fac:	4620      	mov	r0, r4
 8001fae:	f7ff ff9a 	bl	8001ee6 <UART_WaitOnFlagUntilTimeout>
 8001fb2:	2800      	cmp	r0, #0
 8001fb4:	d0db      	beq.n	8001f6e <UART_CheckIdleState+0x24>
      return HAL_TIMEOUT;
 8001fb6:	2003      	movs	r0, #3
 8001fb8:	e7e1      	b.n	8001f7e <UART_CheckIdleState+0x34>

08001fba <HAL_UART_Init>:
  if(huart == NULL)
 8001fba:	b378      	cbz	r0, 800201c <HAL_UART_Init+0x62>
{
 8001fbc:	b510      	push	{r4, lr}
 8001fbe:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8001fc0:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001fc4:	b30b      	cbz	r3, 800200a <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001fc6:	2324      	movs	r3, #36	; 0x24
 8001fc8:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8001fcc:	6822      	ldr	r2, [r4, #0]
 8001fce:	6813      	ldr	r3, [r2, #0]
 8001fd0:	f023 0301 	bic.w	r3, r3, #1
 8001fd4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fd6:	4620      	mov	r0, r4
 8001fd8:	f7ff fe46 	bl	8001c68 <UART_SetConfig>
 8001fdc:	2801      	cmp	r0, #1
 8001fde:	d01f      	beq.n	8002020 <HAL_UART_Init+0x66>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fe0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001fe2:	b9bb      	cbnz	r3, 8002014 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001fe4:	6822      	ldr	r2, [r4, #0]
 8001fe6:	6853      	ldr	r3, [r2, #4]
 8001fe8:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001fec:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001fee:	6822      	ldr	r2, [r4, #0]
 8001ff0:	6893      	ldr	r3, [r2, #8]
 8001ff2:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001ff6:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8001ff8:	6822      	ldr	r2, [r4, #0]
 8001ffa:	6813      	ldr	r3, [r2, #0]
 8001ffc:	f043 0301 	orr.w	r3, r3, #1
 8002000:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002002:	4620      	mov	r0, r4
 8002004:	f7ff ffa1 	bl	8001f4a <UART_CheckIdleState>
 8002008:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800200a:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800200e:	f000 fb39 	bl	8002684 <HAL_UART_MspInit>
 8002012:	e7d8      	b.n	8001fc6 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8002014:	4620      	mov	r0, r4
 8002016:	f7ff ff01 	bl	8001e1c <UART_AdvFeatureConfig>
 800201a:	e7e3      	b.n	8001fe4 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 800201c:	2001      	movs	r0, #1
 800201e:	4770      	bx	lr
}
 8002020:	bd10      	pop	{r4, pc}

08002022 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002022:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002026:	b2db      	uxtb	r3, r3
 8002028:	2b21      	cmp	r3, #33	; 0x21
 800202a:	d001      	beq.n	8002030 <UART_Transmit_IT+0xe>
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 800202c:	2002      	movs	r0, #2
  }
}
 800202e:	4770      	bx	lr
    if(huart->TxXferCount == 0U)
 8002030:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002034:	b29b      	uxth	r3, r3
 8002036:	b193      	cbz	r3, 800205e <UART_Transmit_IT+0x3c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002038:	6883      	ldr	r3, [r0, #8]
 800203a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800203e:	d01a      	beq.n	8002076 <UART_Transmit_IT+0x54>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002040:	6802      	ldr	r2, [r0, #0]
 8002042:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002044:	1c59      	adds	r1, r3, #1
 8002046:	64c1      	str	r1, [r0, #76]	; 0x4c
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800204c:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8002050:	b29b      	uxth	r3, r3
 8002052:	3b01      	subs	r3, #1
 8002054:	b29b      	uxth	r3, r3
 8002056:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
      return HAL_OK;
 800205a:	2000      	movs	r0, #0
 800205c:	4770      	bx	lr
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800205e:	6802      	ldr	r2, [r0, #0]
 8002060:	6813      	ldr	r3, [r2, #0]
 8002062:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002066:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002068:	6802      	ldr	r2, [r0, #0]
 800206a:	6813      	ldr	r3, [r2, #0]
 800206c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002070:	6013      	str	r3, [r2, #0]
      return HAL_OK;
 8002072:	2000      	movs	r0, #0
 8002074:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002076:	6903      	ldr	r3, [r0, #16]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d1e1      	bne.n	8002040 <UART_Transmit_IT+0x1e>
        tmp = (uint16_t*) huart->pTxBuffPtr;
 800207c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800207e:	6802      	ldr	r2, [r0, #0]
 8002080:	881b      	ldrh	r3, [r3, #0]
 8002082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002086:	8513      	strh	r3, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002088:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800208a:	3302      	adds	r3, #2
 800208c:	64c3      	str	r3, [r0, #76]	; 0x4c
 800208e:	e7dd      	b.n	800204c <UART_Transmit_IT+0x2a>

08002090 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002090:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002092:	6801      	ldr	r1, [r0, #0]
 8002094:	680b      	ldr	r3, [r1, #0]
 8002096:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800209a:	600b      	str	r3, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800209c:	2320      	movs	r3, #32
 800209e:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 80020a2:	f7ff fdd4 	bl	8001c4e <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80020a6:	2000      	movs	r0, #0
 80020a8:	bd08      	pop	{r3, pc}

080020aa <UART_Receive_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 80020aa:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80020ae:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	2b22      	cmp	r3, #34	; 0x22
 80020b6:	d006      	beq.n	80020c6 <UART_Receive_IT+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80020b8:	6802      	ldr	r2, [r0, #0]
 80020ba:	6993      	ldr	r3, [r2, #24]
 80020bc:	f043 0308 	orr.w	r3, r3, #8
 80020c0:	6193      	str	r3, [r2, #24]

    return HAL_BUSY;
 80020c2:	2002      	movs	r0, #2
 80020c4:	4770      	bx	lr
{
 80020c6:	b510      	push	{r4, lr}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80020c8:	6803      	ldr	r3, [r0, #0]
 80020ca:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80020cc:	b29b      	uxth	r3, r3
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020ce:	6881      	ldr	r1, [r0, #8]
 80020d0:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80020d4:	d00f      	beq.n	80020f6 <UART_Receive_IT+0x4c>
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 80020d6:	6d41      	ldr	r1, [r0, #84]	; 0x54
 80020d8:	1c4c      	adds	r4, r1, #1
 80020da:	6544      	str	r4, [r0, #84]	; 0x54
 80020dc:	b2d2      	uxtb	r2, r2
 80020de:	401a      	ands	r2, r3
 80020e0:	700a      	strb	r2, [r1, #0]
    if(--huart->RxXferCount == 0U)
 80020e2:	f8b0 305a 	ldrh.w	r3, [r0, #90]	; 0x5a
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	3b01      	subs	r3, #1
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
 80020f0:	b15b      	cbz	r3, 800210a <UART_Receive_IT+0x60>
    return HAL_OK;
 80020f2:	2000      	movs	r0, #0
  }
}
 80020f4:	bd10      	pop	{r4, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80020f6:	6901      	ldr	r1, [r0, #16]
 80020f8:	2900      	cmp	r1, #0
 80020fa:	d1ec      	bne.n	80020d6 <UART_Receive_IT+0x2c>
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 80020fc:	6d41      	ldr	r1, [r0, #84]	; 0x54
      *tmp = (uint16_t)(uhdata & uhMask);
 80020fe:	401a      	ands	r2, r3
 8002100:	800a      	strh	r2, [r1, #0]
      huart->pRxBuffPtr +=2U;
 8002102:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002104:	3302      	adds	r3, #2
 8002106:	6543      	str	r3, [r0, #84]	; 0x54
 8002108:	e7eb      	b.n	80020e2 <UART_Receive_IT+0x38>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800210a:	6802      	ldr	r2, [r0, #0]
 800210c:	6813      	ldr	r3, [r2, #0]
 800210e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002112:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002114:	6802      	ldr	r2, [r0, #0]
 8002116:	6893      	ldr	r3, [r2, #8]
 8002118:	f023 0301 	bic.w	r3, r3, #1
 800211c:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 800211e:	2320      	movs	r3, #32
 8002120:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
      HAL_UART_RxCpltCallback(huart);
 8002124:	f7ff fd94 	bl	8001c50 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8002128:	2000      	movs	r0, #0
 800212a:	bd10      	pop	{r4, pc}

0800212c <HAL_UART_IRQHandler>:
{
 800212c:	b538      	push	{r3, r4, r5, lr}
 800212e:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002130:	6802      	ldr	r2, [r0, #0]
 8002132:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002134:	6811      	ldr	r1, [r2, #0]
  if (errorflags == RESET)
 8002136:	f013 050f 	ands.w	r5, r3, #15
 800213a:	d105      	bne.n	8002148 <HAL_UART_IRQHandler+0x1c>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800213c:	f013 0f20 	tst.w	r3, #32
 8002140:	d002      	beq.n	8002148 <HAL_UART_IRQHandler+0x1c>
 8002142:	f011 0f20 	tst.w	r1, #32
 8002146:	d160      	bne.n	800220a <HAL_UART_IRQHandler+0xde>
  cr3its = READ_REG(huart->Instance->CR3);
 8002148:	6890      	ldr	r0, [r2, #8]
  if(   (errorflags != RESET)
 800214a:	2d00      	cmp	r5, #0
 800214c:	d072      	beq.n	8002234 <HAL_UART_IRQHandler+0x108>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800214e:	f010 0501 	ands.w	r5, r0, #1
 8002152:	d102      	bne.n	800215a <HAL_UART_IRQHandler+0x2e>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002154:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002158:	d06c      	beq.n	8002234 <HAL_UART_IRQHandler+0x108>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800215a:	f013 0f01 	tst.w	r3, #1
 800215e:	d007      	beq.n	8002170 <HAL_UART_IRQHandler+0x44>
 8002160:	f411 7f80 	tst.w	r1, #256	; 0x100
 8002164:	d004      	beq.n	8002170 <HAL_UART_IRQHandler+0x44>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002166:	2001      	movs	r0, #1
 8002168:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800216a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800216c:	4302      	orrs	r2, r0
 800216e:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002170:	f013 0f02 	tst.w	r3, #2
 8002174:	d007      	beq.n	8002186 <HAL_UART_IRQHandler+0x5a>
 8002176:	b135      	cbz	r5, 8002186 <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002178:	6822      	ldr	r2, [r4, #0]
 800217a:	2002      	movs	r0, #2
 800217c:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800217e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002180:	f042 0204 	orr.w	r2, r2, #4
 8002184:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002186:	f013 0f04 	tst.w	r3, #4
 800218a:	d007      	beq.n	800219c <HAL_UART_IRQHandler+0x70>
 800218c:	b135      	cbz	r5, 800219c <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 800218e:	6822      	ldr	r2, [r4, #0]
 8002190:	2004      	movs	r0, #4
 8002192:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002194:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002196:	f042 0202 	orr.w	r2, r2, #2
 800219a:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800219c:	f013 0f08 	tst.w	r3, #8
 80021a0:	d009      	beq.n	80021b6 <HAL_UART_IRQHandler+0x8a>
 80021a2:	f011 0f20 	tst.w	r1, #32
 80021a6:	d100      	bne.n	80021aa <HAL_UART_IRQHandler+0x7e>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80021a8:	b12d      	cbz	r5, 80021b6 <HAL_UART_IRQHandler+0x8a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80021aa:	6822      	ldr	r2, [r4, #0]
 80021ac:	2008      	movs	r0, #8
 80021ae:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80021b0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80021b2:	4302      	orrs	r2, r0
 80021b4:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80021b6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80021b8:	2a00      	cmp	r2, #0
 80021ba:	d04d      	beq.n	8002258 <HAL_UART_IRQHandler+0x12c>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80021bc:	f013 0f20 	tst.w	r3, #32
 80021c0:	d002      	beq.n	80021c8 <HAL_UART_IRQHandler+0x9c>
 80021c2:	f011 0f20 	tst.w	r1, #32
 80021c6:	d123      	bne.n	8002210 <HAL_UART_IRQHandler+0xe4>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80021c8:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80021ca:	f013 0f08 	tst.w	r3, #8
 80021ce:	d104      	bne.n	80021da <HAL_UART_IRQHandler+0xae>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80021d0:	6823      	ldr	r3, [r4, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80021d4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80021d8:	d026      	beq.n	8002228 <HAL_UART_IRQHandler+0xfc>
        UART_EndRxTransfer(huart);
 80021da:	4620      	mov	r0, r4
 80021dc:	f7ff fcd2 	bl	8001b84 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80021e8:	d01a      	beq.n	8002220 <HAL_UART_IRQHandler+0xf4>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021ea:	689a      	ldr	r2, [r3, #8]
 80021ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021f0:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80021f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80021f4:	b183      	cbz	r3, 8002218 <HAL_UART_IRQHandler+0xec>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80021f6:	4a23      	ldr	r2, [pc, #140]	; (8002284 <HAL_UART_IRQHandler+0x158>)
 80021f8:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80021fa:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80021fc:	f7fe fe9c 	bl	8000f38 <HAL_DMA_Abort_IT>
 8002200:	b350      	cbz	r0, 8002258 <HAL_UART_IRQHandler+0x12c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002202:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002204:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002206:	4798      	blx	r3
 8002208:	bd38      	pop	{r3, r4, r5, pc}
      UART_Receive_IT(huart);
 800220a:	f7ff ff4e 	bl	80020aa <UART_Receive_IT>
      return;
 800220e:	bd38      	pop	{r3, r4, r5, pc}
        UART_Receive_IT(huart);
 8002210:	4620      	mov	r0, r4
 8002212:	f7ff ff4a 	bl	80020aa <UART_Receive_IT>
 8002216:	e7d7      	b.n	80021c8 <HAL_UART_IRQHandler+0x9c>
            HAL_UART_ErrorCallback(huart);
 8002218:	4620      	mov	r0, r4
 800221a:	f7ff fd1a 	bl	8001c52 <HAL_UART_ErrorCallback>
 800221e:	bd38      	pop	{r3, r4, r5, pc}
          HAL_UART_ErrorCallback(huart);
 8002220:	4620      	mov	r0, r4
 8002222:	f7ff fd16 	bl	8001c52 <HAL_UART_ErrorCallback>
 8002226:	bd38      	pop	{r3, r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 8002228:	4620      	mov	r0, r4
 800222a:	f7ff fd12 	bl	8001c52 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800222e:	2300      	movs	r3, #0
 8002230:	66e3      	str	r3, [r4, #108]	; 0x6c
 8002232:	bd38      	pop	{r3, r4, r5, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002234:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002238:	d002      	beq.n	8002240 <HAL_UART_IRQHandler+0x114>
 800223a:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 800223e:	d10c      	bne.n	800225a <HAL_UART_IRQHandler+0x12e>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002240:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002244:	d002      	beq.n	800224c <HAL_UART_IRQHandler+0x120>
 8002246:	f011 0f80 	tst.w	r1, #128	; 0x80
 800224a:	d112      	bne.n	8002272 <HAL_UART_IRQHandler+0x146>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800224c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002250:	d002      	beq.n	8002258 <HAL_UART_IRQHandler+0x12c>
 8002252:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002256:	d110      	bne.n	800227a <HAL_UART_IRQHandler+0x14e>
 8002258:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800225a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800225e:	6213      	str	r3, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8002260:	2320      	movs	r3, #32
 8002262:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 8002266:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    HAL_UARTEx_WakeupCallback(huart);
 800226a:	4620      	mov	r0, r4
 800226c:	f000 f80c 	bl	8002288 <HAL_UARTEx_WakeupCallback>
    return;
 8002270:	bd38      	pop	{r3, r4, r5, pc}
    UART_Transmit_IT(huart);
 8002272:	4620      	mov	r0, r4
 8002274:	f7ff fed5 	bl	8002022 <UART_Transmit_IT>
    return;
 8002278:	bd38      	pop	{r3, r4, r5, pc}
    UART_EndTransmit_IT(huart);
 800227a:	4620      	mov	r0, r4
 800227c:	f7ff ff08 	bl	8002090 <UART_EndTransmit_IT>
    return;
 8002280:	e7ea      	b.n	8002258 <HAL_UART_IRQHandler+0x12c>
 8002282:	bf00      	nop
 8002284:	08001c55 	.word	0x08001c55

08002288 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002288:	4770      	bx	lr
	...

0800228c <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
static void MX_GPIO_Init(void)
{
 800228c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800228e:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002290:	4b45      	ldr	r3, [pc, #276]	; (80023a8 <MX_GPIO_Init+0x11c>)
 8002292:	695a      	ldr	r2, [r3, #20]
 8002294:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002298:	615a      	str	r2, [r3, #20]
 800229a:	695a      	ldr	r2, [r3, #20]
 800229c:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80022a0:	9201      	str	r2, [sp, #4]
 80022a2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022a4:	695a      	ldr	r2, [r3, #20]
 80022a6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80022aa:	615a      	str	r2, [r3, #20]
 80022ac:	695a      	ldr	r2, [r3, #20]
 80022ae:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80022b2:	9202      	str	r2, [sp, #8]
 80022b4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b6:	695a      	ldr	r2, [r3, #20]
 80022b8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80022bc:	615a      	str	r2, [r3, #20]
 80022be:	695a      	ldr	r2, [r3, #20]
 80022c0:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80022c4:	9203      	str	r2, [sp, #12]
 80022c6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022c8:	695a      	ldr	r2, [r3, #20]
 80022ca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80022ce:	615a      	str	r2, [r3, #20]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022d6:	9304      	str	r3, [sp, #16]
 80022d8:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 80022da:	2200      	movs	r2, #0
 80022dc:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 80022e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022e4:	f7fe ff18 	bl	8001118 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 80022e8:	4e30      	ldr	r6, [pc, #192]	; (80023ac <MX_GPIO_Init+0x120>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	f44f 618f 	mov.w	r1, #1144	; 0x478
 80022f0:	4630      	mov	r0, r6
 80022f2:	f7fe ff11 	bl	8001118 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80022f6:	4d2e      	ldr	r5, [pc, #184]	; (80023b0 <MX_GPIO_Init+0x124>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	2180      	movs	r1, #128	; 0x80
 80022fc:	4628      	mov	r0, r5
 80022fe:	f7fe ff0b 	bl	8001118 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002302:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002306:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002308:	4b2a      	ldr	r3, [pc, #168]	; (80023b4 <MX_GPIO_Init+0x128>)
 800230a:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2400      	movs	r4, #0
 800230e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002310:	a905      	add	r1, sp, #20
 8002312:	4628      	mov	r0, r5
 8002314:	f7fe fe36 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002318:	2703      	movs	r7, #3
 800231a:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800231c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002320:	a905      	add	r1, sp, #20
 8002322:	4628      	mov	r0, r5
 8002324:	f7fe fe2e 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8002328:	2313      	movs	r3, #19
 800232a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800232c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002330:	a905      	add	r1, sp, #20
 8002332:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002336:	f7fe fe25 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800233a:	230c      	movs	r3, #12
 800233c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233e:	2302      	movs	r3, #2
 8002340:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002344:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002346:	2307      	movs	r3, #7
 8002348:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234a:	a905      	add	r1, sp, #20
 800234c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002350:	f7fe fe18 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA8 
                           PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 8002354:	f44f 7378 	mov.w	r3, #992	; 0x3e0
 8002358:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800235a:	2701      	movs	r7, #1
 800235c:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002360:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002362:	a905      	add	r1, sp, #20
 8002364:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002368:	f7fe fe0c 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB3 PB4 PB5 
                           PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 800236c:	f44f 638f 	mov.w	r3, #1144	; 0x478
 8002370:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002372:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002376:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002378:	a905      	add	r1, sp, #20
 800237a:	4630      	mov	r0, r6
 800237c:	f7fe fe02 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002380:	2380      	movs	r3, #128	; 0x80
 8002382:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002384:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002386:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002388:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800238a:	a905      	add	r1, sp, #20
 800238c:	4628      	mov	r0, r5
 800238e:	f7fe fdf9 	bl	8000f84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002392:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002396:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002398:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800239c:	a905      	add	r1, sp, #20
 800239e:	4630      	mov	r0, r6
 80023a0:	f7fe fdf0 	bl	8000f84 <HAL_GPIO_Init>

}
 80023a4:	b00b      	add	sp, #44	; 0x2c
 80023a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a8:	40021000 	.word	0x40021000
 80023ac:	48000400 	.word	0x48000400
 80023b0:	48000800 	.word	0x48000800
 80023b4:	10210000 	.word	0x10210000

080023b8 <MX_USART1_UART_Init>:
{
 80023b8:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80023ba:	4809      	ldr	r0, [pc, #36]	; (80023e0 <MX_USART1_UART_Init+0x28>)
 80023bc:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <MX_USART1_UART_Init+0x2c>)
 80023be:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80023c0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80023c4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023c6:	2300      	movs	r3, #0
 80023c8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023ca:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023cc:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023ce:	220c      	movs	r2, #12
 80023d0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023d6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023d8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023da:	f7ff fdee 	bl	8001fba <HAL_UART_Init>
 80023de:	bd08      	pop	{r3, pc}
 80023e0:	20000154 	.word	0x20000154
 80023e4:	40013800 	.word	0x40013800

080023e8 <MX_ADC1_Init>:
{
 80023e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ea:	b08b      	sub	sp, #44	; 0x2c
  hadc1.Instance = ADC1;
 80023ec:	4c19      	ldr	r4, [pc, #100]	; (8002454 <MX_ADC1_Init+0x6c>)
 80023ee:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80023f2:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80023f4:	2500      	movs	r5, #0
 80023f6:	6065      	str	r5, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80023f8:	60a5      	str	r5, [r4, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80023fa:	2601      	movs	r6, #1
 80023fc:	6126      	str	r6, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80023fe:	61e5      	str	r5, [r4, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8002400:	6266      	str	r6, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002402:	6325      	str	r5, [r4, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002404:	62e6      	str	r6, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002406:	60e5      	str	r5, [r4, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002408:	2702      	movs	r7, #2
 800240a:	6227      	str	r7, [r4, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800240c:	6365      	str	r5, [r4, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800240e:	2304      	movs	r3, #4
 8002410:	6163      	str	r3, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002412:	61a5      	str	r5, [r4, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002414:	63a5      	str	r5, [r4, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002416:	4620      	mov	r0, r4
 8002418:	f7fd ff94 	bl	8000344 <HAL_ADC_Init>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800241c:	a90a      	add	r1, sp, #40	; 0x28
 800241e:	f841 5d0c 	str.w	r5, [r1, #-12]!
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002422:	4620      	mov	r0, r4
 8002424:	f7fe fc70 	bl	8000d08 <HAL_ADCEx_MultiModeConfigChannel>
  sConfig.Channel = ADC_CHANNEL_8;
 8002428:	2308      	movs	r3, #8
 800242a:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 2;
 800242c:	9702      	str	r7, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800242e:	9504      	str	r5, [sp, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8002430:	2306      	movs	r3, #6
 8002432:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002434:	9505      	str	r5, [sp, #20]
  sConfig.Offset = 0;
 8002436:	9506      	str	r5, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002438:	a901      	add	r1, sp, #4
 800243a:	4620      	mov	r0, r4
 800243c:	f7fe faa2 	bl	8000984 <HAL_ADC_ConfigChannel>
  sConfig.Channel = ADC_CHANNEL_9;
 8002440:	2309      	movs	r3, #9
 8002442:	9301      	str	r3, [sp, #4]
  sConfig.Rank = 1;
 8002444:	9602      	str	r6, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002446:	9503      	str	r5, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002448:	a901      	add	r1, sp, #4
 800244a:	4620      	mov	r0, r4
 800244c:	f7fe fa9a 	bl	8000984 <HAL_ADC_ConfigChannel>
}
 8002450:	b00b      	add	sp, #44	; 0x2c
 8002452:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002454:	20000100 	.word	0x20000100

08002458 <SystemClock_Config>:
{
 8002458:	b530      	push	{r4, r5, lr}
 800245a:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800245c:	2502      	movs	r5, #2
 800245e:	950c      	str	r5, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002460:	2301      	movs	r3, #1
 8002462:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002464:	2310      	movs	r3, #16
 8002466:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002468:	9513      	str	r5, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800246a:	2400      	movs	r4, #0
 800246c:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800246e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002472:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002474:	a80c      	add	r0, sp, #48	; 0x30
 8002476:	f7fe fe55 	bl	8001124 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800247a:	230f      	movs	r3, #15
 800247c:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800247e:	9508      	str	r5, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002480:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002482:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002486:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002488:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800248a:	4629      	mov	r1, r5
 800248c:	a807      	add	r0, sp, #28
 800248e:	f7ff f987 	bl	80017a0 <HAL_RCC_ClockConfig>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 8002492:	2381      	movs	r3, #129	; 0x81
 8002494:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002496:	9402      	str	r4, [sp, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8002498:	f44f 7380 	mov.w	r3, #256	; 0x100
 800249c:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800249e:	4668      	mov	r0, sp
 80024a0:	f7ff fa9a 	bl	80019d8 <HAL_RCCEx_PeriphCLKConfig>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80024a4:	f7ff fa66 	bl	8001974 <HAL_RCC_GetHCLKFreq>
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <SystemClock_Config+0x74>)
 80024aa:	fba3 3000 	umull	r3, r0, r3, r0
 80024ae:	0980      	lsrs	r0, r0, #6
 80024b0:	f7fe fd18 	bl	8000ee4 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80024b4:	2004      	movs	r0, #4
 80024b6:	f7fe fd2b 	bl	8000f10 <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80024ba:	4622      	mov	r2, r4
 80024bc:	4621      	mov	r1, r4
 80024be:	f04f 30ff 	mov.w	r0, #4294967295
 80024c2:	f7fe fcd1 	bl	8000e68 <HAL_NVIC_SetPriority>
}
 80024c6:	b017      	add	sp, #92	; 0x5c
 80024c8:	bd30      	pop	{r4, r5, pc}
 80024ca:	bf00      	nop
 80024cc:	10624dd3 	.word	0x10624dd3

080024d0 <HAL_SYSTICK_Callback>:
//	return 1;
//}

void HAL_SYSTICK_Callback(void)
{
	LEDmsecCntr++; // New millisecond timer for LED
 80024d0:	4a09      	ldr	r2, [pc, #36]	; (80024f8 <HAL_SYSTICK_Callback+0x28>)
 80024d2:	7813      	ldrb	r3, [r2, #0]
 80024d4:	3301      	adds	r3, #1
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	7013      	strb	r3, [r2, #0]

	     if (LEDmsecCntr>5)
 80024da:	7813      	ldrb	r3, [r2, #0]
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b05      	cmp	r3, #5
 80024e0:	d905      	bls.n	80024ee <HAL_SYSTICK_Callback+0x1e>
	     {
	    	 LEDmsecCntr=0;
 80024e2:	2200      	movs	r2, #0
 80024e4:	4b04      	ldr	r3, [pc, #16]	; (80024f8 <HAL_SYSTICK_Callback+0x28>)
 80024e6:	701a      	strb	r2, [r3, #0]
	    	 LEDmsecFlag = 1; // Flag to indicate 1000ms event
 80024e8:	2201      	movs	r2, #1
 80024ea:	4b04      	ldr	r3, [pc, #16]	; (80024fc <HAL_SYSTICK_Callback+0x2c>)
 80024ec:	701a      	strb	r2, [r3, #0]
	     }

	    	 ADCmsecFlag = 1; // Flag to indicate 1000ms evenT
 80024ee:	2201      	movs	r2, #1
 80024f0:	4b03      	ldr	r3, [pc, #12]	; (8002500 <HAL_SYSTICK_Callback+0x30>)
 80024f2:	701a      	strb	r2, [r3, #0]
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000021 	.word	0x20000021
 80024fc:	20000022 	.word	0x20000022
 8002500:	20000020 	.word	0x20000020

08002504 <ADCprocess>:

}	

void ADCprocess(void)
{
 8002504:	b508      	push	{r3, lr}
	int loop = 1;
	while(loop)
 8002506:	e005      	b.n	8002514 <ADCprocess+0x10>
	{
		if (ADCmsecFlag==1)
		{
			ADCmsecFlag=0;
 8002508:	2200      	movs	r2, #0
 800250a:	4b05      	ldr	r3, [pc, #20]	; (8002520 <ADCprocess+0x1c>)
 800250c:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Start_IT(&hadc1);
 800250e:	4805      	ldr	r0, [pc, #20]	; (8002524 <ADCprocess+0x20>)
 8002510:	f7fe f826 	bl	8000560 <HAL_ADC_Start_IT>
		if (ADCmsecFlag==1)
 8002514:	4b02      	ldr	r3, [pc, #8]	; (8002520 <ADCprocess+0x1c>)
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b01      	cmp	r3, #1
 800251c:	d0f4      	beq.n	8002508 <ADCprocess+0x4>
 800251e:	e7f9      	b.n	8002514 <ADCprocess+0x10>
 8002520:	20000020 	.word	0x20000020
 8002524:	20000100 	.word	0x20000100

08002528 <main>:
{
 8002528:	b508      	push	{r3, lr}
  HAL_Init();
 800252a:	f7fd fe63 	bl	80001f4 <HAL_Init>
  SystemClock_Config();
 800252e:	f7ff ff93 	bl	8002458 <SystemClock_Config>
  MX_GPIO_Init();
 8002532:	f7ff feab 	bl	800228c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002536:	f7ff ff3f 	bl	80023b8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800253a:	f7ff ff55 	bl	80023e8 <MX_ADC1_Init>
  HAL_UART_Receive_IT(&huart1, ReceiveBuffer,1);
 800253e:	2201      	movs	r2, #1
 8002540:	4902      	ldr	r1, [pc, #8]	; (800254c <main+0x24>)
 8002542:	4803      	ldr	r0, [pc, #12]	; (8002550 <main+0x28>)
 8002544:	f7ff fb2c 	bl	8001ba0 <HAL_UART_Receive_IT>
	  ADCprocess();
 8002548:	f7ff ffdc 	bl	8002504 <ADCprocess>
 800254c:	200001dc 	.word	0x200001dc
 8002550:	20000154 	.word	0x20000154

08002554 <HAL_ADC_ConvCpltCallback>:
		}
	}
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002554:	b510      	push	{r4, lr}
	{


		if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002556:	6803      	ldr	r3, [r0, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f013 0f08 	tst.w	r3, #8
 800255e:	d00f      	beq.n	8002580 <HAL_ADC_ConvCpltCallback+0x2c>
		{
		if(c<21)
 8002560:	4b0f      	ldr	r3, [pc, #60]	; (80025a0 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002562:	681c      	ldr	r4, [r3, #0]
 8002564:	2c14      	cmp	r4, #20
 8002566:	dd00      	ble.n	800256a <HAL_ADC_ConvCpltCallback+0x16>
 8002568:	bd10      	pop	{r4, pc}
	        {
	        	CurrentArray[c]=HAL_ADC_GetValue(&hadc1);
 800256a:	480e      	ldr	r0, [pc, #56]	; (80025a4 <HAL_ADC_ConvCpltCallback+0x50>)
 800256c:	f7fe f896 	bl	800069c <HAL_ADC_GetValue>
 8002570:	4b0d      	ldr	r3, [pc, #52]	; (80025a8 <HAL_ADC_ConvCpltCallback+0x54>)
 8002572:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
	        	c++;
 8002576:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <HAL_ADC_ConvCpltCallback+0x4c>)
 8002578:	6813      	ldr	r3, [r2, #0]
 800257a:	3301      	adds	r3, #1
 800257c:	6013      	str	r3, [r2, #0]
 800257e:	bd10      	pop	{r4, pc}
	        }
		}
		else
		{
			if(v<21)
 8002580:	4b0a      	ldr	r3, [pc, #40]	; (80025ac <HAL_ADC_ConvCpltCallback+0x58>)
 8002582:	681c      	ldr	r4, [r3, #0]
 8002584:	2c14      	cmp	r4, #20
 8002586:	dcef      	bgt.n	8002568 <HAL_ADC_ConvCpltCallback+0x14>
		        {
		        	VoltageArray[v]=HAL_ADC_GetValue(&hadc1);
 8002588:	4806      	ldr	r0, [pc, #24]	; (80025a4 <HAL_ADC_ConvCpltCallback+0x50>)
 800258a:	f7fe f887 	bl	800069c <HAL_ADC_GetValue>
 800258e:	4b08      	ldr	r3, [pc, #32]	; (80025b0 <HAL_ADC_ConvCpltCallback+0x5c>)
 8002590:	f823 0014 	strh.w	r0, [r3, r4, lsl #1]
		        	v++;
 8002594:	4a05      	ldr	r2, [pc, #20]	; (80025ac <HAL_ADC_ConvCpltCallback+0x58>)
 8002596:	6813      	ldr	r3, [r2, #0]
 8002598:	3301      	adds	r3, #1
 800259a:	6013      	str	r3, [r2, #0]
		        }
			}
		}
}
 800259c:	e7e4      	b.n	8002568 <HAL_ADC_ConvCpltCallback+0x14>
 800259e:	bf00      	nop
 80025a0:	20000024 	.word	0x20000024
 80025a4:	20000100 	.word	0x20000100
 80025a8:	200001e0 	.word	0x200001e0
 80025ac:	20000028 	.word	0x20000028
 80025b0:	20000034 	.word	0x20000034

080025b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b4:	b500      	push	{lr}
 80025b6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b8:	4b1c      	ldr	r3, [pc, #112]	; (800262c <HAL_MspInit+0x78>)
 80025ba:	699a      	ldr	r2, [r3, #24]
 80025bc:	f042 0201 	orr.w	r2, r2, #1
 80025c0:	619a      	str	r2, [r3, #24]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	9301      	str	r3, [sp, #4]
 80025ca:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80025cc:	2007      	movs	r0, #7
 80025ce:	f7fe fc39 	bl	8000e44 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80025d2:	2200      	movs	r2, #0
 80025d4:	4611      	mov	r1, r2
 80025d6:	f06f 000b 	mvn.w	r0, #11
 80025da:	f7fe fc45 	bl	8000e68 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80025de:	2200      	movs	r2, #0
 80025e0:	4611      	mov	r1, r2
 80025e2:	f06f 000a 	mvn.w	r0, #10
 80025e6:	f7fe fc3f 	bl	8000e68 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80025ea:	2200      	movs	r2, #0
 80025ec:	4611      	mov	r1, r2
 80025ee:	f06f 0009 	mvn.w	r0, #9
 80025f2:	f7fe fc39 	bl	8000e68 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80025f6:	2200      	movs	r2, #0
 80025f8:	4611      	mov	r1, r2
 80025fa:	f06f 0004 	mvn.w	r0, #4
 80025fe:	f7fe fc33 	bl	8000e68 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002602:	2200      	movs	r2, #0
 8002604:	4611      	mov	r1, r2
 8002606:	f06f 0003 	mvn.w	r0, #3
 800260a:	f7fe fc2d 	bl	8000e68 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800260e:	2200      	movs	r2, #0
 8002610:	4611      	mov	r1, r2
 8002612:	f06f 0001 	mvn.w	r0, #1
 8002616:	f7fe fc27 	bl	8000e68 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800261a:	2200      	movs	r2, #0
 800261c:	4611      	mov	r1, r2
 800261e:	f04f 30ff 	mov.w	r0, #4294967295
 8002622:	f7fe fc21 	bl	8000e68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002626:	b003      	add	sp, #12
 8002628:	f85d fb04 	ldr.w	pc, [sp], #4
 800262c:	40021000 	.word	0x40021000

08002630 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002630:	6803      	ldr	r3, [r0, #0]
 8002632:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002636:	d000      	beq.n	800263a <HAL_ADC_MspInit+0xa>
 8002638:	4770      	bx	lr
{
 800263a:	b510      	push	{r4, lr}
 800263c:	b086      	sub	sp, #24
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800263e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8002642:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002646:	695a      	ldr	r2, [r3, #20]
 8002648:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800264c:	615a      	str	r2, [r3, #20]
 800264e:	695b      	ldr	r3, [r3, #20]
 8002650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002654:	9300      	str	r3, [sp, #0]
 8002656:	9b00      	ldr	r3, [sp, #0]
  
    /**ADC1 GPIO Configuration    
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002658:	230c      	movs	r3, #12
 800265a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800265c:	2303      	movs	r3, #3
 800265e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002660:	2400      	movs	r4, #0
 8002662:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002664:	a901      	add	r1, sp, #4
 8002666:	4806      	ldr	r0, [pc, #24]	; (8002680 <HAL_ADC_MspInit+0x50>)
 8002668:	f7fe fc8c 	bl	8000f84 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800266c:	4622      	mov	r2, r4
 800266e:	4621      	mov	r1, r4
 8002670:	2012      	movs	r0, #18
 8002672:	f7fe fbf9 	bl	8000e68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002676:	2012      	movs	r0, #18
 8002678:	f7fe fc28 	bl	8000ecc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800267c:	b006      	add	sp, #24
 800267e:	bd10      	pop	{r4, pc}
 8002680:	48000800 	.word	0x48000800

08002684 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002684:	6802      	ldr	r2, [r0, #0]
 8002686:	4b15      	ldr	r3, [pc, #84]	; (80026dc <HAL_UART_MspInit+0x58>)
 8002688:	429a      	cmp	r2, r3
 800268a:	d000      	beq.n	800268e <HAL_UART_MspInit+0xa>
 800268c:	4770      	bx	lr
{
 800268e:	b500      	push	{lr}
 8002690:	b087      	sub	sp, #28
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002692:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002696:	699a      	ldr	r2, [r3, #24]
 8002698:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800269c:	619a      	str	r2, [r3, #24]
 800269e:	699b      	ldr	r3, [r3, #24]
 80026a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	9b00      	ldr	r3, [sp, #0]
  
    /**USART1 GPIO Configuration    
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80026a8:	2330      	movs	r3, #48	; 0x30
 80026aa:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026b0:	2301      	movs	r3, #1
 80026b2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80026b4:	2303      	movs	r3, #3
 80026b6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026b8:	2307      	movs	r3, #7
 80026ba:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026bc:	a901      	add	r1, sp, #4
 80026be:	4808      	ldr	r0, [pc, #32]	; (80026e0 <HAL_UART_MspInit+0x5c>)
 80026c0:	f7fe fc60 	bl	8000f84 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80026c4:	2200      	movs	r2, #0
 80026c6:	4611      	mov	r1, r2
 80026c8:	2025      	movs	r0, #37	; 0x25
 80026ca:	f7fe fbcd 	bl	8000e68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026ce:	2025      	movs	r0, #37	; 0x25
 80026d0:	f7fe fbfc 	bl	8000ecc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80026d4:	b007      	add	sp, #28
 80026d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80026da:	bf00      	nop
 80026dc:	40013800 	.word	0x40013800
 80026e0:	48000800 	.word	0x48000800

080026e4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80026e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026e6:	f7fd fd97 	bl	8000218 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80026ea:	f7fe fc21 	bl	8000f30 <HAL_SYSTICK_IRQHandler>
 80026ee:	bd08      	pop	{r3, pc}

080026f0 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 80026f0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80026f2:	4802      	ldr	r0, [pc, #8]	; (80026fc <ADC1_2_IRQHandler+0xc>)
 80026f4:	f7fd ffda 	bl	80006ac <HAL_ADC_IRQHandler>
 80026f8:	bd08      	pop	{r3, pc}
 80026fa:	bf00      	nop
 80026fc:	20000100 	.word	0x20000100

08002700 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXT line 25.
*/
void USART1_IRQHandler(void)
{
 8002700:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002702:	4803      	ldr	r0, [pc, #12]	; (8002710 <USART1_IRQHandler+0x10>)
 8002704:	f7ff fd12 	bl	800212c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  ReceiveFlag = 1;
 8002708:	2201      	movs	r2, #1
 800270a:	4b02      	ldr	r3, [pc, #8]	; (8002714 <USART1_IRQHandler+0x14>)
 800270c:	701a      	strb	r2, [r3, #0]
 800270e:	bd08      	pop	{r3, pc}
 8002710:	20000154 	.word	0x20000154
 8002714:	200002aa 	.word	0x200002aa

08002718 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002718:	4915      	ldr	r1, [pc, #84]	; (8002770 <SystemInit+0x58>)
 800271a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800271e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002722:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002726:	4b13      	ldr	r3, [pc, #76]	; (8002774 <SystemInit+0x5c>)
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	f042 0201 	orr.w	r2, r2, #1
 800272e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002730:	6858      	ldr	r0, [r3, #4]
 8002732:	4a11      	ldr	r2, [pc, #68]	; (8002778 <SystemInit+0x60>)
 8002734:	4002      	ands	r2, r0
 8002736:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800273e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002742:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002744:	681a      	ldr	r2, [r3, #0]
 8002746:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800274a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800274c:	685a      	ldr	r2, [r3, #4]
 800274e:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002752:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002756:	f022 020f 	bic.w	r2, r2, #15
 800275a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800275c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800275e:	4a07      	ldr	r2, [pc, #28]	; (800277c <SystemInit+0x64>)
 8002760:	4002      	ands	r2, r0
 8002762:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002764:	2200      	movs	r2, #0
 8002766:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002768:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800276c:	608b      	str	r3, [r1, #8]
 800276e:	4770      	bx	lr
 8002770:	e000ed00 	.word	0xe000ed00
 8002774:	40021000 	.word	0x40021000
 8002778:	f87fc00c 	.word	0xf87fc00c
 800277c:	ff00fccc 	.word	0xff00fccc

08002780 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002780:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027b8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002784:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002786:	e003      	b.n	8002790 <LoopCopyDataInit>

08002788 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002788:	4b0c      	ldr	r3, [pc, #48]	; (80027bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800278a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800278c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800278e:	3104      	adds	r1, #4

08002790 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002790:	480b      	ldr	r0, [pc, #44]	; (80027c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002792:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002794:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002796:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002798:	d3f6      	bcc.n	8002788 <CopyDataInit>
	ldr	r2, =_sbss
 800279a:	4a0b      	ldr	r2, [pc, #44]	; (80027c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800279c:	e002      	b.n	80027a4 <LoopFillZerobss>

0800279e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800279e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80027a0:	f842 3b04 	str.w	r3, [r2], #4

080027a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80027a4:	4b09      	ldr	r3, [pc, #36]	; (80027cc <LoopForever+0x16>)
	cmp	r2, r3
 80027a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80027a8:	d3f9      	bcc.n	800279e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80027aa:	f7ff ffb5 	bl	8002718 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80027ae:	f000 f811 	bl	80027d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027b2:	f7ff feb9 	bl	8002528 <main>

080027b6 <LoopForever>:

LoopForever:
    b LoopForever
 80027b6:	e7fe      	b.n	80027b6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80027b8:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 80027bc:	08002874 	.word	0x08002874
	ldr	r0, =_sdata
 80027c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027c4:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 80027c8:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 80027cc:	200002b0 	.word	0x200002b0

080027d0 <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027d0:	e7fe      	b.n	80027d0 <BusFault_Handler>
	...

080027d4 <__libc_init_array>:
 80027d4:	b570      	push	{r4, r5, r6, lr}
 80027d6:	4e0d      	ldr	r6, [pc, #52]	; (800280c <__libc_init_array+0x38>)
 80027d8:	4c0d      	ldr	r4, [pc, #52]	; (8002810 <__libc_init_array+0x3c>)
 80027da:	1ba4      	subs	r4, r4, r6
 80027dc:	10a4      	asrs	r4, r4, #2
 80027de:	2500      	movs	r5, #0
 80027e0:	42a5      	cmp	r5, r4
 80027e2:	d109      	bne.n	80027f8 <__libc_init_array+0x24>
 80027e4:	4e0b      	ldr	r6, [pc, #44]	; (8002814 <__libc_init_array+0x40>)
 80027e6:	4c0c      	ldr	r4, [pc, #48]	; (8002818 <__libc_init_array+0x44>)
 80027e8:	f000 f818 	bl	800281c <_init>
 80027ec:	1ba4      	subs	r4, r4, r6
 80027ee:	10a4      	asrs	r4, r4, #2
 80027f0:	2500      	movs	r5, #0
 80027f2:	42a5      	cmp	r5, r4
 80027f4:	d105      	bne.n	8002802 <__libc_init_array+0x2e>
 80027f6:	bd70      	pop	{r4, r5, r6, pc}
 80027f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027fc:	4798      	blx	r3
 80027fe:	3501      	adds	r5, #1
 8002800:	e7ee      	b.n	80027e0 <__libc_init_array+0xc>
 8002802:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002806:	4798      	blx	r3
 8002808:	3501      	adds	r5, #1
 800280a:	e7f2      	b.n	80027f2 <__libc_init_array+0x1e>
 800280c:	0800286c 	.word	0x0800286c
 8002810:	0800286c 	.word	0x0800286c
 8002814:	0800286c 	.word	0x0800286c
 8002818:	08002870 	.word	0x08002870

0800281c <_init>:
 800281c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800281e:	bf00      	nop
 8002820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002822:	bc08      	pop	{r3}
 8002824:	469e      	mov	lr, r3
 8002826:	4770      	bx	lr

08002828 <_fini>:
 8002828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800282a:	bf00      	nop
 800282c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800282e:	bc08      	pop	{r3}
 8002830:	469e      	mov	lr, r3
 8002832:	4770      	bx	lr
