// Seed: 1699598408
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wor id_6;
  id_7(
      .id_0(id_3 - 1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(),
      .id_5(1 && 1),
      .id_6(1'b0),
      .id_7(1),
      .id_8(id_2),
      .id_9(id_4),
      .sum(&id_2),
      .id_10(1),
      .id_11(id_1),
      .id_12(id_2)
  );
  assign id_3 = ~1 & id_1;
  wire id_8;
  assign id_6 = ~1;
  assign id_6 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output logic id_2,
    input tri0 id_3,
    input supply1 id_4
    , id_6
);
  always id_2 <= 1 == id_0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
