// Seed: 2097463986
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input tri1 id_2
);
  wire id_4;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output logic id_7
);
  initial begin : LABEL_0
    id_7 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_0,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
