# RISC-V-CPU-simulator-in-Verilog
# Some useful websites to enhance the debug speed when implementing RISC-V arch
  https://www.eg.bucknell.edu/~csci206/riscv-converter/
  https://luplab.gitlab.io/rvcodecjs/
  https://www.cs.sfu.ca/~ashriram/Courses/CS295/assets/notebooks/RISCV/RISCV_CARD.pdf
