--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MECHANICAL_CLOCK.twx MECHANICAL_CLOCK.ncd -o
MECHANICAL_CLOCK.twr MECHANICAL_CLOCK.pcf -ucf MECHANICAL_CLOCK.ucf

Design file:              MECHANICAL_CLOCK.ncd
Physical constraint file: MECHANICAL_CLOCK.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
MODE_BUTTON |    2.518(R)|      SLOW  |   -0.136(R)|      SLOW  |CLK_BUFGP         |   0.000|
RX          |    3.806(R)|      SLOW  |   -1.411(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
INDEX_RX<0>   |         7.880(R)|      SLOW  |         4.079(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<1>   |         8.243(R)|      SLOW  |         4.331(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<2>   |         8.234(R)|      SLOW  |         4.322(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_RX<3>   |         8.024(R)|      SLOW  |         4.164(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<0>   |         8.671(R)|      SLOW  |         4.670(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<1>   |         8.173(R)|      SLOW  |         4.335(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<2>   |         7.982(R)|      SLOW  |         4.187(R)|      FAST  |CLK_BUFGP         |   0.000|
INDEX_TX<3>   |         8.277(R)|      SLOW  |         4.393(R)|      FAST  |CLK_BUFGP         |   0.000|
MODE_LED      |         9.040(R)|      SLOW  |         4.938(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<0>|         7.726(R)|      SLOW  |         3.967(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<1>|         7.618(R)|      SLOW  |         3.863(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<2>|         7.552(R)|      SLOW  |         3.831(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<3>|         7.526(R)|      SLOW  |         3.807(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<4>|         7.520(R)|      SLOW  |         3.811(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<5>|         7.416(R)|      SLOW  |         3.711(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<6>|         7.395(R)|      SLOW  |         3.717(R)|      FAST  |CLK_BUFGP         |   0.000|
OUTPUT_DATA<7>|         7.253(R)|      SLOW  |         3.623(R)|      FAST  |CLK_BUFGP         |   0.000|
RX_EN         |         7.891(R)|      SLOW  |         4.078(R)|      FAST  |CLK_BUFGP         |   0.000|
TX            |         8.748(R)|      SLOW  |         4.678(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_ACTIVE     |         8.207(R)|      SLOW  |         4.274(R)|      FAST  |CLK_BUFGP         |   0.000|
TX_DONE       |         9.289(R)|      SLOW  |         5.025(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |    3.890|         |         |         |
RESET_BUTTON       |    6.979|    6.979|         |         |
RESET_SECOND_BUTTON|    6.264|    6.264|         |         |
SEND_BUTTON        |    4.712|    8.956|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    3.996|         |
RESET_BUTTON       |         |         |    2.108|    2.108|
RESET_SECOND_BUTTON|         |         |    1.313|    1.313|
SEND_BUTTON        |         |         |         |    2.925|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET_SECOND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    3.189|         |
RESET_BUTTON       |         |         |    3.233|    3.233|
RESET_SECOND_BUTTON|         |         |    2.237|    2.237|
SEND_BUTTON        |         |         |         |    1.216|
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SEND_BUTTON
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK                |         |         |    2.411|         |
RESET_BUTTON       |         |         |         |    1.264|
RESET_SECOND_BUTTON|         |         |         |   -2.747|
SEND_BUTTON        |         |         |    0.939|    0.939|
-------------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
INPUT_DATA<0>  |OUTPUT_DATA<0> |    8.675|
INPUT_DATA<0>  |OUTPUT_DATA<1> |    8.565|
INPUT_DATA<0>  |OUTPUT_DATA<2> |    8.466|
INPUT_DATA<0>  |OUTPUT_DATA<3> |    8.417|
INPUT_DATA<0>  |OUTPUT_DATA<4> |    8.283|
INPUT_DATA<0>  |OUTPUT_DATA<5> |    8.131|
INPUT_DATA<0>  |OUTPUT_DATA<6> |    8.008|
INPUT_DATA<0>  |OUTPUT_DATA<7> |    7.865|
INPUT_DATA<1>  |OUTPUT_DATA<0> |    8.659|
INPUT_DATA<1>  |OUTPUT_DATA<1> |    8.549|
INPUT_DATA<1>  |OUTPUT_DATA<2> |    8.498|
INPUT_DATA<1>  |OUTPUT_DATA<3> |    8.449|
INPUT_DATA<1>  |OUTPUT_DATA<4> |    8.296|
INPUT_DATA<1>  |OUTPUT_DATA<5> |    8.144|
INPUT_DATA<1>  |OUTPUT_DATA<6> |    7.859|
INPUT_DATA<1>  |OUTPUT_DATA<7> |    7.828|
INPUT_DATA<2>  |OUTPUT_DATA<0> |    8.168|
INPUT_DATA<2>  |OUTPUT_DATA<1> |    8.058|
INPUT_DATA<2>  |OUTPUT_DATA<2> |    8.044|
INPUT_DATA<2>  |OUTPUT_DATA<3> |    7.995|
INPUT_DATA<2>  |OUTPUT_DATA<4> |    7.797|
INPUT_DATA<2>  |OUTPUT_DATA<5> |    7.645|
INPUT_DATA<2>  |OUTPUT_DATA<6> |    7.754|
INPUT_DATA<2>  |OUTPUT_DATA<7> |    7.545|
INPUT_DATA<3>  |OUTPUT_DATA<0> |    8.788|
INPUT_DATA<3>  |OUTPUT_DATA<1> |    8.678|
INPUT_DATA<3>  |OUTPUT_DATA<2> |    8.765|
INPUT_DATA<3>  |OUTPUT_DATA<3> |    8.716|
INPUT_DATA<3>  |OUTPUT_DATA<4> |    8.340|
INPUT_DATA<3>  |OUTPUT_DATA<5> |    8.188|
INPUT_DATA<3>  |OUTPUT_DATA<6> |    8.223|
INPUT_DATA<3>  |OUTPUT_DATA<7> |    7.916|
RX             |RX_LED         |    8.286|
---------------+---------------+---------+


Analysis completed Sat May 21 02:38:50 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4588 MB



