------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 100C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.574
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 7.279
TNS   : 0.000

Type  : Slow 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 9.588
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.164
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.259
TNS   : 0.000

Type  : Slow 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.326
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.040
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 13.690
TNS   : 0.000

Type  : Slow 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 17.707
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.465
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.562
TNS   : 0.000

Type  : Slow 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 1.099
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.523
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.540
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.823
TNS   : 0.000

Type  : Slow 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.696
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 1.573
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 7.871
TNS   : 0.000

Type  : Slow 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 9.721
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.216
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.248
TNS   : 0.000

Type  : Slow 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.329
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.130
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 14.072
TNS   : 0.000

Type  : Slow 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 17.917
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.390
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.590
TNS   : 0.000

Type  : Slow 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 1.003
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.525
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.546
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.786
TNS   : 0.000

Type  : Slow 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.685
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'FPGA_CLK1_50'
Slack : 11.990
TNS   : 0.000

Type  : Fast 1100mV 100C Model Setup 'altera_reserved_tck'
Slack : 12.295
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.083
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'altera_reserved_tck'
Slack : 0.100
TNS   : 0.000

Type  : Fast 1100mV 100C Model Hold 'FPGA_CLK1_50'
Slack : 0.143
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.731
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'FPGA_CLK1_50'
Slack : 15.902
TNS   : 0.000

Type  : Fast 1100mV 100C Model Recovery 'altera_reserved_tck'
Slack : 19.263
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'FPGA_CLK1_50'
Slack : 0.206
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'altera_reserved_tck'
Slack : 0.486
TNS   : 0.000

Type  : Fast 1100mV 100C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.497
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.883
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.891
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.491
TNS   : 0.000

Type  : Fast 1100mV 100C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.638
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 2.113
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'altera_reserved_tck'
Slack : 12.676
TNS   : 0.000

Type  : Fast 1100mV -40C Model Setup 'FPGA_CLK1_50'
Slack : 13.526
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'altera_reserved_tck'
Slack : 0.075
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.076
TNS   : 0.000

Type  : Fast 1100mV -40C Model Hold 'FPGA_CLK1_50'
Slack : 0.124
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 3.843
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'FPGA_CLK1_50'
Slack : 16.692
TNS   : 0.000

Type  : Fast 1100mV -40C Model Recovery 'altera_reserved_tck'
Slack : 19.494
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'FPGA_CLK1_50'
Slack : 0.114
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'altera_reserved_tck'
Slack : 0.400
TNS   : 0.000

Type  : Fast 1100mV -40C Model Removal 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.463
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk'
Slack : 0.887
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'top_qsys:u0|top_qsys_hps_system:hps_system|top_qsys_hps_system_hps_0:hps_0|top_qsys_hps_system_hps_0_hps_io:hps_io|top_qsys_hps_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk'
Slack : 0.895
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'FPGA_CLK1_50'
Slack : 8.420
TNS   : 0.000

Type  : Fast 1100mV -40C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 18.667
TNS   : 0.000

------------------------------------------------------------
Info: see the "DDR report" for DDR timing results
------------------------------------------------------------
------------------------------------------------------------
