

================================================================
== Vivado HLS Report for 'DCT_MAT_Multiply'
================================================================
* Date:           Thu Oct 22 14:03:37 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.58|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4753|  7825|  4753|  7825|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+-----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+-----------+-----------+-----------+------+----------+
        |- Row            |  4752|  7824| 594 ~ 978 |          -|          -|     8|    no    |
        | + Col           |   592|   976|  74 ~ 122 |          -|          -|     8|    no    |
        |  ++ RowCaching  |    24|    24|          3|          -|          -|     8|    no    |
        |  ++ ColCaching  |    24|    24|          3|          -|          -|     8|    no    |
        |  ++ Product     |    64|    64|          8|          -|          -|     8|    no    |
        +-----------------+------+------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    946|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     340|    554|
|Memory           |        1|      -|      64|      4|
|Multiplexer      |        -|      -|       -|     82|
|Register         |        -|      -|     259|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      4|     663|   1586|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |DCT_mul_32s_32s_32_6_U1  |DCT_mul_32s_32s_32_6  |        0|      4|    0|    0|
    |DCT_sitofp_32ns_32_6_U0  |DCT_sitofp_32ns_32_6  |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      4|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * Memory: 
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |             Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |A_cached_row_U  |DCT_MAT_Multiply_A_cached_row  |        0|  64|   4|     8|   32|     1|          256|
    |B_cached_U      |DCT_MAT_Multiply_B_cached      |        1|   0|   0|    64|   32|     1|         2048|
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                               |        1|  64|   4|    72|   64|     2|         2304|
    +----------------+-------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |i_1_fu_231_p2            |     +    |      0|  0|    4|           4|           1|
    |j_1_fu_261_p2            |     +    |      0|  0|    4|           4|           1|
    |k_3_fu_279_p2            |     +    |      0|  0|    4|           4|           1|
    |k_4_fu_453_p2            |     +    |      0|  0|    4|           4|           1|
    |k_5_fu_630_p2            |     +    |      0|  0|    4|           4|           1|
    |p_addr1_fu_648_p2        |     +    |      0|  0|    8|           8|           8|
    |p_addr3_fu_658_p2        |     +    |      0|  0|    8|           8|           8|
    |p_addr5_fu_289_p2        |     +    |      0|  0|    8|           8|           8|
    |p_addr9_fu_471_p2        |     +    |      0|  0|    8|           8|           8|
    |sh_assign_2_fu_527_p2    |     +    |      0|  0|    9|           8|           9|
    |sh_assign_fu_345_p2      |     +    |      0|  0|    9|           8|           9|
    |temp_1_fu_672_p2         |     +    |      0|  0|   32|          32|          32|
    |p_Val2_7_i_i1_fu_610_p2  |     -    |      0|  0|   32|           1|          32|
    |p_Val2_7_i_i_fu_433_p2   |     -    |      0|  0|   32|           1|          32|
    |tmp_1_i_i1_fu_541_p2     |     -    |      0|  0|    8|           7|           8|
    |tmp_1_i_i_fu_359_p2      |     -    |      0|  0|    8|           7|           8|
    |A_cached_row_d0          |  Select  |      0|  0|   32|           1|          32|
    |B_cached_d0              |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_3_fu_427_p3       |  Select  |      0|  0|   32|           1|          32|
    |p_Val2_9_fu_604_p3       |  Select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_369_p3    |  Select  |      0|  0|    9|           1|           9|
    |sh_assign_3_fu_551_p3    |  Select  |      0|  0|    9|           1|           9|
    |exitcond1_fu_447_p2      |   icmp   |      0|  0|    2|           4|           5|
    |exitcond2_fu_273_p2      |   icmp   |      0|  0|    2|           4|           5|
    |exitcond3_fu_255_p2      |   icmp   |      0|  0|    2|           4|           5|
    |exitcond4_fu_225_p2      |   icmp   |      0|  0|    2|           4|           5|
    |exitcond_fu_624_p2       |   icmp   |      0|  0|    2|           4|           5|
    |tmp_3_fu_267_p2          |   icmp   |      0|  0|    2|           4|           1|
    |tmp_fu_237_p2            |   icmp   |      0|  0|    2|           4|           1|
    |tmp_3_i_i1_fu_571_p2     |   lshr   |      0|  0|   63|          24|          24|
    |tmp_3_i_i_fu_389_p2      |   lshr   |      0|  0|   63|          24|          24|
    |tmp_5_i_i1_fu_577_p2     |    shl   |      0|  0|  239|          78|          78|
    |tmp_5_i_i_fu_395_p2      |    shl   |      0|  0|  239|          78|          78|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0|  946|         354|         544|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |A_cached_row_address0  |   3|          3|    3|          9|
    |B_cached_address0      |   6|          3|    6|         18|
    |ap_NS_fsm              |  21|         24|    1|         24|
    |i_reg_150              |   4|          2|    4|          8|
    |j_reg_161              |   4|          2|    4|          8|
    |k_1_reg_185            |   4|          2|    4|          8|
    |k_2_reg_196            |   4|          2|    4|          8|
    |k_reg_173              |   4|          2|    4|          8|
    |temp_reg_208           |  32|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  82|         42|   62|        155|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_cached_load_reg_817    |  32|   0|   32|          0|
    |ap_CS_fsm                |  23|   0|   23|          0|
    |i_1_reg_685              |   4|   0|    4|          0|
    |i_reg_150                |   4|   0|    4|          0|
    |isNeg_1_reg_779          |   1|   0|    1|          0|
    |isNeg_reg_735            |   1|   0|    1|          0|
    |j_1_reg_703              |   4|   0|    4|          0|
    |j_reg_161                |   4|   0|    4|          0|
    |k_1_reg_185              |   4|   0|    4|          0|
    |k_2_reg_196              |   4|   0|    4|          0|
    |k_3_reg_715              |   4|   0|    4|          0|
    |k_4_reg_753              |   4|   0|    4|          0|
    |k_5_reg_797              |   4|   0|    4|          0|
    |k_reg_173                |   4|   0|    4|          0|
    |p_Result_2_reg_774       |   1|   0|    1|          0|
    |p_Result_s_reg_730       |   1|   0|    1|          0|
    |p_addr3_reg_807          |   8|   0|    8|          0|
    |p_addr4_cast_reg_694     |   4|   0|    8|          4|
    |temp_reg_208             |  32|   0|   32|          0|
    |tmp_10_reg_745           |  32|   0|   32|          0|
    |tmp_12_reg_758           |   8|   0|   64|         56|
    |tmp_14_reg_740           |   1|   0|    1|          0|
    |tmp_15_reg_789           |  32|   0|   32|          0|
    |tmp_20_reg_784           |   1|   0|    1|          0|
    |tmp_2_reg_832            |  32|   0|   32|          0|
    |tmp_3_reg_708            |   1|   0|    1|          0|
    |tmp_7_trn7_cast_reg_725  |   4|   0|    8|          4|
    |tmp_reg_690              |   1|   0|    1|          0|
    |tmp_trn_cast_reg_768     |   4|   0|    8|          4|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 259|   0|  327|         68|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------+-----+-----+------------+------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_start    |  in |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_done     | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_idle     | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|ap_ready    | out |    1| ap_ctrl_hs | DCT_MAT_Multiply | return value |
|A_address0  | out |    6|  ap_memory |         A        |     array    |
|A_ce0       | out |    1|  ap_memory |         A        |     array    |
|A_q0        |  in |   32|  ap_memory |         A        |     array    |
|B_address0  | out |    6|  ap_memory |         B        |     array    |
|B_ce0       | out |    1|  ap_memory |         B        |     array    |
|B_q0        |  in |   32|  ap_memory |         B        |     array    |
|C_address0  | out |    6|  ap_memory |         C        |     array    |
|C_ce0       | out |    1|  ap_memory |         C        |     array    |
|C_we0       | out |    1|  ap_memory |         C        |     array    |
|C_d0        | out |   32|  ap_memory |         C        |     array    |
+------------+-----+-----+------------+------------------+--------------+

