`timescale 1ns / 1ps
module regfile  (
    input  logic        clk,
    input  logic        we,
    input  logic [4:0]  rs1, rs2, rd,
    input  logic [31:0] rd_data,
    output logic [31:0] rs1_data, rs2_data
);
    logic [31:0] regs [0:31];

    always_ff @(posedge clk) begin
        if (we && rd != 5'b0)
            regs[rd] <= rd_data;
    end
    
    assign rs1_data = (rs1 == 5'd0) ? 32'b0 : regs[rs1];
    assign rs2_data = (rs2 == 5'd0) ? 32'b0 : regs[rs2];

endmodule