Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Mon Aug 15 13:55:14 2016
| Host             : wintermute running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.921 |
| Dynamic (W)              | 1.755 |
| Device Static (W)        | 0.166 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 62.8  |
| Junction Temperature (C) | 47.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.047 |       18 |       --- |             --- |
| Slice Logic              |     0.009 |    13919 |       --- |             --- |
|   LUT as Logic           |     0.008 |     3785 |     53200 |            7.11 |
|   Register               |    <0.001 |     6021 |    106400 |            5.66 |
|   LUT as Shift Register  |    <0.001 |      876 |     17400 |            5.03 |
|   CARRY4                 |    <0.001 |      329 |     13300 |            2.47 |
|   LUT as Distributed RAM |    <0.001 |      152 |     17400 |            0.87 |
|   F7/F8 Muxes            |    <0.001 |      188 |     53200 |            0.35 |
|   Others                 |    <0.001 |     1264 |       --- |             --- |
| Signals                  |     0.015 |     8812 |       --- |             --- |
| Block RAM                |     0.011 |        5 |       140 |            3.57 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.035 |       28 |       200 |           14.00 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.166 |          |           |                 |
| Total                    |     1.921 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.100 |       0.083 |      0.017 |
| Vccaux    |       1.800 |     0.087 |       0.066 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.010 |       0.009 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.751 |       0.718 |      0.033 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                                                                                | Constraint (ns) |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+
| C                                                                   | design_1_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/design_1_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C |             8.0 |
| C_1                                                                 | design_1_i/gmii_to_rgmii_1/U0/design_1_gmii_to_rgmii_1_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C                       |             8.0 |
| clk_10                                                              | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clk_10                                            |           100.0 |
| clk_fpga_0                                                          | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                           |            10.0 |
| clk_fpga_1                                                          | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                                           |             5.0 |
| clkfbout                                                            | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/clkfbout                                          |             5.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                              |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                            |            60.0 |
| design_1_eth_mac_0_rgmii_rx_clk                                     | rgmii_port_0_rxc                                                                                                      |             8.0 |
| design_1_eth_mac_1_rgmii_rx_clk                                     | rgmii_port_1_rxc                                                                                                      |             8.0 |
| gmii_clk_125m_out                                                   | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_125m_out                                 |             8.0 |
| gmii_to_rgmii_0_gmii_clk_25m_out                                    | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_25m_out                                  |            40.0 |
| gmii_to_rgmii_0_gmii_clk_2_5m_out                                   | design_1_i/gmii_to_rgmii_0/U0/i_design_1_gmii_to_rgmii_0_0_clocking/gmii_clk_2_5m_out                                 |           400.0 |
+---------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------+-----------+
| Name                                                                      | Power (W) |
+---------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                          |     1.755 |
|   dbg_hub                                                                 |     0.003 |
|     inst                                                                  |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                |     0.003 |
|         U_ICON_INTERFACE                                                  |     0.002 |
|           U_CMD1                                                          |    <0.001 |
|           U_CMD2                                                          |    <0.001 |
|           U_CMD3                                                          |    <0.001 |
|           U_CMD4                                                          |    <0.001 |
|           U_CMD5                                                          |    <0.001 |
|           U_CMD6_RD                                                       |    <0.001 |
|             U_RD_FIFO                                                     |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst                       |    <0.001 |
|                 inst_fifo_gen                                             |    <0.001 |
|                   gconvfifo.rf                                            |    <0.001 |
|                     grf.rf                                                |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                          |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                         gr1.rfwft                                         |    <0.001 |
|                         gras.rsts                                         |    <0.001 |
|                         rpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                         gwas.wsts                                         |    <0.001 |
|                         wpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                               |    <0.001 |
|                         gdm.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                |    <0.001 |
|                           RAM_reg_0_15_12_15                              |    <0.001 |
|                           RAM_reg_0_15_6_11                               |    <0.001 |
|                       rstblk                                              |    <0.001 |
|           U_CMD6_WR                                                       |    <0.001 |
|             U_WR_FIFO                                                     |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst                       |    <0.001 |
|                 inst_fifo_gen                                             |    <0.001 |
|                   gconvfifo.rf                                            |    <0.001 |
|                     grf.rf                                                |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                          |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                        |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                        |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                        |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                            |    <0.001 |
|                         gras.rsts                                         |    <0.001 |
|                         rpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                            |    <0.001 |
|                         gwas.wsts                                         |    <0.001 |
|                         wpntr                                             |    <0.001 |
|                       gntv_or_sync_fifo.mem                               |    <0.001 |
|                         gdm.dm                                            |    <0.001 |
|                           RAM_reg_0_15_0_5                                |    <0.001 |
|                           RAM_reg_0_15_12_15                              |    <0.001 |
|                           RAM_reg_0_15_6_11                               |    <0.001 |
|                       rstblk                                              |    <0.001 |
|           U_CMD7_CTL                                                      |    <0.001 |
|           U_CMD7_STAT                                                     |    <0.001 |
|           U_STATIC_STATUS                                                 |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                         |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                    |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                             |    <0.001 |
|           U_RD_ABORT_FLAG                                                 |    <0.001 |
|           U_RD_REQ_FLAG                                                   |    <0.001 |
|           U_TIMER                                                         |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                     |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                |    <0.001 |
|       CORE_XSDB.U_ICON                                                    |    <0.001 |
|         U_CMD                                                             |    <0.001 |
|         U_STAT                                                            |    <0.001 |
|         U_SYNC                                                            |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                              |    <0.001 |
|   design_1_i                                                              |     1.750 |
|     both_data                                                             |     0.051 |
|       U0                                                                  |     0.051 |
|         ila_core_inst                                                     |     0.051 |
|           ADV_TRIG.u_adv_trig                                             |     0.001 |
|             fsm_mem_data_reg_r1_0_63_0_2                                  |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_12_14                                |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_15_17                                |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_18_20                                |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_21_23                                |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_3_5                                  |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_6_8                                  |    <0.001 |
|             fsm_mem_data_reg_r1_0_63_9_11                                 |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_0_2                                |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_12_14                              |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_15_17                              |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_18_20                              |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_21_23                              |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_3_5                                |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_6_8                                |    <0.001 |
|             fsm_mem_data_reg_r1_64_127_9_11                               |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_0_2                                  |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_12_14                                |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_15_17                                |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_18_20                                |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_21_23                                |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_3_5                                  |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_6_8                                  |    <0.001 |
|             fsm_mem_data_reg_r2_0_63_9_11                                 |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_0_2                                |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_12_14                              |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_15_17                              |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_18_20                              |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_21_23                              |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_3_5                                |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_6_8                                |    <0.001 |
|             fsm_mem_data_reg_r2_64_127_9_11                               |    <0.001 |
|           ADV_TRIG_MEM_READ.u_fsm_memory_read_inst                        |    <0.001 |
|           COUNTER.u_count                                                 |     0.002 |
|             G_COUNTER[0].U_COUNTER                                        |    <0.001 |
|             G_COUNTER[1].U_COUNTER                                        |    <0.001 |
|             G_COUNTER[2].U_COUNTER                                        |    <0.001 |
|             G_COUNTER[3].U_COUNTER                                        |    <0.001 |
|           ila_trace_memory_inst                                           |     0.002 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                      |     0.002 |
|               inst_blk_mem_gen                                            |     0.002 |
|                 gnbram.gnativebmg.native_blk_mem_gen                      |     0.002 |
|                   valid.cstr                                              |     0.002 |
|                     ramloop[0].ram.r                                      |    <0.001 |
|                       prim_noinit.ram                                     |    <0.001 |
|                     ramloop[1].ram.r                                      |    <0.001 |
|                       prim_noinit.ram                                     |    <0.001 |
|                     ramloop[2].ram.r                                      |    <0.001 |
|                       prim_noinit.ram                                     |    <0.001 |
|           u_ila_cap_ctrl                                                  |     0.002 |
|             U_CDONE                                                       |    <0.001 |
|             U_NS0                                                         |    <0.001 |
|             U_NS1                                                         |    <0.001 |
|             u_cap_addrgen                                                 |     0.001 |
|               U_CMPRESET                                                  |    <0.001 |
|               u_cap_sample_counter                                        |    <0.001 |
|                 U_SCE                                                     |    <0.001 |
|                 U_SCMPCE                                                  |    <0.001 |
|                 U_SCRST                                                   |    <0.001 |
|                 u_scnt_cmp                                                |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|               u_cap_window_counter                                        |    <0.001 |
|                 U_WCE                                                     |    <0.001 |
|                 U_WHCMPCE                                                 |    <0.001 |
|                 U_WLCMPCE                                                 |    <0.001 |
|                 u_wcnt_hcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                 u_wcnt_lcmp                                               |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst |    <0.001 |
|                     DUT                                                   |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE        |    <0.001 |
|                         u_srlA                                            |    <0.001 |
|                         u_srlB                                            |    <0.001 |
|                         u_srlC                                            |    <0.001 |
|                         u_srlD                                            |    <0.001 |
|           u_ila_regs                                                      |     0.029 |
|             ADV_TRIG_STREAM.reg_stream_ffc                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             ADV_TRIG_STREAM_READBACK.reg_stream_ffb                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             CNT.CNT_SRL[0].cnt_srl_reg                                    |    <0.001 |
|             CNT.CNT_SRL[1].cnt_srl_reg                                    |    <0.001 |
|             CNT.CNT_SRL[2].cnt_srl_reg                                    |    <0.001 |
|             CNT.CNT_SRL[3].cnt_srl_reg                                    |    <0.001 |
|             MU_SRL[0].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[24].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[25].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[26].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[27].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[28].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[29].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[30].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[31].mu_srl_reg                                         |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                          |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                          |    <0.001 |
|             STRG_QUAL.qual_strg_srl_reg                                   |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[10].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[11].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[12].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[13].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[14].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[15].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[16].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[17].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[18].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[19].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[1].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[20].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[21].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[22].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[23].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[24].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[25].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[26].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[27].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[28].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[29].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[2].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[30].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[31].tc_srl_reg                                         |    <0.001 |
|             TC_SRL[3].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[4].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[5].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[6].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[7].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[8].tc_srl_reg                                          |    <0.001 |
|             TC_SRL[9].tc_srl_reg                                          |    <0.001 |
|             U_XSDB_SLAVE                                                  |     0.005 |
|             reg_15                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_16                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_17                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_18                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_19                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_1a                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_6                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_7                                                         |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_8                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_80                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_81                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_82                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_83                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_84                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_85                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_887                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_88d                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_88f                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_890                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_892                                                       |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_9                                                         |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|             reg_srl_fff                                                   |    <0.001 |
|             reg_stream_ffd                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                          |    <0.001 |
|             reg_stream_ffe                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                        |    <0.001 |
|           u_ila_reset_ctrl                                                |    <0.001 |
|             arm_detection_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                    |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                   |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                  |    <0.001 |
|             halt_detection_inst                                           |    <0.001 |
|           u_trig                                                          |     0.012 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[10].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[11].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[12].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[13].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[14].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[15].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[16].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[17].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[18].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[19].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[1].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[20].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[21].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[22].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[23].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[24].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[25].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[26].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[27].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[28].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[29].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[2].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[30].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[31].U_TC                               |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[3].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[4].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[5].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[6].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[7].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[8].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[9].U_TC                                |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             STRG_QUAL.U_STRG_QUAL                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst     |    <0.001 |
|                 DUT                                                       |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE            |    <0.001 |
|                     u_srlA                                                |    <0.001 |
|                     u_srlB                                                |    <0.001 |
|                     u_srlC                                                |    <0.001 |
|                     u_srlD                                                |    <0.001 |
|             U_TM                                                          |     0.006 |
|               N_DDR_MODE.G_NMU[0].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[24].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[25].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[26].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[27].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[28].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[29].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[30].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[31].U_M                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst   |    <0.001 |
|                   DUT                                                     |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE          |    <0.001 |
|                       u_srlA                                              |    <0.001 |
|                       u_srlB                                              |    <0.001 |
|                       u_srlC                                              |    <0.001 |
|                       u_srlD                                              |    <0.001 |
|           xsdb_memory_read_inst                                           |    <0.001 |
|     fifo_generator_1                                                      |     0.005 |
|       U0                                                                  |     0.005 |
|         inst_fifo_gen                                                     |     0.005 |
|           gconvfifo.rf                                                    |     0.005 |
|             grf.rf                                                        |     0.005 |
|               gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                 gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                 gras.grdc1.rdc                                            |    <0.001 |
|                 gras.rsts                                                 |    <0.001 |
|                   c0                                                      |    <0.001 |
|                   c1                                                      |    <0.001 |
|                 rpntr                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                    |     0.001 |
|                 gwas.gpf.wrpf                                             |    <0.001 |
|                 gwas.gwdc0.wdc                                            |    <0.001 |
|                 gwas.wsts                                                 |    <0.001 |
|                   c1                                                      |    <0.001 |
|                   c2                                                      |    <0.001 |
|                 wpntr                                                     |    <0.001 |
|               gntv_or_sync_fifo.mem                                       |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                  |     0.002 |
|                   inst_blk_mem_gen                                        |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                  |     0.002 |
|                       valid.cstr                                          |     0.002 |
|                         ramloop[0].ram.r                                  |     0.002 |
|                           prim_noinit.ram                                 |     0.002 |
|               rstblk                                                      |    <0.001 |
|     fifo_generator_2                                                      |     0.008 |
|       U0                                                                  |     0.008 |
|         inst_fifo_gen                                                     |     0.008 |
|           gaxis_fifo.gaxisf.axisf                                         |     0.008 |
|             grf.rf                                                        |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                 gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                 gr1.grdc2.rdc                                             |    <0.001 |
|                 gras.gpe.rdpe                                             |    <0.001 |
|                 gras.rsts                                                 |    <0.001 |
|                   c0                                                      |    <0.001 |
|                   c1                                                      |    <0.001 |
|                 rpntr                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                    |     0.001 |
|                 gwas.gpf.wrpf                                             |    <0.001 |
|                 gwas.gwdc1.wdcext                                         |    <0.001 |
|                 gwas.wsts                                                 |    <0.001 |
|                   c1                                                      |    <0.001 |
|                   c2                                                      |    <0.001 |
|                 wpntr                                                     |    <0.001 |
|               gntv_or_sync_fifo.mem                                       |     0.004 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                  |     0.004 |
|                   inst_blk_mem_gen                                        |     0.004 |
|                     gnbram.gnativebmg.native_blk_mem_gen                  |     0.004 |
|                       valid.cstr                                          |     0.004 |
|                         ramloop[0].ram.r                                  |     0.004 |
|                           prim_noinit.ram                                 |     0.004 |
|               rstblk                                                      |    <0.001 |
|     fifo_generator_3                                                      |     0.007 |
|       U0                                                                  |     0.007 |
|         inst_fifo_gen                                                     |     0.007 |
|           gaxis_fifo.gaxisf.axisf                                         |     0.007 |
|             grf.rf                                                        |     0.007 |
|               gntv_or_sync_fifo.gcx.clkx                                  |     0.001 |
|                 gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                                |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                    |    <0.001 |
|                 gr1.gr1_int.rfwft                                         |    <0.001 |
|                 gras.gpe.rdpe                                             |    <0.001 |
|                 gras.rsts                                                 |    <0.001 |
|                   c0                                                      |    <0.001 |
|                   c1                                                      |    <0.001 |
|                 rpntr                                                     |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                    |    <0.001 |
|                 gwas.gpf.wrpf                                             |    <0.001 |
|                 gwas.wsts                                                 |    <0.001 |
|                   c1                                                      |    <0.001 |
|                   c2                                                      |    <0.001 |
|                 wpntr                                                     |    <0.001 |
|               gntv_or_sync_fifo.mem                                       |     0.004 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                  |     0.004 |
|                   inst_blk_mem_gen                                        |     0.004 |
|                     gnbram.gnativebmg.native_blk_mem_gen                  |     0.004 |
|                       valid.cstr                                          |     0.004 |
|                         ramloop[0].ram.r                                  |     0.004 |
|                           prim_noinit.ram                                 |     0.004 |
|               rstblk                                                      |    <0.001 |
|     gmii_to_rgmii_0                                                       |     0.128 |
|       U0                                                                  |     0.128 |
|         i_design_1_gmii_to_rgmii_0_0_clocking                             |     0.107 |
|         i_design_1_gmii_to_rgmii_0_0_resets                               |    <0.001 |
|           idelayctrl_reset_gen                                            |    <0.001 |
|         i_gmii_to_rgmii_block                                             |     0.020 |
|           design_1_gmii_to_rgmii_0_0_core                                 |     0.008 |
|             i_gmii_to_rgmii                                               |     0.008 |
|               i_MANAGEMENT                                                |     0.002 |
|                 MDIO_INTERFACE_1                                          |     0.001 |
|                 SYNC_MDC                                                  |    <0.001 |
|                 SYNC_MDIO_IN                                              |    <0.001 |
|               i_gmii_to_rgmii                                             |     0.006 |
|                 i_reset_sync_rx_reset                                     |    <0.001 |
|                 i_reset_sync_tx_reset                                     |    <0.001 |
|               i_reset_sync_mgmt_reset                                     |    <0.001 |
|               i_reset_sync_rx_reset                                       |    <0.001 |
|               i_reset_sync_tx_reset                                       |    <0.001 |
|     gmii_to_rgmii_1                                                       |     0.020 |
|       U0                                                                  |     0.020 |
|         design_1_gmii_to_rgmii_1_0_core                                   |     0.008 |
|           i_gmii_to_rgmii                                                 |     0.008 |
|             i_MANAGEMENT                                                  |     0.002 |
|               MDIO_INTERFACE_1                                            |     0.001 |
|               SYNC_MDC                                                    |    <0.001 |
|               SYNC_MDIO_IN                                                |    <0.001 |
|             i_gmii_to_rgmii                                               |     0.006 |
|               i_reset_sync_rx_reset                                       |    <0.001 |
|               i_reset_sync_tx_reset                                       |    <0.001 |
|             i_reset_sync_mgmt_reset                                       |    <0.001 |
|             i_reset_sync_rx_reset                                         |    <0.001 |
|             i_reset_sync_tx_reset                                         |    <0.001 |
|     link_status_and_gate                                                  |    <0.001 |
|     link_status_not_gate                                                  |     0.000 |
|     link_status_not_gate1                                                 |     0.000 |
|     mux_and                                                               |    <0.001 |
|       U0                                                                  |    <0.001 |
|     mux_and_2                                                             |    <0.001 |
|       U0                                                                  |    <0.001 |
|     mux_not                                                               |     0.000 |
|       U0                                                                  |     0.000 |
|     mux_or                                                                |    <0.001 |
|       U0                                                                  |    <0.001 |
|     not_gate_empty_fifo_0                                                 |     0.000 |
|     not_gate_empty_fifo_1                                                 |     0.000 |
|     not_gate_full_fifo_0                                                  |     0.000 |
|     not_gate_full_fifo_1                                                  |     0.000 |
|     or_gate_rd_en_fifo_0                                                  |    <0.001 |
|     or_gate_rd_en_fifo_1                                                  |    <0.001 |
|     or_gate_wr_en_fifo_0                                                  |    <0.001 |
|     or_gate_wr_en_fifo_1                                                  |    <0.001 |
|     processing_system7_0                                                  |     1.530 |
|       inst                                                                |     1.530 |
|     ref_clk_fsel_RnM                                                      |     0.000 |
|     ref_clk_oe_RnM                                                        |     0.000 |
|     util_reduced_logic_0                                                  |     0.000 |
|     util_reduced_logic_1                                                  |     0.000 |
|     util_vector_logic_0                                                   |    <0.001 |
|     vio_0                                                                 |     0.001 |
|       inst                                                                |     0.001 |
|         DECODER_INST                                                      |    <0.001 |
|         PROBE_IN_INST                                                     |    <0.001 |
|         PROBE_OUT_ALL_INST                                                |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                  |    <0.001 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST                                  |    <0.001 |
|         U_XSDB_SLAVE                                                      |    <0.001 |
|     xlconcat_0                                                            |     0.000 |
|     xlconcat_1                                                            |     0.000 |
|     xlconcat_2                                                            |     0.000 |
|     xlconcat_3                                                            |     0.000 |
|     xlslice_0                                                             |     0.000 |
|     xlslice_data_0                                                        |     0.000 |
|     xlslice_data_1                                                        |     0.000 |
|     xlslice_error_0                                                       |     0.000 |
|     xlslice_error_1                                                       |     0.000 |
|     xlslice_valid_0                                                       |     0.000 |
|     xlslice_valid_1                                                       |     0.000 |
+---------------------------------------------------------------------------+-----------+


