Classic Timing Analyzer report for D_FF
Thu Dec 03 21:32:13 2015
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.039 ns                                       ; Load    ; Q~reg0 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 5.976 ns                                       ; Q~reg0  ; Q      ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.340 ns                                       ; L_value ; Q~reg0 ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Q~reg0  ; Q~reg0 ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+--------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                      ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                         ; Setting            ; From ; To ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                    ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                  ; Final              ;      ;    ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                          ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;    ;             ;
; Enable Clock Latency                                           ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;    ;             ;
; Number of paths to report                                      ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                   ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;    ;             ;
+----------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                 ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; Q~reg0 ; Q~reg0 ; Clock      ; Clock    ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+---------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To     ; To Clock ;
+-------+--------------+------------+---------+--------+----------+
; N/A   ; None         ; 4.039 ns   ; Load    ; Q~reg0 ; Clock    ;
; N/A   ; None         ; 3.806 ns   ; Enable  ; Q~reg0 ; Clock    ;
; N/A   ; None         ; 0.164 ns   ; D       ; Q~reg0 ; Clock    ;
; N/A   ; None         ; -0.110 ns  ; L_value ; Q~reg0 ; Clock    ;
+-------+--------------+------------+---------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 5.976 ns   ; Q~reg0 ; Q  ; Clock      ;
+-------+--------------+------------+--------+----+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+---------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To     ; To Clock ;
+---------------+-------------+-----------+---------+--------+----------+
; N/A           ; None        ; 0.340 ns  ; L_value ; Q~reg0 ; Clock    ;
; N/A           ; None        ; 0.066 ns  ; D       ; Q~reg0 ; Clock    ;
; N/A           ; None        ; -3.576 ns ; Enable  ; Q~reg0 ; Clock    ;
; N/A           ; None        ; -3.809 ns ; Load    ; Q~reg0 ; Clock    ;
+---------------+-------------+-----------+---------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Thu Dec 03 21:31:50 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off D_FF -c D_FF --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" Internal fmax is restricted to 450.05 MHz between source register "Q~reg0" and destination register "Q~reg0"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~90'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clock" to destination register is 2.313 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
                Info: Total cell delay = 1.387 ns ( 59.97 % )
                Info: Total interconnect delay = 0.926 ns ( 40.03 % )
            Info: - Longest clock path from clock "Clock" to source register is 2.313 ns
                Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'
                Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
                Info: Total cell delay = 1.387 ns ( 59.97 % )
                Info: Total interconnect delay = 0.926 ns ( 40.03 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "Q~reg0" (data pin = "Load", clock pin = "Clock") is 4.039 ns
    Info: + Longest pin to register delay is 6.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 1; PIN Node = 'Load'
        Info: 2: + IC(4.804 ns) + CELL(0.271 ns) = 5.915 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Q~89'
        Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 6.304 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~90'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.388 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.345 ns ( 21.06 % )
        Info: Total interconnect delay = 5.043 ns ( 78.94 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.387 ns ( 59.97 % )
        Info: Total interconnect delay = 0.926 ns ( 40.03 % )
Info: tco from clock "Clock" to destination pin "Q" through register "Q~reg0" is 5.976 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.387 ns ( 59.97 % )
        Info: Total interconnect delay = 0.926 ns ( 40.03 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.413 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
        Info: 2: + IC(0.625 ns) + CELL(2.788 ns) = 3.413 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'Q'
        Info: Total cell delay = 2.788 ns ( 81.69 % )
        Info: Total interconnect delay = 0.625 ns ( 18.31 % )
Info: th for register "Q~reg0" (data pin = "L_value", clock pin = "Clock") is 0.340 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.926 ns) + CELL(0.537 ns) = 2.313 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.387 ns ( 59.97 % )
        Info: Total interconnect delay = 0.926 ns ( 40.03 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'L_value'
        Info: 2: + IC(0.637 ns) + CELL(0.150 ns) = 1.766 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'Q~89'
        Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 2.155 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 1; COMB Node = 'Q~90'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 2.239 ns; Loc. = LCFF_X30_Y35_N5; Fanout = 2; REG Node = 'Q~reg0'
        Info: Total cell delay = 1.363 ns ( 60.88 % )
        Info: Total interconnect delay = 0.876 ns ( 39.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Allocated 180 megabytes of memory during processing
    Info: Processing ended: Thu Dec 03 21:32:13 2015
    Info: Elapsed time: 00:00:23


