Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 16 12:32:35 2024
| Host         : DESKTOP-0VUPP63 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_and_parallel_register_timing_summary_routed.rpt -pb counter_and_parallel_register_timing_summary_routed.pb -rpx counter_and_parallel_register_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_and_parallel_register
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (14)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ud_in
                            (input port)
  Destination:            D_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.080ns  (logic 2.646ns (37.366%)  route 4.435ns (62.634%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ud_in (IN)
                         net (fo=0)                   0.000     0.000    ud_in
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ud_in_IBUF_inst/O
                         net (fo=2, routed)           3.575     5.044    ud_in_IBUF
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     5.168 r  D[4]_i_6/O
                         net (fo=1, routed)           0.000     5.168    D[4]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.700 r  D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.700    D_reg[4]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.922 r  D_reg[7]_i_3/O[0]
                         net (fo=1, routed)           0.860     6.781    D_reg[7]_i_3_n_7
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.299     7.080 r  D[5]_i_1/O
                         net (fo=1, routed)           0.000     7.080    p_0_in[5]
    SLICE_X0Y13          FDRE                                         r  D_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_in
                            (input port)
  Destination:            D_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.043ns  (logic 2.666ns (37.847%)  route 4.378ns (62.153%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ud_in (IN)
                         net (fo=0)                   0.000     0.000    ud_in
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ud_in_IBUF_inst/O
                         net (fo=2, routed)           3.575     5.044    ud_in_IBUF
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     5.168 r  D[4]_i_6/O
                         net (fo=1, routed)           0.000     5.168    D[4]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.700 r  D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.700    D_reg[4]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.939 r  D_reg[7]_i_3/O[2]
                         net (fo=1, routed)           0.803     6.741    D_reg[7]_i_3_n_5
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.302     7.043 r  D[7]_i_2/O
                         net (fo=1, routed)           0.000     7.043    p_0_in[7]
    SLICE_X0Y13          FDRE                                         r  D_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_in
                            (input port)
  Destination:            D_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 2.762ns (40.363%)  route 4.080ns (59.637%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ud_in (IN)
                         net (fo=0)                   0.000     0.000    ud_in
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ud_in_IBUF_inst/O
                         net (fo=2, routed)           3.575     5.044    ud_in_IBUF
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     5.168 r  D[4]_i_6/O
                         net (fo=1, routed)           0.000     5.168    D[4]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.700 r  D_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.700    D_reg[4]_i_2_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.034 r  D_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.505     6.539    D_reg[7]_i_3_n_6
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.303     6.842 r  D[6]_i_1/O
                         net (fo=1, routed)           0.000     6.842    p_0_in[6]
    SLICE_X0Y13          FDRE                                         r  D_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_in
                            (input port)
  Destination:            D_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 2.505ns (37.330%)  route 4.205ns (62.670%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ud_in (IN)
                         net (fo=0)                   0.000     0.000    ud_in
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ud_in_IBUF_inst/O
                         net (fo=2, routed)           3.575     5.044    ud_in_IBUF
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     5.168 r  D[4]_i_6/O
                         net (fo=1, routed)           0.000     5.168    D[4]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     5.774 r  D_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.630     6.404    D_reg[4]_i_2_n_4
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.306     6.710 r  D[4]_i_1/O
                         net (fo=1, routed)           0.000     6.710    p_0_in[4]
    SLICE_X0Y12          FDRE                                         r  D_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_in
                            (input port)
  Destination:            D_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 2.320ns (34.639%)  route 4.377ns (65.361%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ud_in (IN)
                         net (fo=0)                   0.000     0.000    ud_in
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ud_in_IBUF_inst/O
                         net (fo=2, routed)           3.575     5.044    ud_in_IBUF
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     5.168 r  D[4]_i_6/O
                         net (fo=1, routed)           0.000     5.168    D[4]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.592 r  D_reg[4]_i_2/O[1]
                         net (fo=1, routed)           0.802     6.394    D_reg[4]_i_2_n_6
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.303     6.697 r  D[2]_i_1/O
                         net (fo=1, routed)           0.000     6.697    p_0_in[2]
    SLICE_X0Y12          FDRE                                         r  D_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ud_in
                            (input port)
  Destination:            D_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 2.442ns (37.461%)  route 4.076ns (62.539%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  ud_in (IN)
                         net (fo=0)                   0.000     0.000    ud_in
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  ud_in_IBUF_inst/O
                         net (fo=2, routed)           3.575     5.044    ud_in_IBUF
    SLICE_X1Y12          LUT2 (Prop_lut2_I1_O)        0.124     5.168 r  D[4]_i_6/O
                         net (fo=1, routed)           0.000     5.168    D[4]_i_6_n_0
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.715 r  D_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.501     6.216    D_reg[4]_i_2_n_5
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.302     6.518 r  D[3]_i_1/O
                         net (fo=1, routed)           0.000     6.518    p_0_in[3]
    SLICE_X0Y12          FDRE                                         r  D_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.412ns  (logic 3.986ns (62.161%)  route 2.426ns (37.839%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  Q_reg[1]/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Q_reg[1]/Q
                         net (fo=1, routed)           2.426     2.882    D_OUT_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.412 r  D_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.412    D_OUT[1]
    E19                                                               r  D_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 1.576ns (24.653%)  route 4.817ns (75.347%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  x_IBUF_inst/O
                         net (fo=18, routed)          4.072     5.524    x_IBUF
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.124     5.648 r  D[7]_i_1/O
                         net (fo=8, routed)           0.746     6.393    D0
    SLICE_X0Y12          FDRE                                         r  D_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 1.576ns (24.653%)  route 4.817ns (75.347%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  x_IBUF_inst/O
                         net (fo=18, routed)          4.072     5.524    x_IBUF
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.124     5.648 r  D[7]_i_1/O
                         net (fo=8, routed)           0.746     6.393    D0
    SLICE_X0Y12          FDRE                                         r  D_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            D_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 1.576ns (24.653%)  route 4.817ns (75.347%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  x_IBUF_inst/O
                         net (fo=18, routed)          4.072     5.524    x_IBUF
    SLICE_X1Y14          LUT5 (Prop_lut5_I2_O)        0.124     5.648 r  D[7]_i_1/O
                         net (fo=8, routed)           0.746     6.393    D0
    SLICE_X0Y12          FDRE                                         r  D_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.367%)  route 0.138ns (42.633%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  D_reg[5]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[5]/Q
                         net (fo=4, routed)           0.138     0.279    D_reg[5]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.324 r  Q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.324    p_1_in[5]
    SLICE_X0Y14          FDCE                                         r  Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.988%)  route 0.165ns (47.012%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  D_reg[7]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[7]/Q
                         net (fo=2, routed)           0.165     0.306    D_reg[7]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.351 r  Q[7]_i_2/O
                         net (fo=1, routed)           0.000     0.351    p_1_in[7]
    SLICE_X0Y14          FDCE                                         r  Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.492%)  route 0.175ns (48.508%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  D_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[0]/Q
                         net (fo=3, routed)           0.175     0.316    D_reg[0]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.361 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    p_1_in[0]
    SLICE_X0Y11          FDCE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  D_reg[0]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  D_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    D_reg[0]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  D[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    p_0_in[0]
    SLICE_X0Y12          FDRE                                         r  D_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.784%)  route 0.188ns (50.216%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  D_reg[2]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[2]/Q
                         net (fo=4, routed)           0.188     0.329    D_reg[2]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.374 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.374    p_1_in[2]
    SLICE_X0Y11          FDCE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.438%)  route 0.223ns (54.562%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  D_reg[4]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[4]/Q
                         net (fo=4, routed)           0.223     0.364    D_reg[4]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.409 r  Q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.409    p_1_in[4]
    SLICE_X0Y14          FDCE                                         r  Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.186ns (44.944%)  route 0.228ns (55.056%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  D_reg[6]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[6]/Q
                         net (fo=3, routed)           0.228     0.369    D_reg[6]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.414 r  Q[6]_i_1/O
                         net (fo=1, routed)           0.000     0.414    p_1_in[6]
    SLICE_X0Y11          FDCE                                         r  Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.186ns (41.497%)  route 0.262ns (58.503%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  D_reg[1]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[1]/Q
                         net (fo=4, routed)           0.262     0.403    D_reg[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I3_O)        0.045     0.448 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.448    p_1_in[1]
    SLICE_X0Y14          FDCE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.272%)  route 0.313ns (62.728%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  D_reg[3]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[3]/Q
                         net (fo=4, routed)           0.313     0.454    D_reg[3]
    SLICE_X0Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.499 r  Q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.499    p_1_in[3]
    SLICE_X0Y11          FDCE                                         r  Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.358ns (59.802%)  route 0.241ns (40.198%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  D_reg[6]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  D_reg[6]/Q
                         net (fo=3, routed)           0.076     0.217    D_reg[6]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     0.262 r  D[7]_i_5/O
                         net (fo=1, routed)           0.000     0.262    D[7]_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.327 r  D_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.164     0.492    D_reg[7]_i_3_n_6
    SLICE_X0Y13          LUT4 (Prop_lut4_I3_O)        0.107     0.599 r  D[6]_i_1/O
                         net (fo=1, routed)           0.000     0.599    p_0_in[6]
    SLICE_X0Y13          FDRE                                         r  D_reg[6]/D
  -------------------------------------------------------------------    -------------------





