Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Oct 11 14:08:20 2018

8 signals are not completely routed.

WARNING:ParHelpers:360 - Design is not completely routed.

   CLK_BUFGP
   CLK_BUFGP/IBUFG
   Din_IBUF
   GLOBAL_LOGIC1
   Q_0_OBUF
   Q_1_OBUF
   Q_2_OBUF
   Q_3_OBUF


