<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf constraints.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="clk_ipcore/clkfbout"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" logResource="clk_ipcore/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk_ipcore/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8         HIGH 50%;</twConstName><twItemCnt>6607481936</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>591</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>33.474</twMinPer></twConstHead><twPathRptBanner iPaths="103138044" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y82.WEA1), 103138044 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.526</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.709</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.622</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y140.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N483</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y146.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>N480</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;4&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>cpu/mmu/is_hit_dm3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063701</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>cpu_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.590</twLogDel><twRouteDel>28.119</twRouteDel><twTotDel>32.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.534</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.701</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.622</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y140.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N483</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y146.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>N480</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;4&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>cpu/mmu/is_hit_dm3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063701</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>cpu_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.582</twLogDel><twRouteDel>28.119</twRouteDel><twTotDel>32.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.534</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.701</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.684</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y142.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y143.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y144.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N488</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW6_cy_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y145.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>N488</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/is_hit3</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063691</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.570</twLogDel><twRouteDel>28.131</twRouteDel><twTotDel>32.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="103138044" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y82.WEA2), 103138044 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.526</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.709</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.622</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y140.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N483</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y146.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>N480</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;4&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>cpu/mmu/is_hit_dm3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063701</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>cpu_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.590</twLogDel><twRouteDel>28.119</twRouteDel><twTotDel>32.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.534</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.701</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.622</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y140.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N483</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y146.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>N480</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;4&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>cpu/mmu/is_hit_dm3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063701</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>cpu_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.582</twLogDel><twRouteDel>28.119</twRouteDel><twTotDel>32.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.534</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.701</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.684</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y142.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y143.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y144.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N488</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW6_cy_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y145.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>N488</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/is_hit3</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063691</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.570</twLogDel><twRouteDel>28.131</twRouteDel><twTotDel>32.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="103138044" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y82.WEA3), 103138044 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.526</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.709</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.622</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y140.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N483</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y146.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>N480</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;4&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>cpu/mmu/is_hit_dm3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063701</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>cpu_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.590</twLogDel><twRouteDel>28.119</twRouteDel><twTotDel>32.709</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.534</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.701</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y139.A1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.622</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y139.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y140.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y147.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm3/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y147.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>N483</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y146.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>N480</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;4&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm3/is_hit3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.C5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.665</twDelInfo><twComp>cpu/mmu/is_hit_dm3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063701</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A1</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">2.799</twDelInfo><twComp>cpu_addr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lut&lt;0&gt;</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.582</twLogDel><twRouteDel>28.119</twRouteDel><twTotDel>32.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.534</twSlack><twSrc BELType="FF">cpu/m_alu/data_15</twSrc><twDest BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>32.701</twTotPathDel><twClkSkew dest = "2.022" src = "2.437">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_15</twSrc><twDest BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X31Y128.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X31Y128.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp><twBEL>cpu/m_alu/data_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y142.A5</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">5.684</twDelInfo><twComp>cpu/m_alu/data&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y142.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_lut&lt;0&gt;</twBEL><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X80Y143.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X80Y143.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/Mcompar_vaddr[31]_entryhi[26]_equal_1_o_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y144.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.945</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/vaddr[31]_entryhi[26]_equal_1_o</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y144.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N488</twComp><twBEL>cpu/control/cw_m_dm_write_enable&lt;4&gt;1_SW6_cy_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y145.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>N488</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y145.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/is_hit3</twComp><twBEL>cpu/mmu/tlb_hit_checker_dm0/is_hit3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y138.D1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.556</twDelInfo><twComp>cpu/mmu/tlb_hit_checker_dm0/is_hit3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y138.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063691</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y151.A4</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">2.519</twDelInfo><twComp>cpu_addr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y151.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_lutdi</twBEL><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y152.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y152.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>cpu/mmu/Mmux_n006334</twComp><twBEL>bridge/Mcompar_addr[31]_GND_30_o_LessThan_2_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y142.B3</twSite><twDelType>net</twDelType><twFanCnt>37</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>bridge/addr[31]_GND_30_o_LessThan_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N2240</twComp><twBEL>bridge/curr_dev[3]_GND_30_o_equal_27_o&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y146.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.349</twDelInfo><twComp>bridge/curr_dev[3]_GND_30_o_equal_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y146.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/cp0/cause_5</twComp><twBEL>bridge/valid1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y148.D4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>bridge/valid</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y148.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp><twBEL>cpu/control/Mmux_m_exc_final1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y129.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.077</twDelInfo><twComp>cpu/control/Mmux_m_exc_final1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y129.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/m_alu/data&lt;25&gt;</twComp><twBEL>cpu/cp0/have2handle1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y154.B4</twSite><twDelType>net</twDelType><twFanCnt>384</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>cpu/m_cp0_have2handle</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y154.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp><twBEL>cpu/dm/Mmux_write_bitmask1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask111</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y153.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>cpu/dm/Mmux_write_bitmask13</twComp><twBEL>cpu/dm/Mmux_write_bitmask21</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y82.WEA3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.845</twDelInfo><twComp>cpu/dm/write_bitmask&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y82.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>4.570</twLogDel><twRouteDel>28.131</twRouteDel><twTotDel>32.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2 (SLICE_X46Y144.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.195</twSlack><twSrc BELType="FF">cpu/m_alu/data_31</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twDest><twTotPathDel>0.734</twTotPathDel><twClkSkew dest = "0.941" src = "0.752">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_31</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp><twBEL>cpu/m_alu/data_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y144.C3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.344</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y144.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n0063126</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>0.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X46Y144.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">cpu/m_alu/data_31</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twTotPathDel>0.799</twTotPathDel><twClkSkew dest = "0.941" src = "0.752">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_31</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y146.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y146.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp><twBEL>cpu/m_alu/data_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y144.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>cpu/m_alu/data&lt;31&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y144.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n006396</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1 (SLICE_X46Y144.A6), 3 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.422</twSlack><twSrc BELType="FF">cpu/mmu/entrylo1_0_7</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twTotPathDel>0.960</twTotPathDel><twClkSkew dest = "0.941" src = "0.753">-0.188</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/mmu/entrylo1_0_7</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X49Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>cpu/mmu/entrylo1_0&lt;10&gt;</twComp><twBEL>cpu/mmu/entrylo1_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>cpu/mmu/entrylo1_0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>cpu/mmu/Mmux_n006312</twComp><twBEL>cpu/mmu/Mmux_n006395</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>cpu/mmu/Mmux_n006394</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y144.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n006396</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.416</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.847</twSlack><twSrc BELType="FF">cpu/mmu/entrylo0_0_7</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twTotPathDel>1.402</twTotPathDel><twClkSkew dest = "0.941" src = "0.736">-0.205</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/mmu/entrylo0_0_7</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X57Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X57Y145.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>cpu/mmu/entrylo0_0&lt;7&gt;</twComp><twBEL>cpu/mmu/entrylo0_0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>cpu/mmu/entrylo0_0&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>cpu/mmu/Mmux_n006312</twComp><twBEL>cpu/mmu/Mmux_n006395</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>cpu/mmu/Mmux_n006394</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y144.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n006396</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twLogDel>0.544</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>1.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.809</twSlack><twSrc BELType="FF">cpu/m_alu/data_12</twSrc><twDest BELType="FF">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twTotPathDel>2.302</twTotPathDel><twClkSkew dest = "0.941" src = "0.798">-0.143</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/m_alu/data_12</twSrc><twDest BELType='FF'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X32Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X32Y130.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>cpu/m_alu/data&lt;13&gt;</twComp><twBEL>cpu/m_alu/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y143.A1</twSite><twDelType>net</twDelType><twFanCnt>105</twFanCnt><twDelInfo twEdge="twRising">1.607</twDelInfo><twComp>cpu/m_alu/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>cpu/mmu/Mmux_n006312</twComp><twBEL>cpu/mmu/Mmux_n006395</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y144.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.115</twDelInfo><twComp>cpu/mmu/Mmux_n006394</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y144.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe&lt;2&gt;</twComp><twBEL>cpu/mmu/Mmux_n006396</twBEL><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1</twBEL></twPathDel><twLogDel>0.580</twLogDel><twRouteDel>1.722</twRouteDel><twTotDel>2.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_2x</twDestClk><twPctLog>25.2</twPctLog><twPctRoute>74.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y76.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y70.CLKA" clockNet="clk_2x"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X3Y68.CLKA" clockNet="clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4         HIGH 50%;</twConstName><twItemCnt>135854018366</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9259</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>32.170</twMinPer></twConstHead><twPathRptBanner iPaths="47633660" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_10 (SLICE_X33Y142.C1), 47633660 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.453</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_10</twDest><twTotPathDel>11.830</twTotPathDel><twClkSkew dest = "2.017" src = "2.384">0.367</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y70.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y70.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.685</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y157.A2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;26&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result218</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y154.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>cpu/Mmux_m_dm_read_result28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result26</twComp><twBEL>cpu/Mmux_m_dm_read_result219</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>cpu/m_dm_read_result&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_10_rstpot</twBEL><twBEL>cpu/w_dm/data_10</twBEL></twPathDel><twLogDel>3.504</twLogDel><twRouteDel>8.326</twRouteDel><twTotDel>11.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.490</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_10</twDest><twTotPathDel>11.721</twTotPathDel><twClkSkew dest = "2.017" src = "2.456">0.439</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y160.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y157.A2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;26&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result218</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y154.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>cpu/Mmux_m_dm_read_result28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result26</twComp><twBEL>cpu/Mmux_m_dm_read_result219</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>cpu/m_dm_read_result&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_10_rstpot</twBEL><twBEL>cpu/w_dm/data_10</twBEL></twPathDel><twLogDel>3.499</twLogDel><twRouteDel>8.222</twRouteDel><twTotDel>11.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.566</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_10</twDest><twTotPathDel>11.726</twTotPathDel><twClkSkew dest = "2.017" src = "2.375">0.358</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_10</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y68.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y68.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y152.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y157.A2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;26&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result218</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y154.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>cpu/Mmux_m_dm_read_result28</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result26</twComp><twBEL>cpu/Mmux_m_dm_read_result219</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.826</twDelInfo><twComp>cpu/m_dm_read_result&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_10_rstpot</twBEL><twBEL>cpu/w_dm/data_10</twBEL></twPathDel><twLogDel>3.504</twLogDel><twRouteDel>8.222</twRouteDel><twTotDel>11.726</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="47633660" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_11 (SLICE_X33Y142.D4), 47633660 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.526</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_11</twDest><twTotPathDel>11.757</twTotPathDel><twClkSkew dest = "2.017" src = "2.384">0.367</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y70.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y70.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y152.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.685</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y156.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;27&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result311</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>cpu/Mmux_m_dm_read_result38</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result33</twComp><twBEL>cpu/Mmux_m_dm_read_result312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>cpu/m_dm_read_result&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_11_rstpot</twBEL><twBEL>cpu/w_dm/data_11</twBEL></twPathDel><twLogDel>3.504</twLogDel><twRouteDel>8.253</twRouteDel><twTotDel>11.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.563</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_11</twDest><twTotPathDel>11.648</twTotPathDel><twClkSkew dest = "2.017" src = "2.456">0.439</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y160.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.513</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y156.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;27&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result311</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>cpu/Mmux_m_dm_read_result38</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result33</twComp><twBEL>cpu/Mmux_m_dm_read_result312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>cpu/m_dm_read_result&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_11_rstpot</twBEL><twBEL>cpu/w_dm/data_11</twBEL></twPathDel><twLogDel>3.499</twLogDel><twRouteDel>8.149</twRouteDel><twTotDel>11.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.639</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_11</twDest><twTotPathDel>11.653</twTotPathDel><twClkSkew dest = "2.017" src = "2.375">0.358</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X3Y68.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X3Y68.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y152.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.581</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y152.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux301</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.764</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y156.A1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>cpu/dm/GND_27_o_GND_27_o_mux_59_OUT&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;27&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result311</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y156.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>cpu/Mmux_m_dm_read_result38</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>cpu/Mmux_m_dm_read_result33</twComp><twBEL>cpu/Mmux_m_dm_read_result312</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.861</twDelInfo><twComp>cpu/m_dm_read_result&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_11_rstpot</twBEL><twBEL>cpu/w_dm/data_11</twBEL></twPathDel><twLogDel>3.504</twLogDel><twRouteDel>8.149</twRouteDel><twTotDel>11.653</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="47633660" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/w_dm/data_9 (SLICE_X33Y142.B1), 47633660 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.052</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_9</twDest><twTotPathDel>11.164</twTotPathDel><twClkSkew dest = "2.017" src = "2.451">0.434</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y78.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.908</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;8&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux321</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result328</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu/Mmux_m_dm_read_result328</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result329</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>cpu/Mmux_m_dm_read_result329</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result325</twComp><twBEL>cpu/Mmux_m_dm_read_result3210</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>cpu/m_dm_read_result&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_9_rstpot</twBEL><twBEL>cpu/w_dm/data_9</twBEL></twPathDel><twLogDel>3.561</twLogDel><twRouteDel>7.603</twRouteDel><twTotDel>11.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.263</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_9</twDest><twTotPathDel>10.955</twTotPathDel><twClkSkew dest = "2.017" src = "2.449">0.432</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X1Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X1Y82.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y164.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.699</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;8&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux321</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result328</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu/Mmux_m_dm_read_result328</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result329</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>cpu/Mmux_m_dm_read_result329</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result325</twComp><twBEL>cpu/Mmux_m_dm_read_result3210</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>cpu/m_dm_read_result&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_9_rstpot</twBEL><twBEL>cpu/w_dm/data_9</twBEL></twPathDel><twLogDel>3.561</twLogDel><twRouteDel>7.394</twRouteDel><twTotDel>10.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>32.5</twPctLog><twPctRoute>67.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>38.533</twSlack><twSrc BELType="RAM">cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">cpu/w_dm/data_9</twDest><twTotPathDel>10.764</twTotPathDel><twClkSkew dest = "2.017" src = "2.370">0.353</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>cpu/w_dm/data_9</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X4Y76.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk_2x</twSrcClk><twPathDel><twSite>RAMB16_X4Y76.DOA1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y157.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.756</twDelInfo><twComp>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;25&gt;</twComp><twBEL>cpu/dm/dm_ipcore/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux181</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result328</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>cpu/Mmux_m_dm_read_result328</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>cpu/dm/dm_ipcore_read_result&lt;15&gt;</twComp><twBEL>cpu/Mmux_m_dm_read_result329</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>cpu/Mmux_m_dm_read_result329</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>cpu/Mmux_m_dm_read_result325</twComp><twBEL>cpu/Mmux_m_dm_read_result3210</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y142.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>cpu/m_dm_read_result&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y142.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>cpu/w_dm/data&lt;11&gt;</twComp><twBEL>cpu/w_dm/data_9_rstpot</twBEL><twBEL>cpu/w_dm/data_9</twBEL></twPathDel><twLogDel>3.561</twLogDel><twRouteDel>7.203</twRouteDel><twTotDel>10.764</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/rf/registers_1_320 (SLICE_X46Y106.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">cpu/rf/registers_1_320</twSrc><twDest BELType="FF">cpu/rf/registers_1_320</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/rf/registers_1_320</twSrc><twDest BELType='FF'>cpu/rf/registers_1_320</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X46Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/rf/registers_1&lt;320&gt;</twComp><twBEL>cpu/rf/registers_1_320</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y106.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>cpu/rf/registers_1&lt;320&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/rf/registers_1&lt;320&gt;</twComp><twBEL>cpu/rf/Mmux_registers[11][31]_write_data[31]_mux_25_OUT110</twBEL><twBEL>cpu/rf/registers_1_320</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cpu/d_pc/data_0 (SLICE_X64Y124.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.414</twSlack><twSrc BELType="FF">cpu/d_pc/data_0</twSrc><twDest BELType="FF">cpu/d_pc/data_0</twDest><twTotPathDel>0.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cpu/d_pc/data_0</twSrc><twDest BELType='FF'>cpu/d_pc/data_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X64Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>cpu/d_pc/data&lt;3&gt;</twComp><twBEL>cpu/d_pc/data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>cpu/d_pc/data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>cpu/d_pc/data&lt;3&gt;</twComp><twBEL>cpu/d_pc/data_0_rstpot</twBEL><twBEL>cpu/d_pc/data_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.024</twRouteDel><twTotDel>0.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>94.2</twPctLog><twPctRoute>5.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/tx_data_0 (SLICE_X30Y129.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">uart_shim/uart/tx_data_0</twSrc><twDest BELType="FF">uart_shim/uart/tx_data_0</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_shim/uart/tx_data_0</twSrc><twDest BELType='FF'>uart_shim/uart/tx_data_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk</twSrcClk><twPathDel><twSite>SLICE_X30Y129.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>uart_shim/uart/tx_data&lt;3&gt;</twComp><twBEL>uart_shim/uart/tx_data_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y129.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>uart_shim/uart/tx_data&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y129.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>uart_shim/uart/tx_data&lt;3&gt;</twComp><twBEL>uart_shim/uart/tx_data_0_dpot1</twBEL><twBEL>uart_shim/uart/tx_data_0</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="97.334" period="100.000" constraintValue="100.000" deviceLimit="2.666" freqLimit="375.094" physResource="clk_ipcore/clkout1_buf/I0" logResource="clk_ipcore/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="clk_ipcore/clkout0"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="nixie/ctr&lt;3&gt;/CLK" logResource="nixie/ctr_0/CK" locationPin="SLICE_X58Y165.CLK" clockNet="clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="99.520" period="100.000" constraintValue="100.000" deviceLimit="0.480" freqLimit="2083.333" physResource="nixie/ctr&lt;3&gt;/CLK" logResource="nixie/ctr_1/CK" locationPin="SLICE_X58Y165.CLK" clockNet="clk"/></twPinLimitRpt></twConst><twConst anchorID="72" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.803</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X21Y124.CLK), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>98.197</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twTotPathDel>1.803</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X19Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y124.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.689</twLogDel><twRouteDel>1.114</twRouteDel><twTotDel>1.803</twTotDel><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP
        &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;
        TS_clk_ipcore_clkout0 DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD (SLICE_X21Y124.CLK), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="75"><twSlack>0.856</twSlack><twSrc BELType="FF">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="LATCH">uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='LATCH'>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/cnt_tx_3_LD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X19Y124.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.035</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y124.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>uart_shim/uart/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y124.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.467</twDelInfo><twComp>uart_shim/uart/ts</twComp></twPathDel><twLogDel>0.354</twLogDel><twRouteDel>0.502</twRouteDel><twTotDel>0.856</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="76"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="26.779" errors="0" errorRollup="0" items="0" itemsRollup="142461500303"/><twConstRollup name="TS_clk_ipcore_clkout1" fullName="TS_clk_ipcore_clkout1 = PERIOD TIMEGRP &quot;clk_ipcore_clkout1&quot; TS_clk_in / 0.8         HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="33.474" actualRollup="N/A" errors="0" errorRollup="0" items="6607481936" itemsRollup="0"/><twConstRollup name="TS_clk_ipcore_clkout0" fullName="TS_clk_ipcore_clkout0 = PERIOD TIMEGRP &quot;clk_ipcore_clkout0&quot; TS_clk_in / 0.4         HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="32.170" actualRollup="1.803" errors="0" errorRollup="0" items="135854018366" itemsRollup="1"/><twConstRollup name="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD" fullName="TS_TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD = MAXDELAY TO TIMEGRP         &quot;TO_uart_shimuartU_TX_UNITU_CTRL_SHFTcnt_tx_3_LD&quot;         TS_clk_ipcore_clkout0 DATAPATHONLY;" type="child" depth="2" requirement="100.000" prefType="maxdelay" actual="1.803" actualRollup="N/A" errors="0" errorRollup="0" items="1" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="77">0</twUnmetConstCnt><twDataSheet anchorID="78" twNameLen="15"><twClk2SUList anchorID="79" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>33.474</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="80"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>142461500303</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>33966</twConnCnt></twConstCov><twStats anchorID="81"><twMinPer>33.474</twMinPer><twFootnote number="1" /><twMaxFreq>29.874</twMaxFreq><twMaxFromToDel>1.803</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Dec 23 22:05:51 2019 </twTimestamp></twFoot><twClientInfo anchorID="82"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 611 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
