<?xml version = "1.0" ?>
<?xml-stylesheet type="text/xsl" href="unit.xsl"?>
<design>
<unit name="RAM">
<interface name="ram_bus0" >
<port name="valid" offset="0" upper="0" lower="0" direction = "output" type = "wire" />
<port name="write_en" offset="0" upper="0" lower="0" direction = "output" type = "wire" />
<port name="addr" offset="0" upper="5-1" lower="0" direction = "output" type = "wire" />
<port name="write_data" offset="0" upper="12-1" lower="0" direction = "output" type = "wire" />
<port name="read_data" offset="0" upper="12-1" lower="0" direction = "input" type = "wire" />
<port name="ready" offset="0" upper="0" lower="0" direction = "input" type = "wire" />
</interface>
<interface name="ram_bus1" >
<port name="valid" offset="0" upper="0" lower="0" direction = "output" type = "wire" />
<port name="write_en" offset="0" upper="0" lower="0" direction = "output" type = "wire" />
<port name="addr" offset="0" upper="5-1" lower="0" direction = "output" type = "wire" />
<port name="write_data" offset="0" upper="12-1" lower="0" direction = "output" type = "wire" />
<port name="read_data" offset="0" upper="12-1" lower="0" direction = "input" type = "wire" />
<port name="ready" offset="0" upper="0" lower="0" direction = "input" type = "wire" />
</interface>
<interface name="ram_bus2" >
<port name="valid" offset="0" upper="0" lower="0" direction = "output" type = "wire" />
<port name="write_en" offset="0" upper="0" lower="0" direction = "output" type = "wire" />
<port name="addr" offset="0" upper="5-1" lower="0" direction = "output" type = "wire" />
<port name="write_data" offset="0" upper="12-1" lower="0" direction = "output" type = "wire" />
<port name="read_data" offset="0" upper="12-1" lower="0" direction = "input" type = "wire" />
<port name="ready" offset="0" upper="0" lower="0" direction = "input" type = "wire" />
</interface>
</unit>
</design>
