// Seed: 4190688759
module module_0;
  final begin
    if (1 == 1) begin
      #1 assert (id_1);
    end
  end
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1
    , id_27,
    output uwire id_2,
    input supply1 id_3,
    input tri id_4
    , id_28,
    output supply1 id_5,
    input uwire id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input wor id_13,
    input wire id_14,
    input uwire id_15,
    output supply0 id_16,
    input wire id_17,
    output tri0 id_18,
    output tri0 id_19,
    output supply0 id_20,
    input wor id_21,
    input tri0 id_22,
    output tri id_23,
    output supply1 id_24
    , id_29,
    input tri0 id_25
);
  wire id_30;
  wire id_31;
  assign id_19 = ~1;
  module_0();
endmodule
