02:51:42 INFO  : Registering command handlers for SDK TCF services
02:51:43 INFO  : Launching XSCT server: xsct.bat -interactive E:\01_SoC\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
02:51:46 INFO  : XSCT server has started successfully.
02:51:48 INFO  : Successfully done setting XSCT server connection channel  
02:51:48 INFO  : Successfully done setting SDK workspace  
02:51:48 INFO  : Processing command line option -hwspec E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
02:53:22 INFO  : Launching XSCT server: xsct.bat -interactive E:\01_SoC\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
02:53:24 INFO  : XSCT server has started successfully.
02:53:24 INFO  : Successfully done setting XSCT server connection channel  
02:53:24 INFO  : Successfully done setting SDK workspace  
02:53:28 INFO  : Registering command handlers for SDK TCF services
02:53:28 INFO  : Processing command line option -hwspec E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
02:53:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:56:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:56:27 INFO  : 'jtag frequency' command is executed.
02:56:27 INFO  : Sourcing of 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:56:28 INFO  : Context for 'APU' is selected.
02:56:28 INFO  : System reset is completed.
02:56:31 INFO  : 'after 3000' command is executed.
02:56:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:56:33 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:56:33 INFO  : Context for 'APU' is selected.
02:56:33 INFO  : Hardware design information is loaded from 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:56:33 INFO  : 'configparams force-mem-access 1' command is executed.
02:56:33 INFO  : Context for 'APU' is selected.
02:56:33 INFO  : 'ps7_init' command is executed.
02:56:33 INFO  : 'ps7_post_config' command is executed.
02:56:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:34 INFO  : The application 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
02:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

02:56:34 INFO  : Memory regions updated for context APU
02:56:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:56:34 INFO  : 'con' command is executed.
02:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:56:34 INFO  : Launch script is exported to file 'E:\01_SoC\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
02:57:42 INFO  : Disconnected from the channel tcfchan#1.
02:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:57:43 INFO  : 'jtag frequency' command is executed.
02:57:43 INFO  : Sourcing of 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:57:43 INFO  : Context for 'APU' is selected.
02:57:43 INFO  : System reset is completed.
02:57:46 INFO  : 'after 3000' command is executed.
02:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:57:49 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:57:49 INFO  : Context for 'APU' is selected.
02:57:50 INFO  : Hardware design information is loaded from 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:57:50 INFO  : 'configparams force-mem-access 1' command is executed.
02:57:50 INFO  : Context for 'APU' is selected.
02:57:50 INFO  : 'ps7_init' command is executed.
02:57:50 INFO  : 'ps7_post_config' command is executed.
02:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:50 INFO  : The application 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:57:50 INFO  : 'configparams force-mem-access 0' command is executed.
02:57:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

02:57:50 INFO  : Memory regions updated for context APU
02:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:57:50 INFO  : 'con' command is executed.
02:57:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:57:50 INFO  : Launch script is exported to file 'E:\01_SoC\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
02:58:37 INFO  : Disconnected from the channel tcfchan#2.
02:58:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:58:38 INFO  : 'jtag frequency' command is executed.
02:58:38 INFO  : Sourcing of 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:58:38 INFO  : Context for 'APU' is selected.
02:58:38 INFO  : System reset is completed.
02:58:41 INFO  : 'after 3000' command is executed.
02:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:58:43 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:58:43 INFO  : Context for 'APU' is selected.
02:58:44 INFO  : Hardware design information is loaded from 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:58:44 INFO  : 'configparams force-mem-access 1' command is executed.
02:58:44 INFO  : Context for 'APU' is selected.
02:58:44 INFO  : 'ps7_init' command is executed.
02:58:44 INFO  : 'ps7_post_config' command is executed.
02:58:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:45 INFO  : The application 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
02:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

02:58:45 INFO  : Memory regions updated for context APU
02:58:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:58:45 INFO  : 'con' command is executed.
02:58:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:58:45 INFO  : Launch script is exported to file 'E:\01_SoC\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
02:58:55 INFO  : Disconnected from the channel tcfchan#3.
02:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:58:56 INFO  : 'jtag frequency' command is executed.
02:58:56 INFO  : Sourcing of 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:58:56 INFO  : Context for 'APU' is selected.
02:58:56 INFO  : System reset is completed.
02:58:59 INFO  : 'after 3000' command is executed.
02:58:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:59:02 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:59:02 INFO  : Context for 'APU' is selected.
02:59:03 INFO  : Hardware design information is loaded from 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:03 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:03 INFO  : Context for 'APU' is selected.
02:59:03 INFO  : 'ps7_init' command is executed.
02:59:03 INFO  : 'ps7_post_config' command is executed.
02:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:03 INFO  : The application 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:03 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:03 INFO  : Memory regions updated for context APU
02:59:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:03 INFO  : 'con' command is executed.
02:59:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:59:03 INFO  : Launch script is exported to file 'E:\01_SoC\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
02:59:30 INFO  : Disconnected from the channel tcfchan#4.
02:59:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:31 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
02:59:31 INFO  : 'jtag frequency' command is executed.
02:59:31 INFO  : Sourcing of 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:59:31 INFO  : Context for 'APU' is selected.
02:59:31 INFO  : System reset is completed.
02:59:34 INFO  : 'after 3000' command is executed.
02:59:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
02:59:37 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:59:37 INFO  : Context for 'APU' is selected.
02:59:38 INFO  : Hardware design information is loaded from 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:59:38 INFO  : 'configparams force-mem-access 1' command is executed.
02:59:38 INFO  : Context for 'APU' is selected.
02:59:38 INFO  : 'ps7_init' command is executed.
02:59:38 INFO  : 'ps7_post_config' command is executed.
02:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:38 INFO  : The application 'E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:59:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:59:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

02:59:38 INFO  : Memory regions updated for context APU
02:59:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:59:38 INFO  : 'con' command is executed.
02:59:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

02:59:38 INFO  : Launch script is exported to file 'E:\01_SoC\ZynqLab04\ZynqLab04.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_zynqlab04.elf_on_local.tcl'
03:00:24 INFO  : Disconnected from the channel tcfchan#5.
15:23:49 INFO  : Registering command handlers for SDK TCF services
15:23:49 INFO  : Launching XSCT server: xsct.bat -interactive E:\01_SoC\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
15:23:52 INFO  : XSCT server has started successfully.
15:23:52 INFO  : Successfully done setting XSCT server connection channel  
15:23:55 INFO  : Successfully done setting SDK workspace  
15:23:55 INFO  : Processing command line option -hwspec E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
15:24:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731133377949,  Project:1729531747000
15:24:45 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:24:47 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
15:24:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:24:49 INFO  : Clearing existing target manager status.
15:24:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:24:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:28:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:28:32 INFO  : 'jtag frequency' command is executed.
15:28:32 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:28:32 INFO  : Context for 'APU' is selected.
15:28:33 INFO  : System reset is completed.
15:28:36 INFO  : 'after 3000' command is executed.
15:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:28:39 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:28:40 INFO  : Context for 'APU' is selected.
15:28:40 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:28:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:41 INFO  : Context for 'APU' is selected.
15:28:41 INFO  : 'ps7_init' command is executed.
15:28:41 INFO  : 'ps7_post_config' command is executed.
15:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:41 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:41 INFO  : 'con' command is executed.
15:28:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:28:41 INFO  : Disconnected from the channel tcfchan#1.
15:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:29:15 INFO  : 'jtag frequency' command is executed.
15:29:15 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:29:16 INFO  : Context for 'APU' is selected.
15:29:16 INFO  : System reset is completed.
15:29:19 INFO  : 'after 3000' command is executed.
15:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:29:22 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:29:23 INFO  : Context for 'APU' is selected.
15:29:23 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:25 INFO  : Context for 'APU' is selected.
15:29:25 INFO  : 'ps7_init' command is executed.
15:29:25 INFO  : 'ps7_post_config' command is executed.
15:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:25 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:25 INFO  : 'con' command is executed.
15:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:29:25 INFO  : Disconnected from the channel tcfchan#2.
15:29:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:29:52 INFO  : 'jtag frequency' command is executed.
15:29:52 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
15:29:53 INFO  : Context for 'APU' is selected.
15:29:53 INFO  : System reset is completed.
15:29:56 INFO  : 'after 3000' command is executed.
15:29:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:29:59 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
15:30:00 INFO  : Context for 'APU' is selected.
15:30:00 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
15:30:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:01 INFO  : Context for 'APU' is selected.
15:30:01 INFO  : 'ps7_init' command is executed.
15:30:01 INFO  : 'ps7_post_config' command is executed.
15:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:01 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:01 INFO  : 'con' command is executed.
15:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:30:01 INFO  : Disconnected from the channel tcfchan#3.
16:07:52 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731135136264,  Project:1731133377949
16:07:52 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:07:56 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
16:07:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:08:00 INFO  : 
16:08:01 INFO  : Updating hardware inferred compiler options for ZynqLab04.
16:08:01 INFO  : Clearing existing target manager status.
16:08:01 INFO  : Closing and re-opening the MSS file of ther project ZynqLab04_bsp
16:08:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:08:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:11:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:11:36 INFO  : 'jtag frequency' command is executed.
16:11:36 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:11:37 INFO  : Context for 'APU' is selected.
16:11:37 INFO  : System reset is completed.
16:11:40 INFO  : 'after 3000' command is executed.
16:11:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:11:43 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:11:44 INFO  : Context for 'APU' is selected.
16:11:44 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:45 INFO  : Context for 'APU' is selected.
16:11:46 INFO  : 'ps7_init' command is executed.
16:11:46 INFO  : 'ps7_post_config' command is executed.
16:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:46 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:46 INFO  : 'con' command is executed.
16:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:11:46 INFO  : Disconnected from the channel tcfchan#4.
16:19:49 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731136777689,  Project:1731135136264
16:19:49 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:19:58 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
16:20:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:20:02 INFO  : 
16:20:03 INFO  : Updating hardware inferred compiler options for ZynqLab04.
16:20:03 INFO  : Clearing existing target manager status.
16:20:03 INFO  : Closing and re-opening the MSS file of ther project ZynqLab04_bsp
16:20:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:20:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:20:45 INFO  : 'jtag frequency' command is executed.
16:20:45 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:20:46 INFO  : Context for 'APU' is selected.
16:20:46 INFO  : System reset is completed.
16:20:49 INFO  : 'after 3000' command is executed.
16:20:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:20:52 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:20:53 INFO  : Context for 'APU' is selected.
16:20:53 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:20:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:20:53 INFO  : Context for 'APU' is selected.
16:20:55 INFO  : 'ps7_init' command is executed.
16:20:55 INFO  : 'ps7_post_config' command is executed.
16:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:55 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:20:55 INFO  : 'configparams force-mem-access 0' command is executed.
16:20:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:20:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:20:55 INFO  : 'con' command is executed.
16:20:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:20:55 INFO  : Disconnected from the channel tcfchan#5.
16:40:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731138003319,  Project:1731136777689
16:40:32 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:40:34 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
16:40:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:40:38 INFO  : 
16:40:39 INFO  : Updating hardware inferred compiler options for ZynqLab04.
16:40:39 INFO  : Clearing existing target manager status.
16:40:39 INFO  : Closing and re-opening the MSS file of ther project ZynqLab04_bsp
16:40:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:40:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:29 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:41:29 INFO  : 'jtag frequency' command is executed.
16:41:29 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:41:29 INFO  : Context for 'APU' is selected.
16:41:29 INFO  : System reset is completed.
16:41:32 INFO  : 'after 3000' command is executed.
16:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:41:36 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:41:37 INFO  : Context for 'APU' is selected.
16:41:37 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:41:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:38 INFO  : Context for 'APU' is selected.
16:41:39 INFO  : 'ps7_init' command is executed.
16:41:39 INFO  : 'ps7_post_config' command is executed.
16:41:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:40 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:40 INFO  : 'con' command is executed.
16:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:41:40 INFO  : Disconnected from the channel tcfchan#6.
16:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:42:19 INFO  : 'jtag frequency' command is executed.
16:42:19 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:42:19 INFO  : Context for 'APU' is selected.
16:42:20 INFO  : System reset is completed.
16:42:23 INFO  : 'after 3000' command is executed.
16:42:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:42:26 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:42:27 INFO  : Context for 'APU' is selected.
16:42:27 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:42:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:28 INFO  : Context for 'APU' is selected.
16:42:28 INFO  : 'ps7_init' command is executed.
16:42:28 INFO  : 'ps7_post_config' command is executed.
16:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:28 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:28 INFO  : 'con' command is executed.
16:42:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:42:28 INFO  : Disconnected from the channel tcfchan#7.
16:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:43:04 INFO  : 'jtag frequency' command is executed.
16:43:04 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:43:05 INFO  : Context for 'APU' is selected.
16:43:05 INFO  : System reset is completed.
16:43:08 INFO  : 'after 3000' command is executed.
16:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:43:11 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:43:12 INFO  : Context for 'APU' is selected.
16:43:12 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:13 INFO  : Context for 'APU' is selected.
16:43:14 INFO  : 'ps7_init' command is executed.
16:43:14 INFO  : 'ps7_post_config' command is executed.
16:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:14 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:14 INFO  : 'con' command is executed.
16:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:43:14 INFO  : Disconnected from the channel tcfchan#8.
16:57:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731139019257,  Project:1731138003319
16:57:23 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:57:41 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
16:57:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:57:45 INFO  : 
16:57:46 INFO  : Updating hardware inferred compiler options for ZynqLab04.
16:57:46 INFO  : Clearing existing target manager status.
16:57:46 INFO  : Closing and re-opening the MSS file of ther project ZynqLab04_bsp
16:57:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:57:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
16:58:39 INFO  : 'jtag frequency' command is executed.
16:58:39 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:58:40 INFO  : Context for 'APU' is selected.
16:58:40 INFO  : System reset is completed.
16:58:43 INFO  : 'after 3000' command is executed.
16:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
16:58:46 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
16:58:47 INFO  : Context for 'APU' is selected.
16:58:47 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
16:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:47 INFO  : Context for 'APU' is selected.
16:58:48 INFO  : 'ps7_init' command is executed.
16:58:48 INFO  : 'ps7_post_config' command is executed.
16:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:48 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:48 INFO  : 'con' command is executed.
16:58:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

16:58:48 INFO  : Disconnected from the channel tcfchan#9.
16:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:00:01 INFO  : 'jtag frequency' command is executed.
17:00:01 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:00:02 INFO  : Context for 'APU' is selected.
17:00:02 INFO  : System reset is completed.
17:00:05 INFO  : 'after 3000' command is executed.
17:00:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:00:08 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:00:09 INFO  : Context for 'APU' is selected.
17:00:09 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:00:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:09 INFO  : Context for 'APU' is selected.
17:00:10 INFO  : 'ps7_init' command is executed.
17:00:10 INFO  : 'ps7_post_config' command is executed.
17:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:10 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:10 INFO  : 'con' command is executed.
17:00:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:00:10 INFO  : Disconnected from the channel tcfchan#10.
17:02:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:02:39 INFO  : 'jtag frequency' command is executed.
17:02:39 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:02:39 INFO  : Context for 'APU' is selected.
17:02:39 INFO  : System reset is completed.
17:02:42 INFO  : 'after 3000' command is executed.
17:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:02:44 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:02:44 INFO  : Context for 'APU' is selected.
17:02:44 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:02:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:44 INFO  : Context for 'APU' is selected.
17:02:45 INFO  : 'ps7_init' command is executed.
17:02:45 INFO  : 'ps7_post_config' command is executed.
17:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:45 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:45 INFO  : 'con' command is executed.
17:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:02:45 INFO  : Disconnected from the channel tcfchan#11.
17:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
17:04:51 INFO  : 'jtag frequency' command is executed.
17:04:51 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
17:04:51 INFO  : Context for 'APU' is selected.
17:04:51 INFO  : System reset is completed.
17:04:54 INFO  : 'after 3000' command is executed.
17:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
17:04:56 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
17:04:56 INFO  : Context for 'APU' is selected.
17:04:56 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
17:04:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:56 INFO  : Context for 'APU' is selected.
17:04:57 INFO  : 'ps7_init' command is executed.
17:04:57 INFO  : 'ps7_post_config' command is executed.
17:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:57 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:04:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:04:57 INFO  : 'con' command is executed.
17:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

17:04:57 INFO  : Disconnected from the channel tcfchan#12.
14:09:12 INFO  : Registering command handlers for SDK TCF services
14:09:12 INFO  : Launching XSCT server: xsct.bat -interactive E:\01_SoC\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
14:09:15 INFO  : XSCT server has started successfully.
14:09:15 INFO  : Successfully done setting XSCT server connection channel  
14:09:18 INFO  : Successfully done setting SDK workspace  
14:09:18 INFO  : Processing command line option -hwspec E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
14:09:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
14:09:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731215316805,  Project:1731139019257
14:09:22 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_1' is different from E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
14:09:23 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
14:09:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:09:28 INFO  : 
14:09:28 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:09:29 INFO  : Clearing existing target manager status.
14:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:33 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:11:33 INFO  : 'jtag frequency' command is executed.
14:11:33 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:11:34 INFO  : Context for 'APU' is selected.
14:11:34 INFO  : System reset is completed.
14:11:37 INFO  : 'after 3000' command is executed.
14:11:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:11:40 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:11:41 INFO  : Context for 'APU' is selected.
14:11:41 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:11:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:42 INFO  : Context for 'APU' is selected.
14:11:42 INFO  : 'ps7_init' command is executed.
14:11:42 INFO  : 'ps7_post_config' command is executed.
14:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:42 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:11:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:11:42 INFO  : 'con' command is executed.
14:11:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:11:42 INFO  : Disconnected from the channel tcfchan#1.
14:16:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731215738356,  Project:1731215316805
14:16:11 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:16:23 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
14:16:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:16:26 INFO  : 
14:16:27 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:16:27 INFO  : Clearing existing target manager status.
14:16:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:17:00 INFO  : 'jtag frequency' command is executed.
14:17:00 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:17:01 INFO  : Context for 'APU' is selected.
14:17:01 INFO  : System reset is completed.
14:17:04 INFO  : 'after 3000' command is executed.
14:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:17:07 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:17:08 INFO  : Context for 'APU' is selected.
14:17:08 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:08 INFO  : Context for 'APU' is selected.
14:17:09 INFO  : 'ps7_init' command is executed.
14:17:09 INFO  : 'ps7_post_config' command is executed.
14:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:09 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:09 INFO  : 'con' command is executed.
14:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:17:09 INFO  : Disconnected from the channel tcfchan#2.
14:20:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731216043326,  Project:1731215738356
14:20:58 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:21:25 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
14:21:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:21:29 INFO  : 
14:21:30 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:21:30 INFO  : Clearing existing target manager status.
14:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:22:17 INFO  : 'jtag frequency' command is executed.
14:22:17 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:22:17 INFO  : Context for 'APU' is selected.
14:22:18 INFO  : System reset is completed.
14:22:21 INFO  : 'after 3000' command is executed.
14:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:22:24 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:22:25 INFO  : Context for 'APU' is selected.
14:22:25 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:26 INFO  : Context for 'APU' is selected.
14:22:26 INFO  : 'ps7_init' command is executed.
14:22:26 INFO  : 'ps7_post_config' command is executed.
14:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:26 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:26 INFO  : 'con' command is executed.
14:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:22:26 INFO  : Disconnected from the channel tcfchan#3.
14:26:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731216395525,  Project:1731216043326
14:26:51 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:27:23 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
14:27:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:27:27 INFO  : 
14:27:28 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:27:28 INFO  : Clearing existing target manager status.
14:28:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:28:25 INFO  : 'jtag frequency' command is executed.
14:28:25 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:28:26 INFO  : Context for 'APU' is selected.
14:28:26 INFO  : System reset is completed.
14:28:29 INFO  : 'after 3000' command is executed.
14:28:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:28:32 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:28:33 INFO  : Context for 'APU' is selected.
14:28:33 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:28:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:34 INFO  : Context for 'APU' is selected.
14:28:34 INFO  : 'ps7_init' command is executed.
14:28:34 INFO  : 'ps7_post_config' command is executed.
14:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:34 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:28:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:28:34 INFO  : 'con' command is executed.
14:28:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:28:34 INFO  : Disconnected from the channel tcfchan#4.
14:32:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731216724564,  Project:1731216395525
14:32:44 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:32:46 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
14:32:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:32:50 INFO  : 
14:32:51 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:32:51 INFO  : Clearing existing target manager status.
14:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:38 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:33:38 INFO  : 'jtag frequency' command is executed.
14:33:38 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:33:39 INFO  : Context for 'APU' is selected.
14:33:39 INFO  : System reset is completed.
14:33:42 INFO  : 'after 3000' command is executed.
14:33:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:33:45 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:33:46 INFO  : Context for 'APU' is selected.
14:33:46 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:47 INFO  : Context for 'APU' is selected.
14:33:48 INFO  : 'ps7_init' command is executed.
14:33:48 INFO  : 'ps7_post_config' command is executed.
14:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:48 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:33:48 INFO  : 'con' command is executed.
14:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:33:48 INFO  : Disconnected from the channel tcfchan#5.
14:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:34:17 INFO  : 'jtag frequency' command is executed.
14:34:17 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:34:18 INFO  : Context for 'APU' is selected.
14:34:18 INFO  : System reset is completed.
14:34:21 INFO  : 'after 3000' command is executed.
14:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:34:24 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:34:25 INFO  : Context for 'APU' is selected.
14:34:25 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:26 INFO  : Context for 'APU' is selected.
14:34:26 INFO  : 'ps7_init' command is executed.
14:34:26 INFO  : 'ps7_post_config' command is executed.
14:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:26 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:26 INFO  : 'con' command is executed.
14:34:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:34:26 INFO  : Disconnected from the channel tcfchan#6.
14:39:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731217129648,  Project:1731216724564
14:39:06 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:39:57 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
14:39:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:40:01 INFO  : 
14:40:02 INFO  : Updating hardware inferred compiler options for ZynqLab04.
14:40:02 INFO  : Clearing existing target manager status.
14:40:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:34 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:40:34 INFO  : 'jtag frequency' command is executed.
14:40:34 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:40:35 INFO  : Context for 'APU' is selected.
14:40:35 INFO  : System reset is completed.
14:40:38 INFO  : 'after 3000' command is executed.
14:40:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:40:41 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:40:42 INFO  : Context for 'APU' is selected.
14:40:42 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:43 INFO  : Context for 'APU' is selected.
14:40:43 INFO  : 'ps7_init' command is executed.
14:40:43 INFO  : 'ps7_post_config' command is executed.
14:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:43 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:40:43 INFO  : 'con' command is executed.
14:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:40:43 INFO  : Disconnected from the channel tcfchan#7.
14:41:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:41:23 INFO  : 'jtag frequency' command is executed.
14:41:23 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:41:24 INFO  : Context for 'APU' is selected.
14:41:24 INFO  : System reset is completed.
14:41:27 INFO  : 'after 3000' command is executed.
14:41:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:41:30 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:41:31 INFO  : Context for 'APU' is selected.
14:41:31 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:41:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:33 INFO  : Context for 'APU' is selected.
14:41:33 INFO  : 'ps7_init' command is executed.
14:41:33 INFO  : 'ps7_post_config' command is executed.
14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:33 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:33 INFO  : 'con' command is executed.
14:41:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:41:33 INFO  : Disconnected from the channel tcfchan#8.
14:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:46:39 INFO  : 'jtag frequency' command is executed.
14:46:39 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:46:40 INFO  : Context for 'APU' is selected.
14:46:40 INFO  : System reset is completed.
14:46:43 INFO  : 'after 3000' command is executed.
14:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:46:46 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:46:47 INFO  : Context for 'APU' is selected.
14:46:47 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:49 INFO  : Context for 'APU' is selected.
14:46:49 INFO  : 'ps7_init' command is executed.
14:46:49 INFO  : 'ps7_post_config' command is executed.
14:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:49 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:49 INFO  : 'con' command is executed.
14:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:46:49 INFO  : Disconnected from the channel tcfchan#9.
14:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:47:36 INFO  : 'jtag frequency' command is executed.
14:47:36 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:47:37 INFO  : Context for 'APU' is selected.
14:47:37 INFO  : System reset is completed.
14:47:40 INFO  : 'after 3000' command is executed.
14:47:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:47:43 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:47:44 INFO  : Context for 'APU' is selected.
14:47:44 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:47:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:45 INFO  : Context for 'APU' is selected.
14:47:45 INFO  : 'ps7_init' command is executed.
14:47:45 INFO  : 'ps7_post_config' command is executed.
14:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:45 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:45 INFO  : 'con' command is executed.
14:47:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:47:45 INFO  : Disconnected from the channel tcfchan#10.
14:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
14:50:48 INFO  : 'jtag frequency' command is executed.
14:50:48 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
14:50:49 INFO  : Context for 'APU' is selected.
14:50:49 INFO  : System reset is completed.
14:50:52 INFO  : 'after 3000' command is executed.
14:50:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
14:50:56 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
14:50:57 INFO  : Context for 'APU' is selected.
14:50:57 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
14:50:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:58 INFO  : Context for 'APU' is selected.
14:50:58 INFO  : 'ps7_init' command is executed.
14:50:58 INFO  : 'ps7_post_config' command is executed.
14:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:58 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:58 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:58 INFO  : 'con' command is executed.
14:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

14:50:58 INFO  : Disconnected from the channel tcfchan#11.
21:01:47 INFO  : Registering command handlers for SDK TCF services
21:01:47 INFO  : Launching XSCT server: xsct.bat -interactive E:\01_SoC\04_ZynqLab\ZynqLab04\ZynqLab04.sdk\temp_xsdb_launch_script.tcl
21:01:50 INFO  : XSCT server has started successfully.
21:01:50 INFO  : Successfully done setting XSCT server connection channel  
21:01:53 INFO  : Successfully done setting SDK workspace  
21:01:53 INFO  : Processing command line option -hwspec E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf.
21:01:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
21:02:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731239082823,  Project:1731217129648
21:02:48 INFO  : Project design_1_wrapper_hw_platform_1's source hardware specification located at E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:04:21 INFO  : Copied contents of E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_1\system.hdf.
21:04:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:04:26 INFO  : 
21:04:26 INFO  : Updating hardware inferred compiler options for ZynqLab04.
21:04:26 INFO  : Clearing existing target manager status.
21:05:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:05:15 INFO  : 'jtag frequency' command is executed.
21:05:15 INFO  : Sourcing of 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl' is done.
21:05:16 INFO  : Context for 'APU' is selected.
21:05:16 INFO  : System reset is completed.
21:05:19 INFO  : 'after 3000' command is executed.
21:05:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:05:23 INFO  : FPGA configured successfully with bitstream "E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit"
21:05:23 INFO  : Context for 'APU' is selected.
21:05:24 INFO  : Hardware design information is loaded from 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf'.
21:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:24 INFO  : Context for 'APU' is selected.
21:05:25 INFO  : 'ps7_init' command is executed.
21:05:25 INFO  : 'ps7_post_config' command is executed.
21:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:25 INFO  : The application 'E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/design_1_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow E:/01_SoC/04_ZynqLab/ZynqLab04/ZynqLab04.sdk/ZynqLab04/Debug/ZynqLab04.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:25 INFO  : 'con' command is executed.
21:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:05:25 INFO  : Disconnected from the channel tcfchan#1.
