# VSD_SoC_tapeout
# Week-0
## SoC Design flow
<img width="1149" height="585" alt="image" src="https://github.com/user-attachments/assets/9da2bda6-4362-4d0d-af89-ad123c062b6a" />
Learnt about how an SoC is designed from gcc output as reference and then extrapolating that to hardware , then writing the RTL design for the SoC , during sythesis digital elements are to be synthesizable by gates and analog stuff by mosfets.
All this is then integrated to an SoC , and later floorplanning , place and route.

## Installing necesarry software
