#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001e98cb13e60 .scope module, "circuito_exp5_tb" "circuito_exp5_tb" 2 20;
 .timescale -9 -9;
P_000001e98cb1cd70 .param/l "clockPeriod" 0 2 44, +C4<00000000000000000000000000010100>;
v000001e98cbb7200_0 .net "acertou_out", 0 0, v000001e98cbb5c90_0;  1 drivers
v000001e98cbb6bc0_0 .var "caso", 31 0;
v000001e98cbb7ac0_0 .var "chaves_in", 3 0;
v000001e98cbb7c00_0 .var "clock_in", 0 0;
v000001e98cbb7ca0_0 .net "db_clock_out", 0 0, L_000001e98cb189d0;  1 drivers
v000001e98cbb6c60_0 .net "db_contagem_out", 6 0, v000001e98cb13020_0;  1 drivers
v000001e98cbb6d00_0 .net "db_estado_out", 6 0, v000001e98cb135c0_0;  1 drivers
v000001e98cbb7d40_0 .net "db_igual_out", 0 0, L_000001e98cb18420;  1 drivers
v000001e98cbb6e40_0 .net "db_iniciar_out", 0 0, L_000001e98cb191b0;  1 drivers
v000001e98cbb7f20_0 .net "db_jogadafeita_out", 6 0, v000001e98cb13480_0;  1 drivers
v000001e98cbb7020_0 .net "db_memoria_out", 6 0, v000001e98cb12940_0;  1 drivers
v000001e98cbb7840_0 .net "db_tem_jogada_out", 0 0, L_000001e98cb19140;  1 drivers
v000001e98cbb70c0_0 .net "errou_out", 0 0, v000001e98cbb49d0_0;  1 drivers
v000001e98cbb6080_0 .var "iniciar_in", 0 0;
v000001e98cbb7160_0 .net "leds_out", 3 0, L_000001e98cb18d50;  1 drivers
v000001e98cbb7520_0 .net "pronto_out", 0 0, v000001e98cbb4cf0_0;  1 drivers
v000001e98cbb75c0_0 .var "reset_in", 0 0;
E_000001e98cb1c7b0 .event negedge, v000001e98cb12120_0;
S_000001e98cac50f0 .scope module, "dut" "circuito_exp5" 2 53, 3 1 0, S_000001e98cb13e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 4 "chaves";
    .port_info 4 /OUTPUT 1 "acertou";
    .port_info 5 /OUTPUT 1 "errou";
    .port_info 6 /OUTPUT 1 "pronto";
    .port_info 7 /OUTPUT 4 "leds";
    .port_info 8 /OUTPUT 1 "db_igual";
    .port_info 9 /OUTPUT 7 "db_contagem";
    .port_info 10 /OUTPUT 7 "db_memoria";
    .port_info 11 /OUTPUT 7 "db_estado";
    .port_info 12 /OUTPUT 7 "db_jogadafeita";
    .port_info 13 /OUTPUT 1 "db_clock";
    .port_info 14 /OUTPUT 1 "db_iniciar";
    .port_info 15 /OUTPUT 1 "db_tem_jogada";
L_000001e98cb191b0 .functor BUFZ 1, v000001e98cbb6080_0, C4<0>, C4<0>, C4<0>;
L_000001e98cb18420 .functor BUFZ 1, L_000001e98cb18ea0, C4<0>, C4<0>, C4<0>;
L_000001e98cb18d50 .functor BUFZ 4, v000001e98cbb7ac0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e98cb18c00 .functor BUFZ 4, v000001e98cbb7ac0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e98cb189d0 .functor BUFZ 1, v000001e98cbb7c00_0, C4<0>, C4<0>, C4<0>;
v000001e98cbb6940_0 .net "acertou", 0 0, v000001e98cbb5c90_0;  alias, 1 drivers
v000001e98cbb72a0_0 .net "chaves", 3 0, v000001e98cbb7ac0_0;  1 drivers
v000001e98cbb78e0_0 .net "clock", 0 0, v000001e98cbb7c00_0;  1 drivers
v000001e98cbb6260_0 .net "db_clock", 0 0, L_000001e98cb189d0;  alias, 1 drivers
v000001e98cbb7e80_0 .net "db_contagem", 6 0, v000001e98cb13020_0;  alias, 1 drivers
v000001e98cbb6ee0_0 .net "db_estado", 6 0, v000001e98cb135c0_0;  alias, 1 drivers
v000001e98cbb63a0_0 .net "db_igual", 0 0, L_000001e98cb18420;  alias, 1 drivers
v000001e98cbb6440_0 .net "db_iniciar", 0 0, L_000001e98cb191b0;  alias, 1 drivers
v000001e98cbb6da0_0 .net "db_jogadafeita", 6 0, v000001e98cb13480_0;  alias, 1 drivers
v000001e98cbb73e0_0 .net "db_memoria", 6 0, v000001e98cb12940_0;  alias, 1 drivers
v000001e98cbb6b20_0 .net "db_tem_jogada", 0 0, L_000001e98cb19140;  alias, 1 drivers
v000001e98cbb6300_0 .net "errou", 0 0, v000001e98cbb49d0_0;  alias, 1 drivers
v000001e98cbb7980_0 .net "iniciar", 0 0, v000001e98cbb6080_0;  1 drivers
v000001e98cbb6f80_0 .net "leds", 3 0, L_000001e98cb18d50;  alias, 1 drivers
v000001e98cbb7340_0 .net "pronto", 0 0, v000001e98cbb4cf0_0;  alias, 1 drivers
v000001e98cbb7480_0 .net "reset", 0 0, v000001e98cbb75c0_0;  1 drivers
v000001e98cbb69e0_0 .net "s_chaves", 3 0, L_000001e98cb18c00;  1 drivers
v000001e98cbb61c0_0 .net "s_contagem", 3 0, L_000001e98cb186c0;  1 drivers
v000001e98cbb7a20_0 .net "s_estado", 3 0, v000001e98cbb42f0_0;  1 drivers
v000001e98cbb6a80_0 .net "s_memoria", 3 0, L_000001e98cb18dc0;  1 drivers
v000001e98cbb6760_0 .net "wireContaC", 0 0, v000001e98cbb4070_0;  1 drivers
v000001e98cbb64e0_0 .net "wireFimC", 0 0, v000001e98cb12c60_0;  1 drivers
v000001e98cbb6580_0 .net "wireIgual", 0 0, L_000001e98cb18ea0;  1 drivers
v000001e98cbb68a0_0 .net "wireJogada", 0 0, L_000001e98cb18e30;  1 drivers
v000001e98cbb7700_0 .net "wireRegistraR", 0 0, v000001e98cbb7b60_0;  1 drivers
v000001e98cbb6620_0 .net "wireZeraC", 0 0, v000001e98cbb7de0_0;  1 drivers
v000001e98cbb6800_0 .net "wireZeraR", 0 0, v000001e98cbb6120_0;  1 drivers
v000001e98cbb77a0_0 .net "wire_db_jogada", 3 0, L_000001e98cb18730;  1 drivers
S_000001e98cab23d0 .scope module, "HEX0" "hexa7seg" 3 87, 4 23 0, S_000001e98cac50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001e98cb13020_0 .var "display", 6 0;
v000001e98cb13520_0 .net "hexa", 3 0, L_000001e98cb186c0;  alias, 1 drivers
E_000001e98cb1d330 .event anyedge, v000001e98cb13520_0;
S_000001e98cab2560 .scope module, "HEX1" "hexa7seg" 3 92, 4 23 0, S_000001e98cac50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001e98cb12940_0 .var "display", 6 0;
v000001e98cb12e40_0 .net "hexa", 3 0, L_000001e98cb18dc0;  alias, 1 drivers
E_000001e98cb1c9f0 .event anyedge, v000001e98cb12e40_0;
S_000001e98cab5be0 .scope module, "HEX2" "hexa7seg" 3 97, 4 23 0, S_000001e98cac50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001e98cb13480_0 .var "display", 6 0;
v000001e98cb12a80_0 .net "hexa", 3 0, L_000001e98cb18730;  alias, 1 drivers
E_000001e98cb1c5f0 .event anyedge, v000001e98cb12a80_0;
S_000001e98cab5d70 .scope module, "HEX5" "hexa7seg" 3 102, 4 23 0, S_000001e98cac50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hexa";
    .port_info 1 /OUTPUT 7 "display";
v000001e98cb135c0_0 .var "display", 6 0;
v000001e98cb12620_0 .net "hexa", 3 0, v000001e98cbb42f0_0;  alias, 1 drivers
E_000001e98cb1d130 .event anyedge, v000001e98cb12620_0;
S_000001e98cac00a0 .scope module, "fluxo" "fluxo_dados" 3 53, 5 17 0, S_000001e98cac50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "zeraC";
    .port_info 2 /INPUT 1 "contaC";
    .port_info 3 /INPUT 1 "zeraR";
    .port_info 4 /INPUT 1 "registraR";
    .port_info 5 /INPUT 4 "chaves";
    .port_info 6 /OUTPUT 1 "igual";
    .port_info 7 /OUTPUT 1 "fimC";
    .port_info 8 /OUTPUT 1 "jogada_feita";
    .port_info 9 /OUTPUT 1 "db_tem_jogada";
    .port_info 10 /OUTPUT 4 "db_contagem";
    .port_info 11 /OUTPUT 4 "db_memoria";
    .port_info 12 /OUTPUT 4 "db_jogada";
L_000001e98cb186c0 .functor BUFZ 4, v000001e98cb12080_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e98cb18730 .functor BUFZ 4, v000001e98cbb5e70_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e98cb18dc0 .functor BUFZ 4, v000001e98cbb4f70_0, C4<0000>, C4<0000>, C4<0000>;
L_000001e98cb19140 .functor BUFZ 1, L_000001e98cb18880, C4<0>, C4<0>, C4<0>;
L_000001e98cb18ea0 .functor BUFZ 1, L_000001e98cb18ff0, C4<0>, C4<0>, C4<0>;
L_000001e98cb18880 .functor OR 1, L_000001e98cbb9b70, L_000001e98cbb9670, L_000001e98cbb8f90, L_000001e98cbb9530;
v000001e98cbb4d90_0 .net "AGBo", 0 0, L_000001e98cb19220;  1 drivers
v000001e98cbb41b0_0 .net "ALBo", 0 0, L_000001e98cb18f10;  1 drivers
v000001e98cbb5970_0 .net "WireIgual", 0 0, L_000001e98cb18ff0;  1 drivers
v000001e98cbb5ab0_0 .net *"_ivl_12", 0 0, L_000001e98cbb9b70;  1 drivers
v000001e98cbb4570_0 .net *"_ivl_14", 0 0, L_000001e98cbb9670;  1 drivers
v000001e98cbb4c50_0 .net *"_ivl_16", 0 0, L_000001e98cbb8f90;  1 drivers
v000001e98cbb5010_0 .net *"_ivl_18", 0 0, L_000001e98cbb9530;  1 drivers
v000001e98cbb47f0_0 .net "chaves", 3 0, v000001e98cbb7ac0_0;  alias, 1 drivers
v000001e98cbb5d30_0 .net "clock", 0 0, v000001e98cbb7c00_0;  alias, 1 drivers
v000001e98cbb5b50_0 .net "contaC", 0 0, v000001e98cbb4070_0;  alias, 1 drivers
v000001e98cbb5470_0 .net "db_contagem", 3 0, L_000001e98cb186c0;  alias, 1 drivers
v000001e98cbb55b0_0 .net "db_jogada", 3 0, L_000001e98cb18730;  alias, 1 drivers
v000001e98cbb5290_0 .net "db_memoria", 3 0, L_000001e98cb18dc0;  alias, 1 drivers
v000001e98cbb58d0_0 .net "db_tem_jogada", 0 0, L_000001e98cb19140;  alias, 1 drivers
v000001e98cbb56f0_0 .net "fimC", 0 0, v000001e98cb12c60_0;  alias, 1 drivers
v000001e98cbb5a10_0 .net "igual", 0 0, L_000001e98cb18ea0;  alias, 1 drivers
v000001e98cbb4390_0 .net "jogada_feita", 0 0, L_000001e98cb18e30;  alias, 1 drivers
v000001e98cbb5790_0 .net "registraR", 0 0, v000001e98cbb7b60_0;  alias, 1 drivers
v000001e98cbb46b0_0 .net "s_chaves", 3 0, v000001e98cbb5e70_0;  1 drivers
v000001e98cbb5830_0 .net "s_dado", 3 0, v000001e98cbb4f70_0;  1 drivers
v000001e98cbb5bf0_0 .net "s_endereco", 3 0, v000001e98cb12080_0;  1 drivers
v000001e98cbb4890_0 .net "tem_jogada", 0 0, L_000001e98cb18880;  1 drivers
v000001e98cbb4750_0 .net "zeraC", 0 0, v000001e98cbb7de0_0;  alias, 1 drivers
v000001e98cbb50b0_0 .net "zeraR", 0 0, v000001e98cbb6120_0;  alias, 1 drivers
L_000001e98cbb9b70 .part v000001e98cbb7ac0_0, 3, 1;
L_000001e98cbb9670 .part v000001e98cbb7ac0_0, 2, 1;
L_000001e98cbb8f90 .part v000001e98cbb7ac0_0, 1, 1;
L_000001e98cbb9530 .part v000001e98cbb7ac0_0, 0, 1;
S_000001e98cac0230 .scope module, "comparador" "comparador_85" 5 82, 6 16 0, S_000001e98cac00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ALBi";
    .port_info 1 /INPUT 1 "AGBi";
    .port_info 2 /INPUT 1 "AEBi";
    .port_info 3 /INPUT 4 "A";
    .port_info 4 /INPUT 4 "B";
    .port_info 5 /OUTPUT 1 "ALBo";
    .port_info 6 /OUTPUT 1 "AGBo";
    .port_info 7 /OUTPUT 1 "AEBo";
L_000001e98cb187a0 .functor NOT 5, L_000001e98cbb9df0, C4<00000>, C4<00000>, C4<00000>;
L_000001e98cb18f10 .functor NOT 1, L_000001e98cbb9490, C4<0>, C4<0>, C4<0>;
L_000001e98cb18b20 .functor NOT 5, L_000001e98cbb9990, C4<00000>, C4<00000>, C4<00000>;
L_000001e98cb19220 .functor NOT 1, L_000001e98cbb9a30, C4<0>, C4<0>, C4<0>;
L_000001e98cbba298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001e98cb18ff0 .functor AND 1, L_000001e98cbb8310, L_000001e98cbba298, C4<1>, C4<1>;
v000001e98cb121c0_0 .net "A", 3 0, v000001e98cbb4f70_0;  alias, 1 drivers
v000001e98cb12300_0 .net "AEBi", 0 0, L_000001e98cbba298;  1 drivers
v000001e98cb12ee0_0 .net "AEBo", 0 0, L_000001e98cb18ff0;  alias, 1 drivers
L_000001e98cbba250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cb13340_0 .net "AGBi", 0 0, L_000001e98cbba250;  1 drivers
v000001e98cb13980_0 .net "AGBo", 0 0, L_000001e98cb19220;  alias, 1 drivers
L_000001e98cbba208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cb12f80_0 .net "ALBi", 0 0, L_000001e98cbba208;  1 drivers
v000001e98cb13a20_0 .net "ALBo", 0 0, L_000001e98cb18f10;  alias, 1 drivers
v000001e98cb124e0_0 .net "B", 3 0, v000001e98cbb5e70_0;  alias, 1 drivers
v000001e98cb12760_0 .net "CSG", 4 0, L_000001e98cbb97b0;  1 drivers
v000001e98cb11f40_0 .net "CSL", 4 0, L_000001e98cbb9350;  1 drivers
v000001e98cb137a0_0 .net *"_ivl_0", 4 0, L_000001e98cbb9df0;  1 drivers
v000001e98cb12800_0 .net *"_ivl_10", 4 0, L_000001e98cbb8090;  1 drivers
L_000001e98cbba2e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e98cb126c0_0 .net *"_ivl_12", 4 0, L_000001e98cbba2e0;  1 drivers
v000001e98cb13660_0 .net *"_ivl_19", 0 0, L_000001e98cbb9490;  1 drivers
v000001e98cb11fe0_0 .net *"_ivl_22", 4 0, L_000001e98cbb9c10;  1 drivers
L_000001e98cbba178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cb138e0_0 .net *"_ivl_25", 0 0, L_000001e98cbba178;  1 drivers
v000001e98cb130c0_0 .net *"_ivl_26", 4 0, L_000001e98cbb9990;  1 drivers
L_000001e98cbba1c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cb13ac0_0 .net *"_ivl_29", 0 0, L_000001e98cbba1c0;  1 drivers
L_000001e98cbba0e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cb128a0_0 .net *"_ivl_3", 0 0, L_000001e98cbba0e8;  1 drivers
v000001e98cb13c00_0 .net *"_ivl_30", 4 0, L_000001e98cb18b20;  1 drivers
v000001e98cb13840_0 .net *"_ivl_32", 4 0, L_000001e98cbb8450;  1 drivers
L_000001e98cbba328 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e98cb13160_0 .net *"_ivl_34", 4 0, L_000001e98cbba328;  1 drivers
v000001e98cb12260_0 .net *"_ivl_4", 4 0, L_000001e98cb187a0;  1 drivers
v000001e98cb13ca0_0 .net *"_ivl_41", 0 0, L_000001e98cbb9a30;  1 drivers
v000001e98cb13d40_0 .net *"_ivl_44", 0 0, L_000001e98cbb8310;  1 drivers
v000001e98cb11ea0_0 .net *"_ivl_6", 4 0, L_000001e98cbb83b0;  1 drivers
L_000001e98cbba130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cb12b20_0 .net *"_ivl_9", 0 0, L_000001e98cbba130;  1 drivers
L_000001e98cbb9df0 .concat [ 4 1 0 0], v000001e98cbb4f70_0, L_000001e98cbba0e8;
L_000001e98cbb83b0 .concat [ 4 1 0 0], v000001e98cbb5e70_0, L_000001e98cbba130;
L_000001e98cbb8090 .arith/sum 5, L_000001e98cb187a0, L_000001e98cbb83b0;
L_000001e98cbb9350 .arith/sum 5, L_000001e98cbb8090, L_000001e98cbba2e0;
L_000001e98cbb9490 .part L_000001e98cbb9350, 4, 1;
L_000001e98cbb9c10 .concat [ 4 1 0 0], v000001e98cbb4f70_0, L_000001e98cbba178;
L_000001e98cbb9990 .concat [ 4 1 0 0], v000001e98cbb5e70_0, L_000001e98cbba1c0;
L_000001e98cbb8450 .arith/sum 5, L_000001e98cbb9c10, L_000001e98cb18b20;
L_000001e98cbb97b0 .arith/sum 5, L_000001e98cbb8450, L_000001e98cbba328;
L_000001e98cbb9a30 .part L_000001e98cbb97b0, 4, 1;
L_000001e98cbb8310 .cmp/eq 4, v000001e98cbb4f70_0, v000001e98cbb5e70_0;
S_000001e98cabc640 .scope module, "contador_m" "contador_m" 5 57, 7 19 0, S_000001e98cac00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "zera_as";
    .port_info 2 /INPUT 1 "zera_s";
    .port_info 3 /INPUT 1 "conta";
    .port_info 4 /OUTPUT 4 "Q";
    .port_info 5 /OUTPUT 1 "fim";
    .port_info 6 /OUTPUT 1 "meio";
P_000001e98cbb3d60 .param/l "M" 0 7 19, +C4<00000000000000000000000000010000>;
P_000001e98cbb3d98 .param/l "N" 0 7 19, +C4<00000000000000000000000000000100>;
v000001e98cb12080_0 .var "Q", 3 0;
v000001e98cb12120_0 .net "clock", 0 0, v000001e98cbb7c00_0;  alias, 1 drivers
v000001e98cb12bc0_0 .net "conta", 0 0, v000001e98cbb4070_0;  alias, 1 drivers
v000001e98cb12c60_0 .var "fim", 0 0;
v000001e98cb123a0_0 .var "meio", 0 0;
v000001e98cb12440_0 .net "zera_as", 0 0, v000001e98cbb7de0_0;  alias, 1 drivers
L_000001e98cbba0a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cb13200_0 .net "zera_s", 0 0, L_000001e98cbba0a0;  1 drivers
E_000001e98cb1c470 .event anyedge, v000001e98cb12080_0;
E_000001e98cb1c970 .event posedge, v000001e98cb12440_0, v000001e98cb12120_0;
S_000001e98cabc7d0 .scope module, "edge_detector" "edge_detector" 5 49, 8 21 0, S_000001e98cac00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "sinal";
    .port_info 3 /OUTPUT 1 "pulso";
L_000001e98cb18ce0 .functor NOT 1, v000001e98cbb4930_0, C4<0>, C4<0>, C4<0>;
L_000001e98cb18e30 .functor AND 1, L_000001e98cb18ce0, v000001e98cbb53d0_0, C4<1>, C4<1>;
v000001e98caff9b0_0 .net *"_ivl_0", 0 0, L_000001e98cb18ce0;  1 drivers
v000001e98caff4b0_0 .net "clock", 0 0, v000001e98cbb7c00_0;  alias, 1 drivers
v000001e98cbb5510_0 .net "pulso", 0 0, L_000001e98cb18e30;  alias, 1 drivers
v000001e98cbb53d0_0 .var "reg0", 0 0;
v000001e98cbb4930_0 .var "reg1", 0 0;
L_000001e98cbba058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e98cbb5330_0 .net "reset", 0 0, L_000001e98cbba058;  1 drivers
v000001e98cbb5650_0 .net "sinal", 0 0, L_000001e98cb18880;  alias, 1 drivers
E_000001e98cb1cc30 .event posedge, v000001e98cbb5330_0, v000001e98cb12120_0;
S_000001e98cb8c9e0 .scope module, "mem" "sync_rom_16x4" 5 67, 9 13 0, S_000001e98cac00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /OUTPUT 4 "data_out";
v000001e98cbb5dd0_0 .net "address", 3 0, v000001e98cb12080_0;  alias, 1 drivers
v000001e98cbb51f0_0 .net "clock", 0 0, v000001e98cbb7c00_0;  alias, 1 drivers
v000001e98cbb4f70_0 .var "data_out", 3 0;
E_000001e98cb1d1f0 .event posedge, v000001e98cb12120_0;
S_000001e98cb8cb70 .scope module, "reg1" "registrador_4" 5 73, 10 13 0, S_000001e98cac00a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v000001e98cbb4110_0 .net "D", 3 0, v000001e98cbb7ac0_0;  alias, 1 drivers
v000001e98cbb5e70_0 .var "IQ", 3 0;
v000001e98cbb4ed0_0 .net "Q", 3 0, v000001e98cbb5e70_0;  alias, 1 drivers
v000001e98cbb4a70_0 .net "clear", 0 0, v000001e98cbb6120_0;  alias, 1 drivers
v000001e98cbb4e30_0 .net "clock", 0 0, v000001e98cbb7c00_0;  alias, 1 drivers
v000001e98cbb5150_0 .net "enable", 0 0, v000001e98cbb7b60_0;  alias, 1 drivers
E_000001e98cb1c4f0 .event posedge, v000001e98cbb4a70_0, v000001e98cb12120_0;
S_000001e98caaa800 .scope module, "uc" "unidade_controle" 3 69, 11 15 0, S_000001e98cac50f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "iniciar";
    .port_info 3 /INPUT 1 "fim";
    .port_info 4 /INPUT 1 "jogada";
    .port_info 5 /INPUT 1 "igual";
    .port_info 6 /OUTPUT 1 "zeraC";
    .port_info 7 /OUTPUT 1 "contaC";
    .port_info 8 /OUTPUT 1 "zeraR";
    .port_info 9 /OUTPUT 1 "registraR";
    .port_info 10 /OUTPUT 1 "acertou";
    .port_info 11 /OUTPUT 1 "errou";
    .port_info 12 /OUTPUT 1 "pronto";
    .port_info 13 /OUTPUT 4 "db_estado";
P_000001e98caaa990 .param/l "compara_jogada" 0 11 36, C4<0100>;
P_000001e98caaa9c8 .param/l "espera_jogada" 0 11 34, C4<0010>;
P_000001e98caaaa00 .param/l "final_com_acertos" 0 11 38, C4<0110>;
P_000001e98caaaa38 .param/l "final_com_erro" 0 11 39, C4<0111>;
P_000001e98caaaa70 .param/l "inicial" 0 11 32, C4<0000>;
P_000001e98caaaaa8 .param/l "inicializa_elementos" 0 11 33, C4<0001>;
P_000001e98caaaae0 .param/l "passa_prox_jogada" 0 11 37, C4<0101>;
P_000001e98caaab18 .param/l "registra_jogada" 0 11 35, C4<0011>;
v000001e98cbb5f10_0 .var "Eatual", 3 0;
v000001e98cbb4430_0 .var "Eprox", 3 0;
v000001e98cbb5c90_0 .var "acertou", 0 0;
v000001e98cbb4250_0 .net "clock", 0 0, v000001e98cbb7c00_0;  alias, 1 drivers
v000001e98cbb4070_0 .var "contaC", 0 0;
v000001e98cbb42f0_0 .var "db_estado", 3 0;
v000001e98cbb49d0_0 .var "errou", 0 0;
v000001e98cbb44d0_0 .net "fim", 0 0, v000001e98cb12c60_0;  alias, 1 drivers
v000001e98cbb4610_0 .net "igual", 0 0, L_000001e98cb18ea0;  alias, 1 drivers
v000001e98cbb4b10_0 .net "iniciar", 0 0, v000001e98cbb6080_0;  alias, 1 drivers
v000001e98cbb4bb0_0 .net "jogada", 0 0, L_000001e98cb18e30;  alias, 1 drivers
v000001e98cbb4cf0_0 .var "pronto", 0 0;
v000001e98cbb7b60_0 .var "registraR", 0 0;
v000001e98cbb66c0_0 .net "reset", 0 0, v000001e98cbb75c0_0;  alias, 1 drivers
v000001e98cbb7de0_0 .var "zeraC", 0 0;
v000001e98cbb6120_0 .var "zeraR", 0 0;
E_000001e98cb1d370 .event anyedge, v000001e98cbb5f10_0;
E_000001e98cb1cd30/0 .event anyedge, v000001e98cbb5f10_0, v000001e98cbb4b10_0, v000001e98cbb5510_0, v000001e98cbb5a10_0;
E_000001e98cb1cd30/1 .event anyedge, v000001e98cb12c60_0;
E_000001e98cb1cd30 .event/or E_000001e98cb1cd30/0, E_000001e98cb1cd30/1;
E_000001e98cb1d2b0 .event posedge, v000001e98cbb66c0_0, v000001e98cb12120_0;
S_000001e98cac4f60 .scope module, "contador_163" "contador_163" 12 16;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "ent";
    .port_info 4 /INPUT 1 "enp";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "rco";
o000001e98cb251b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000001e98cbb7660_0 .net "D", 3 0, o000001e98cb251b8;  0 drivers
v000001e98cbb8590_0 .var "Q", 3 0;
o000001e98cb25218 .functor BUFZ 1, C4<z>; HiZ drive
v000001e98cbb9d50_0 .net "clock", 0 0, o000001e98cb25218;  0 drivers
o000001e98cb25248 .functor BUFZ 1, C4<z>; HiZ drive
v000001e98cbb9ad0_0 .net "clr", 0 0, o000001e98cb25248;  0 drivers
o000001e98cb25278 .functor BUFZ 1, C4<z>; HiZ drive
v000001e98cbb98f0_0 .net "enp", 0 0, o000001e98cb25278;  0 drivers
o000001e98cb252a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e98cbb8810_0 .net "ent", 0 0, o000001e98cb252a8;  0 drivers
o000001e98cb252d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e98cbb8630_0 .net "ld", 0 0, o000001e98cb252d8;  0 drivers
v000001e98cbb9710_0 .var "rco", 0 0;
E_000001e98cb1c7f0 .event anyedge, v000001e98cbb8810_0, v000001e98cbb8590_0;
E_000001e98cb1c530 .event posedge, v000001e98cbb9d50_0;
    .scope S_000001e98cabc7d0;
T_0 ;
    %wait E_000001e98cb1cc30;
    %load/vec4 v000001e98cbb5330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e98cbb53d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e98cbb4930_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e98caff4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001e98cbb5650_0;
    %assign/vec4 v000001e98cbb53d0_0, 0;
    %load/vec4 v000001e98cbb53d0_0;
    %assign/vec4 v000001e98cbb4930_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001e98cabc640;
T_1 ;
    %wait E_000001e98cb1c970;
    %load/vec4 v000001e98cb12440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e98cb12080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e98cb12120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001e98cb13200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e98cb12080_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000001e98cb12bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001e98cb12080_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e98cb12080_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001e98cb12080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e98cb12080_0, 0;
T_1.9 ;
T_1.6 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e98cabc640;
T_2 ;
    %wait E_000001e98cb1c470;
    %load/vec4 v000001e98cb12080_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cb12c60_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cb12c60_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e98cabc640;
T_3 ;
    %wait E_000001e98cb1c470;
    %load/vec4 v000001e98cb12080_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cb123a0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cb123a0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e98cb8c9e0;
T_4 ;
    %wait E_000001e98cb1d1f0;
    %load/vec4 v000001e98cbb5dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb4f70_0, 0, 4;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e98cb8cb70;
T_5 ;
    %wait E_000001e98cb1c4f0;
    %load/vec4 v000001e98cbb4a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e98cbb5e70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001e98cbb5150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001e98cbb4110_0;
    %assign/vec4 v000001e98cbb5e70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001e98caaa800;
T_6 ;
    %wait E_000001e98cb1d2b0;
    %load/vec4 v000001e98cbb66c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e98cbb5f10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001e98cbb4430_0;
    %assign/vec4 v000001e98cbb5f10_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e98caaa800;
T_7 ;
    %wait E_000001e98cb1cd30;
    %load/vec4 v000001e98cbb5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v000001e98cbb4b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v000001e98cbb4bb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v000001e98cbb4610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %load/vec4 v000001e98cbb44d0_0;
    %flag_set/vec4 9;
    %jmp/0 T_7.16, 9;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_7.17, 9;
T_7.16 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_7.17, 9;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000001e98cbb4b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.18, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_7.19, 8;
T_7.18 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_7.19, 8;
 ; End of false expr.
    %blend;
T_7.19;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000001e98cbb4b10_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v000001e98cbb4430_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e98caaa800;
T_8 ;
    %wait E_000001e98cb1d370;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_8.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_8.2;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v000001e98cbb7de0_0, 0, 1;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 0, 0, 4;
    %jmp/1 T_8.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
T_8.5;
    %flag_mov 8, 4;
    %jmp/0 T_8.3, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.4, 8;
T_8.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.4, 8;
 ; End of false expr.
    %blend;
T_8.4;
    %store/vec4 v000001e98cbb6120_0, 0, 1;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v000001e98cbb7b60_0, 0, 1;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v000001e98cbb4070_0, 0, 1;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 6, 0, 4;
    %jmp/1 T_8.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 7, 0, 4;
    %flag_or 4, 8;
T_8.12;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v000001e98cbb4cf0_0, 0, 1;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 6, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v000001e98cbb5c90_0, 0, 1;
    %load/vec4 v000001e98cbb5f10_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_8.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %store/vec4 v000001e98cbb49d0_0, 0, 1;
    %load/vec4 v000001e98cbb5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.18 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.20 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.21 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.22 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.23 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e98cbb42f0_0, 0, 4;
    %jmp T_8.26;
T_8.26 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e98cab23d0;
T_9 ;
    %wait E_000001e98cb1d330;
    %load/vec4 v000001e98cb13520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001e98cb13020_0, 0, 7;
    %jmp T_9.17;
T_9.17 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e98cab2560;
T_10 ;
    %wait E_000001e98cb1c9f0;
    %load/vec4 v000001e98cb12e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001e98cb12940_0, 0, 7;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e98cab5be0;
T_11 ;
    %wait E_000001e98cb1c5f0;
    %load/vec4 v000001e98cb12a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001e98cb13480_0, 0, 7;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e98cab5d70;
T_12 ;
    %wait E_000001e98cb1d130;
    %load/vec4 v000001e98cb12620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001e98cb135c0_0, 0, 7;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e98cb13e60;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cbb7c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb75c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb6080_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_000001e98cb13e60;
T_14 ;
    %delay 10, 0;
    %load/vec4 v000001e98cbb7c00_0;
    %inv;
    %store/vec4 v000001e98cbb7c00_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e98cb13e60;
T_15 ;
    %vpi_call 2 74 "$display", "Inicio da simulacao" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cbb7c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb75c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb6080_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cbb75c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb75c0_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cbb6080_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb6080_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cbb6080_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb6080_0, 0, 1;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 18, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %wait E_000001e98cb1c7b0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb7ac0_0, 0, 4;
    %delay 200, 0;
    %delay 200, 0;
    %pushi/vec4 99, 0, 32;
    %store/vec4 v000001e98cbb6bc0_0, 0, 32;
    %delay 100, 0;
    %vpi_call 2 344 "$display", "Fim da simulacao" {0 0 0};
    %vpi_call 2 345 "$stop" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001e98cac4f60;
T_16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e98cbb8590_0, 0, 4;
    %end;
    .thread T_16;
    .scope S_000001e98cac4f60;
T_17 ;
    %wait E_000001e98cb1c530;
    %load/vec4 v000001e98cbb9ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e98cbb8590_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e98cbb8630_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001e98cbb7660_0;
    %assign/vec4 v000001e98cbb8590_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000001e98cbb8810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.6, 9;
    %load/vec4 v000001e98cbb98f0_0;
    %and;
T_17.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000001e98cbb8590_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e98cbb8590_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v000001e98cbb8590_0;
    %assign/vec4 v000001e98cbb8590_0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e98cac4f60;
T_18 ;
    %wait E_000001e98cb1c7f0;
    %load/vec4 v000001e98cbb8810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v000001e98cbb8590_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e98cbb9710_0, 0, 1;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e98cbb9710_0, 0, 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "circuito_exp5_tb.v";
    "circuito_exp5.v";
    "modulos/hexa7seg.v";
    "fluxo_dados.v";
    "modulos/comparador_85.v";
    "modulos/contador_m.v";
    "modulos/edge_detector.v";
    "modulos/sync_rom_16x4.v";
    "modulos/registrador_4.v";
    "unidade_controle.v";
    "modulos/contador_163.v";
