<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='339'/>
<inh f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='189' c='llvm::MCRegisterInfo::DiffListIterator'/>
<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='634' ll='645'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='650' c='_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='781'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='790' c='_ZN4llvm18MCRegAliasIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='812' c='_ZN4llvm18MCRegAliasIterator7advanceEv'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='819' c='_ZN4llvm18MCRegAliasIterator7advanceEv'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='632'>/// MCSuperRegIterator enumerates all super-registers of Reg.
/// If IncludeSelf is set, Reg itself is included in the list.</doc>
<fun r='_ZN4llvm18MCSuperRegIteratorC1Ev'/>
<fun r='_ZN4llvm18MCSuperRegIteratorC1ENS_10MCRegisterEPKNS_14MCRegisterInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='120' c='_ZN4llvm15DwarfExpression13addMachineRegERKNS_18TargetRegisterInfoENS_8RegisterEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='233' c='_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='306' c='_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/LiveDebugValues/InstrRefBasedImpl.cpp' l='1817' c='_ZN12_GLOBAL__N_116InstrRefBasedLDV11performCopyEN4llvm8RegisterES2_'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='288' c='_ZN4llvm13LiveIntervals19computeRegUnitRangeERNS_9LiveRangeEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='307' c='_ZN4llvm13LiveIntervals19computeRegUnitRangeERNS_9LiveRangeEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='263' c='_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='436' c='_ZN4llvm13LiveVariables13HandleRegMaskERKNS_14MachineOperandE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='646' c='_ZNK4llvm19MachineRegisterInfo17isReservedRegUnitEj'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='100' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='180' c='_ZL14getDwarfRegNumjPKN4llvm18TargetRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='81' c='_ZNK4llvm18TargetRegisterInfo13markSuperRegsERNS_9BitVectorENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='92' c='_ZNK4llvm18TargetRegisterInfo23checkAllSuperRegsMarkedERKNS_9BitVectorENS_8ArrayRefItEE'/>
<size>16</size>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='26' c='_ZNK4llvm14MCRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_15MCRegisterClassE'/>
<size>16</size>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='224' c='_ZN4llvm3mca12RegisterFile16addRegisterWriteENS0_8WriteRefENS_15MutableArrayRefIjEE'/>
<use f='llvm/llvm/lib/MCA/HardwareUnits/RegisterFile.cpp' l='275' c='_ZN4llvm3mca12RegisterFile19removeRegisterWriteERKNS0_10WriteStateENS_15MutableArrayRefIjEE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='292' c='_ZN4llvm13ARMAsmPrinter15PrintAsmOperandEPKNS_12MachineInstrEjPKcRNS_11raw_ostreamE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='311' c='_ZL12getPairedGPRtbPKN4llvm14MCRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/BPF/BPFMIChecking.cpp' l='147' c='_ZN12_GLOBAL__N_111hasLiveDefsERKN4llvm12MachineInstrEPKNS0_18TargetRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonAsmPrinter.cpp' l='69' c='_ZL22getHexagonRegisterPairjPKN4llvm14MCRegisterInfoE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1639' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1654' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1678' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4232' c='_ZNK4llvm16HexagonInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4243' c='_ZNK4llvm16HexagonInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='393' c='_ZNK4llvm19SystemZRegisterInfo14shouldCoalesceEPNS_12MachineInstrEPKNS_19TargetRegisterClassEjS5_jS5_RNS_13LiveIntervalsE'/>
<size>16</size>
