

================================================================
== Synthesis Summary Report of 'activation_accelerator'
================================================================
+ General Information: 
    * Date:           Sun Oct 12 09:48:22 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        activation_accelerator
    * Solution:       baseline (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+---------+------------+-------------+-----+
    |                        Modules                       |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |            |         |            |             |     |
    |                        & Loops                       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|    BRAM    |   DSP   |     FF     |     LUT     | URAM|
    +------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+---------+------------+-------------+-----+
    |+ activation_accelerator                              |  Timing|  -0.37|        -|          -|         -|        -|      -|        no|  394 (136%)|  34 (2%)|  13185 (5%)|  22410 (19%)|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_18  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_17  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_16  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_15  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_13  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_14  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    35 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_12  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_1   |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    34 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_145_11  |       -|   4.83|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|    35 (~0%)|     74 (~0%)|    -|
    |  o VITIS_LOOP_145_1                                  |       -|   7.30|    32768|  3.277e+05|         2|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_409_4   |       -|   0.00|    32771|  3.277e+05|         -|    32771|      -|        no|           -|        -|    39 (~0%)|    105 (~0%)|    -|
    |  o VITIS_LOOP_409_4                                  |       -|   7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_186_1   |       -|   0.44|    98308|  9.831e+05|         -|    98308|      -|        no|           -|        -|   103 (~0%)|    141 (~0%)|    -|
    |  o VITIS_LOOP_186_1                                  |      II|   7.30|    98306|  9.831e+05|         6|        3|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_191_2   |       -|   0.28|    98315|  9.832e+05|         -|    98315|      -|        no|           -|        -|   237 (~0%)|    251 (~0%)|    -|
    |  o VITIS_LOOP_191_2                                  |      II|   7.30|    98313|  9.831e+05|        13|        3|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_197_3   |       -|   0.24|    32784|  3.278e+05|         -|    32784|      -|        no|           -|        -|   501 (~0%)|    254 (~0%)|    -|
    |  o VITIS_LOOP_197_3                                  |       -|   7.30|    32782|  3.278e+05|        16|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_171_1   |       -|   0.28|    98311|  9.831e+05|         -|    98311|      -|        no|           -|        -|   124 (~0%)|    141 (~0%)|    -|
    |  o VITIS_LOOP_171_1                                  |      II|   7.30|    98309|  9.831e+05|         9|        3|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_176_2   |       -|   0.24|    32780|  3.278e+05|         -|    32780|      -|        no|           -|        -|   461 (~0%)|    254 (~0%)|    -|
    |  o VITIS_LOOP_176_2                                  |       -|   7.30|    32778|  3.278e+05|        12|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_160_1   |       -|   0.24|    32794|  3.279e+05|         -|    32794|      -|        no|           -|        -|   649 (~0%)|    319 (~0%)|    -|
    |  o VITIS_LOOP_160_1                                  |       -|   7.30|    32792|  3.279e+05|        26|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_152_1   |       -|   0.24|    32791|  3.279e+05|         -|    32791|      -|        no|           -|        -|   515 (~0%)|    287 (~0%)|    -|
    |  o VITIS_LOOP_152_1                                  |       -|   7.30|    32789|  3.279e+05|        23|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_324_1   |       -|   0.28|    32774|  3.277e+05|         -|    32774|      -|        no|           -|        -|   205 (~0%)|    126 (~0%)|    -|
    |  o VITIS_LOOP_324_1                                  |       -|   7.30|    32772|  3.277e+05|         6|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_326_2   |       -|   3.28|    32770|  3.277e+05|         -|    32770|      -|        no|           -|        -|   118 (~0%)|    186 (~0%)|    -|
    |  o VITIS_LOOP_326_2                                  |       -|   7.30|    32768|  3.277e+05|         3|        1|  32767|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_329_3   |       -|   0.44|    98321|  9.832e+05|         -|    98321|      -|        no|           -|        -|   305 (~0%)|    301 (~0%)|    -|
    |  o VITIS_LOOP_329_3                                  |      II|   7.30|    98319|  9.832e+05|        19|        3|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_333_4   |       -|   0.24|    32780|  3.278e+05|         -|    32780|      -|        no|           -|        -|   230 (~0%)|    138 (~0%)|    -|
    |  o VITIS_LOOP_333_4                                  |       -|   7.30|    32778|  3.278e+05|        12|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + float_safe_softmax                                 |  Timing|  -0.37|    49318|  4.932e+05|         -|    49318|      -|        no|    64 (22%)|  13 (1%)|   4317 (1%)|    7079 (6%)|    -|
    |  + float_safe_softmax_Pipeline_find_max_blocks       |       -|   1.00|    32771|  3.277e+05|         -|    32771|      -|        no|           -|        -|   588 (~0%)|    1231 (1%)|    -|
    |   o find_max_blocks                                  |      II|   7.30|    32769|  3.277e+05|        10|        8|   4096|       yes|           -|        -|           -|            -|    -|
    |  + float_safe_softmax_Pipeline_exp_and_bucket        |  Timing|  -0.37|    12305|  1.230e+05|         -|    12305|      -|        no|           -|  13 (1%)|   3027 (1%)|    4242 (3%)|    -|
    |   o exp_and_bucket                                   |      II|   7.30|    12303|  1.230e+05|        19|        3|   4096|       yes|           -|        -|           -|            -|    -|
    |  + float_safe_softmax_Pipeline_normalize_blocks      |       -|   0.24|     4108|  4.108e+04|         -|     4108|      -|        no|           -|        -|   500 (~0%)|    106 (~0%)|    -|
    |   o normalize_blocks                                 |       -|   7.30|     4106|  4.106e+04|        12|        1|   4096|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_206_1   |       -|   0.86|    32775|  3.278e+05|         -|    32775|      -|        no|           -|        -|   483 (~0%)|    254 (~0%)|    -|
    |  o VITIS_LOOP_206_1                                  |       -|   7.30|    32773|  3.277e+05|         7|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_368_3   |       -|   0.47|        -|          -|         -|        -|      -|        no|           -|        -|   173 (~0%)|    979 (~0%)|    -|
    |  o VITIS_LOOP_368_3                                  |       -|   7.30|        -|          -|         -|        -|      -|        no|           -|        -|           -|            -|    -|
    |   + bf16add                                          |       -|   0.47|        -|          -|         -|        -|      -|        no|           -|        -|    88 (~0%)|    903 (~0%)|    -|
    |    o VITIS_LOOP_87_1                                 |       -|   7.30|        -|          -|         1|        -|      -|        no|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_355_1   |       -|   0.00|    32771|  3.277e+05|         -|    32771|      -|        no|           -|        -|    69 (~0%)|     85 (~0%)|    -|
    |  o VITIS_LOOP_355_1                                  |       -|   7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|           -|        -|           -|            -|    -|
    | + activation_accelerator_Pipeline_VITIS_LOOP_358_2   |       -|   0.00|    32771|  3.277e+05|         -|    32771|      -|        no|           -|        -|    69 (~0%)|     85 (~0%)|    -|
    |  o VITIS_LOOP_358_2                                  |       -|   7.30|    32769|  3.277e+05|         3|        1|  32768|       yes|           -|        -|           -|            -|    -|
    +------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+------------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem2 | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | in0_1    | 0x10   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in0_2    | 0x14   | 32    | W      | Data signal of in0               |                                                                      |
| s_axi_control | in1_1    | 0x1c   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | in1_2    | 0x20   | 32    | W      | Data signal of in1               |                                                                      |
| s_axi_control | out_r_1  | 0x28   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | out_r_2  | 0x2c   | 32    | W      | Data signal of out_r             |                                                                      |
| s_axi_control | stage    | 0x34   | 32    | W      | Data signal of stage             |                                                                      |
| s_axi_control | config_r | 0x3c   | 32    | W      | Data signal of config_r          |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| in0      | in        | unsigned short* |
| in1      | in        | unsigned short* |
| out      | out       | unsigned short* |
| stage    | in        | int             |
| config   | in        | int             |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+---------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                         |
+----------+---------------+-----------+----------+---------------------------------+
| in0      | m_axi_gmem0   | interface |          |                                 |
| in0      | s_axi_control | register  | offset   | name=in0_1 offset=0x10 range=32 |
| in0      | s_axi_control | register  | offset   | name=in0_2 offset=0x14 range=32 |
| in1      | m_axi_gmem1   | interface |          |                                 |
| in1      | s_axi_control | register  | offset   | name=in1_1 offset=0x1c range=32 |
| in1      | s_axi_control | register  | offset   | name=in1_2 offset=0x20 range=32 |
| out      | m_axi_gmem2   | interface |          |                                 |
| out      | s_axi_control | interface | offset   |                                 |
| stage    | s_axi_control | register  |          | name=stage offset=0x34 range=32 |
| config   | s_axi_control | interface |          |                                 |
+----------+---------------+-----------+----------+---------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+------------------+-----------+--------+-------+-----------------------------------+
| HW Interface | Loop             | Direction | Length | Width | Location                          |
+--------------+------------------+-----------+--------+-------+-----------------------------------+
| m_axi_gmem0  | VITIS_LOOP_355_1 | read      | 32768  | 16    | activation_accelerator.cpp:355:27 |
| m_axi_gmem1  | VITIS_LOOP_358_2 | read      | 32768  | 16    | activation_accelerator.cpp:358:27 |
| m_axi_gmem2  | VITIS_LOOP_409_4 | write     | 32768  | 16    | activation_accelerator.cpp:409:27 |
+--------------+------------------+-----------+--------+-------+-----------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| HW Interface | Variable | Loop             | Problem                                                                                               | Resolution | Location                          |
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+
| m_axi_gmem1  | in1      | VITIS_LOOP_358_2 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:358:27 |
| m_axi_gmem0  | in0      | VITIS_LOOP_355_1 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:355:27 |
| m_axi_gmem2  | out      | VITIS_LOOP_409_4 | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | activation_accelerator.cpp:409:27 |
+--------------+----------+------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+
| Name                                                 | DSP | Pragma | Variable          | Op    | Impl    | Latency |
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+
| + activation_accelerator                             | 34  |        |                   |       |         |         |
|   fmul_32ns_32ns_32_3_max_dsp_1_U301                 | 3   |        | mean              | fmul  | maxdsp  | 2       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U301                 | 3   |        | var               | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U300            | 2   |        | x_assign_s        | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U302                 | -   |        | stddev            | fsqrt | fabric  | 7       |
|   fcmp_32ns_32ns_1_2_no_dsp_1_U308                   | 3   |        | mean_sq           | fmul  | maxdsp  | 2       |
|   faddfsub_32ns_32ns_32_4_full_dsp_1_U300            | 2   |        | x_assign_9        | fadd  | fulldsp | 3       |
|   fsqrt_32ns_32ns_32_8_no_dsp_1_U302                 | -   |        | rms               | fsqrt | fabric  | 7       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_18 | 0   |        |                   |       |         |         |
|    add_ln145_fu_133_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_17 | 0   |        |                   |       |         |         |
|    add_ln145_fu_133_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_16 | 0   |        |                   |       |         |         |
|    add_ln145_fu_133_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_15 | 0   |        |                   |       |         |         |
|    add_ln145_fu_133_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_13 | 0   |        |                   |       |         |         |
|    add_ln145_fu_133_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_14 | 0   |        |                   |       |         |         |
|    add_ln145_fu_76_p2                                | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_12 | 0   |        |                   |       |         |         |
|    add_ln145_fu_133_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_1  | 0   |        |                   |       |         |         |
|    add_ln145_fu_133_p2                               | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_145_11 | 0   |        |                   |       |         |         |
|    add_ln145_fu_76_p2                                | -   |        | add_ln145         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_409_4  | 0   |        |                   |       |         |         |
|    add_ln409_fu_162_p2                               | -   |        | add_ln409         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_186_1  | 0   |        |                   |       |         |         |
|    add_ln186_fu_156_p2                               | -   |        | add_ln186         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_191_2  | 0   |        |                   |       |         |         |
|    add_ln191_fu_170_p2                               | -   |        | add_ln191         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_197_3  | 0   |        |                   |       |         |         |
|    add_ln197_fu_206_p2                               | -   |        | add_ln197         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_171_1  | 0   |        |                   |       |         |         |
|    add_ln171_fu_142_p2                               | -   |        | add_ln171         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_176_2  | 0   |        |                   |       |         |         |
|    add_ln176_fu_194_p2                               | -   |        | add_ln176         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_160_1  | 0   |        |                   |       |         |         |
|    add_ln160_fu_205_p2                               | -   |        | add_ln160         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_152_1  | 0   |        |                   |       |         |         |
|    add_ln152_fu_201_p2                               | -   |        | add_ln152         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_324_1  | 0   |        |                   |       |         |         |
|    add_ln324_fu_146_p2                               | -   |        | add_ln324         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_326_2  | 0   |        |                   |       |         |         |
|    add_ln326_fu_107_p2                               | -   |        | add_ln326         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_329_3  | 0   |        |                   |       |         |         |
|    add_ln329_fu_206_p2                               | -   |        | add_ln329         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_333_4  | 0   |        |                   |       |         |         |
|    add_ln333_fu_151_p2                               | -   |        | add_ln333         | add   | fabric  | 0       |
|  + float_safe_softmax                                | 13  |        |                   |       |         |         |
|   + float_safe_softmax_Pipeline_find_max_blocks      | 0   |        |                   |       |         |         |
|     add_ln252_fu_245_p2                              | -   |        | add_ln252         | add   | fabric  | 0       |
|     add_ln254_fu_266_p2                              | -   |        | add_ln254         | add   | fabric  | 0       |
|     add_ln252_1_fu_277_p2                            | -   |        | add_ln252_1       | add   | fabric  | 0       |
|     add_ln252_2_fu_298_p2                            | -   |        | add_ln252_2       | add   | fabric  | 0       |
|     add_ln252_3_fu_429_p2                            | -   |        | add_ln252_3       | add   | fabric  | 0       |
|     add_ln254_1_fu_319_p2                            | -   |        | add_ln254_1       | add   | fabric  | 0       |
|     add_ln245_fu_340_p2                              | -   |        | add_ln245         | add   | fabric  | 0       |
|   + float_safe_softmax_Pipeline_exp_and_bucket       | 13  |        |                   |       |         |         |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U162          | 2   |        | x_assign_2        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168              | 7   |        | ex_2              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U163          | 2   |        | x_assign_3        | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U164          | 2   |        | x_assign_4        | fsub  | fulldsp | 3       |
|     fexp_32ns_32ns_32_8_full_dsp_1_U168              | 7   |        | ex_5              | fexp  | fulldsp | 7       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U162          | 2   |        | x_assign_7        | fsub  | fulldsp | 3       |
|     fadd_32ns_32ns_32_4_no_dsp_1_U165                | -   |        | partial_32        | fadd  | fabric  | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U163          | 2   |        | partial_33        | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U164          | 2   |        | partial_34        | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U162          | 2   |        | partial_37        | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U163          | 2   |        | partial_38        | fsub  | fulldsp | 3       |
|     faddfsub_32ns_32ns_32_4_full_dsp_1_U164          | 2   |        | partial_39        | fsub  | fulldsp | 3       |
|     add_ln273_fu_1036_p2                             | -   |        | add_ln273         | add   | fabric  | 0       |
|   + float_safe_softmax_Pipeline_normalize_blocks     | 0   |        |                   |       |         |         |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U233                | -   |        | y_2               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U234                | -   |        | y_3               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U235                | -   |        | y_4               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U236                | -   |        | y_5               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U237                | -   |        | y_6               | fdiv  | fabric  | 8       |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U238                | -   |        | y_7               | fdiv  | fabric  | 8       |
|     add_ln304_fu_374_p2                              | -   |        | add_ln304         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_206_1  | 0   |        |                   |       |         |         |
|    add_ln206_fu_199_p2                               | -   |        | add_ln206         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_368_3  | 0   |        |                   |       |         |         |
|    add_ln368_fu_156_p2                               | -   |        | add_ln368         | add   | fabric  | 0       |
|   + bf16add                                          | 0   |        |                   |       |         |         |
|     sub_ln55_fu_353_p2                               | -   |        | sub_ln55          | sub   | fabric  | 0       |
|     sub_ln58_fu_379_p2                               | -   |        | sub_ln58          | sub   | fabric  | 0       |
|     result_mantissa_fu_457_p2                        | -   |        | result_mantissa   | add   | fabric  | 0       |
|     result_mantissa_1_fu_479_p2                      | -   |        | result_mantissa_1 | sub   | fabric  | 0       |
|     result_mantissa_3_fu_485_p2                      | -   |        | result_mantissa_3 | sub   | fabric  | 0       |
|     max_exp_11_fu_615_p2                             | -   |        | max_exp_11        | add   | fabric  | 0       |
|     max_exp_12_fu_664_p2                             | -   |        | max_exp_12        | add   | fabric  | 0       |
|     result_mantissa_8_fu_704_p2                      | -   |        | result_mantissa_8 | add   | fabric  | 0       |
|     max_exp_14_fu_776_p2                             | -   |        | max_exp_14        | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_355_1  | 0   |        |                   |       |         |         |
|    add_ln355_fu_104_p2                               | -   |        | add_ln355         | add   | fabric  | 0       |
|  + activation_accelerator_Pipeline_VITIS_LOOP_358_2  | 0   |        |                   |       |         |         |
|    add_ln358_fu_104_p2                               | -   |        | add_ln358         | add   | fabric  | 0       |
+------------------------------------------------------+-----+--------+-------------------+-------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| Name                                                                            | BRAM | URAM | Pragma | Variable                                                                    | Storage | Impl | Latency |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+
| + activation_accelerator                                                        | 394  | 0    |        |                                                                             |         |      |         |
|   x_mask_U                                                                      | 58   | -    |        | x_mask                                                                      | ram_1p  | auto | 1       |
|   exp_x_U                                                                       | 58   | -    |        | exp_x                                                                       | ram_1p  | auto | 1       |
|   fdiv_32ns_32ns_32_9_no_dsp_1_U305                                             | 16   | -    |        | x                                                                           | ram_s2p | auto | 1       |
|   x_2_U                                                                         | 16   | -    |        | x_2                                                                         | ram_s2p | auto | 1       |
|   x_4_U                                                                         | 16   | -    |        | x_4                                                                         | ram_s2p | auto | 1       |
|   x_6_U                                                                         | 16   | -    |        | x_6                                                                         | ram_s2p | auto | 1       |
|   y_U                                                                           | 58   | -    |        | y                                                                           | ram_1p  | auto | 1       |
|   buf0_U                                                                        | 30   | -    |        | buf0                                                                        | ram_1p  | auto | 1       |
|   buf1_U                                                                        | 30   | -    |        | buf1                                                                        | ram_1p  | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U | 8    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U | 8    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U | 8    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | ram_t2p | auto | 1       |
|   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U   | 8    | -    |        | activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i   | ram_t2p | auto | 1       |
|  + float_safe_softmax                                                           | 64   | 0    |        |                                                                             |         |      |         |
|    exp_x_U                                                                      | 8    | -    | yes    | exp_x                                                                       | ram_1p  | bram | 1       |
|    exp_x_1_U                                                                    | 8    | -    | yes    | exp_x_1                                                                     | ram_1p  | bram | 1       |
|    exp_x_2_U                                                                    | 8    | -    | yes    | exp_x_2                                                                     | ram_1p  | bram | 1       |
|    exp_x_3_U                                                                    | 8    | -    | yes    | exp_x_3                                                                     | ram_1p  | bram | 1       |
|    exp_x_4_U                                                                    | 8    | -    | yes    | exp_x_4                                                                     | ram_1p  | bram | 1       |
|    exp_x_5_U                                                                    | 8    | -    | yes    | exp_x_5                                                                     | ram_1p  | bram | 1       |
|    exp_x_6_U                                                                    | 8    | -    | yes    | exp_x_6                                                                     | ram_1p  | bram | 1       |
|    exp_x_7_U                                                                    | 8    | -    | yes    | exp_x_7                                                                     | ram_1p  | bram | 1       |
+---------------------------------------------------------------------------------+------+------+--------+-----------------------------------------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+------------------------------------------------------+------------------------------------------------------------------+
| Type            | Options                                              | Location                                                         |
+-----------------+------------------------------------------------------+------------------------------------------------------------------+
| inline          | off                                                  | activation_accelerator.cpp:231 in float_safe_softmax             |
| bind_storage    | variable=exp_x type=ram_1p impl=bram                 | activation_accelerator.cpp:238 in float_safe_softmax, exp_x      |
| dependence      | variable=exp_x inter false                           | activation_accelerator.cpp:239 in float_safe_softmax, exp_x      |
| array_partition | variable=exp_x cyclic factor=UF dim=1                | activation_accelerator.cpp:240 in float_safe_softmax, exp_x      |
| pipeline        | II=1                                                 | activation_accelerator.cpp:246 in float_safe_softmax             |
| array_partition | variable=blk complete                                | activation_accelerator.cpp:248 in float_safe_softmax, blk        |
| unroll          |                                                      | activation_accelerator.cpp:251 in float_safe_softmax             |
| unroll          |                                                      | activation_accelerator.cpp:258 in float_safe_softmax             |
| array_partition | variable=partial complete                            | activation_accelerator.cpp:265 in float_safe_softmax, partial    |
| unroll          |                                                      | activation_accelerator.cpp:268 in float_safe_softmax             |
| pipeline        | II=1                                                 | activation_accelerator.cpp:274 in float_safe_softmax             |
| array_partition | variable=e complete                                  | activation_accelerator.cpp:276 in float_safe_softmax, e          |
| unroll          |                                                      | activation_accelerator.cpp:280 in float_safe_softmax             |
| unroll          |                                                      | activation_accelerator.cpp:288 in float_safe_softmax             |
| unroll          |                                                      | activation_accelerator.cpp:298 in float_safe_softmax             |
| pipeline        | II=1                                                 | activation_accelerator.cpp:305 in float_safe_softmax             |
| unroll          |                                                      | activation_accelerator.cpp:308 in float_safe_softmax             |
| interface       | m_axi port=in0 offset=slave bundle=gmem0 depth=32768 | activation_accelerator.cpp:342 in activation_accelerator, in0    |
| interface       | m_axi port=in1 offset=slave bundle=gmem1 depth=32768 | activation_accelerator.cpp:343 in activation_accelerator, in1    |
| interface       | m_axi port=out offset=slave bundle=gmem2 depth=32768 | activation_accelerator.cpp:344 in activation_accelerator, out    |
| interface       | s_axilite port=stage                                 | activation_accelerator.cpp:345 in activation_accelerator, stage  |
| interface       | s_axilite port=config                                | activation_accelerator.cpp:346 in activation_accelerator, config |
| interface       | s_axilite port=return                                | activation_accelerator.cpp:347 in activation_accelerator, return |
| pipeline        | II=1                                                 | activation_accelerator.cpp:369 in activation_accelerator         |
+-----------------+------------------------------------------------------+------------------------------------------------------------------+

* Inferred Pragmas
+-----------------------------------------+-----------------+---------------------------------------+--------------------------------------+
| Source Pragma                           | Inferred Pragma | Options                               | Location                             |
+-----------------------------------------+-----------------+---------------------------------------+--------------------------------------+
| pipeline activation_accelerator.cpp:246 | array_partition | dim=1 type=cyclic factor=4 variable=x | variable x in activation_accelerator |
+-----------------------------------------+-----------------+---------------------------------------+--------------------------------------+


