<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 363</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:18px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page363-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce363.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;10-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 10</p>
<p style="position:absolute;top:120px;left:527px;white-space:nowrap" class="ft01">ADVANCED&#160;PROGRAMMABLE</p>
<p style="position:absolute;top:144px;left:492px;white-space:nowrap" class="ft01">INTERRUPT CONTROLLER (APIC)</p>
<p style="position:absolute;top:214px;left:68px;white-space:nowrap" class="ft06">The Advanced&#160;Programmable Interrupt&#160;Controller (APIC),&#160;referred&#160;to in&#160;the following sections&#160;as the&#160;local APIC,&#160;<br/>was introduced into&#160;the IA-32 processors with the&#160;Pentium&#160;processor&#160;(see&#160;<a href="o_fe12b1e2a880e0ce-1030.html">Section&#160;22.27,&#160;“Advanced Program-<br/>mable&#160;Interrupt Controller (APIC)”) and&#160;</a>is included in&#160;the&#160;P6&#160;family, Pentium 4, Intel Xeon&#160;processors, and&#160;other&#160;<br/>more recent Intel&#160;64&#160;and IA-32 processor families&#160;(see<a href="o_fe12b1e2a880e0ce-369.html">&#160;Section 10.4.2, “Presence&#160;of&#160;the Local APIC”). The</a>&#160;local&#160;<br/>APIC&#160;performs two primary functions&#160;for the&#160;processor:</p>
<p style="position:absolute;top:302px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:303px;left:93px;white-space:nowrap" class="ft06">It receives interrupts&#160;from the processor’s&#160;interrupt pins, from internal sources&#160;and from&#160;an external&#160;I/O APIC&#160;<br/>(or other external&#160;interrupt&#160;controller).&#160;It sends these to&#160;the processor core&#160;for&#160;handling.</p>
<p style="position:absolute;top:341px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:342px;left:93px;white-space:nowrap" class="ft06">In&#160;multiple processor (MP) systems,&#160;it sends and&#160;receives&#160;interprocessor interrupt&#160;(IPI) messages&#160;to and from&#160;<br/>other logical processors on the&#160;system bus. IPI messages can&#160;be&#160;used&#160;to distribute interrupts among&#160;the&#160;<br/>processors in&#160;the system&#160;or&#160;to execute system&#160;wide functions&#160;(such&#160;as,&#160;booting&#160;up processors or&#160;distributing&#160;<br/>work among a&#160;group&#160;of&#160;processors).</p>
<p style="position:absolute;top:415px;left:68px;white-space:nowrap" class="ft06">The external&#160;<b>I/O APIC</b>&#160;is part of Intel’s system&#160;chip&#160;set. Its primary&#160;function&#160;is to receive external interrupt events&#160;<br/>from&#160;the system&#160;and its&#160;associated&#160;I/O devices and relay&#160;them&#160;to the&#160;local APIC&#160;as&#160;interrupt messages. In&#160;MP&#160;<br/>systems,&#160;the&#160;I/O APIC&#160;also provides&#160;a&#160;mechanism for distributing external interrupts to the local&#160;APICs of selected&#160;<br/>processors&#160;or groups&#160;of processors on&#160;the&#160;system bus.&#160;<br/>This chapter&#160;provides&#160;a description of&#160;the local&#160;APIC&#160;and its programming interface. It also&#160;provides&#160;an overview&#160;of&#160;<br/>the interface between the&#160;local APIC&#160;and&#160;the I/O&#160;APIC. Contact Intel for detailed&#160;information about the&#160;I/O APIC.<br/>When&#160;a local&#160;APIC&#160;has sent&#160;an interrupt&#160;to its&#160;processor&#160;core for handling,&#160;the&#160;processor uses&#160;the interrupt and&#160;<br/>exception&#160;handling mechanism described&#160;in<a href="o_fe12b1e2a880e0ce-187.html">&#160;Chapter 6,&#160;“Interrupt&#160;and&#160;Exception Handling.”&#160;</a>See<a href="o_fe12b1e2a880e0ce-187.html">&#160;Section 6.1,&#160;<br/>“Interrupt&#160;and Exception Overview,”</a>&#160;for an&#160;introduction to interrupt and&#160;exception handling.</p>
<p style="position:absolute;top:618px;left:68px;white-space:nowrap" class="ft05">10.1&#160;</p>
<p style="position:absolute;top:618px;left:147px;white-space:nowrap" class="ft05">LOCAL AND I/O APIC OVERVIEW</p>
<p style="position:absolute;top:654px;left:68px;white-space:nowrap" class="ft08">Each&#160;local APIC consists&#160;of&#160;a set of&#160;APIC&#160;registers (see<a href="o_fe12b1e2a880e0ce-368.html">&#160;Table&#160;10-1</a>)&#160;and&#160;associated&#160;hardware&#160;that control the&#160;<br/>delivery of interrupts to&#160;the processor&#160;core&#160;and the&#160;generation of IPI messages.&#160;The&#160;APIC&#160;registers are&#160;memory&#160;<br/>mapped and&#160;can be read and&#160;written to&#160;using the&#160;MOV&#160;instruction.<br/>Local APICs can receive&#160;interrupts&#160;from&#160;the following&#160;sources:</p>
<p style="position:absolute;top:733px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:733px;left:93px;white-space:nowrap" class="ft06"><b>Locally connected I/O devices&#160;</b>— These interrupts&#160;originate&#160;as an&#160;edge&#160;or level&#160;asserted by an&#160;I/O&#160;device&#160;<br/>that&#160;is&#160;connected&#160;directly to&#160;the processor’s&#160;local interrupt pins&#160;(LINT0 and&#160;LINT1). The&#160;I/O devices may also&#160;<br/>be connected&#160;to an 8259-type&#160;interrupt&#160;controller that&#160;is in turn connected to the processor through one of the&#160;<br/>local interrupt&#160;pins.</p>
<p style="position:absolute;top:805px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:805px;left:93px;white-space:nowrap" class="ft06"><b>Externally&#160;connected I/O devices&#160;</b>— These interrupts&#160;originate&#160;as an&#160;edge&#160;or level&#160;asserted by an&#160;I/O&#160;<br/>device that&#160;is connected to&#160;the interrupt&#160;input pins&#160;of an&#160;I/O&#160;APIC. Interrupts&#160;are&#160;sent&#160;as&#160;I/O interrupt&#160;<br/>messages from&#160;the&#160;I/O APIC&#160;to&#160;one&#160;or more&#160;of the&#160;processors&#160;in the&#160;system.</p>
<p style="position:absolute;top:860px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:861px;left:93px;white-space:nowrap" class="ft06"><b>Inter-processor&#160;interrupts (IPIs)&#160;</b>— An&#160;Intel 64 or IA-32 processor can use the IPI mechanism to interrupt&#160;<br/>another&#160;processor&#160;or group of processors on the system&#160;bus. IPIs are&#160;used for software&#160;self-interrupts,&#160;<br/>interrupt forwarding,&#160;or&#160;preemptive&#160;scheduling.</p>
<p style="position:absolute;top:916px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:916px;left:93px;white-space:nowrap" class="ft06"><b>APIC&#160;timer&#160;generated interrupts&#160;</b>— The local APIC&#160;timer&#160;can be programmed to send a local interrupt to its&#160;<br/>associated processor when a&#160;programmed count is&#160;reached&#160;(see<a href="o_fe12b1e2a880e0ce-378.html">&#160;Section 10.5.4,&#160;“APIC Timer”</a>).</p>
<p style="position:absolute;top:955px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:955px;left:93px;white-space:nowrap" class="ft06"><b>Performance&#160;monitoring counter interrupts&#160;</b>— P6&#160;family, Pentium 4, and Intel Xeon processors provide the&#160;<br/>ability to send an interrupt&#160;to&#160;its associated processor when&#160;a performance-monitoring&#160;counter overflows&#160;(see&#160;<br/><a href="o_fe12b1e2a880e0ce-731.html">Section&#160;18.15.5.8,&#160;“Generating&#160;an Interrupt on Overflow”).</a></p>
<p style="position:absolute;top:1010px;left:68px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:1011px;left:93px;white-space:nowrap" class="ft06"><b>Thermal Sensor&#160;interrupts&#160;</b>— Pentium 4 and Intel Xeon&#160;processors provide the ability&#160;to send an interrupt&#160;to&#160;<br/>themselves&#160;when&#160;the internal&#160;thermal sensor&#160;has been tripped&#160;(see<a href="o_fe12b1e2a880e0ce-486.html">&#160;Section 14.7.2,&#160;“Thermal&#160;Monitor”</a>).</p>
</div>
</body>
</html>
