#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct 13 13:19:58 2025
# Process ID: 37300
# Log file: /home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.runs/impl_1/Timer.vdi
# Journal file: /home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Timer.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance DEC_OUT_OBUF[6]_inst can not be placed in OUTBUF of site IOB_X1Y31 because the bel is occupied by SEG_SELECT_OBUF[0]_inst. This could be caused by bel constraint conflict [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:20]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Designutils 20-964] Command failed: . [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:20]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance DEC_OUT_OBUF[5]_inst can not be placed in OUTBUF of site IOB_X1Y28 because the bel is occupied by SEG_SELECT_OBUF[1]_inst. This could be caused by bel constraint conflict [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:21]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Designutils 20-964] Command failed: . [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:21]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance DEC_OUT_OBUF[4]_inst can not be placed in OUTBUF of site IOB_X1Y27 because the bel is occupied by SEG_SELECT_OBUF[2]_inst. This could be caused by bel constraint conflict [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:22]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Designutils 20-964] Command failed: . [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:22]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Instance DEC_OUT_OBUF[3]_inst can not be placed in OUTBUF of site IOB_X1Y25 because the bel is occupied by SEG_SELECT_OBUF[3]_inst. This could be caused by bel constraint conflict [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:23]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Designutils 20-964] Command failed: . [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc:23]
Finished Parsing XDC File [/home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.srcs/constrs_1/new/timer_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -3574 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1167.117 ; gain = 10.027 ; free physical = 21951 ; free virtual = 42994
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b966bc0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1642.578 ; gain = 0.000 ; free physical = 21602 ; free virtual = 42644

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1b966bc0f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1642.578 ; gain = 0.000 ; free physical = 21602 ; free virtual = 42644

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 12 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 298f1de0b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1642.578 ; gain = 0.000 ; free physical = 21602 ; free virtual = 42644

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.578 ; gain = 0.000 ; free physical = 21602 ; free virtual = 42644
Ending Logic Optimization Task | Checksum: 298f1de0b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1642.578 ; gain = 0.000 ; free physical = 21602 ; free virtual = 42644
Implement Debug Cores | Checksum: 18ca32e88
Logic Optimization | Checksum: 18ca32e88

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 298f1de0b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1642.578 ; gain = 0.000 ; free physical = 21602 ; free virtual = 42644
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1642.578 ; gain = 494.492 ; free physical = 21602 ; free virtual = 42644
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1674.594 ; gain = 0.000 ; free physical = 21600 ; free virtual = 42643
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.runs/impl_1/Timer_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -3574 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1b949905d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1674.594 ; gain = 0.000 ; free physical = 21557 ; free virtual = 42599

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.594 ; gain = 0.000 ; free physical = 21557 ; free virtual = 42599
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1674.594 ; gain = 0.000 ; free physical = 21557 ; free virtual = 42599

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: c3c77696

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1674.594 ; gain = 0.000 ; free physical = 21557 ; free virtual = 42599
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus DEC_OUT are not locked:  'DEC_OUT[6]'  'DEC_OUT[5]'  'DEC_OUT[4]'  'DEC_OUT[3]' 
WARNING: [Place 30-12] An IO Bus DEC_OUT with more than one IO standard is found. Components associated with this bus are: 
	DEC_OUT[6] of IOStandard LVCMOS18
	DEC_OUT[5] of IOStandard LVCMOS18
	DEC_OUT[4] of IOStandard LVCMOS18
	DEC_OUT[3] of IOStandard LVCMOS18
	DEC_OUT[2] of IOStandard LVCMOS33
	DEC_OUT[1] of IOStandard LVCMOS33
	DEC_OUT[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: c3c77696

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1722.617 ; gain = 48.023 ; free physical = 21557 ; free virtual = 42599

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: c3c77696

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1722.617 ; gain = 48.023 ; free physical = 21557 ; free virtual = 42599

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: e6fefc27

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1722.617 ; gain = 48.023 ; free physical = 21557 ; free virtual = 42599
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bef47ca2

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1722.617 ; gain = 48.023 ; free physical = 21557 ; free virtual = 42599

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 23dbdfffb

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1722.617 ; gain = 48.023 ; free physical = 21556 ; free virtual = 42598
Phase 2.2.1 Place Init Design | Checksum: 1c8f5f52d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1733.609 ; gain = 59.016 ; free physical = 21556 ; free virtual = 42598
Phase 2.2 Build Placer Netlist Model | Checksum: 1c8f5f52d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1733.609 ; gain = 59.016 ; free physical = 21556 ; free virtual = 42598

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1c8f5f52d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1733.609 ; gain = 59.016 ; free physical = 21556 ; free virtual = 42598
Phase 2.3 Constrain Clocks/Macros | Checksum: 1c8f5f52d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1733.609 ; gain = 59.016 ; free physical = 21556 ; free virtual = 42598
Phase 2 Placer Initialization | Checksum: 1c8f5f52d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.47 . Memory (MB): peak = 1733.609 ; gain = 59.016 ; free physical = 21556 ; free virtual = 42598

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 25bc2d63f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21563 ; free virtual = 42605

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 25bc2d63f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21569 ; free virtual = 42611

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 14e60e411

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21579 ; free virtual = 42621

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 215b417ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21579 ; free virtual = 42621

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 215b417ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21579 ; free virtual = 42621

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1c62eb334

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21579 ; free virtual = 42621

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1b5bd5cd6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21579 ; free virtual = 42621

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 2a9cc9c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 2a9cc9c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2a9cc9c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2a9cc9c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Phase 4.6 Small Shape Detail Placement | Checksum: 2a9cc9c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 2a9cc9c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Phase 4 Detail Placement | Checksum: 2a9cc9c49

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 20656f14a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 20656f14a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.598. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1b6e6953c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Phase 5.2.2 Post Placement Optimization | Checksum: 1b6e6953c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Phase 5.2 Post Commit Optimization | Checksum: 1b6e6953c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1b6e6953c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1b6e6953c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1b6e6953c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Phase 5.5 Placer Reporting | Checksum: 1b6e6953c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1309a4515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1309a4515

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
Ending Placer Task | Checksum: 11213bc95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 1781.633 ; gain = 107.039 ; free physical = 21578 ; free virtual = 42620
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 2 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1781.633 ; gain = 0.000 ; free physical = 21577 ; free virtual = 42621
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1781.633 ; gain = 0.000 ; free physical = 21552 ; free virtual = 42595
report_utilization: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1781.633 ; gain = 0.000 ; free physical = 21553 ; free virtual = 42595
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1781.633 ; gain = 0.000 ; free physical = 21553 ; free virtual = 42595
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -3574 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-3) Placement Constraints Check for IO constraints - Partially locked IO Bus is found. Following components of the IO Bus DEC_OUT[6:0] are not locked:  DEC_OUT[6] DEC_OUT[5] DEC_OUT[4] DEC_OUT[3]
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus DEC_OUT[6:0] with more than one IO standard is found. Components associated with this bus are:  DEC_OUT[6] of IOStandard LVCMOS18; DEC_OUT[5] of IOStandard LVCMOS18; DEC_OUT[4] of IOStandard LVCMOS18; DEC_OUT[3] of IOStandard LVCMOS18; DEC_OUT[2] of IOStandard LVCMOS33; DEC_OUT[1] of IOStandard LVCMOS33; DEC_OUT[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1304b20b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.277 ; gain = 0.645 ; free physical = 21478 ; free virtual = 42520

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1304b20b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1782.277 ; gain = 0.645 ; free physical = 21478 ; free virtual = 42520

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1304b20b4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1792.266 ; gain = 10.633 ; free physical = 21454 ; free virtual = 42497
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 145fc63bc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21446 ; free virtual = 42489
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.528  | TNS=0.000  | WHS=-0.111 | THS=-0.760 |

Phase 2 Router Initialization | Checksum: 1d537d555

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21446 ; free virtual = 42489

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ec28b768

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21446 ; free virtual = 42489

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 172637e64

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.485  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 151c3e991

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481
Phase 4 Rip-up And Reroute | Checksum: 151c3e991

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18b953486

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.578  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18b953486

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18b953486

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481
Phase 5 Delay and Skew Optimization | Checksum: 18b953486

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d556f985

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.578  | TNS=0.000  | WHS=0.151  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d556f985

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0263892 %
  Global Horizontal Routing Utilization  = 0.0188704 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d556f985

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d556f985

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21c7e1d74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.578  | TNS=0.000  | WHS=0.151  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 21c7e1d74

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 4 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1799.266 ; gain = 17.633 ; free physical = 21438 ; free virtual = 42481
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1801.266 ; gain = 0.000 ; free physical = 21436 ; free virtual = 42480
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s2524342/Documents/Digital Design/Timing_the_world_in_decimal/Timing_the_world_in_decimal/Timing_the_world_in_decimal.runs/impl_1/Timer_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Oct 13 13:20:23 2025...
