Info: Starting: Create simulation model
Info: qsys-generate /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp --family="Arria 10" --part=10AX115N2F45I1SG
Progress: Loading 2_way_symm/dsp.qsys
Progress: Reading input file
Progress: Adding a10_native_fixed_point_dsp_0 [altera_a10_native_fixed_point_dsp 20.1]
Progress: Parameterizing module a10_native_fixed_point_dsp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dsp.a10_native_fixed_point_dsp_0: Info:Param 'result_b_width' value must be greater than 1 and smaller equal to 37 except when using only top multiplier
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock and clock-enable pairs, and two asynchronous clear signals are supported.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock signals are connected to a 3-bit 'clk' input port, clk[2:0]. clk[0] represents clock source 0, clk[1] represents clock source 1, and clk[2] represents clock source 2.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock-enable signals are connected to a 3-bit 'ena' input port, ena[2:0]. ena[0] represents clock-enable source 0, ena[1] represents clock-enable source 1, and ena[2] represents clock-enable source 2.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Two asynchronous clear signals are connected to a 2-bit 'aclr' input port, aclr[1:0]. aclr[0] represents asynchronous clear source 0, aclr[1] represents asynchronous clear source 1.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Asynchronous clear signals are dedicated: all input registers use aclr[0] and all output registers and pipeline registers use aclr[1].
Info: dsp: "Transforming system: dsp"
Info: dsp: Running transform generation_view_transform
Info: dsp: Running transform generation_view_transform took 0.000s
Info: a10_native_fixed_point_dsp_0: Running transform generation_view_transform
Info: a10_native_fixed_point_dsp_0: Running transform generation_view_transform took 0.000s
Info: dsp: Running transform merlin_avalon_transform
Info: dsp: Running transform merlin_avalon_transform took 0.025s
Info: dsp: "Naming system components in system: dsp"
Info: dsp: "Processing generation queue"
Info: dsp: "Generating: dsp"
Info: dsp: "Generating: dsp_altera_a10_native_fixed_point_dsp_201_ffpppjq"
Info: a10_native_fixed_point_dsp_0: generating top-level entity dsp_altera_a10_native_fixed_point_dsp_201_ffpppjq
Info: dsp: Done "dsp" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/dsp.spd --output-directory=/nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/dsp.spd --output-directory=/nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp.qsys --block-symbol-file --output-directory=/nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp --family="Arria 10" --part=10AX115N2F45I1SG
Progress: Loading 2_way_symm/dsp.qsys
Progress: Reading input file
Progress: Adding a10_native_fixed_point_dsp_0 [altera_a10_native_fixed_point_dsp 20.1]
Progress: Parameterizing module a10_native_fixed_point_dsp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dsp.a10_native_fixed_point_dsp_0: Info:Param 'result_b_width' value must be greater than 1 and smaller equal to 37 except when using only top multiplier
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock and clock-enable pairs, and two asynchronous clear signals are supported.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock signals are connected to a 3-bit 'clk' input port, clk[2:0]. clk[0] represents clock source 0, clk[1] represents clock source 1, and clk[2] represents clock source 2.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock-enable signals are connected to a 3-bit 'ena' input port, ena[2:0]. ena[0] represents clock-enable source 0, ena[1] represents clock-enable source 1, and ena[2] represents clock-enable source 2.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Two asynchronous clear signals are connected to a 2-bit 'aclr' input port, aclr[1:0]. aclr[0] represents asynchronous clear source 0, aclr[1] represents asynchronous clear source 1.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Asynchronous clear signals are dedicated: all input registers use aclr[0] and all output registers and pipeline registers use aclr[1].
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp.qsys --synthesis=VERILOG --output-directory=/nfs/ug/homes-4/k/khanah35/Documents/conv_strategies/2_way_symm/dsp --family="Arria 10" --part=10AX115N2F45I1SG
Progress: Loading 2_way_symm/dsp.qsys
Progress: Reading input file
Progress: Adding a10_native_fixed_point_dsp_0 [altera_a10_native_fixed_point_dsp 20.1]
Progress: Parameterizing module a10_native_fixed_point_dsp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dsp.a10_native_fixed_point_dsp_0: Info:Param 'result_b_width' value must be greater than 1 and smaller equal to 37 except when using only top multiplier
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock and clock-enable pairs, and two asynchronous clear signals are supported.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock signals are connected to a 3-bit 'clk' input port, clk[2:0]. clk[0] represents clock source 0, clk[1] represents clock source 1, and clk[2] represents clock source 2.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Three clock-enable signals are connected to a 3-bit 'ena' input port, ena[2:0]. ena[0] represents clock-enable source 0, ena[1] represents clock-enable source 1, and ena[2] represents clock-enable source 2.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Two asynchronous clear signals are connected to a 2-bit 'aclr' input port, aclr[1:0]. aclr[0] represents asynchronous clear source 0, aclr[1] represents asynchronous clear source 1.
Info: dsp.a10_native_fixed_point_dsp_0: Clock scheme: Asynchronous clear signals are dedicated: all input registers use aclr[0] and all output registers and pipeline registers use aclr[1].
Info: dsp: "Transforming system: dsp"
Info: dsp: Running transform generation_view_transform
Info: dsp: Running transform generation_view_transform took 0.000s
Info: a10_native_fixed_point_dsp_0: Running transform generation_view_transform
Info: a10_native_fixed_point_dsp_0: Running transform generation_view_transform took 0.000s
Info: dsp: Running transform merlin_avalon_transform
Info: dsp: Running transform merlin_avalon_transform took 0.008s
Info: dsp: "Naming system components in system: dsp"
Info: dsp: "Processing generation queue"
Info: dsp: "Generating: dsp"
Info: dsp: "Generating: dsp_altera_a10_native_fixed_point_dsp_201_ffpppjq"
Info: a10_native_fixed_point_dsp_0: generating top-level entity dsp_altera_a10_native_fixed_point_dsp_201_ffpppjq
Info: dsp: Done "dsp" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
