{
  "module_name": "qcom,ipq9574-gcc.h",
  "hash_id": "ef4f12ebe9cf99261d4db378023b186a5bdd9a29e56e5cb9efcf42b0549a82ad",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,ipq9574-gcc.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_IPQ_GCC_9574_H\n#define _DT_BINDINGS_CLOCK_IPQ_GCC_9574_H\n\n#define GPLL0_MAIN\t\t\t\t\t0\n#define GPLL0\t\t\t\t\t\t1\n#define GPLL2_MAIN\t\t\t\t\t2\n#define GPLL2\t\t\t\t\t\t3\n#define GPLL4_MAIN\t\t\t\t\t4\n#define GPLL4\t\t\t\t\t\t5\n#define GCC_SLEEP_CLK_SRC\t\t\t\t6\n#define APSS_AHB_CLK_SRC\t\t\t\t7\n#define APSS_AXI_CLK_SRC\t\t\t\t8\n#define BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t\t9\n#define BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t\t10\n#define BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t\t11\n#define BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t\t12\n#define BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t\t13\n#define BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t\t14\n#define BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t\t15\n#define BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t\t16\n#define BLSP1_QUP5_I2C_APPS_CLK_SRC\t\t\t17\n#define BLSP1_QUP5_SPI_APPS_CLK_SRC\t\t\t18\n#define BLSP1_QUP6_I2C_APPS_CLK_SRC\t\t\t19\n#define BLSP1_QUP6_SPI_APPS_CLK_SRC\t\t\t20\n#define BLSP1_UART1_APPS_CLK_SRC\t\t\t21\n#define BLSP1_UART2_APPS_CLK_SRC\t\t\t22\n#define BLSP1_UART3_APPS_CLK_SRC\t\t\t23\n#define BLSP1_UART4_APPS_CLK_SRC\t\t\t24\n#define BLSP1_UART5_APPS_CLK_SRC\t\t\t25\n#define BLSP1_UART6_APPS_CLK_SRC\t\t\t26\n#define GCC_APSS_AHB_CLK\t\t\t\t27\n#define GCC_APSS_AXI_CLK\t\t\t\t28\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t\t29\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t\t30\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t\t31\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t\t32\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t\t33\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t\t34\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t\t35\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t\t36\n#define GCC_BLSP1_QUP5_I2C_APPS_CLK\t\t\t37\n#define GCC_BLSP1_QUP5_SPI_APPS_CLK\t\t\t38\n#define GCC_BLSP1_QUP6_I2C_APPS_CLK\t\t\t39\n#define GCC_BLSP1_QUP6_SPI_APPS_CLK\t\t\t40\n#define GCC_BLSP1_UART1_APPS_CLK\t\t\t41\n#define GCC_BLSP1_UART2_APPS_CLK\t\t\t42\n#define GCC_BLSP1_UART3_APPS_CLK\t\t\t43\n#define GCC_BLSP1_UART4_APPS_CLK\t\t\t44\n#define GCC_BLSP1_UART5_APPS_CLK\t\t\t45\n#define GCC_BLSP1_UART6_APPS_CLK\t\t\t46\n#define PCIE0_AXI_M_CLK_SRC\t\t\t\t47\n#define GCC_PCIE0_AXI_M_CLK\t\t\t\t48\n#define PCIE1_AXI_M_CLK_SRC\t\t\t\t49\n#define GCC_PCIE1_AXI_M_CLK\t\t\t\t50\n#define PCIE2_AXI_M_CLK_SRC\t\t\t\t51\n#define GCC_PCIE2_AXI_M_CLK\t\t\t\t52\n#define PCIE3_AXI_M_CLK_SRC\t\t\t\t53\n#define GCC_PCIE3_AXI_M_CLK\t\t\t\t54\n#define PCIE0_AXI_S_CLK_SRC\t\t\t\t55\n#define GCC_PCIE0_AXI_S_BRIDGE_CLK\t\t\t56\n#define GCC_PCIE0_AXI_S_CLK\t\t\t\t57\n#define PCIE1_AXI_S_CLK_SRC\t\t\t\t58\n#define GCC_PCIE1_AXI_S_BRIDGE_CLK\t\t\t59\n#define GCC_PCIE1_AXI_S_CLK\t\t\t\t60\n#define PCIE2_AXI_S_CLK_SRC\t\t\t\t61\n#define GCC_PCIE2_AXI_S_BRIDGE_CLK\t\t\t62\n#define GCC_PCIE2_AXI_S_CLK\t\t\t\t63\n#define PCIE3_AXI_S_CLK_SRC\t\t\t\t64\n#define GCC_PCIE3_AXI_S_BRIDGE_CLK\t\t\t65\n#define GCC_PCIE3_AXI_S_CLK\t\t\t\t66\n#define PCIE0_PIPE_CLK_SRC\t\t\t\t67\n#define PCIE1_PIPE_CLK_SRC\t\t\t\t68\n#define PCIE2_PIPE_CLK_SRC\t\t\t\t69\n#define PCIE3_PIPE_CLK_SRC\t\t\t\t70\n#define PCIE_AUX_CLK_SRC\t\t\t\t71\n#define GCC_PCIE0_AUX_CLK\t\t\t\t72\n#define GCC_PCIE1_AUX_CLK\t\t\t\t73\n#define GCC_PCIE2_AUX_CLK\t\t\t\t74\n#define GCC_PCIE3_AUX_CLK\t\t\t\t75\n#define PCIE0_RCHNG_CLK_SRC\t\t\t\t76\n#define GCC_PCIE0_RCHNG_CLK\t\t\t\t77\n#define PCIE1_RCHNG_CLK_SRC\t\t\t\t78\n#define GCC_PCIE1_RCHNG_CLK\t\t\t\t79\n#define PCIE2_RCHNG_CLK_SRC\t\t\t\t80\n#define GCC_PCIE2_RCHNG_CLK\t\t\t\t81\n#define PCIE3_RCHNG_CLK_SRC\t\t\t\t82\n#define GCC_PCIE3_RCHNG_CLK\t\t\t\t83\n#define GCC_PCIE0_AHB_CLK\t\t\t\t84\n#define GCC_PCIE1_AHB_CLK\t\t\t\t85\n#define GCC_PCIE2_AHB_CLK\t\t\t\t86\n#define GCC_PCIE3_AHB_CLK\t\t\t\t87\n#define USB0_AUX_CLK_SRC\t\t\t\t88\n#define GCC_USB0_AUX_CLK\t\t\t\t89\n#define USB0_MASTER_CLK_SRC\t\t\t\t90\n#define GCC_USB0_MASTER_CLK\t\t\t\t91\n#define GCC_SNOC_USB_CLK\t\t\t\t92\n#define GCC_ANOC_USB_AXI_CLK\t\t\t\t93\n#define USB0_MOCK_UTMI_CLK_SRC\t\t\t\t94\n#define USB0_MOCK_UTMI_DIV_CLK_SRC\t\t\t95\n#define GCC_USB0_MOCK_UTMI_CLK\t\t\t\t96\n#define USB0_PIPE_CLK_SRC\t\t\t\t97\n#define GCC_USB0_PHY_CFG_AHB_CLK\t\t\t98\n#define SDCC1_APPS_CLK_SRC\t\t\t\t99\n#define GCC_SDCC1_APPS_CLK\t\t\t\t100\n#define SDCC1_ICE_CORE_CLK_SRC\t\t\t\t101\n#define GCC_SDCC1_ICE_CORE_CLK\t\t\t\t102\n#define GCC_SDCC1_AHB_CLK\t\t\t\t103\n#define PCNOC_BFDCD_CLK_SRC\t\t\t\t104\n#define GCC_NSSCFG_CLK\t\t\t\t\t105\n#define GCC_NSSNOC_NSSCC_CLK\t\t\t\t106\n#define GCC_NSSCC_CLK\t\t\t\t\t107\n#define GCC_NSSNOC_PCNOC_1_CLK\t\t\t\t108\n#define GCC_QDSS_DAP_AHB_CLK\t\t\t\t109\n#define GCC_QDSS_CFG_AHB_CLK\t\t\t\t110\n#define GCC_QPIC_AHB_CLK\t\t\t\t111\n#define GCC_QPIC_CLK\t\t\t\t\t112\n#define GCC_BLSP1_AHB_CLK\t\t\t\t113\n#define GCC_MDIO_AHB_CLK\t\t\t\t114\n#define GCC_PRNG_AHB_CLK\t\t\t\t115\n#define GCC_UNIPHY0_AHB_CLK\t\t\t\t116\n#define GCC_UNIPHY1_AHB_CLK\t\t\t\t117\n#define GCC_UNIPHY2_AHB_CLK\t\t\t\t118\n#define GCC_CMN_12GPLL_AHB_CLK\t\t\t\t119\n#define GCC_CMN_12GPLL_APU_CLK\t\t\t\t120\n#define SYSTEM_NOC_BFDCD_CLK_SRC\t\t\t121\n#define GCC_NSSNOC_SNOC_CLK\t\t\t\t122\n#define GCC_NSSNOC_SNOC_1_CLK\t\t\t\t123\n#define GCC_QDSS_ETR_USB_CLK\t\t\t\t124\n#define WCSS_AHB_CLK_SRC\t\t\t\t125\n#define GCC_Q6_AHB_CLK\t\t\t\t\t126\n#define GCC_Q6_AHB_S_CLK\t\t\t\t127\n#define GCC_WCSS_ECAHB_CLK\t\t\t\t128\n#define GCC_WCSS_ACMT_CLK\t\t\t\t129\n#define GCC_SYS_NOC_WCSS_AHB_CLK\t\t\t130\n#define WCSS_AXI_M_CLK_SRC\t\t\t\t131\n#define GCC_ANOC_WCSS_AXI_M_CLK\t\t\t\t132\n#define QDSS_AT_CLK_SRC\t\t\t\t\t133\n#define GCC_Q6SS_ATBM_CLK\t\t\t\t134\n#define GCC_WCSS_DBG_IFC_ATB_CLK\t\t\t135\n#define GCC_NSSNOC_ATB_CLK\t\t\t\t136\n#define GCC_QDSS_AT_CLK\t\t\t\t\t137\n#define GCC_SYS_NOC_AT_CLK\t\t\t\t138\n#define GCC_PCNOC_AT_CLK\t\t\t\t139\n#define GCC_USB0_EUD_AT_CLK\t\t\t\t140\n#define GCC_QDSS_EUD_AT_CLK\t\t\t\t141\n#define QDSS_STM_CLK_SRC\t\t\t\t142\n#define GCC_QDSS_STM_CLK\t\t\t\t143\n#define GCC_SYS_NOC_QDSS_STM_AXI_CLK\t\t\t144\n#define QDSS_TRACECLKIN_CLK_SRC\t\t\t\t145\n#define GCC_QDSS_TRACECLKIN_CLK\t\t\t\t146\n#define QDSS_TSCTR_CLK_SRC\t\t\t\t147\n#define GCC_Q6_TSCTR_1TO2_CLK\t\t\t\t148\n#define GCC_WCSS_DBG_IFC_NTS_CLK\t\t\t149\n#define GCC_QDSS_TSCTR_DIV2_CLK\t\t\t\t150\n#define GCC_QDSS_TS_CLK\t\t\t\t\t151\n#define GCC_QDSS_TSCTR_DIV4_CLK\t\t\t\t152\n#define GCC_NSS_TS_CLK\t\t\t\t\t153\n#define GCC_QDSS_TSCTR_DIV8_CLK\t\t\t\t154\n#define GCC_QDSS_TSCTR_DIV16_CLK\t\t\t155\n#define GCC_Q6SS_PCLKDBG_CLK\t\t\t\t156\n#define GCC_Q6SS_TRIG_CLK\t\t\t\t157\n#define GCC_WCSS_DBG_IFC_APB_CLK\t\t\t158\n#define GCC_WCSS_DBG_IFC_DAPBUS_CLK\t\t\t159\n#define GCC_QDSS_DAP_CLK\t\t\t\t160\n#define GCC_QDSS_APB2JTAG_CLK\t\t\t\t161\n#define GCC_QDSS_TSCTR_DIV3_CLK\t\t\t\t162\n#define QPIC_IO_MACRO_CLK_SRC\t\t\t\t163\n#define GCC_QPIC_IO_MACRO_CLK                           164\n#define Q6_AXI_CLK_SRC\t\t\t\t\t165\n#define GCC_Q6_AXIM_CLK\t\t\t\t\t166\n#define GCC_WCSS_Q6_TBU_CLK\t\t\t\t167\n#define GCC_MEM_NOC_Q6_AXI_CLK\t\t\t\t168\n#define Q6_AXIM2_CLK_SRC\t\t\t\t169\n#define NSSNOC_MEMNOC_BFDCD_CLK_SRC\t\t\t170\n#define GCC_NSSNOC_MEMNOC_CLK\t\t\t\t171\n#define GCC_NSSNOC_MEM_NOC_1_CLK\t\t\t172\n#define GCC_NSS_TBU_CLK\t\t\t\t\t173\n#define GCC_MEM_NOC_NSSNOC_CLK\t\t\t\t174\n#define LPASS_AXIM_CLK_SRC\t\t\t\t175\n#define LPASS_SWAY_CLK_SRC\t\t\t\t176\n#define ADSS_PWM_CLK_SRC\t\t\t\t177\n#define GCC_ADSS_PWM_CLK\t\t\t\t178\n#define GP1_CLK_SRC\t\t\t\t\t179\n#define GP2_CLK_SRC\t\t\t\t\t180\n#define GP3_CLK_SRC\t\t\t\t\t181\n#define DDRSS_SMS_SLOW_CLK_SRC\t\t\t\t182\n#define GCC_XO_CLK_SRC\t\t\t\t\t183\n#define GCC_XO_CLK\t\t\t\t\t184\n#define GCC_NSSNOC_QOSGEN_REF_CLK\t\t\t185\n#define GCC_NSSNOC_TIMEOUT_REF_CLK\t\t\t186\n#define GCC_XO_DIV4_CLK\t\t\t\t\t187\n#define GCC_UNIPHY0_SYS_CLK\t\t\t\t188\n#define GCC_UNIPHY1_SYS_CLK\t\t\t\t189\n#define GCC_UNIPHY2_SYS_CLK\t\t\t\t190\n#define GCC_CMN_12GPLL_SYS_CLK\t\t\t\t191\n#define GCC_NSSNOC_XO_DCD_CLK\t\t\t\t192\n#define GCC_Q6SS_BOOT_CLK\t\t\t\t193\n#define UNIPHY_SYS_CLK_SRC\t\t\t\t194\n#define NSS_TS_CLK_SRC\t\t\t\t\t195\n#define GCC_ANOC_PCIE0_1LANE_M_CLK\t\t\t196\n#define GCC_ANOC_PCIE1_1LANE_M_CLK\t\t\t197\n#define GCC_ANOC_PCIE2_2LANE_M_CLK\t\t\t198\n#define GCC_ANOC_PCIE3_2LANE_M_CLK\t\t\t199\n#define GCC_SNOC_PCIE0_1LANE_S_CLK\t\t\t200\n#define GCC_SNOC_PCIE1_1LANE_S_CLK\t\t\t201\n#define GCC_SNOC_PCIE2_2LANE_S_CLK\t\t\t202\n#define GCC_SNOC_PCIE3_2LANE_S_CLK\t\t\t203\n#define GCC_CRYPTO_CLK_SRC\t\t\t\t204\n#define GCC_CRYPTO_CLK\t\t\t\t\t205\n#define GCC_CRYPTO_AXI_CLK\t\t\t\t206\n#define GCC_CRYPTO_AHB_CLK\t\t\t\t207\n#define GCC_USB0_PIPE_CLK\t\t\t\t208\n#define GCC_USB0_SLEEP_CLK\t\t\t\t209\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}