<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="v6_sfifo_15x128_synth_1" LaunchDir="/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/v6_sfifo_15x128_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="v6_mBuf_128x72_synth_1" LaunchDir="/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/v6_mBuf_128x72_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="pcie_7x_0_synth_1" LaunchDir="/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/pcie_7x_0_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="v6_sfifo_15x128_synth_1"/>
		<Parent Id="v6_mBuf_128x72_synth_1"/>
		<Parent Id="pcie_7x_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/vladimir/TESTDIFFAC/acprv16bit/acprv16bit.runs/impl_1" FlowId="Vivado Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
	</Run>
</Runs>

