Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Mar 15 16:13:40 2024
| Host         : DESKTOP-FA7I6MK running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 6          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 10         |
| TIMING-16 | Warning  | Large setup violation                           | 32         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[0]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[10]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[11]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[12]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[13]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[14]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[15]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[1]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[2]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[3]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[4]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[5]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[6]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[7]/CLR, design_1_i/fsm_0/inst/BRAM_PORT_RD_addr_reg[8]/CLR (the first 15 of 56 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X41Y73 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X41Y71 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X40Y73 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X42Y69 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X39Y73 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X39Y71 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X40Y71 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X37Y70 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X36Y71 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X35Y71 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.839 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[13]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.843 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[4]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -2.849 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[15]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.891 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[10]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.956 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[6]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.975 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[0]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.024 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[2]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.029 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[12]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -3.057 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[8]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -3.077 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[1]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.130 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[3]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.135 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[7]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.217 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[11]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.233 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[14]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.264 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[5]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.406 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[16]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.496 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[9]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -4.585 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[28]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -4.596 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[22]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -4.693 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[24]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -4.710 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[18]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -4.719 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[19]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -4.719 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[27]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -4.727 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[30]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.727 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[31]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -4.729 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[26]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -4.766 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[29]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -4.843 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[17]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -4.897 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[21]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -4.915 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[23]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -4.931 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[25]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -4.934 ns between design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C (clocked by clk_out1_design_1_clk_wiz_7) and design_1_i/fsm_0/inst/gpio_rd_reg[20]/D (clocked by clk_out2_design_1_clk_wiz_7). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


