#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Feb 07 21:26:01 2018
# Process ID: 11360
# Current directory: C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Nexys4_top.vds -mode batch -messageDb vivado.pb -notrace -source Nexys4_top.tcl
# Log file: C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.runs/synth_1/Nexys4_top.vds
# Journal file: C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Nexys4_top.tcl -notrace
Command: synth_design -top Nexys4_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9532 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 305.168 ; gain = 97.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nexys4_top' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/Nexys4_top.v:9]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:14]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter pb_in bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:62]
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/debounce.v:14]
INFO: [Synth 8-638] synthesizing module 'HC_SR04_interface' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/HC_SR04_interface.v:17]
INFO: [Synth 8-256] done synthesizing module 'HC_SR04_interface' (2#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/HC_SR04_interface.v:17]
INFO: [Synth 8-638] synthesizing module 'BCD_converter' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/new/BCD_converter.v:36]
INFO: [Synth 8-256] done synthesizing module 'BCD_converter' (3#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/new/BCD_converter.v:36]
INFO: [Synth 8-638] synthesizing module 'sevensegment' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:26]
	Parameter CLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter REFRESH_FREQUENCY_HZ bound to: 500 - type: integer 
	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer 
	Parameter CNTR_WIDTH bound to: 32 - type: integer 
	Parameter SIMULATE bound to: 0 - type: integer 
	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer 
	Parameter digit1 bound to: 8'b11111110 
	Parameter digit2 bound to: 8'b11111101 
	Parameter digit3 bound to: 8'b11111011 
	Parameter digit4 bound to: 8'b11110111 
	Parameter digit5 bound to: 8'b11101111 
	Parameter digit6 bound to: 8'b11011111 
	Parameter digit7 bound to: 8'b10111111 
	Parameter digit8 bound to: 8'b01111111 
INFO: [Synth 8-638] synthesizing module 'Digit' [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:143]
	Parameter zero bound to: 7'b1000000 
	Parameter one bound to: 7'b1111001 
	Parameter two bound to: 7'b0100100 
	Parameter three bound to: 7'b0110000 
	Parameter four bound to: 7'b0011001 
	Parameter five bound to: 7'b0010010 
	Parameter six bound to: 7'b0000010 
	Parameter seven bound to: 7'b1111000 
	Parameter eight bound to: 7'b0000000 
	Parameter nine bound to: 7'b0010000 
	Parameter A bound to: 7'b0001000 
	Parameter B bound to: 7'b0000011 
	Parameter C bound to: 7'b1000110 
	Parameter D bound to: 7'b0100001 
	Parameter E bound to: 7'b0000110 
	Parameter F bound to: 7'b0001110 
	Parameter seg_a bound to: 7'b1111110 
	Parameter seg_b bound to: 7'b1111101 
	Parameter seg_c bound to: 7'b1111011 
	Parameter seg_d bound to: 7'b1110111 
	Parameter seg_e bound to: 7'b1101111 
	Parameter seg_f bound to: 7'b1011111 
	Parameter seg_g bound to: 7'b0111111 
	Parameter upH bound to: 7'b0001001 
	Parameter upL bound to: 7'b1000111 
	Parameter upR bound to: 7'b0001000 
	Parameter lol bound to: 7'b1001111 
	Parameter lor bound to: 7'b0101111 
	Parameter blank bound to: 7'b1111111 
INFO: [Synth 8-256] done synthesizing module 'Digit' (4#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:143]
INFO: [Synth 8-256] done synthesizing module 'sevensegment' (5#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/imports/sources_1/sevensegment.v:26]
INFO: [Synth 8-256] done synthesizing module 'Nexys4_top' (6#1) [C:/Users/Thanh/Desktop/OV7670_With_VGA/HC_SR04/project_1/project_1.srcs/sources_1/new/Nexys4_top.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.625 ; gain = 134.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.625 ; gain = 134.445
---------------------------------------------------------------------------------
