// Seed: 3371636200
module module_0 (
    output tri id_0,
    input  tri id_1
);
endmodule
module module_1 #(
    parameter id_21 = 32'd29,
    parameter id_23 = 32'd2
) (
    output supply0 id_0,
    output uwire id_1,
    output tri id_2,
    output tri1 id_3,
    input tri id_4,
    output tri id_5,
    output supply1 id_6,
    input wor id_7,
    output tri id_8,
    input supply1 id_9,
    input uwire id_10
    , id_37,
    input tri0 id_11,
    input wand id_12,
    input tri0 id_13,
    output tri0 id_14,
    output uwire id_15,
    output tri1 id_16,
    output tri1 id_17,
    input wor id_18,
    input wire id_19,
    input supply1 id_20,
    input supply1 _id_21,
    input supply1 id_22,
    input wire _id_23,
    output wire id_24,
    input tri id_25,
    input wire id_26,
    output wand id_27,
    input tri0 id_28,
    output wor id_29,
    input supply1 id_30,
    input supply0 id_31,
    output supply0 id_32,
    input uwire id_33,
    input tri id_34,
    input wand id_35
    , id_38
);
  always @(posedge 1 or posedge {~id_10 >= id_26,
    id_37
  })
  begin : LABEL_0
    #1 id_38 = id_26 * 1 - 1;
  end
  always_latch @* begin : LABEL_1
    assert (-1);
  end
  module_0 modCall_1 (
      id_8,
      id_30
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : id_21] id_39;
  wire [id_23  ==  -1 : 1] id_40;
endmodule
