$date
	Thu Oct  5 02:12:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_dff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
1#
0"
x!
$end
#5
0!
1"
#6
0#
0$
#10
0"
#15
1"
#16
1#
#20
0"
#25
1!
1"
#26
0#
#30
0"
#35
0!
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
