# //  ModelSim SE 6.6f_2 Jan 10 2012 Linux 3.16.0-46-generic
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# do ./transmit_test_entity.do 
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE vlog 6.6f_2 Compiler 2012.01 Jan 10 2012
# -- Compiling module cc3200_model_gen
# -- Compiling module cc3200_test_model
# -- Compiling module transmit_test_entity
# -- Compiling module transmit_test_entity_tb
# -- Compiling module transmit_test_model
# 
# Top level modules:
# 	cc3200_model_gen
# 	transmit_test_entity_tb
# Model Technology ModelSim SE vlog 6.6f_2 Compiler 2012.01 Jan 10 2012
# -- Compiling module EmitOneCH
# -- Compiling module HW_SW
# -- Compiling module R_SEQ
# -- Compiling module Test_Line
# -- Compiling module Transmit
# 
# Top level modules:
# 	Transmit
# Modifying /home/wong/modelsim/modeltech/linux/../modelsim.ini
# Modifying /home/wong/modelsim/modeltech/linux/../modelsim.ini
# Modifying /home/wong/modelsim/modeltech/linux/../modelsim.ini
# Modifying /home/wong/modelsim/modeltech/linux/../modelsim.ini
# Modifying /home/wong/modelsim/modeltech/linux/../modelsim.ini
# Modifying /home/wong/modelsim/modeltech/linux/../modelsim.ini
# Modifying /home/wong/modelsim/modeltech/linux/../modelsim.ini
# vsim +notimingchecks -L altera_mf_ver -L lpm_ver -L sgate_ver -L altgxb_ver -L cyclone_ver -L cycloneiii_ver -L cycloneiiils_ver -t ps -novopt work.transmit_test_entity_tb 
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.transmit_test_entity_tb
# Loading work.transmit_test_entity_tb
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.transmit_test_entity
# Loading work.transmit_test_entity
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.transmit_test_model
# Loading work.transmit_test_model
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.cc3200_test_model
# Loading work.cc3200_test_model
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.Transmit
# Loading work.Transmit
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.Test_Line
# Loading work.Test_Line
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.EmitOneCH
# Loading work.EmitOneCH
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.HW_SW
# Loading work.HW_SW
# Refreshing /home/wong/utrasound_fpga_modelsim/fpga_sim/model_trans/work.R_SEQ
# Loading work.R_SEQ
# hexadecimal
# 1
# 1
# email:takeshineshiro@126.com 
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "Test_Line.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /home/wong/altera_13_0/quartus/eda/sim_lib/altera_mf.v(187)
#    Time: 0 ps  Iteration: 0  Instance: /transmit_test_entity_tb/transmit_test_entity/Transmit_module/Test_Line_inst/altsyncram_component
# ERROR: cannot read Test_Line.mif.
# ** Warning: (vsim-7) Failed to open readmem file "Test_Line.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/wong/altera_13_0/quartus/eda/sim_lib/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /transmit_test_entity_tb/transmit_test_entity/Transmit_module/Test_Line_inst/altsyncram_component
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "HV_SW.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /home/wong/altera_13_0/quartus/eda/sim_lib/altera_mf.v(187)
#    Time: 0 ps  Iteration: 0  Instance: /transmit_test_entity_tb/transmit_test_entity/Transmit_module/HW_SW_inst/altsyncram_component
# ERROR: cannot read HV_SW.mif.
# ** Warning: (vsim-7) Failed to open readmem file "HV_SW.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/wong/altera_13_0/quartus/eda/sim_lib/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /transmit_test_entity_tb/transmit_test_entity/Transmit_module/HW_SW_inst/altsyncram_component
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "R_SEQ.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /home/wong/altera_13_0/quartus/eda/sim_lib/altera_mf.v(187)
#    Time: 0 ps  Iteration: 0  Instance: /transmit_test_entity_tb/transmit_test_entity/Transmit_module/R_SEQ_inst/altsyncram_component
# ERROR: cannot read R_SEQ.mif.
# ** Warning: (vsim-7) Failed to open readmem file "R_SEQ.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /home/wong/altera_13_0/quartus/eda/sim_lib/altera_mf.v(45501)
#    Time: 0 ps  Iteration: 0  Instance: /transmit_test_entity_tb/transmit_test_entity/Transmit_module/R_SEQ_inst/altsyncram_component
# Break key hit 
# Break in Module transmit_test_model at ./transmit_test_model.v line 139
