

================================================================
== Vitis HLS Report for 'handle_arp_reply_512_s'
================================================================
* Date:           Sat Mar 18 14:35:17 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       22|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      636|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      636|       90|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_predicate_op16_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op59_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |       and|   0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_72_p3            |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_86_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  22|          11|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done                              |   9|          2|    1|          2|
    |dataStreamBuffer2_blk_n              |   9|          2|    1|          2|
    |dataStreamBuffer3_blk_n              |   9|          2|    1|          2|
    |har_state                            |  14|          3|    2|          6|
    |headerFifo_blk_n                     |   9|          2|    1|          2|
    |myMacAddress_blk_n                   |   9|          2|    1|          2|
    |s_axis_arp_lookup_reply_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  68|         15|    8|         18|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                 |    1|   0|    1|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |har_state                 |    2|   0|    2|          0|
    |har_state_load_reg_185    |    2|   0|    2|          0|
    |reg_128                   |  577|   0|  577|          0|
    |reply_hit_reg_215         |    1|   0|    1|          0|
    |tmp_6_i_reg_206           |    1|   0|    1|          0|
    |tmp_i_54_reg_189          |    1|   0|    1|          0|
    |tmp_i_reg_202             |    1|   0|    1|          0|
    |tmp_macAddress_V_reg_210  |   48|   0|   48|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  636|   0|  636|          0|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|    handle_arp_reply<512>|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|    handle_arp_reply<512>|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|    handle_arp_reply<512>|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|    handle_arp_reply<512>|  return value|
|ap_continue                     |   in|    1|  ap_ctrl_hs|    handle_arp_reply<512>|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|    handle_arp_reply<512>|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|    handle_arp_reply<512>|  return value|
|dataStreamBuffer2_dout          |   in|  577|     ap_fifo|        dataStreamBuffer2|       pointer|
|dataStreamBuffer2_empty_n       |   in|    1|     ap_fifo|        dataStreamBuffer2|       pointer|
|dataStreamBuffer2_read          |  out|    1|     ap_fifo|        dataStreamBuffer2|       pointer|
|s_axis_arp_lookup_reply_TVALID  |   in|    1|        axis|  s_axis_arp_lookup_reply|       pointer|
|s_axis_arp_lookup_reply_TDATA   |   in|   56|        axis|  s_axis_arp_lookup_reply|       pointer|
|s_axis_arp_lookup_reply_TREADY  |  out|    1|        axis|  s_axis_arp_lookup_reply|       pointer|
|myMacAddress_dout               |   in|   48|     ap_fifo|             myMacAddress|       pointer|
|myMacAddress_empty_n            |   in|    1|     ap_fifo|             myMacAddress|       pointer|
|myMacAddress_read               |  out|    1|     ap_fifo|             myMacAddress|       pointer|
|dataStreamBuffer3_din           |  out|  577|     ap_fifo|        dataStreamBuffer3|       pointer|
|dataStreamBuffer3_full_n        |   in|    1|     ap_fifo|        dataStreamBuffer3|       pointer|
|dataStreamBuffer3_write         |  out|    1|     ap_fifo|        dataStreamBuffer3|       pointer|
|headerFifo_din                  |  out|  129|     ap_fifo|               headerFifo|       pointer|
|headerFifo_full_n               |   in|    1|     ap_fifo|               headerFifo|       pointer|
|headerFifo_write                |  out|    1|     ap_fifo|               headerFifo|       pointer|
+--------------------------------+-----+-----+------------+-------------------------+--------------+

