// Seed: 1662355929
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri0 id_2,
    input wor id_3,
    output supply1 id_4
);
  wire [-1 : -1] id_6;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 _id_3,
    output tri id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0,
      id_4
  );
  wire id_7;
  logic [1 'b0 &&  id_3 : id_3] id_8, id_9;
endmodule
module module_2;
  id_1 :
  assert property (@(posedge -1'b0) -1)
  else $signed(9);
  ;
  assign module_0.id_0 = 0;
  assign id_1 = id_1;
  wire id_2;
  assign id_2 = id_1;
  wire id_3 = -1;
endmodule
