{
  "module_name": "sh_pfc.h",
  "hash_id": "b3776b3d8f39e8d0cc6c2e45a725f763aa23e66efb1b53782cf9058f99053514",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/sh_pfc.h",
  "human_readable_source": " \n\n#ifndef __SH_PFC_H\n#define __SH_PFC_H\n\n#include <linux/bug.h>\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/spinlock.h>\n#include <linux/stringify.h>\n\nenum {\n\tPINMUX_TYPE_NONE,\n\tPINMUX_TYPE_FUNCTION,\n\tPINMUX_TYPE_GPIO,\n\tPINMUX_TYPE_OUTPUT,\n\tPINMUX_TYPE_INPUT,\n};\n\n#define SH_PFC_PIN_NONE\t\t\tU16_MAX\n\n#define SH_PFC_PIN_CFG_INPUT\t\t(1 << 0)\n#define SH_PFC_PIN_CFG_OUTPUT\t\t(1 << 1)\n#define SH_PFC_PIN_CFG_PULL_UP\t\t(1 << 2)\n#define SH_PFC_PIN_CFG_PULL_DOWN\t(1 << 3)\n#define SH_PFC_PIN_CFG_PULL_UP_DOWN\t(SH_PFC_PIN_CFG_PULL_UP | \\\n\t\t\t\t\t SH_PFC_PIN_CFG_PULL_DOWN)\n\n#define SH_PFC_PIN_CFG_IO_VOLTAGE_MASK\tGENMASK(5, 4)\n#define SH_PFC_PIN_CFG_IO_VOLTAGE_18_25\t(1 << 4)\n#define SH_PFC_PIN_CFG_IO_VOLTAGE_18_33\t(2 << 4)\n#define SH_PFC_PIN_CFG_IO_VOLTAGE_25_33\t(3 << 4)\n\n#define SH_PFC_PIN_CFG_DRIVE_STRENGTH\t(1 << 6)\n\n#define SH_PFC_PIN_CFG_NO_GPIO\t\t(1 << 31)\n\nstruct sh_pfc_pin {\n\tconst char *name;\n\tunsigned int configs;\n\tu16 pin;\n\tu16 enum_id;\n};\n\n#define SH_PFC_PIN_GROUP_ALIAS(alias, _name) {\t\t\t\t\\\n\t.name = #alias,\t\t\t\t\t\t\t\\\n\t.pins = _name##_pins,\t\t\t\t\t\t\\\n\t.mux = _name##_mux,\t\t\t\t\t\t\\\n\t.nr_pins = ARRAY_SIZE(_name##_pins) +\t\t\t\t\\\n\tBUILD_BUG_ON_ZERO(sizeof(_name##_pins) != sizeof(_name##_mux)),\t\\\n}\n#define SH_PFC_PIN_GROUP(name)\tSH_PFC_PIN_GROUP_ALIAS(name, name)\n\n \n#define SH_PFC_PIN_GROUP_SUBSET(_name, data, first, n) {\t\t\\\n\t.name = #_name,\t\t\t\t\t\t\t\\\n\t.pins = data##_pins + first,\t\t\t\t\t\\\n\t.mux = data##_mux + first,\t\t\t\t\t\\\n\t.nr_pins = n +\t\t\t\t\t\t\t\\\n\tBUILD_BUG_ON_ZERO(first + n > ARRAY_SIZE(data##_pins)) +\t\\\n\tBUILD_BUG_ON_ZERO(first + n > ARRAY_SIZE(data##_mux)),\t\t\\\n}\n\n \n#define BUS_DATA_PIN_GROUP(base, n, ...)\t\t\t\t\\\n\tSH_PFC_PIN_GROUP_SUBSET(base##n##__VA_ARGS__, base##__VA_ARGS__, 0, n)\n\nstruct sh_pfc_pin_group {\n\tconst char *name;\n\tconst unsigned int *pins;\n\tconst unsigned int *mux;\n\tunsigned int nr_pins;\n};\n\n#define SH_PFC_FUNCTION(n) {\t\t\t\t\t\t\\\n\t.name = #n,\t\t\t\t\t\t\t\\\n\t.groups = n##_groups,\t\t\t\t\t\t\\\n\t.nr_groups = ARRAY_SIZE(n##_groups),\t\t\t\t\\\n}\n\nstruct sh_pfc_function {\n\tconst char *name;\n\tconst char * const *groups;\n\tunsigned int nr_groups;\n};\n\nstruct pinmux_func {\n\tu16 enum_id;\n\tconst char *name;\n};\n\nstruct pinmux_cfg_reg {\n\tu32 reg;\n\tu8 reg_width, field_width;\n#ifdef DEBUG\n\tu16 nr_enum_ids;\t \n#define SET_NR_ENUM_IDS(n)\t.nr_enum_ids = n,\n#else\n#define SET_NR_ENUM_IDS(n)\n#endif\n\tconst u16 *enum_ids;\n\tconst s8 *var_field_width;\n};\n\n#define GROUP(...)\t__VA_ARGS__\n\n \n#define PINMUX_CFG_REG(name, r, r_width, f_width, ids)\t\t\t\\\n\t.reg = r, .reg_width = r_width,\t\t\t\t\t\\\n\t.field_width = f_width + BUILD_BUG_ON_ZERO(r_width % f_width) +\t\\\n\tBUILD_BUG_ON_ZERO(sizeof((const u16 []) { ids }) / sizeof(u16) != \\\n\t\t\t  (r_width / f_width) << f_width),\t\t\\\n\t.enum_ids = (const u16 [(r_width / f_width) << f_width]) { ids }\n\n \n#define PINMUX_CFG_REG_VAR(name, r, r_width, f_widths, ids)\t\t\\\n\t.reg = r, .reg_width = r_width,\t\t\t\t\t\\\n\t.var_field_width = (const s8 []) { f_widths, 0 },\t\t\\\n\tSET_NR_ENUM_IDS(sizeof((const u16 []) { ids }) / sizeof(u16))\t\\\n\t.enum_ids = (const u16 []) { ids }\n\nstruct pinmux_drive_reg_field {\n\tu16 pin;\n\tu8 offset;\n\tu8 size;\n};\n\nstruct pinmux_drive_reg {\n\tu32 reg;\n\tconst struct pinmux_drive_reg_field fields[10];\n};\n\n#define PINMUX_DRIVE_REG(name, r) \\\n\t.reg = r, \\\n\t.fields =\n\nstruct pinmux_bias_reg {\t \n\tu32 puen;\t\t \n\tu32 pud;\t\t \n\tconst u16 pins[32];\n};\n\n#define PINMUX_BIAS_REG(name1, r1, name2, r2) \\\n\t.puen = r1,\t\\\n\t.pud = r2,\t\\\n\t.pins =\n\nstruct pinmux_ioctrl_reg {\n\tu32 reg;\n};\n\nstruct pinmux_data_reg {\n\tu32 reg;\n\tu8 reg_width;\n\tconst u16 *enum_ids;\n};\n\n \n#define PINMUX_DATA_REG(name, r, r_width, ids)\t\t\t\t\\\n\t.reg = r, .reg_width = r_width +\t\t\t\t\\\n\tBUILD_BUG_ON_ZERO(sizeof((const u16 []) { ids }) / sizeof(u16) != \\\n\t\t\t  r_width),\t\t\t\t\t\\\n\t.enum_ids = (const u16 [r_width]) { ids }\n\nstruct pinmux_irq {\n\tconst short *gpios;\n};\n\n \n#define PINMUX_IRQ(ids...) {\t\t\t\t\t\t\\\n\t.gpios = (const short []) { ids, -1 }\t\t\t\t\\\n}\n\nstruct pinmux_range {\n\tu16 begin;\n\tu16 end;\n\tu16 force;\n};\n\nstruct sh_pfc_window {\n\tphys_addr_t phys;\n\tvoid __iomem *virt;\n\tunsigned long size;\n};\n\nstruct sh_pfc_pin_range;\n\nstruct sh_pfc {\n\tstruct device *dev;\n\tconst struct sh_pfc_soc_info *info;\n\tspinlock_t lock;\n\n\tunsigned int num_windows;\n\tstruct sh_pfc_window *windows;\n\tunsigned int num_irqs;\n\tunsigned int *irqs;\n\n\tstruct sh_pfc_pin_range *ranges;\n\tunsigned int nr_ranges;\n\n\tunsigned int nr_gpio_pins;\n\n\tstruct sh_pfc_chip *gpio;\n\tu32 *saved_regs;\n};\n\nstruct sh_pfc_soc_operations {\n\tint (*init)(struct sh_pfc *pfc);\n\tunsigned int (*get_bias)(struct sh_pfc *pfc, unsigned int pin);\n\tvoid (*set_bias)(struct sh_pfc *pfc, unsigned int pin,\n\t\t\t unsigned int bias);\n\tint (*pin_to_pocctrl)(unsigned int pin, u32 *pocctrl);\n\tint (*pin_to_portcr)(unsigned int pin);\n};\n\nstruct sh_pfc_soc_info {\n\tconst char *name;\n\tconst struct sh_pfc_soc_operations *ops;\n\n#ifdef CONFIG_PINCTRL_SH_PFC_GPIO\n\tstruct pinmux_range input;\n\tstruct pinmux_range output;\n\tconst struct pinmux_irq *gpio_irq;\n\tunsigned int gpio_irq_size;\n#endif\n\n\tstruct pinmux_range function;\n\n\tconst struct sh_pfc_pin *pins;\n\tunsigned int nr_pins;\n\tconst struct sh_pfc_pin_group *groups;\n\tunsigned int nr_groups;\n\tconst struct sh_pfc_function *functions;\n\tunsigned int nr_functions;\n\n#ifdef CONFIG_PINCTRL_SH_FUNC_GPIO\n\tconst struct pinmux_func *func_gpios;\n\tunsigned int nr_func_gpios;\n#endif\n\n\tconst struct pinmux_cfg_reg *cfg_regs;\n\tconst struct pinmux_drive_reg *drive_regs;\n\tconst struct pinmux_bias_reg *bias_regs;\n\tconst struct pinmux_ioctrl_reg *ioctrl_regs;\n\tconst struct pinmux_data_reg *data_regs;\n\n\tconst u16 *pinmux_data;\n\tunsigned int pinmux_data_size;\n\n\tu32 unlock_reg;\t\t \n};\n\nextern const struct sh_pfc_soc_info emev2_pinmux_info;\nextern const struct sh_pfc_soc_info r8a73a4_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7740_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7742_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7743_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7744_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7745_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77470_pinmux_info;\nextern const struct sh_pfc_soc_info r8a774a1_pinmux_info;\nextern const struct sh_pfc_soc_info r8a774b1_pinmux_info;\nextern const struct sh_pfc_soc_info r8a774c0_pinmux_info;\nextern const struct sh_pfc_soc_info r8a774e1_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7778_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7779_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7790_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7791_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7792_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7793_pinmux_info;\nextern const struct sh_pfc_soc_info r8a7794_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77951_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77960_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77961_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77965_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77970_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77980_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77990_pinmux_info;\nextern const struct sh_pfc_soc_info r8a77995_pinmux_info;\nextern const struct sh_pfc_soc_info r8a779a0_pinmux_info;\nextern const struct sh_pfc_soc_info r8a779f0_pinmux_info;\nextern const struct sh_pfc_soc_info r8a779g0_pinmux_info;\nextern const struct sh_pfc_soc_info sh7203_pinmux_info;\nextern const struct sh_pfc_soc_info sh7264_pinmux_info;\nextern const struct sh_pfc_soc_info sh7269_pinmux_info;\nextern const struct sh_pfc_soc_info sh73a0_pinmux_info;\nextern const struct sh_pfc_soc_info sh7720_pinmux_info;\nextern const struct sh_pfc_soc_info sh7722_pinmux_info;\nextern const struct sh_pfc_soc_info sh7723_pinmux_info;\nextern const struct sh_pfc_soc_info sh7724_pinmux_info;\nextern const struct sh_pfc_soc_info sh7734_pinmux_info;\nextern const struct sh_pfc_soc_info sh7757_pinmux_info;\nextern const struct sh_pfc_soc_info sh7785_pinmux_info;\nextern const struct sh_pfc_soc_info sh7786_pinmux_info;\nextern const struct sh_pfc_soc_info shx3_pinmux_info;\n\n \n\n \n\n \n#define PINMUX_DATA(data_or_mark, ids...)\tdata_or_mark, ids, 0\n\n \n#define PINMUX_IPSR_NOGP(ipsr, fn)\t\t\t\t\t\\\n\tPINMUX_DATA(fn##_MARK, FN_##fn)\n\n \n#define PINMUX_IPSR_GPSR(ipsr, fn)\t\t\t\t\t\\\n\tPINMUX_DATA(fn##_MARK, FN_##fn, FN_##ipsr)\n\n \n#define PINMUX_IPSR_NOGM(ipsr, fn, msel)\t\t\t\t\\\n\tPINMUX_DATA(fn##_MARK, FN_##fn, FN_##msel)\n\n \n#define PINMUX_IPSR_NOFN(gpsr, fn, gsel)\t\t\t\t\\\n\tPINMUX_DATA(fn##_MARK, FN_##gpsr, FN_##gsel)\n\n \n#define PINMUX_IPSR_MSEL(ipsr, fn, msel)\t\t\t\t\\\n\tPINMUX_DATA(fn##_MARK, FN_##msel, FN_##fn, FN_##ipsr)\n\n \n#define PINMUX_IPSR_PHYS_MSEL(ipsr, fn, psel, msel) \\\n\tPINMUX_DATA(fn##_MARK, FN_##psel, FN_##msel, FN_##fn, FN_##ipsr)\n\n \n#define PINMUX_IPSR_PHYS(ipsr, fn, psel) \\\n\tPINMUX_DATA(fn##_MARK, FN_##psel, FN_##ipsr)\n\n \n#define PINMUX_SINGLE(fn)\t\t\t\t\t\t\\\n\tPINMUX_DATA(fn##_MARK, FN_##fn)\n\n \n\n#define PORT_GP_CFG_1(bank, pin, fn, sfx, cfg)\t\t\t\t\\\n\tfn(bank, pin, GP_##bank##_##pin, sfx, cfg)\n#define PORT_GP_1(bank, pin, fn, sfx)\tPORT_GP_CFG_1(bank, pin, fn, sfx, 0)\n\n#define PORT_GP_CFG_2(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 0,  fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 1,  fn, sfx, cfg)\n#define PORT_GP_2(bank, fn, sfx)\tPORT_GP_CFG_2(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_4(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_2(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 2,  fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 3,  fn, sfx, cfg)\n#define PORT_GP_4(bank, fn, sfx)\tPORT_GP_CFG_4(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_6(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_4(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 4,  fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 5,  fn, sfx, cfg)\n#define PORT_GP_6(bank, fn, sfx)\tPORT_GP_CFG_6(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_7(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_6(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 6,  fn, sfx, cfg)\n#define PORT_GP_7(bank, fn, sfx)\tPORT_GP_CFG_7(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_8(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_7(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 7,  fn, sfx, cfg)\n#define PORT_GP_8(bank, fn, sfx)\tPORT_GP_CFG_8(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_9(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_8(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 8,  fn, sfx, cfg)\n#define PORT_GP_9(bank, fn, sfx)\tPORT_GP_CFG_9(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_10(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_9(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 9,  fn, sfx, cfg)\n#define PORT_GP_10(bank, fn, sfx)\tPORT_GP_CFG_10(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_11(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_10(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 10, fn, sfx, cfg)\n#define PORT_GP_11(bank, fn, sfx)\tPORT_GP_CFG_11(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_12(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_11(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 11, fn, sfx, cfg)\n#define PORT_GP_12(bank, fn, sfx)\tPORT_GP_CFG_12(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_13(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_12(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 12, fn, sfx, cfg)\n#define PORT_GP_13(bank, fn, sfx)\tPORT_GP_CFG_13(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_14(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_13(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 13, fn, sfx, cfg)\n#define PORT_GP_14(bank, fn, sfx)\tPORT_GP_CFG_14(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_15(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_14(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 14, fn, sfx, cfg)\n#define PORT_GP_15(bank, fn, sfx)\tPORT_GP_CFG_15(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_16(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_15(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 15, fn, sfx, cfg)\n#define PORT_GP_16(bank, fn, sfx)\tPORT_GP_CFG_16(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_17(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_16(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 16, fn, sfx, cfg)\n#define PORT_GP_17(bank, fn, sfx)\tPORT_GP_CFG_17(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_18(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_17(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 17, fn, sfx, cfg)\n#define PORT_GP_18(bank, fn, sfx)\tPORT_GP_CFG_18(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_19(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_18(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 18, fn, sfx, cfg)\n#define PORT_GP_19(bank, fn, sfx)\tPORT_GP_CFG_19(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_20(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_19(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 19, fn, sfx, cfg)\n#define PORT_GP_20(bank, fn, sfx)\tPORT_GP_CFG_20(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_21(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_20(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 20, fn, sfx, cfg)\n#define PORT_GP_21(bank, fn, sfx)\tPORT_GP_CFG_21(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_22(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_21(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 21, fn, sfx, cfg)\n#define PORT_GP_22(bank, fn, sfx)\tPORT_GP_CFG_22(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_23(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_22(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 22, fn, sfx, cfg)\n#define PORT_GP_23(bank, fn, sfx)\tPORT_GP_CFG_23(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_24(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_23(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 23, fn, sfx, cfg)\n#define PORT_GP_24(bank, fn, sfx)\tPORT_GP_CFG_24(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_25(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_24(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 24, fn, sfx, cfg)\n#define PORT_GP_25(bank, fn, sfx)\tPORT_GP_CFG_25(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_26(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_25(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 25, fn, sfx, cfg)\n#define PORT_GP_26(bank, fn, sfx)\tPORT_GP_CFG_26(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_27(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_26(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 26, fn, sfx, cfg)\n#define PORT_GP_27(bank, fn, sfx)\tPORT_GP_CFG_27(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_28(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_27(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 27, fn, sfx, cfg)\n#define PORT_GP_28(bank, fn, sfx)\tPORT_GP_CFG_28(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_29(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_28(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 28, fn, sfx, cfg)\n#define PORT_GP_29(bank, fn, sfx)\tPORT_GP_CFG_29(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_30(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_29(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 29, fn, sfx, cfg)\n#define PORT_GP_30(bank, fn, sfx)\tPORT_GP_CFG_30(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_31(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_30(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 30, fn, sfx, cfg)\n#define PORT_GP_31(bank, fn, sfx)\tPORT_GP_CFG_31(bank, fn, sfx, 0)\n\n#define PORT_GP_CFG_32(bank, fn, sfx, cfg)\t\t\t\t\\\n\tPORT_GP_CFG_31(bank, fn, sfx, cfg),\t\t\t\t\\\n\tPORT_GP_CFG_1(bank, 31, fn, sfx, cfg)\n#define PORT_GP_32(bank, fn, sfx)\tPORT_GP_CFG_32(bank, fn, sfx, 0)\n\n#define PORT_GP_32_REV(bank, fn, sfx)\t\t\t\t\t\\\n\tPORT_GP_1(bank, 31, fn, sfx), PORT_GP_1(bank, 30, fn, sfx),\t\\\n\tPORT_GP_1(bank, 29, fn, sfx), PORT_GP_1(bank, 28, fn, sfx),\t\\\n\tPORT_GP_1(bank, 27, fn, sfx), PORT_GP_1(bank, 26, fn, sfx),\t\\\n\tPORT_GP_1(bank, 25, fn, sfx), PORT_GP_1(bank, 24, fn, sfx),\t\\\n\tPORT_GP_1(bank, 23, fn, sfx), PORT_GP_1(bank, 22, fn, sfx),\t\\\n\tPORT_GP_1(bank, 21, fn, sfx), PORT_GP_1(bank, 20, fn, sfx),\t\\\n\tPORT_GP_1(bank, 19, fn, sfx), PORT_GP_1(bank, 18, fn, sfx),\t\\\n\tPORT_GP_1(bank, 17, fn, sfx), PORT_GP_1(bank, 16, fn, sfx),\t\\\n\tPORT_GP_1(bank, 15, fn, sfx), PORT_GP_1(bank, 14, fn, sfx),\t\\\n\tPORT_GP_1(bank, 13, fn, sfx), PORT_GP_1(bank, 12, fn, sfx),\t\\\n\tPORT_GP_1(bank, 11, fn, sfx), PORT_GP_1(bank, 10, fn, sfx),\t\\\n\tPORT_GP_1(bank, 9,  fn, sfx), PORT_GP_1(bank, 8,  fn, sfx),\t\\\n\tPORT_GP_1(bank, 7,  fn, sfx), PORT_GP_1(bank, 6,  fn, sfx),\t\\\n\tPORT_GP_1(bank, 5,  fn, sfx), PORT_GP_1(bank, 4,  fn, sfx),\t\\\n\tPORT_GP_1(bank, 3,  fn, sfx), PORT_GP_1(bank, 2,  fn, sfx),\t\\\n\tPORT_GP_1(bank, 1,  fn, sfx), PORT_GP_1(bank, 0,  fn, sfx)\n\n \n#define _GP_ALL(bank, pin, name, sfx, cfg)\tname##_##sfx\n#define GP_ALL(str)\t\t\tCPU_ALL_GP(_GP_ALL, str)\n\n \n#define _GP_GPIO(bank, _pin, _name, sfx, cfg) {\t\t\t\t\\\n\t.pin = (bank * 32) + _pin,\t\t\t\t\t\\\n\t.name = __stringify(_name),\t\t\t\t\t\\\n\t.enum_id = _name##_DATA,\t\t\t\t\t\\\n\t.configs = cfg,\t\t\t\t\t\t\t\\\n}\n#define PINMUX_GPIO_GP_ALL()\t\tCPU_ALL_GP(_GP_GPIO, unused)\n\n \n#define _GP_DATA(bank, pin, name, sfx, cfg)\tPINMUX_DATA(name##_DATA, name##_FN)\n#define PINMUX_DATA_GP_ALL()\t\tCPU_ALL_GP(_GP_DATA, unused)\n\n \n#define _GP_ENTRY(bank, pin, name, sfx, cfg)\t\t\t\t\\\n\tdeprecated)); char name[(bank * 32) + pin] __attribute__((deprecated\n#define GP_ASSIGN_LAST()\t\t\t\t\t\t\\\n\tGP_LAST = sizeof(union {\t\t\t\t\t\\\n\t\tchar dummy[0] __attribute__((deprecated,\t\t\\\n\t\tCPU_ALL_GP(_GP_ENTRY, unused),\t\t\t\t\\\n\t\tdeprecated));\t\t\t\t\t\t\\\n\t})\n\n \n\n#define PORT_1(pn, fn, pfx, sfx) fn(pn, pfx, sfx)\n\n#define PORT_10(pn, fn, pfx, sfx)\t\t\t\t\t  \\\n\tPORT_1(pn,   fn, pfx##0, sfx), PORT_1(pn+1, fn, pfx##1, sfx),\t  \\\n\tPORT_1(pn+2, fn, pfx##2, sfx), PORT_1(pn+3, fn, pfx##3, sfx),\t  \\\n\tPORT_1(pn+4, fn, pfx##4, sfx), PORT_1(pn+5, fn, pfx##5, sfx),\t  \\\n\tPORT_1(pn+6, fn, pfx##6, sfx), PORT_1(pn+7, fn, pfx##7, sfx),\t  \\\n\tPORT_1(pn+8, fn, pfx##8, sfx), PORT_1(pn+9, fn, pfx##9, sfx)\n\n#define PORT_90(pn, fn, pfx, sfx)\t\t\t\t\t  \\\n\tPORT_10(pn+10, fn, pfx##1, sfx), PORT_10(pn+20, fn, pfx##2, sfx), \\\n\tPORT_10(pn+30, fn, pfx##3, sfx), PORT_10(pn+40, fn, pfx##4, sfx), \\\n\tPORT_10(pn+50, fn, pfx##5, sfx), PORT_10(pn+60, fn, pfx##6, sfx), \\\n\tPORT_10(pn+70, fn, pfx##7, sfx), PORT_10(pn+80, fn, pfx##8, sfx), \\\n\tPORT_10(pn+90, fn, pfx##9, sfx)\n\n \n#define _PORT_ALL(pn, pfx, sfx)\t\tpfx##_##sfx\n#define PORT_ALL(str)\t\t\tCPU_ALL_PORT(_PORT_ALL, PORT, str)\n\n \n#define PINMUX_GPIO(_pin)\t\t\t\t\t\t\\\n\t[GPIO_##_pin] = {\t\t\t\t\t\t\\\n\t\t.pin = (u16)-1,\t\t\t\t\t\t\\\n\t\t.name = __stringify(GPIO_##_pin),\t\t\t\\\n\t\t.enum_id = _pin##_DATA,\t\t\t\t\t\\\n\t}\n\n \n#define SH_PFC_PIN_CFG(_pin, cfgs) {\t\t\t\t\t\\\n\t.pin = _pin,\t\t\t\t\t\t\t\\\n\t.name = __stringify(PORT##_pin),\t\t\t\t\\\n\t.enum_id = PORT##_pin##_DATA,\t\t\t\t\t\\\n\t.configs = cfgs,\t\t\t\t\t\t\\\n}\n\n \n#define _PORT_DATA(pn, pfx, sfx)\t\t\t\t\t\\\n\tPINMUX_DATA(PORT##pfx##_DATA, PORT##pfx##_FN0,\t\t\t\\\n\t\t    PORT##pfx##_OUT, PORT##pfx##_IN)\n#define PINMUX_DATA_ALL()\t\tCPU_ALL_PORT(_PORT_DATA, , unused)\n\n \n#define _PORT_ENTRY(pn, pfx, sfx)\t\t\t\t\t\\\n\tdeprecated)); char pfx[pn] __attribute__((deprecated\n#define PORT_ASSIGN_LAST()\t\t\t\t\t\t\\\n\tPORT_LAST = sizeof(union {\t\t\t\t\t\\\n\t\tchar dummy[0] __attribute__((deprecated,\t\t\\\n\t\tCPU_ALL_PORT(_PORT_ENTRY, PORT, unused),\t\t\\\n\t\tdeprecated));\t\t\t\t\t\t\\\n\t})\n\n \n#define PINMUX_GPIO_FN(gpio, base, data_or_mark)\t\t\t\\\n\t[gpio - (base)] = {\t\t\t\t\t\t\\\n\t\t.name = __stringify(gpio),\t\t\t\t\\\n\t\t.enum_id = data_or_mark,\t\t\t\t\\\n\t}\n#define GPIO_FN(str)\t\t\t\t\t\t\t\\\n\tPINMUX_GPIO_FN(GPIO_FN_##str, PINMUX_FN_BASE, str##_MARK)\n\n \n\n#define PIN_NOGP_CFG(pin, name, fn, cfg)\tfn(pin, name, cfg)\n#define PIN_NOGP(pin, name, fn)\t\t\tfn(pin, name, 0)\n\n \n#define _NOGP_ALL(pin, name, cfg)\t\tPIN_##pin\n#define NOGP_ALL()\t\t\t\tCPU_ALL_NOGP(_NOGP_ALL)\n\n \n#define _NOGP_PINMUX(_pin, _name, cfg) {\t\t\t\t\\\n\t.pin = PIN_##_pin,\t\t\t\t\t\t\\\n\t.name = \"PIN_\" _name,\t\t\t\t\t\t\\\n\t.configs = SH_PFC_PIN_CFG_NO_GPIO | cfg,\t\t\t\\\n}\n#define PINMUX_NOGP_ALL()\t\tCPU_ALL_NOGP(_NOGP_PINMUX)\n\n \n#define PORTCR(nr, reg) {\t\t\t\t\t\t\\\n\tPINMUX_CFG_REG_VAR(\"PORT\" nr \"CR\", reg, 8, GROUP(-2, 2, -1, 3),\t\\\n\t\t\t   GROUP(\t\t\t\t\t\\\n\t\t \t\t\\\n\t\t \t\t\t\t\t\t\\\n\t\t0, PORT##nr##_OUT, PORT##nr##_IN, 0,\t\t\t\\\n\t\t \t\t\t\t\\\n\t\t \t\t\t\t\t\t\\\n\t\tPORT##nr##_FN0, PORT##nr##_FN1,\t\t\t\t\\\n\t\tPORT##nr##_FN2, PORT##nr##_FN3,\t\t\t\t\\\n\t\tPORT##nr##_FN4, PORT##nr##_FN5,\t\t\t\t\\\n\t\tPORT##nr##_FN6, PORT##nr##_FN7\t\t\t\t\\\n\t))\t\t\t\t\t\t\t\t\\\n}\n\n \n#define RCAR_GP_PIN(bank, pin)\t\t(((bank) * 32) + (pin))\n\n \nconst struct pinmux_bias_reg *\nrcar_pin_to_bias_reg(const struct sh_pfc_soc_info *info, unsigned int pin,\n\t\t     unsigned int *bit);\nunsigned int rcar_pinmux_get_bias(struct sh_pfc *pfc, unsigned int pin);\nvoid rcar_pinmux_set_bias(struct sh_pfc *pfc, unsigned int pin,\n\t\t\t  unsigned int bias);\n\nunsigned int rmobile_pinmux_get_bias(struct sh_pfc *pfc, unsigned int pin);\nvoid rmobile_pinmux_set_bias(struct sh_pfc *pfc, unsigned int pin,\n\t\t\t     unsigned int bias);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}