

================================================================
== Vitis HLS Report for 'accelerator'
================================================================
* Date:           Sat Nov 30 21:29:46 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.188 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       13|    43016|  0.130 us|  0.430 ms|   14|  43017|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_65_3  |        0|    43002|   21 ~ 86|          -|          -|  0 ~ 500|        no|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../accelerator.cpp:64]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w1_local_0 = alloca i32 1"   --->   Operation 10 'alloca' 'w1_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w1_local_1_0 = alloca i32 1"   --->   Operation 11 'alloca' 'w1_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%w1_local_2_0 = alloca i32 1"   --->   Operation 12 'alloca' 'w1_local_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w1_local_3_0 = alloca i32 1"   --->   Operation 13 'alloca' 'w1_local_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%w2_local_0 = alloca i32 1"   --->   Operation 14 'alloca' 'w2_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%w2_local_1_0 = alloca i32 1"   --->   Operation 15 'alloca' 'w2_local_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w2_local_2_0 = alloca i32 1"   --->   Operation 16 'alloca' 'w2_local_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%w2_local_3_0 = alloca i32 1"   --->   Operation 17 'alloca' 'w2_local_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_01382_lcssa25 = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_01382_lcssa25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_01382_1_lcssa27 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_01382_1_lcssa27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_01385_lcssa29 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_01385_lcssa29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_01385_1_lcssa31 = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_0_01385_1_lcssa31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load91 = alloca i32 1"   --->   Operation 22 'alloca' 'retval_0_0_0_0_0_load91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load97 = alloca i32 1"   --->   Operation 23 'alloca' 'retval_0_1_0_0_0_load97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load103 = alloca i32 1"   --->   Operation 24 'alloca' 'retval_0_2_0_0_0_load103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load109 = alloca i32 1"   --->   Operation 25 'alloca' 'retval_0_3_0_0_0_load109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_07216 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_07216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_17320 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_17320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_07424 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_07424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_17528 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_17528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_07632 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_07632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_17736 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_17736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_07840 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_07840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mux_case_17944 = alloca i32 1"   --->   Operation 33 'alloca' 'mux_case_17944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load112_loc = alloca i64 1"   --->   Operation 34 'alloca' 'retval_1_0_0_0_0_0_load112_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load114_loc = alloca i64 1"   --->   Operation 35 'alloca' 'retval_1_0_1_0_0_0_load114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load116_loc = alloca i64 1"   --->   Operation 36 'alloca' 'retval_1_1_0_0_0_0_load116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load118_loc = alloca i64 1"   --->   Operation 37 'alloca' 'retval_1_1_1_0_0_0_load118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load120_loc = alloca i64 1"   --->   Operation 38 'alloca' 'retval_2_0_0_0_0_0_load120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load122_loc = alloca i64 1"   --->   Operation 39 'alloca' 'retval_2_0_1_0_0_0_load122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load124_loc = alloca i64 1"   --->   Operation 40 'alloca' 'retval_2_1_0_0_0_0_load124_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load126_loc = alloca i64 1"   --->   Operation 41 'alloca' 'retval_2_1_1_0_0_0_load126_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load128_loc = alloca i64 1"   --->   Operation 42 'alloca' 'retval_3_0_0_0_0_load128_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load130_loc = alloca i64 1"   --->   Operation 43 'alloca' 'retval_3_1_0_0_0_load130_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load132_loc = alloca i64 1"   --->   Operation 44 'alloca' 'retval_4_0_0_0_0_load132_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load134_loc = alloca i64 1"   --->   Operation 45 'alloca' 'retval_4_1_0_0_0_load134_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%array_back1_bias_change_2_loc = alloca i64 1"   --->   Operation 46 'alloca' 'array_back1_bias_change_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc = alloca i64 1"   --->   Operation 47 'alloca' 'array_back1_bias_change_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_6_loc = alloca i64 1"   --->   Operation 48 'alloca' 'array_back1_weight_changes_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_5_loc = alloca i64 1"   --->   Operation 49 'alloca' 'array_back1_weight_changes_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_4_loc = alloca i64 1"   --->   Operation 50 'alloca' 'array_back1_weight_changes_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_loc = alloca i64 1"   --->   Operation 51 'alloca' 'array_back1_weight_changes_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%array_back2_bias_change_2_loc = alloca i64 1"   --->   Operation 52 'alloca' 'array_back2_bias_change_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%array_back2_bias_change_loc = alloca i64 1"   --->   Operation 53 'alloca' 'array_back2_bias_change_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_6_loc = alloca i64 1"   --->   Operation 54 'alloca' 'array_back2_weight_changes_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_5_loc = alloca i64 1"   --->   Operation 55 'alloca' 'array_back2_weight_changes_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_4_loc = alloca i64 1"   --->   Operation 56 'alloca' 'array_back2_weight_changes_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_loc = alloca i64 1"   --->   Operation 57 'alloca' 'array_back2_weight_changes_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_loc = alloca i64 1"   --->   Operation 58 'alloca' 'retval_0_0_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_loc = alloca i64 1"   --->   Operation 59 'alloca' 'retval_0_1_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_loc = alloca i64 1"   --->   Operation 60 'alloca' 'retval_0_2_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_loc = alloca i64 1"   --->   Operation 61 'alloca' 'retval_0_3_0_0_0_load_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bias_1_local_idx_val20_loc = alloca i64 1"   --->   Operation 62 'alloca' 'bias_1_local_idx_val20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_val21_loc = alloca i64 1"   --->   Operation 63 'alloca' 'bias_1_local_idx1_val21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bias_2_local_idx_val22_loc = alloca i64 1"   --->   Operation 64 'alloca' 'bias_2_local_idx_val22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_val23_loc = alloca i64 1"   --->   Operation 65 'alloca' 'bias_2_local_idx4_val23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load90_loc = alloca i64 1"   --->   Operation 66 'alloca' 'retval_0_0_0_0_0_load90_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load96_loc = alloca i64 1"   --->   Operation 67 'alloca' 'retval_0_1_0_0_0_load96_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load102_loc = alloca i64 1"   --->   Operation 68 'alloca' 'retval_0_2_0_0_0_load102_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load108_loc = alloca i64 1"   --->   Operation 69 'alloca' 'retval_0_3_0_0_0_load108_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mux_case_07215_loc = alloca i64 1"   --->   Operation 70 'alloca' 'mux_case_07215_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%mux_case_17319_loc = alloca i64 1"   --->   Operation 71 'alloca' 'mux_case_17319_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%mux_case_07423_loc = alloca i64 1"   --->   Operation 72 'alloca' 'mux_case_07423_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%mux_case_17527_loc = alloca i64 1"   --->   Operation 73 'alloca' 'mux_case_17527_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mux_case_07631_loc = alloca i64 1"   --->   Operation 74 'alloca' 'mux_case_07631_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mux_case_17735_loc = alloca i64 1"   --->   Operation 75 'alloca' 'mux_case_17735_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mux_case_07839_loc = alloca i64 1"   --->   Operation 76 'alloca' 'mux_case_07839_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mux_case_17943_loc = alloca i64 1"   --->   Operation 77 'alloca' 'mux_case_17943_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%w1_local_163_loc = alloca i64 1"   --->   Operation 78 'alloca' 'w1_local_163_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%w1_local_1_1_loc = alloca i64 1"   --->   Operation 79 'alloca' 'w1_local_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%w1_local_2_1_loc = alloca i64 1"   --->   Operation 80 'alloca' 'w1_local_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%w1_local_3_1_loc = alloca i64 1"   --->   Operation 81 'alloca' 'w1_local_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%w2_local_165_loc = alloca i64 1"   --->   Operation 82 'alloca' 'w2_local_165_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%w2_local_1_1_loc = alloca i64 1"   --->   Operation 83 'alloca' 'w2_local_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%w2_local_2_1_loc = alloca i64 1"   --->   Operation 84 'alloca' 'w2_local_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%w2_local_3_1_loc = alloca i64 1"   --->   Operation 85 'alloca' 'w2_local_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%w1_local_loc = alloca i64 1"   --->   Operation 86 'alloca' 'w1_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%w1_local_1_loc = alloca i64 1"   --->   Operation 87 'alloca' 'w1_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%w2_local_loc = alloca i64 1"   --->   Operation 88 'alloca' 'w2_local_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%w2_local_1_loc = alloca i64 1"   --->   Operation 89 'alloca' 'w2_local_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%w1_local_2_loc = alloca i64 1"   --->   Operation 90 'alloca' 'w1_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%w1_local_3_loc = alloca i64 1"   --->   Operation 91 'alloca' 'w1_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%w2_local_2_loc = alloca i64 1"   --->   Operation 92 'alloca' 'w2_local_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%w2_local_3_loc = alloca i64 1"   --->   Operation 93 'alloca' 'w2_local_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %p_0_0_01385_1_lcssa31, i16 %p_0_0_01385_lcssa29, i16 %p_0_0_01382_1_lcssa27, i16 %p_0_0_01382_lcssa25"   --->   Operation 94 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln64 = store i9 0, i9 %i" [../accelerator.cpp:64]   --->   Operation 95 'store' 'store_ln64' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.60>
ST_2 : Operation 96 [1/2] (1.60ns)   --->   "%call_ln0 = call void @accelerator_Pipeline_VITIS_LOOP_47_1, i16 %w1, i16 %w2, i16 %bias_1, i16 %bias_2, i16 %w2_local_3_loc, i16 %w2_local_2_loc, i16 %w1_local_3_loc, i16 %w1_local_2_loc, i16 %w2_local_1_loc, i16 %w2_local_loc, i16 %w1_local_1_loc, i16 %w1_local_loc, i16 %p_0_0_01385_1_lcssa31, i16 %p_0_0_01385_lcssa29, i16 %p_0_0_01382_1_lcssa27, i16 %p_0_0_01382_lcssa25"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 97 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 0"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../accelerator.cpp:7]   --->   Operation 99 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w1"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %w2"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_1"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias_2"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %training"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %training, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%w2_local_3_loc_load = load i16 %w2_local_3_loc"   --->   Operation 110 'load' 'w2_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%w2_local_2_loc_load = load i16 %w2_local_2_loc"   --->   Operation 111 'load' 'w2_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%w1_local_3_loc_load = load i16 %w1_local_3_loc"   --->   Operation 112 'load' 'w1_local_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%w1_local_2_loc_load = load i16 %w1_local_2_loc"   --->   Operation 113 'load' 'w1_local_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%w2_local_1_loc_load = load i16 %w2_local_1_loc"   --->   Operation 114 'load' 'w2_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%w2_local_loc_load = load i16 %w2_local_loc"   --->   Operation 115 'load' 'w2_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%w1_local_1_loc_load = load i16 %w1_local_1_loc"   --->   Operation 116 'load' 'w1_local_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%w1_local_loc_load = load i16 %w1_local_loc"   --->   Operation 117 'load' 'w1_local_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (1.01ns)   --->   "%cmp_i_i113 = icmp_eq  i16 %training_read, i16 0"   --->   Operation 118 'icmp' 'cmp_i_i113' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_1_loc_load, i16 %mux_case_17944"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 120 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_3_loc_load, i16 %mux_case_07840"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 121 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_loc_load, i16 %mux_case_17736"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 122 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_2_loc_load, i16 %mux_case_07632"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 123 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_1_loc_load, i16 %mux_case_17528"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 124 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_3_loc_load, i16 %mux_case_07424"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 125 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_loc_load, i16 %mux_case_17320"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_2_loc_load, i16 %mux_case_07216"   --->   Operation 126 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 127 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_1_loc_load, i16 %w2_local_3_0"   --->   Operation 127 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 128 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_loc_load, i16 %w2_local_2_0"   --->   Operation 128 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 129 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_3_loc_load, i16 %w2_local_1_0"   --->   Operation 129 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 130 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w2_local_2_loc_load, i16 %w2_local_0"   --->   Operation 130 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 131 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_1_loc_load, i16 %w1_local_3_0"   --->   Operation 131 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 132 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_loc_load, i16 %w1_local_2_0"   --->   Operation 132 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 133 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_3_loc_load, i16 %w1_local_1_0"   --->   Operation 133 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 134 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %w1_local_2_loc_load, i16 %w1_local_0"   --->   Operation 134 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_69_4" [../accelerator.cpp:65]   --->   Operation 135 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.40>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [../accelerator.cpp:65]   --->   Operation 136 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_0_0_01382_lcssa25_load = load i16 %p_0_0_01382_lcssa25"   --->   Operation 137 'load' 'p_0_0_01382_lcssa25_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_0_0_01382_1_lcssa27_load = load i16 %p_0_0_01382_1_lcssa27"   --->   Operation 138 'load' 'p_0_0_01382_1_lcssa27_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_0_0_01385_lcssa29_load = load i16 %p_0_0_01385_lcssa29"   --->   Operation 139 'load' 'p_0_0_01385_lcssa29_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%p_0_0_01385_1_lcssa31_load = load i16 %p_0_0_01385_1_lcssa31"   --->   Operation 140 'load' 'p_0_0_01385_1_lcssa31_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load = load i16 %retval_0_0_0_0_0_load91"   --->   Operation 141 'load' 'retval_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load = load i16 %retval_0_1_0_0_0_load97"   --->   Operation 142 'load' 'retval_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load = load i16 %retval_0_2_0_0_0_load103"   --->   Operation 143 'load' 'retval_0_2_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load = load i16 %retval_0_3_0_0_0_load109"   --->   Operation 144 'load' 'retval_0_3_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_07216_load = load i16 %mux_case_07216"   --->   Operation 145 'load' 'mux_case_07216_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_17320_load = load i16 %mux_case_17320"   --->   Operation 146 'load' 'mux_case_17320_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_07424_load = load i16 %mux_case_07424"   --->   Operation 147 'load' 'mux_case_07424_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_17528_load = load i16 %mux_case_17528"   --->   Operation 148 'load' 'mux_case_17528_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_07632_load = load i16 %mux_case_07632"   --->   Operation 149 'load' 'mux_case_07632_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_17736_load = load i16 %mux_case_17736"   --->   Operation 150 'load' 'mux_case_17736_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_07840_load = load i16 %mux_case_07840"   --->   Operation 151 'load' 'mux_case_07840_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%mux_case_17944_load = load i16 %mux_case_17944"   --->   Operation 152 'load' 'mux_case_17944_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.92ns)   --->   "%icmp_ln65 = icmp_eq  i9 %i_1, i9 500" [../accelerator.cpp:65]   --->   Operation 153 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.92ns)   --->   "%i_2 = add i9 %i_1, i9 1" [../accelerator.cpp:65]   --->   Operation 154 'add' 'i_2' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (0.48ns)   --->   "%br_ln65 = br i1 %icmp_ln65, void %VITIS_LOOP_69_4.split, void %VITIS_LOOP_160_9" [../accelerator.cpp:65]   --->   Operation 155 'br' 'br_ln65' <Predicate = true> <Delay = 0.48>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%w1_local_0_load = load i16 %w1_local_0"   --->   Operation 156 'load' 'w1_local_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%w1_local_1_0_load = load i16 %w1_local_1_0"   --->   Operation 157 'load' 'w1_local_1_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%w1_local_2_0_load = load i16 %w1_local_2_0"   --->   Operation 158 'load' 'w1_local_2_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%w1_local_3_0_load = load i16 %w1_local_3_0"   --->   Operation 159 'load' 'w1_local_3_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%w2_local_0_load = load i16 %w2_local_0"   --->   Operation 160 'load' 'w2_local_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%w2_local_1_0_load = load i16 %w2_local_1_0"   --->   Operation 161 'load' 'w2_local_1_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%w2_local_2_0_load = load i16 %w2_local_2_0"   --->   Operation 162 'load' 'w2_local_2_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%w2_local_3_0_load = load i16 %w2_local_3_0"   --->   Operation 163 'load' 'w2_local_3_0_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 164 [2/2] (0.48ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %w2_local_3_0_load, i16 %w2_local_2_0_load, i16 %w2_local_1_0_load, i16 %w2_local_0_load, i16 %w1_local_3_0_load, i16 %w1_local_2_0_load, i16 %w1_local_1_0_load, i16 %w1_local_0_load, i16 %mux_case_17944_load, i16 %mux_case_07840_load, i16 %mux_case_17736_load, i16 %mux_case_07632_load, i16 %mux_case_17528_load, i16 %mux_case_07424_load, i16 %mux_case_17320_load, i16 %mux_case_07216_load, i16 %retval_0_3_0_0_0_load, i16 %retval_0_2_0_0_0_load, i16 %retval_0_1_0_0_0_load, i16 %retval_0_0_0_0_0_load, i16 %p_0_0_01385_1_lcssa31_load, i16 %p_0_0_01385_lcssa29_load, i16 %p_0_0_01382_1_lcssa27_load, i16 %p_0_0_01382_lcssa25_load, i16 %training_read, i1 %cmp_i_i113, i16 %w2_local_3_1_loc, i16 %w2_local_2_1_loc, i16 %w2_local_1_1_loc, i16 %w2_local_165_loc, i16 %w1_local_3_1_loc, i16 %w1_local_2_1_loc, i16 %w1_local_1_1_loc, i16 %w1_local_163_loc, i16 %mux_case_17943_loc, i16 %mux_case_07839_loc, i16 %mux_case_17735_loc, i16 %mux_case_07631_loc, i16 %mux_case_17527_loc, i16 %mux_case_07423_loc, i16 %mux_case_17319_loc, i16 %mux_case_07215_loc, i16 %retval_0_3_0_0_0_load108_loc, i16 %retval_0_2_0_0_0_load102_loc, i16 %retval_0_1_0_0_0_load96_loc, i16 %retval_0_0_0_0_0_load90_loc, i16 %bias_2_local_idx4_val23_loc, i16 %bias_2_local_idx_val22_loc, i16 %bias_1_local_idx1_val21_loc, i16 %bias_1_local_idx_val20_loc, i16 %retval_0_3_0_0_0_load_loc, i16 %retval_0_2_0_0_0_load_loc, i16 %retval_0_1_0_0_0_load_loc, i16 %retval_0_0_0_0_0_load_loc, i16 %array_back2_weight_changes_loc, i16 %array_back2_weight_changes_4_loc, i16 %array_back2_weight_changes_5_loc, i16 %array_back2_weight_changes_6_loc, i16 %array_back2_bias_change_loc, i16 %array_back2_bias_change_2_loc, i16 %array_back1_weight_changes_loc, i16 %array_back1_weight_changes_4_loc, i16 %array_back1_weight_changes_5_loc, i16 %array_back1_weight_changes_6_loc, i16 %array_back1_bias_change_loc, i16 %array_back1_bias_change_2_loc"   --->   Operation 164 'call' 'targetBlock' <Predicate = (!icmp_ln65)> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.97>
ST_5 : Operation 165 [1/2] (0.97ns)   --->   "%targetBlock = call i1 @accelerator_Pipeline_VITIS_LOOP_69_4, i16 %w2_local_3_0_load, i16 %w2_local_2_0_load, i16 %w2_local_1_0_load, i16 %w2_local_0_load, i16 %w1_local_3_0_load, i16 %w1_local_2_0_load, i16 %w1_local_1_0_load, i16 %w1_local_0_load, i16 %mux_case_17944_load, i16 %mux_case_07840_load, i16 %mux_case_17736_load, i16 %mux_case_07632_load, i16 %mux_case_17528_load, i16 %mux_case_07424_load, i16 %mux_case_17320_load, i16 %mux_case_07216_load, i16 %retval_0_3_0_0_0_load, i16 %retval_0_2_0_0_0_load, i16 %retval_0_1_0_0_0_load, i16 %retval_0_0_0_0_0_load, i16 %p_0_0_01385_1_lcssa31_load, i16 %p_0_0_01385_lcssa29_load, i16 %p_0_0_01382_1_lcssa27_load, i16 %p_0_0_01382_lcssa25_load, i16 %training_read, i1 %cmp_i_i113, i16 %w2_local_3_1_loc, i16 %w2_local_2_1_loc, i16 %w2_local_1_1_loc, i16 %w2_local_165_loc, i16 %w1_local_3_1_loc, i16 %w1_local_2_1_loc, i16 %w1_local_1_1_loc, i16 %w1_local_163_loc, i16 %mux_case_17943_loc, i16 %mux_case_07839_loc, i16 %mux_case_17735_loc, i16 %mux_case_07631_loc, i16 %mux_case_17527_loc, i16 %mux_case_07423_loc, i16 %mux_case_17319_loc, i16 %mux_case_07215_loc, i16 %retval_0_3_0_0_0_load108_loc, i16 %retval_0_2_0_0_0_load102_loc, i16 %retval_0_1_0_0_0_load96_loc, i16 %retval_0_0_0_0_0_load90_loc, i16 %bias_2_local_idx4_val23_loc, i16 %bias_2_local_idx_val22_loc, i16 %bias_1_local_idx1_val21_loc, i16 %bias_1_local_idx_val20_loc, i16 %retval_0_3_0_0_0_load_loc, i16 %retval_0_2_0_0_0_load_loc, i16 %retval_0_1_0_0_0_load_loc, i16 %retval_0_0_0_0_0_load_loc, i16 %array_back2_weight_changes_loc, i16 %array_back2_weight_changes_4_loc, i16 %array_back2_weight_changes_5_loc, i16 %array_back2_weight_changes_6_loc, i16 %array_back2_bias_change_loc, i16 %array_back2_bias_change_2_loc, i16 %array_back1_weight_changes_loc, i16 %array_back1_weight_changes_4_loc, i16 %array_back1_weight_changes_5_loc, i16 %array_back1_weight_changes_6_loc, i16 %array_back1_bias_change_loc, i16 %array_back1_bias_change_2_loc"   --->   Operation 165 'call' 'targetBlock' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.74>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 500, i64 250" [../accelerator.cpp:64]   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../accelerator.cpp:65]   --->   Operation 167 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%w2_local_3_1_loc_load = load i16 %w2_local_3_1_loc"   --->   Operation 168 'load' 'w2_local_3_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%w2_local_2_1_loc_load = load i16 %w2_local_2_1_loc"   --->   Operation 169 'load' 'w2_local_2_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%w2_local_1_1_loc_load = load i16 %w2_local_1_1_loc"   --->   Operation 170 'load' 'w2_local_1_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%w2_local_165_loc_load = load i16 %w2_local_165_loc"   --->   Operation 171 'load' 'w2_local_165_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%w1_local_3_1_loc_load = load i16 %w1_local_3_1_loc"   --->   Operation 172 'load' 'w1_local_3_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%w1_local_2_1_loc_load = load i16 %w1_local_2_1_loc"   --->   Operation 173 'load' 'w1_local_2_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%w1_local_1_1_loc_load = load i16 %w1_local_1_1_loc"   --->   Operation 174 'load' 'w1_local_1_1_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%w1_local_163_loc_load = load i16 %w1_local_163_loc"   --->   Operation 175 'load' 'w1_local_163_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%mux_case_17943_loc_load = load i16 %mux_case_17943_loc"   --->   Operation 176 'load' 'mux_case_17943_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%mux_case_07839_loc_load = load i16 %mux_case_07839_loc"   --->   Operation 177 'load' 'mux_case_07839_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%mux_case_17735_loc_load = load i16 %mux_case_17735_loc"   --->   Operation 178 'load' 'mux_case_17735_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%mux_case_07631_loc_load = load i16 %mux_case_07631_loc"   --->   Operation 179 'load' 'mux_case_07631_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%mux_case_17527_loc_load = load i16 %mux_case_17527_loc"   --->   Operation 180 'load' 'mux_case_17527_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%mux_case_07423_loc_load = load i16 %mux_case_07423_loc"   --->   Operation 181 'load' 'mux_case_07423_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%mux_case_17319_loc_load = load i16 %mux_case_17319_loc"   --->   Operation 182 'load' 'mux_case_17319_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%mux_case_07215_loc_load = load i16 %mux_case_07215_loc"   --->   Operation 183 'load' 'mux_case_07215_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_3 = load i16 %retval_0_3_0_0_0_load108_loc"   --->   Operation 184 'load' 'retval_0_3_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_3 = load i16 %retval_0_2_0_0_0_load102_loc"   --->   Operation 185 'load' 'retval_0_2_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_3 = load i16 %retval_0_1_0_0_0_load96_loc"   --->   Operation 186 'load' 'retval_0_1_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_3 = load i16 %retval_0_0_0_0_0_load90_loc"   --->   Operation 187 'load' 'retval_0_0_0_0_0_load_3' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%bias_2_local_idx4_val23_loc_load = load i16 %bias_2_local_idx4_val23_loc"   --->   Operation 188 'load' 'bias_2_local_idx4_val23_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%bias_2_local_idx_val22_loc_load = load i16 %bias_2_local_idx_val22_loc"   --->   Operation 189 'load' 'bias_2_local_idx_val22_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%bias_1_local_idx1_val21_loc_load = load i16 %bias_1_local_idx1_val21_loc"   --->   Operation 190 'load' 'bias_1_local_idx1_val21_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%bias_1_local_idx_val20_loc_load = load i16 %bias_1_local_idx_val20_loc"   --->   Operation 191 'load' 'bias_1_local_idx_val20_loc_load' <Predicate = (!icmp_ln65 & targetBlock)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_4 = load i16 %retval_0_3_0_0_0_load_loc"   --->   Operation 192 'load' 'retval_0_3_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_4 = load i16 %retval_0_2_0_0_0_load_loc"   --->   Operation 193 'load' 'retval_0_2_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_4 = load i16 %retval_0_1_0_0_0_load_loc"   --->   Operation 194 'load' 'retval_0_1_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_4 = load i16 %retval_0_0_0_0_0_load_loc"   --->   Operation 195 'load' 'retval_0_0_0_0_0_load_4' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_loc_load = load i16 %array_back2_weight_changes_loc"   --->   Operation 196 'load' 'array_back2_weight_changes_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_4_loc_load = load i16 %array_back2_weight_changes_4_loc"   --->   Operation 197 'load' 'array_back2_weight_changes_4_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_5_loc_load = load i16 %array_back2_weight_changes_5_loc"   --->   Operation 198 'load' 'array_back2_weight_changes_5_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%array_back2_weight_changes_6_loc_load = load i16 %array_back2_weight_changes_6_loc"   --->   Operation 199 'load' 'array_back2_weight_changes_6_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%array_back2_bias_change_loc_load = load i16 %array_back2_bias_change_loc"   --->   Operation 200 'load' 'array_back2_bias_change_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%array_back2_bias_change_2_loc_load = load i16 %array_back2_bias_change_2_loc"   --->   Operation 201 'load' 'array_back2_bias_change_2_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_loc_load = load i16 %array_back1_weight_changes_loc"   --->   Operation 202 'load' 'array_back1_weight_changes_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_4_loc_load = load i16 %array_back1_weight_changes_4_loc"   --->   Operation 203 'load' 'array_back1_weight_changes_4_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_5_loc_load = load i16 %array_back1_weight_changes_5_loc"   --->   Operation 204 'load' 'array_back1_weight_changes_5_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%array_back1_weight_changes_6_loc_load = load i16 %array_back1_weight_changes_6_loc"   --->   Operation 205 'load' 'array_back1_weight_changes_6_loc_load' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%array_back1_bias_change_loc_load = load i16 %array_back1_bias_change_loc"   --->   Operation 206 'load' 'array_back1_bias_change_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%array_back1_bias_change_2_loc_load = load i16 %array_back1_bias_change_2_loc"   --->   Operation 207 'load' 'array_back1_bias_change_2_loc_load' <Predicate = (!icmp_ln65 & !targetBlock)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.42ns)   --->   "%select_ln69 = select i1 %targetBlock, i16 %w2_local_3_1_loc_load, i16 %array_back2_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 208 'select' 'select_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.42ns)   --->   "%select_ln69_1 = select i1 %targetBlock, i16 %w2_local_2_1_loc_load, i16 %array_back2_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 209 'select' 'select_ln69_1' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.42ns)   --->   "%select_ln69_2 = select i1 %targetBlock, i16 %w2_local_1_1_loc_load, i16 %array_back2_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 210 'select' 'select_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.42ns)   --->   "%select_ln69_3 = select i1 %targetBlock, i16 %w2_local_165_loc_load, i16 %array_back2_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 211 'select' 'select_ln69_3' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.42ns)   --->   "%select_ln69_4 = select i1 %targetBlock, i16 %w1_local_3_1_loc_load, i16 %array_back1_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 212 'select' 'select_ln69_4' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.42ns)   --->   "%select_ln69_5 = select i1 %targetBlock, i16 %w1_local_2_1_loc_load, i16 %array_back1_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 213 'select' 'select_ln69_5' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.42ns)   --->   "%select_ln69_6 = select i1 %targetBlock, i16 %w1_local_1_1_loc_load, i16 %array_back1_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 214 'select' 'select_ln69_6' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.42ns)   --->   "%select_ln69_7 = select i1 %targetBlock, i16 %w1_local_163_loc_load, i16 %array_back1_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 215 'select' 'select_ln69_7' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.42ns)   --->   "%select_ln69_8 = select i1 %targetBlock, i16 %mux_case_17943_loc_load, i16 %array_back2_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 216 'select' 'select_ln69_8' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.42ns)   --->   "%select_ln69_9 = select i1 %targetBlock, i16 %mux_case_07839_loc_load, i16 %array_back2_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 217 'select' 'select_ln69_9' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 218 [1/1] (0.42ns)   --->   "%select_ln69_10 = select i1 %targetBlock, i16 %mux_case_17735_loc_load, i16 %array_back2_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 218 'select' 'select_ln69_10' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 219 [1/1] (0.42ns)   --->   "%select_ln69_11 = select i1 %targetBlock, i16 %mux_case_07631_loc_load, i16 %array_back2_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 219 'select' 'select_ln69_11' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.42ns)   --->   "%select_ln69_12 = select i1 %targetBlock, i16 %mux_case_17527_loc_load, i16 %array_back1_weight_changes_6_loc_load" [../accelerator.cpp:69]   --->   Operation 220 'select' 'select_ln69_12' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.42ns)   --->   "%select_ln69_13 = select i1 %targetBlock, i16 %mux_case_07423_loc_load, i16 %array_back1_weight_changes_4_loc_load" [../accelerator.cpp:69]   --->   Operation 221 'select' 'select_ln69_13' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 222 [1/1] (0.42ns)   --->   "%select_ln69_14 = select i1 %targetBlock, i16 %mux_case_17319_loc_load, i16 %array_back1_weight_changes_5_loc_load" [../accelerator.cpp:69]   --->   Operation 222 'select' 'select_ln69_14' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.42ns)   --->   "%select_ln69_15 = select i1 %targetBlock, i16 %mux_case_07215_loc_load, i16 %array_back1_weight_changes_loc_load" [../accelerator.cpp:69]   --->   Operation 223 'select' 'select_ln69_15' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.42ns)   --->   "%select_ln69_16 = select i1 %targetBlock, i16 %bias_2_local_idx_val22_loc_load, i16 %array_back2_bias_change_loc_load" [../accelerator.cpp:69]   --->   Operation 224 'select' 'select_ln69_16' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 225 [1/1] (0.42ns)   --->   "%select_ln69_17 = select i1 %targetBlock, i16 %bias_2_local_idx4_val23_loc_load, i16 %array_back2_bias_change_2_loc_load" [../accelerator.cpp:69]   --->   Operation 225 'select' 'select_ln69_17' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.42ns)   --->   "%select_ln69_18 = select i1 %targetBlock, i16 %bias_1_local_idx_val20_loc_load, i16 %array_back1_bias_change_loc_load" [../accelerator.cpp:69]   --->   Operation 226 'select' 'select_ln69_18' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.42ns)   --->   "%select_ln69_19 = select i1 %targetBlock, i16 %bias_1_local_idx1_val21_loc_load, i16 %array_back1_bias_change_2_loc_load" [../accelerator.cpp:69]   --->   Operation 227 'select' 'select_ln69_19' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.42ns)   --->   "%select_ln69_20 = select i1 %targetBlock, i16 %retval_0_3_0_0_0_load_3, i16 %retval_0_3_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 228 'select' 'select_ln69_20' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.42ns)   --->   "%select_ln69_21 = select i1 %targetBlock, i16 %retval_0_2_0_0_0_load_3, i16 %retval_0_2_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 229 'select' 'select_ln69_21' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 230 [1/1] (0.42ns)   --->   "%select_ln69_22 = select i1 %targetBlock, i16 %retval_0_1_0_0_0_load_3, i16 %retval_0_1_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 230 'select' 'select_ln69_22' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 231 [1/1] (0.42ns)   --->   "%select_ln69_23 = select i1 %targetBlock, i16 %retval_0_0_0_0_0_load_3, i16 %retval_0_0_0_0_0_load_4" [../accelerator.cpp:69]   --->   Operation 231 'select' 'select_ln69_23' <Predicate = (!icmp_ln65)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.48ns)   --->   "%br_ln0 = br i1 %cmp_i_i113, void %for.inc303, void %VITIS_LOOP_160_9"   --->   Operation 232 'br' 'br_ln0' <Predicate = (!icmp_ln65)> <Delay = 0.48>
ST_6 : Operation 233 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_8, i16 %mux_case_17944" [../accelerator.cpp:69]   --->   Operation 233 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 234 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_9, i16 %mux_case_07840" [../accelerator.cpp:69]   --->   Operation 234 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 235 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_10, i16 %mux_case_17736" [../accelerator.cpp:69]   --->   Operation 235 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 236 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_11, i16 %mux_case_07632" [../accelerator.cpp:69]   --->   Operation 236 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 237 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_12, i16 %mux_case_17528" [../accelerator.cpp:69]   --->   Operation 237 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 238 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_13, i16 %mux_case_07424" [../accelerator.cpp:69]   --->   Operation 238 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 239 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_14, i16 %mux_case_17320" [../accelerator.cpp:69]   --->   Operation 239 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 240 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_15, i16 %mux_case_07216" [../accelerator.cpp:69]   --->   Operation 240 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_20, i16 %retval_0_3_0_0_0_load109" [../accelerator.cpp:69]   --->   Operation 241 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_21, i16 %retval_0_2_0_0_0_load103" [../accelerator.cpp:69]   --->   Operation 242 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_22, i16 %retval_0_1_0_0_0_load97" [../accelerator.cpp:69]   --->   Operation 243 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_23, i16 %retval_0_0_0_0_0_load91" [../accelerator.cpp:69]   --->   Operation 244 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_17, i16 %p_0_0_01385_1_lcssa31" [../accelerator.cpp:69]   --->   Operation 245 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_16, i16 %p_0_0_01385_lcssa29" [../accelerator.cpp:69]   --->   Operation 246 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_19, i16 %p_0_0_01382_1_lcssa27" [../accelerator.cpp:69]   --->   Operation 247 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln69 = store i16 %select_ln69_18, i16 %p_0_0_01382_lcssa25" [../accelerator.cpp:69]   --->   Operation 248 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69, i16 %w2_local_3_0" [../accelerator.cpp:69]   --->   Operation 249 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 250 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_1, i16 %w2_local_2_0" [../accelerator.cpp:69]   --->   Operation 250 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 251 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_2, i16 %w2_local_1_0" [../accelerator.cpp:69]   --->   Operation 251 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 252 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_3, i16 %w2_local_0" [../accelerator.cpp:69]   --->   Operation 252 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 253 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_4, i16 %w1_local_3_0" [../accelerator.cpp:69]   --->   Operation 253 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 254 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_5, i16 %w1_local_2_0" [../accelerator.cpp:69]   --->   Operation 254 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 255 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_6, i16 %w1_local_1_0" [../accelerator.cpp:69]   --->   Operation 255 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 256 [1/1] (0.48ns)   --->   "%store_ln69 = store i16 %select_ln69_7, i16 %w1_local_0" [../accelerator.cpp:69]   --->   Operation 256 'store' 'store_ln69' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 257 [1/1] (0.48ns)   --->   "%store_ln64 = store i9 %i_2, i9 %i" [../accelerator.cpp:64]   --->   Operation 257 'store' 'store_ln64' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.48>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln65 = br void %VITIS_LOOP_69_4" [../accelerator.cpp:65]   --->   Operation 258 'br' 'br_ln65' <Predicate = (!icmp_ln65 & !cmp_i_i113)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%mux_case_179 = phi i16 %mux_case_17944_load, void %VITIS_LOOP_69_4, i16 %select_ln69_8, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 259 'phi' 'mux_case_179' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%mux_case_078 = phi i16 %mux_case_07840_load, void %VITIS_LOOP_69_4, i16 %select_ln69_9, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 260 'phi' 'mux_case_078' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%mux_case_177 = phi i16 %mux_case_17736_load, void %VITIS_LOOP_69_4, i16 %select_ln69_10, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 261 'phi' 'mux_case_177' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%mux_case_076 = phi i16 %mux_case_07632_load, void %VITIS_LOOP_69_4, i16 %select_ln69_11, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 262 'phi' 'mux_case_076' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%mux_case_175 = phi i16 %mux_case_17528_load, void %VITIS_LOOP_69_4, i16 %select_ln69_12, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 263 'phi' 'mux_case_175' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%mux_case_074 = phi i16 %mux_case_07424_load, void %VITIS_LOOP_69_4, i16 %select_ln69_13, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 264 'phi' 'mux_case_074' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%mux_case_173 = phi i16 %mux_case_17320_load, void %VITIS_LOOP_69_4, i16 %select_ln69_14, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 265 'phi' 'mux_case_173' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%mux_case_072 = phi i16 %mux_case_07216_load, void %VITIS_LOOP_69_4, i16 %select_ln69_15, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 266 'phi' 'mux_case_072' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%p_0_0_01385_lcssa_lcssa = phi i16 %p_0_0_01385_lcssa29_load, void %VITIS_LOOP_69_4, i16 %select_ln69_16, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 267 'phi' 'p_0_0_01385_lcssa_lcssa' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%p_0_0_01385_1_lcssa_lcssa = phi i16 %p_0_0_01385_1_lcssa31_load, void %VITIS_LOOP_69_4, i16 %select_ln69_17, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 268 'phi' 'p_0_0_01385_1_lcssa_lcssa' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%p_0_0_01382_lcssa_lcssa = phi i16 %p_0_0_01382_lcssa25_load, void %VITIS_LOOP_69_4, i16 %select_ln69_18, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 269 'phi' 'p_0_0_01382_lcssa_lcssa' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%p_0_0_01382_1_lcssa_lcssa = phi i16 %p_0_0_01382_1_lcssa27_load, void %VITIS_LOOP_69_4, i16 %select_ln69_19, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 270 'phi' 'p_0_0_01382_1_lcssa_lcssa' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 271 [2/2] (0.84ns)   --->   "%call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_160_9, i16 %p_0_0_01382_1_lcssa_lcssa, i16 %p_0_0_01382_lcssa_lcssa, i16 %p_0_0_01385_1_lcssa_lcssa, i16 %p_0_0_01385_lcssa_lcssa, i16 %mux_case_173, i16 %mux_case_072, i16 %mux_case_175, i16 %mux_case_074, i16 %mux_case_177, i16 %mux_case_076, i16 %mux_case_179, i16 %mux_case_078, i16 %retval_4_1_0_0_0_load134_loc, i16 %retval_4_0_0_0_0_load132_loc, i16 %retval_3_1_0_0_0_load130_loc, i16 %retval_3_0_0_0_0_load128_loc, i16 %retval_2_1_1_0_0_0_load126_loc, i16 %retval_2_1_0_0_0_0_load124_loc, i16 %retval_2_0_1_0_0_0_load122_loc, i16 %retval_2_0_0_0_0_0_load120_loc, i16 %retval_1_1_1_0_0_0_load118_loc, i16 %retval_1_1_0_0_0_0_load116_loc, i16 %retval_1_0_1_0_0_0_load114_loc, i16 %retval_1_0_0_0_0_0_load112_loc" [../accelerator.cpp:69]   --->   Operation 271 'call' 'call_ln69' <Predicate = (cmp_i_i113) | (icmp_ln65)> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.60>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%retval_0_3_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_3_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_20, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 272 'phi' 'retval_0_3_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%retval_0_2_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_2_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_21, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 273 'phi' 'retval_0_2_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%retval_0_1_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_1_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_22, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 274 'phi' 'retval_0_1_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%retval_0_0_0_0_0_load_lcssa_lcssa = phi i16 %retval_0_0_0_0_0_load, void %VITIS_LOOP_69_4, i16 %select_ln69_23, void %VITIS_LOOP_69_4.split" [../accelerator.cpp:69]   --->   Operation 275 'phi' 'retval_0_0_0_0_0_load_lcssa_lcssa' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/2] (1.60ns)   --->   "%call_ln69 = call void @accelerator_Pipeline_VITIS_LOOP_160_9, i16 %p_0_0_01382_1_lcssa_lcssa, i16 %p_0_0_01382_lcssa_lcssa, i16 %p_0_0_01385_1_lcssa_lcssa, i16 %p_0_0_01385_lcssa_lcssa, i16 %mux_case_173, i16 %mux_case_072, i16 %mux_case_175, i16 %mux_case_074, i16 %mux_case_177, i16 %mux_case_076, i16 %mux_case_179, i16 %mux_case_078, i16 %retval_4_1_0_0_0_load134_loc, i16 %retval_4_0_0_0_0_load132_loc, i16 %retval_3_1_0_0_0_load130_loc, i16 %retval_3_0_0_0_0_load128_loc, i16 %retval_2_1_1_0_0_0_load126_loc, i16 %retval_2_1_0_0_0_0_load124_loc, i16 %retval_2_0_1_0_0_0_load122_loc, i16 %retval_2_0_0_0_0_0_load120_loc, i16 %retval_1_1_1_0_0_0_load118_loc, i16 %retval_1_1_0_0_0_0_load116_loc, i16 %retval_1_0_1_0_0_0_load114_loc, i16 %retval_1_0_0_0_0_0_load112_loc" [../accelerator.cpp:69]   --->   Operation 276 'call' 'call_ln69' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load = load i16 %retval_4_1_0_0_0_load134_loc"   --->   Operation 277 'load' 'retval_4_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load = load i16 %retval_4_0_0_0_0_load132_loc"   --->   Operation 278 'load' 'retval_4_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load = load i16 %retval_3_1_0_0_0_load130_loc"   --->   Operation 279 'load' 'retval_3_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load = load i16 %retval_3_0_0_0_0_load128_loc"   --->   Operation 280 'load' 'retval_3_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load = load i16 %retval_2_1_1_0_0_0_load126_loc"   --->   Operation 281 'load' 'retval_2_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load = load i16 %retval_2_1_0_0_0_0_load124_loc"   --->   Operation 282 'load' 'retval_2_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load = load i16 %retval_2_0_1_0_0_0_load122_loc"   --->   Operation 283 'load' 'retval_2_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load = load i16 %retval_2_0_0_0_0_0_load120_loc"   --->   Operation 284 'load' 'retval_2_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load = load i16 %retval_1_1_1_0_0_0_load118_loc"   --->   Operation 285 'load' 'retval_1_1_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load = load i16 %retval_1_1_0_0_0_0_load116_loc"   --->   Operation 286 'load' 'retval_1_1_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load = load i16 %retval_1_0_1_0_0_0_load114_loc"   --->   Operation 287 'load' 'retval_1_0_1_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load = load i16 %retval_1_0_0_0_0_0_load112_loc"   --->   Operation 288 'load' 'retval_1_0_0_0_0_0_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln170_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %retval_4_1_0_0_0_load, i16 %retval_4_0_0_0_0_load, i16 %retval_3_1_0_0_0_load, i16 %retval_3_0_0_0_0_load, i16 %retval_2_1_1_0_0_0_load, i16 %retval_2_1_0_0_0_0_load, i16 %retval_2_0_1_0_0_0_load, i16 %retval_2_0_0_0_0_0_load, i16 %retval_1_1_1_0_0_0_load, i16 %retval_1_1_0_0_0_0_load, i16 %retval_1_0_1_0_0_0_load, i16 %retval_1_0_0_0_0_0_load, i16 %retval_0_3_0_0_0_load_lcssa_lcssa, i16 %retval_0_2_0_0_0_load_lcssa_lcssa, i16 %retval_0_1_0_0_0_load_lcssa_lcssa, i16 %retval_0_0_0_0_0_load_lcssa_lcssa" [../accelerator.cpp:170]   --->   Operation 289 'bitconcatenate' 'or_ln170_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 290 [1/1] (0.00ns)   --->   "%ret_ln170 = ret i256 %or_ln170_6" [../accelerator.cpp:170]   --->   Operation 290 'ret' 'ret_ln170' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', ../accelerator.cpp:64) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln64', ../accelerator.cpp:64) of constant 0 on local variable 'i', ../accelerator.cpp:64 [130]  (0.489 ns)

 <State 2>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'accelerator_Pipeline_VITIS_LOOP_47_1' [104]  (1.603 ns)

 <State 3>: 1.016ns
The critical path consists of the following:
	wire read operation ('training_read') on port 'training' [31]  (0.000 ns)
	'icmp' operation 1 bit ('cmp_i_i113') [113]  (1.016 ns)

 <State 4>: 1.410ns
The critical path consists of the following:
	'load' operation 9 bit ('i', ../accelerator.cpp:65) on local variable 'i', ../accelerator.cpp:64 [133]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln65', ../accelerator.cpp:65) [150]  (0.921 ns)
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_69_4' [164]  (0.489 ns)

 <State 5>: 0.978ns
The critical path consists of the following:
	'call' operation 1 bit ('targetBlock') to 'accelerator_Pipeline_VITIS_LOOP_69_4' [164]  (0.978 ns)

 <State 6>: 1.749ns
The critical path consists of the following:
	'load' operation 16 bit ('mux_case_17943_loc_load') on local variable 'mux_case_17943_loc' [173]  (0.000 ns)
	'select' operation 16 bit ('select_ln69_8', ../accelerator.cpp:69) [213]  (0.420 ns)
	multiplexor before 'phi' operation 16 bit ('mux_case_179', ../accelerator.cpp:69) with incoming values : ('mux_case_17944_load') ('select_ln69_8', ../accelerator.cpp:69) [258]  (0.489 ns)
	'phi' operation 16 bit ('mux_case_179', ../accelerator.cpp:69) with incoming values : ('mux_case_17944_load') ('select_ln69_8', ../accelerator.cpp:69) [258]  (0.000 ns)
	'call' operation 0 bit ('call_ln69', ../accelerator.cpp:69) to 'accelerator_Pipeline_VITIS_LOOP_160_9' [274]  (0.840 ns)

 <State 7>: 1.603ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln69', ../accelerator.cpp:69) to 'accelerator_Pipeline_VITIS_LOOP_160_9' [274]  (1.603 ns)

 <State 8>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
