-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity shiftPhaseClassSynch is
port (
    newValuei_V : IN STD_LOGIC_VECTOR (15 downto 0);
    newValueq_V : IN STD_LOGIC_VECTOR (15 downto 0);
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass0i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass0q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass1q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass2q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass3q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass4q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass5q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass6q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass7q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass8q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9i_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass9q_V_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_0_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10i_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass10q_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11i_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass11q_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12i_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass12q_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13i_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass13q_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14i_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass14q_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_14_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_14_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_14_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_15_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_13_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_13_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_13_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_12_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_12_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_12_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_11_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_11_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_11_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_10_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_10_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_10_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_9_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_9_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_9_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_8_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_8_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_8_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_7_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_6_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_5_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_4_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_3_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_2_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_1_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15i_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_s_o_ap_vld : OUT STD_LOGIC;
    cor_phaseClass15q_V_s_i : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_s_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_s_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of shiftPhaseClassSynch is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal phaseClass_V_read_read_fu_1072_p2 : STD_LOGIC_VECTOR (3 downto 0);


begin




    cor_phaseClass0i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass0i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass0i_V_0_o <= cor_phaseClass0i_V_0_i;
        end if; 
    end process;


    cor_phaseClass0i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_10_o_assign_proc : process(cor_phaseClass0i_V_10_i, cor_phaseClass0i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_10_o <= cor_phaseClass0i_V_9_i;
        else 
            cor_phaseClass0i_V_10_o <= cor_phaseClass0i_V_10_i;
        end if; 
    end process;


    cor_phaseClass0i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_11_o_assign_proc : process(cor_phaseClass0i_V_11_i, cor_phaseClass0i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_11_o <= cor_phaseClass0i_V_10_i;
        else 
            cor_phaseClass0i_V_11_o <= cor_phaseClass0i_V_11_i;
        end if; 
    end process;


    cor_phaseClass0i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_12_o_assign_proc : process(cor_phaseClass0i_V_12_i, cor_phaseClass0i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_12_o <= cor_phaseClass0i_V_11_i;
        else 
            cor_phaseClass0i_V_12_o <= cor_phaseClass0i_V_12_i;
        end if; 
    end process;


    cor_phaseClass0i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_13_o_assign_proc : process(cor_phaseClass0i_V_13_i, cor_phaseClass0i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_13_o <= cor_phaseClass0i_V_12_i;
        else 
            cor_phaseClass0i_V_13_o <= cor_phaseClass0i_V_13_i;
        end if; 
    end process;


    cor_phaseClass0i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_14_o_assign_proc : process(cor_phaseClass0i_V_14_i, cor_phaseClass0i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_14_o <= cor_phaseClass0i_V_13_i;
        else 
            cor_phaseClass0i_V_14_o <= cor_phaseClass0i_V_14_i;
        end if; 
    end process;


    cor_phaseClass0i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass0i_V_15 <= cor_phaseClass0i_V_14_i;

    cor_phaseClass0i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_1_o_assign_proc : process(cor_phaseClass0i_V_1_i, cor_phaseClass0i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_1_o <= cor_phaseClass0i_V_0_i;
        else 
            cor_phaseClass0i_V_1_o <= cor_phaseClass0i_V_1_i;
        end if; 
    end process;


    cor_phaseClass0i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_2_o_assign_proc : process(cor_phaseClass0i_V_2_i, cor_phaseClass0i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_2_o <= cor_phaseClass0i_V_1_i;
        else 
            cor_phaseClass0i_V_2_o <= cor_phaseClass0i_V_2_i;
        end if; 
    end process;


    cor_phaseClass0i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_3_o_assign_proc : process(cor_phaseClass0i_V_3_i, cor_phaseClass0i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_3_o <= cor_phaseClass0i_V_2_i;
        else 
            cor_phaseClass0i_V_3_o <= cor_phaseClass0i_V_3_i;
        end if; 
    end process;


    cor_phaseClass0i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_4_o_assign_proc : process(cor_phaseClass0i_V_4_i, cor_phaseClass0i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_4_o <= cor_phaseClass0i_V_3_i;
        else 
            cor_phaseClass0i_V_4_o <= cor_phaseClass0i_V_4_i;
        end if; 
    end process;


    cor_phaseClass0i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_5_o_assign_proc : process(cor_phaseClass0i_V_5_i, cor_phaseClass0i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_5_o <= cor_phaseClass0i_V_4_i;
        else 
            cor_phaseClass0i_V_5_o <= cor_phaseClass0i_V_5_i;
        end if; 
    end process;


    cor_phaseClass0i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_6_o_assign_proc : process(cor_phaseClass0i_V_6_i, cor_phaseClass0i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_6_o <= cor_phaseClass0i_V_5_i;
        else 
            cor_phaseClass0i_V_6_o <= cor_phaseClass0i_V_6_i;
        end if; 
    end process;


    cor_phaseClass0i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_7_o_assign_proc : process(cor_phaseClass0i_V_7_i, cor_phaseClass0i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_7_o <= cor_phaseClass0i_V_6_i;
        else 
            cor_phaseClass0i_V_7_o <= cor_phaseClass0i_V_7_i;
        end if; 
    end process;


    cor_phaseClass0i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_8_o_assign_proc : process(cor_phaseClass0i_V_8_i, cor_phaseClass0i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_8_o <= cor_phaseClass0i_V_7_i;
        else 
            cor_phaseClass0i_V_8_o <= cor_phaseClass0i_V_8_i;
        end if; 
    end process;


    cor_phaseClass0i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0i_V_9_o_assign_proc : process(cor_phaseClass0i_V_9_i, cor_phaseClass0i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_9_o <= cor_phaseClass0i_V_8_i;
        else 
            cor_phaseClass0i_V_9_o <= cor_phaseClass0i_V_9_i;
        end if; 
    end process;


    cor_phaseClass0i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass0q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass0q_V_0_o <= cor_phaseClass0q_V_0_i;
        end if; 
    end process;


    cor_phaseClass0q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_10_o_assign_proc : process(cor_phaseClass0q_V_10_i, cor_phaseClass0q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_10_o <= cor_phaseClass0q_V_9_i;
        else 
            cor_phaseClass0q_V_10_o <= cor_phaseClass0q_V_10_i;
        end if; 
    end process;


    cor_phaseClass0q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_11_o_assign_proc : process(cor_phaseClass0q_V_11_i, cor_phaseClass0q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_11_o <= cor_phaseClass0q_V_10_i;
        else 
            cor_phaseClass0q_V_11_o <= cor_phaseClass0q_V_11_i;
        end if; 
    end process;


    cor_phaseClass0q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_12_o_assign_proc : process(cor_phaseClass0q_V_12_i, cor_phaseClass0q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_12_o <= cor_phaseClass0q_V_11_i;
        else 
            cor_phaseClass0q_V_12_o <= cor_phaseClass0q_V_12_i;
        end if; 
    end process;


    cor_phaseClass0q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_13_o_assign_proc : process(cor_phaseClass0q_V_13_i, cor_phaseClass0q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_13_o <= cor_phaseClass0q_V_12_i;
        else 
            cor_phaseClass0q_V_13_o <= cor_phaseClass0q_V_13_i;
        end if; 
    end process;


    cor_phaseClass0q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_14_o_assign_proc : process(cor_phaseClass0q_V_14_i, cor_phaseClass0q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_14_o <= cor_phaseClass0q_V_13_i;
        else 
            cor_phaseClass0q_V_14_o <= cor_phaseClass0q_V_14_i;
        end if; 
    end process;


    cor_phaseClass0q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass0q_V_15 <= cor_phaseClass0q_V_14_i;

    cor_phaseClass0q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_1_o_assign_proc : process(cor_phaseClass0q_V_1_i, cor_phaseClass0q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_1_o <= cor_phaseClass0q_V_0_i;
        else 
            cor_phaseClass0q_V_1_o <= cor_phaseClass0q_V_1_i;
        end if; 
    end process;


    cor_phaseClass0q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_2_o_assign_proc : process(cor_phaseClass0q_V_2_i, cor_phaseClass0q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_2_o <= cor_phaseClass0q_V_1_i;
        else 
            cor_phaseClass0q_V_2_o <= cor_phaseClass0q_V_2_i;
        end if; 
    end process;


    cor_phaseClass0q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_3_o_assign_proc : process(cor_phaseClass0q_V_3_i, cor_phaseClass0q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_3_o <= cor_phaseClass0q_V_2_i;
        else 
            cor_phaseClass0q_V_3_o <= cor_phaseClass0q_V_3_i;
        end if; 
    end process;


    cor_phaseClass0q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_4_o_assign_proc : process(cor_phaseClass0q_V_4_i, cor_phaseClass0q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_4_o <= cor_phaseClass0q_V_3_i;
        else 
            cor_phaseClass0q_V_4_o <= cor_phaseClass0q_V_4_i;
        end if; 
    end process;


    cor_phaseClass0q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_5_o_assign_proc : process(cor_phaseClass0q_V_5_i, cor_phaseClass0q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_5_o <= cor_phaseClass0q_V_4_i;
        else 
            cor_phaseClass0q_V_5_o <= cor_phaseClass0q_V_5_i;
        end if; 
    end process;


    cor_phaseClass0q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_6_o_assign_proc : process(cor_phaseClass0q_V_6_i, cor_phaseClass0q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_6_o <= cor_phaseClass0q_V_5_i;
        else 
            cor_phaseClass0q_V_6_o <= cor_phaseClass0q_V_6_i;
        end if; 
    end process;


    cor_phaseClass0q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_7_o_assign_proc : process(cor_phaseClass0q_V_7_i, cor_phaseClass0q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_7_o <= cor_phaseClass0q_V_6_i;
        else 
            cor_phaseClass0q_V_7_o <= cor_phaseClass0q_V_7_i;
        end if; 
    end process;


    cor_phaseClass0q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_8_o_assign_proc : process(cor_phaseClass0q_V_8_i, cor_phaseClass0q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_8_o <= cor_phaseClass0q_V_7_i;
        else 
            cor_phaseClass0q_V_8_o <= cor_phaseClass0q_V_8_i;
        end if; 
    end process;


    cor_phaseClass0q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass0q_V_9_o_assign_proc : process(cor_phaseClass0q_V_9_i, cor_phaseClass0q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_9_o <= cor_phaseClass0q_V_8_i;
        else 
            cor_phaseClass0q_V_9_o <= cor_phaseClass0q_V_9_i;
        end if; 
    end process;


    cor_phaseClass0q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_0)) then 
            cor_phaseClass0q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass0q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_10_o_assign_proc : process(cor_phaseClass10i_V_10_i, cor_phaseClass10i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_10_o <= cor_phaseClass10i_V_9_i;
        else 
            cor_phaseClass10i_V_10_o <= cor_phaseClass10i_V_10_i;
        end if; 
    end process;


    cor_phaseClass10i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_11_o_assign_proc : process(cor_phaseClass10i_V_11_i, cor_phaseClass10i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_11_o <= cor_phaseClass10i_V_10_i;
        else 
            cor_phaseClass10i_V_11_o <= cor_phaseClass10i_V_11_i;
        end if; 
    end process;


    cor_phaseClass10i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_12_o_assign_proc : process(cor_phaseClass10i_V_12_i, cor_phaseClass10i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_12_o <= cor_phaseClass10i_V_11_i;
        else 
            cor_phaseClass10i_V_12_o <= cor_phaseClass10i_V_12_i;
        end if; 
    end process;


    cor_phaseClass10i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_13_o_assign_proc : process(cor_phaseClass10i_V_13_i, cor_phaseClass10i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_13_o <= cor_phaseClass10i_V_12_i;
        else 
            cor_phaseClass10i_V_13_o <= cor_phaseClass10i_V_13_i;
        end if; 
    end process;


    cor_phaseClass10i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_14_o_assign_proc : process(cor_phaseClass10i_V_14_i, cor_phaseClass10i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_14_o <= cor_phaseClass10i_V_13_i;
        else 
            cor_phaseClass10i_V_14_o <= cor_phaseClass10i_V_14_i;
        end if; 
    end process;


    cor_phaseClass10i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass10i_V_15 <= cor_phaseClass10i_V_14_i;

    cor_phaseClass10i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_1_o_assign_proc : process(cor_phaseClass10i_V_1_i, cor_phaseClass10i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_1_o <= cor_phaseClass10i_V_s_i;
        else 
            cor_phaseClass10i_V_1_o <= cor_phaseClass10i_V_1_i;
        end if; 
    end process;


    cor_phaseClass10i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_2_o_assign_proc : process(cor_phaseClass10i_V_2_i, cor_phaseClass10i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_2_o <= cor_phaseClass10i_V_1_i;
        else 
            cor_phaseClass10i_V_2_o <= cor_phaseClass10i_V_2_i;
        end if; 
    end process;


    cor_phaseClass10i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_3_o_assign_proc : process(cor_phaseClass10i_V_3_i, cor_phaseClass10i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_3_o <= cor_phaseClass10i_V_2_i;
        else 
            cor_phaseClass10i_V_3_o <= cor_phaseClass10i_V_3_i;
        end if; 
    end process;


    cor_phaseClass10i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_4_o_assign_proc : process(cor_phaseClass10i_V_4_i, cor_phaseClass10i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_4_o <= cor_phaseClass10i_V_3_i;
        else 
            cor_phaseClass10i_V_4_o <= cor_phaseClass10i_V_4_i;
        end if; 
    end process;


    cor_phaseClass10i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_5_o_assign_proc : process(cor_phaseClass10i_V_5_i, cor_phaseClass10i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_5_o <= cor_phaseClass10i_V_4_i;
        else 
            cor_phaseClass10i_V_5_o <= cor_phaseClass10i_V_5_i;
        end if; 
    end process;


    cor_phaseClass10i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_6_o_assign_proc : process(cor_phaseClass10i_V_6_i, cor_phaseClass10i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_6_o <= cor_phaseClass10i_V_5_i;
        else 
            cor_phaseClass10i_V_6_o <= cor_phaseClass10i_V_6_i;
        end if; 
    end process;


    cor_phaseClass10i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_7_o_assign_proc : process(cor_phaseClass10i_V_7_i, cor_phaseClass10i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_7_o <= cor_phaseClass10i_V_6_i;
        else 
            cor_phaseClass10i_V_7_o <= cor_phaseClass10i_V_7_i;
        end if; 
    end process;


    cor_phaseClass10i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_8_o_assign_proc : process(cor_phaseClass10i_V_8_i, cor_phaseClass10i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_8_o <= cor_phaseClass10i_V_7_i;
        else 
            cor_phaseClass10i_V_8_o <= cor_phaseClass10i_V_8_i;
        end if; 
    end process;


    cor_phaseClass10i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_9_o_assign_proc : process(cor_phaseClass10i_V_9_i, cor_phaseClass10i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_9_o <= cor_phaseClass10i_V_8_i;
        else 
            cor_phaseClass10i_V_9_o <= cor_phaseClass10i_V_9_i;
        end if; 
    end process;


    cor_phaseClass10i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10i_V_s_o_assign_proc : process(newValuei_V, cor_phaseClass10i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_s_o <= newValuei_V;
        else 
            cor_phaseClass10i_V_s_o <= cor_phaseClass10i_V_s_i;
        end if; 
    end process;


    cor_phaseClass10i_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10i_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10i_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_10_o_assign_proc : process(cor_phaseClass10q_V_10_i, cor_phaseClass10q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_10_o <= cor_phaseClass10q_V_9_i;
        else 
            cor_phaseClass10q_V_10_o <= cor_phaseClass10q_V_10_i;
        end if; 
    end process;


    cor_phaseClass10q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_11_o_assign_proc : process(cor_phaseClass10q_V_11_i, cor_phaseClass10q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_11_o <= cor_phaseClass10q_V_10_i;
        else 
            cor_phaseClass10q_V_11_o <= cor_phaseClass10q_V_11_i;
        end if; 
    end process;


    cor_phaseClass10q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_12_o_assign_proc : process(cor_phaseClass10q_V_12_i, cor_phaseClass10q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_12_o <= cor_phaseClass10q_V_11_i;
        else 
            cor_phaseClass10q_V_12_o <= cor_phaseClass10q_V_12_i;
        end if; 
    end process;


    cor_phaseClass10q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_13_o_assign_proc : process(cor_phaseClass10q_V_13_i, cor_phaseClass10q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_13_o <= cor_phaseClass10q_V_12_i;
        else 
            cor_phaseClass10q_V_13_o <= cor_phaseClass10q_V_13_i;
        end if; 
    end process;


    cor_phaseClass10q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_14_o_assign_proc : process(cor_phaseClass10q_V_14_i, cor_phaseClass10q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_14_o <= cor_phaseClass10q_V_13_i;
        else 
            cor_phaseClass10q_V_14_o <= cor_phaseClass10q_V_14_i;
        end if; 
    end process;


    cor_phaseClass10q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass10q_V_15 <= cor_phaseClass10q_V_14_i;

    cor_phaseClass10q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_1_o_assign_proc : process(cor_phaseClass10q_V_1_i, cor_phaseClass10q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_1_o <= cor_phaseClass10q_V_s_i;
        else 
            cor_phaseClass10q_V_1_o <= cor_phaseClass10q_V_1_i;
        end if; 
    end process;


    cor_phaseClass10q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_2_o_assign_proc : process(cor_phaseClass10q_V_2_i, cor_phaseClass10q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_2_o <= cor_phaseClass10q_V_1_i;
        else 
            cor_phaseClass10q_V_2_o <= cor_phaseClass10q_V_2_i;
        end if; 
    end process;


    cor_phaseClass10q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_3_o_assign_proc : process(cor_phaseClass10q_V_3_i, cor_phaseClass10q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_3_o <= cor_phaseClass10q_V_2_i;
        else 
            cor_phaseClass10q_V_3_o <= cor_phaseClass10q_V_3_i;
        end if; 
    end process;


    cor_phaseClass10q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_4_o_assign_proc : process(cor_phaseClass10q_V_4_i, cor_phaseClass10q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_4_o <= cor_phaseClass10q_V_3_i;
        else 
            cor_phaseClass10q_V_4_o <= cor_phaseClass10q_V_4_i;
        end if; 
    end process;


    cor_phaseClass10q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_5_o_assign_proc : process(cor_phaseClass10q_V_5_i, cor_phaseClass10q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_5_o <= cor_phaseClass10q_V_4_i;
        else 
            cor_phaseClass10q_V_5_o <= cor_phaseClass10q_V_5_i;
        end if; 
    end process;


    cor_phaseClass10q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_6_o_assign_proc : process(cor_phaseClass10q_V_6_i, cor_phaseClass10q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_6_o <= cor_phaseClass10q_V_5_i;
        else 
            cor_phaseClass10q_V_6_o <= cor_phaseClass10q_V_6_i;
        end if; 
    end process;


    cor_phaseClass10q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_7_o_assign_proc : process(cor_phaseClass10q_V_7_i, cor_phaseClass10q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_7_o <= cor_phaseClass10q_V_6_i;
        else 
            cor_phaseClass10q_V_7_o <= cor_phaseClass10q_V_7_i;
        end if; 
    end process;


    cor_phaseClass10q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_8_o_assign_proc : process(cor_phaseClass10q_V_8_i, cor_phaseClass10q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_8_o <= cor_phaseClass10q_V_7_i;
        else 
            cor_phaseClass10q_V_8_o <= cor_phaseClass10q_V_8_i;
        end if; 
    end process;


    cor_phaseClass10q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_9_o_assign_proc : process(cor_phaseClass10q_V_9_i, cor_phaseClass10q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_9_o <= cor_phaseClass10q_V_8_i;
        else 
            cor_phaseClass10q_V_9_o <= cor_phaseClass10q_V_9_i;
        end if; 
    end process;


    cor_phaseClass10q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass10q_V_s_o_assign_proc : process(newValueq_V, cor_phaseClass10q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_s_o <= newValueq_V;
        else 
            cor_phaseClass10q_V_s_o <= cor_phaseClass10q_V_s_i;
        end if; 
    end process;


    cor_phaseClass10q_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_A)) then 
            cor_phaseClass10q_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass10q_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_10_o_assign_proc : process(cor_phaseClass11i_V_10_i, cor_phaseClass11i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_10_o <= cor_phaseClass11i_V_9_i;
        else 
            cor_phaseClass11i_V_10_o <= cor_phaseClass11i_V_10_i;
        end if; 
    end process;


    cor_phaseClass11i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_11_o_assign_proc : process(cor_phaseClass11i_V_11_i, cor_phaseClass11i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_11_o <= cor_phaseClass11i_V_10_i;
        else 
            cor_phaseClass11i_V_11_o <= cor_phaseClass11i_V_11_i;
        end if; 
    end process;


    cor_phaseClass11i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_12_o_assign_proc : process(cor_phaseClass11i_V_12_i, cor_phaseClass11i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_12_o <= cor_phaseClass11i_V_11_i;
        else 
            cor_phaseClass11i_V_12_o <= cor_phaseClass11i_V_12_i;
        end if; 
    end process;


    cor_phaseClass11i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_13_o_assign_proc : process(cor_phaseClass11i_V_13_i, cor_phaseClass11i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_13_o <= cor_phaseClass11i_V_12_i;
        else 
            cor_phaseClass11i_V_13_o <= cor_phaseClass11i_V_13_i;
        end if; 
    end process;


    cor_phaseClass11i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_14_o_assign_proc : process(cor_phaseClass11i_V_14_i, cor_phaseClass11i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_14_o <= cor_phaseClass11i_V_13_i;
        else 
            cor_phaseClass11i_V_14_o <= cor_phaseClass11i_V_14_i;
        end if; 
    end process;


    cor_phaseClass11i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass11i_V_15 <= cor_phaseClass11i_V_14_i;

    cor_phaseClass11i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_1_o_assign_proc : process(cor_phaseClass11i_V_1_i, cor_phaseClass11i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_1_o <= cor_phaseClass11i_V_s_i;
        else 
            cor_phaseClass11i_V_1_o <= cor_phaseClass11i_V_1_i;
        end if; 
    end process;


    cor_phaseClass11i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_2_o_assign_proc : process(cor_phaseClass11i_V_2_i, cor_phaseClass11i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_2_o <= cor_phaseClass11i_V_1_i;
        else 
            cor_phaseClass11i_V_2_o <= cor_phaseClass11i_V_2_i;
        end if; 
    end process;


    cor_phaseClass11i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_3_o_assign_proc : process(cor_phaseClass11i_V_3_i, cor_phaseClass11i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_3_o <= cor_phaseClass11i_V_2_i;
        else 
            cor_phaseClass11i_V_3_o <= cor_phaseClass11i_V_3_i;
        end if; 
    end process;


    cor_phaseClass11i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_4_o_assign_proc : process(cor_phaseClass11i_V_4_i, cor_phaseClass11i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_4_o <= cor_phaseClass11i_V_3_i;
        else 
            cor_phaseClass11i_V_4_o <= cor_phaseClass11i_V_4_i;
        end if; 
    end process;


    cor_phaseClass11i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_5_o_assign_proc : process(cor_phaseClass11i_V_5_i, cor_phaseClass11i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_5_o <= cor_phaseClass11i_V_4_i;
        else 
            cor_phaseClass11i_V_5_o <= cor_phaseClass11i_V_5_i;
        end if; 
    end process;


    cor_phaseClass11i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_6_o_assign_proc : process(cor_phaseClass11i_V_6_i, cor_phaseClass11i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_6_o <= cor_phaseClass11i_V_5_i;
        else 
            cor_phaseClass11i_V_6_o <= cor_phaseClass11i_V_6_i;
        end if; 
    end process;


    cor_phaseClass11i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_7_o_assign_proc : process(cor_phaseClass11i_V_7_i, cor_phaseClass11i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_7_o <= cor_phaseClass11i_V_6_i;
        else 
            cor_phaseClass11i_V_7_o <= cor_phaseClass11i_V_7_i;
        end if; 
    end process;


    cor_phaseClass11i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_8_o_assign_proc : process(cor_phaseClass11i_V_8_i, cor_phaseClass11i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_8_o <= cor_phaseClass11i_V_7_i;
        else 
            cor_phaseClass11i_V_8_o <= cor_phaseClass11i_V_8_i;
        end if; 
    end process;


    cor_phaseClass11i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_9_o_assign_proc : process(cor_phaseClass11i_V_9_i, cor_phaseClass11i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_9_o <= cor_phaseClass11i_V_8_i;
        else 
            cor_phaseClass11i_V_9_o <= cor_phaseClass11i_V_9_i;
        end if; 
    end process;


    cor_phaseClass11i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11i_V_s_o_assign_proc : process(newValuei_V, cor_phaseClass11i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_s_o <= newValuei_V;
        else 
            cor_phaseClass11i_V_s_o <= cor_phaseClass11i_V_s_i;
        end if; 
    end process;


    cor_phaseClass11i_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11i_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11i_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_10_o_assign_proc : process(cor_phaseClass11q_V_10_i, cor_phaseClass11q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_10_o <= cor_phaseClass11q_V_9_i;
        else 
            cor_phaseClass11q_V_10_o <= cor_phaseClass11q_V_10_i;
        end if; 
    end process;


    cor_phaseClass11q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_11_o_assign_proc : process(cor_phaseClass11q_V_11_i, cor_phaseClass11q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_11_o <= cor_phaseClass11q_V_10_i;
        else 
            cor_phaseClass11q_V_11_o <= cor_phaseClass11q_V_11_i;
        end if; 
    end process;


    cor_phaseClass11q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_12_o_assign_proc : process(cor_phaseClass11q_V_12_i, cor_phaseClass11q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_12_o <= cor_phaseClass11q_V_11_i;
        else 
            cor_phaseClass11q_V_12_o <= cor_phaseClass11q_V_12_i;
        end if; 
    end process;


    cor_phaseClass11q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_13_o_assign_proc : process(cor_phaseClass11q_V_13_i, cor_phaseClass11q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_13_o <= cor_phaseClass11q_V_12_i;
        else 
            cor_phaseClass11q_V_13_o <= cor_phaseClass11q_V_13_i;
        end if; 
    end process;


    cor_phaseClass11q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_14_o_assign_proc : process(cor_phaseClass11q_V_14_i, cor_phaseClass11q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_14_o <= cor_phaseClass11q_V_13_i;
        else 
            cor_phaseClass11q_V_14_o <= cor_phaseClass11q_V_14_i;
        end if; 
    end process;


    cor_phaseClass11q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass11q_V_15 <= cor_phaseClass11q_V_14_i;

    cor_phaseClass11q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_1_o_assign_proc : process(cor_phaseClass11q_V_1_i, cor_phaseClass11q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_1_o <= cor_phaseClass11q_V_s_i;
        else 
            cor_phaseClass11q_V_1_o <= cor_phaseClass11q_V_1_i;
        end if; 
    end process;


    cor_phaseClass11q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_2_o_assign_proc : process(cor_phaseClass11q_V_2_i, cor_phaseClass11q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_2_o <= cor_phaseClass11q_V_1_i;
        else 
            cor_phaseClass11q_V_2_o <= cor_phaseClass11q_V_2_i;
        end if; 
    end process;


    cor_phaseClass11q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_3_o_assign_proc : process(cor_phaseClass11q_V_3_i, cor_phaseClass11q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_3_o <= cor_phaseClass11q_V_2_i;
        else 
            cor_phaseClass11q_V_3_o <= cor_phaseClass11q_V_3_i;
        end if; 
    end process;


    cor_phaseClass11q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_4_o_assign_proc : process(cor_phaseClass11q_V_4_i, cor_phaseClass11q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_4_o <= cor_phaseClass11q_V_3_i;
        else 
            cor_phaseClass11q_V_4_o <= cor_phaseClass11q_V_4_i;
        end if; 
    end process;


    cor_phaseClass11q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_5_o_assign_proc : process(cor_phaseClass11q_V_5_i, cor_phaseClass11q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_5_o <= cor_phaseClass11q_V_4_i;
        else 
            cor_phaseClass11q_V_5_o <= cor_phaseClass11q_V_5_i;
        end if; 
    end process;


    cor_phaseClass11q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_6_o_assign_proc : process(cor_phaseClass11q_V_6_i, cor_phaseClass11q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_6_o <= cor_phaseClass11q_V_5_i;
        else 
            cor_phaseClass11q_V_6_o <= cor_phaseClass11q_V_6_i;
        end if; 
    end process;


    cor_phaseClass11q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_7_o_assign_proc : process(cor_phaseClass11q_V_7_i, cor_phaseClass11q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_7_o <= cor_phaseClass11q_V_6_i;
        else 
            cor_phaseClass11q_V_7_o <= cor_phaseClass11q_V_7_i;
        end if; 
    end process;


    cor_phaseClass11q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_8_o_assign_proc : process(cor_phaseClass11q_V_8_i, cor_phaseClass11q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_8_o <= cor_phaseClass11q_V_7_i;
        else 
            cor_phaseClass11q_V_8_o <= cor_phaseClass11q_V_8_i;
        end if; 
    end process;


    cor_phaseClass11q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_9_o_assign_proc : process(cor_phaseClass11q_V_9_i, cor_phaseClass11q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_9_o <= cor_phaseClass11q_V_8_i;
        else 
            cor_phaseClass11q_V_9_o <= cor_phaseClass11q_V_9_i;
        end if; 
    end process;


    cor_phaseClass11q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass11q_V_s_o_assign_proc : process(newValueq_V, cor_phaseClass11q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_s_o <= newValueq_V;
        else 
            cor_phaseClass11q_V_s_o <= cor_phaseClass11q_V_s_i;
        end if; 
    end process;


    cor_phaseClass11q_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_B)) then 
            cor_phaseClass11q_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass11q_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_10_o_assign_proc : process(cor_phaseClass12i_V_10_i, cor_phaseClass12i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_10_o <= cor_phaseClass12i_V_9_i;
        else 
            cor_phaseClass12i_V_10_o <= cor_phaseClass12i_V_10_i;
        end if; 
    end process;


    cor_phaseClass12i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_11_o_assign_proc : process(cor_phaseClass12i_V_11_i, cor_phaseClass12i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_11_o <= cor_phaseClass12i_V_10_i;
        else 
            cor_phaseClass12i_V_11_o <= cor_phaseClass12i_V_11_i;
        end if; 
    end process;


    cor_phaseClass12i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_12_o_assign_proc : process(cor_phaseClass12i_V_12_i, cor_phaseClass12i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_12_o <= cor_phaseClass12i_V_11_i;
        else 
            cor_phaseClass12i_V_12_o <= cor_phaseClass12i_V_12_i;
        end if; 
    end process;


    cor_phaseClass12i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_13_o_assign_proc : process(cor_phaseClass12i_V_13_i, cor_phaseClass12i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_13_o <= cor_phaseClass12i_V_12_i;
        else 
            cor_phaseClass12i_V_13_o <= cor_phaseClass12i_V_13_i;
        end if; 
    end process;


    cor_phaseClass12i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_14_o_assign_proc : process(cor_phaseClass12i_V_14_i, cor_phaseClass12i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_14_o <= cor_phaseClass12i_V_13_i;
        else 
            cor_phaseClass12i_V_14_o <= cor_phaseClass12i_V_14_i;
        end if; 
    end process;


    cor_phaseClass12i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass12i_V_15 <= cor_phaseClass12i_V_14_i;

    cor_phaseClass12i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_1_o_assign_proc : process(cor_phaseClass12i_V_1_i, cor_phaseClass12i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_1_o <= cor_phaseClass12i_V_s_i;
        else 
            cor_phaseClass12i_V_1_o <= cor_phaseClass12i_V_1_i;
        end if; 
    end process;


    cor_phaseClass12i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_2_o_assign_proc : process(cor_phaseClass12i_V_2_i, cor_phaseClass12i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_2_o <= cor_phaseClass12i_V_1_i;
        else 
            cor_phaseClass12i_V_2_o <= cor_phaseClass12i_V_2_i;
        end if; 
    end process;


    cor_phaseClass12i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_3_o_assign_proc : process(cor_phaseClass12i_V_3_i, cor_phaseClass12i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_3_o <= cor_phaseClass12i_V_2_i;
        else 
            cor_phaseClass12i_V_3_o <= cor_phaseClass12i_V_3_i;
        end if; 
    end process;


    cor_phaseClass12i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_4_o_assign_proc : process(cor_phaseClass12i_V_4_i, cor_phaseClass12i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_4_o <= cor_phaseClass12i_V_3_i;
        else 
            cor_phaseClass12i_V_4_o <= cor_phaseClass12i_V_4_i;
        end if; 
    end process;


    cor_phaseClass12i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_5_o_assign_proc : process(cor_phaseClass12i_V_5_i, cor_phaseClass12i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_5_o <= cor_phaseClass12i_V_4_i;
        else 
            cor_phaseClass12i_V_5_o <= cor_phaseClass12i_V_5_i;
        end if; 
    end process;


    cor_phaseClass12i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_6_o_assign_proc : process(cor_phaseClass12i_V_6_i, cor_phaseClass12i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_6_o <= cor_phaseClass12i_V_5_i;
        else 
            cor_phaseClass12i_V_6_o <= cor_phaseClass12i_V_6_i;
        end if; 
    end process;


    cor_phaseClass12i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_7_o_assign_proc : process(cor_phaseClass12i_V_7_i, cor_phaseClass12i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_7_o <= cor_phaseClass12i_V_6_i;
        else 
            cor_phaseClass12i_V_7_o <= cor_phaseClass12i_V_7_i;
        end if; 
    end process;


    cor_phaseClass12i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_8_o_assign_proc : process(cor_phaseClass12i_V_8_i, cor_phaseClass12i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_8_o <= cor_phaseClass12i_V_7_i;
        else 
            cor_phaseClass12i_V_8_o <= cor_phaseClass12i_V_8_i;
        end if; 
    end process;


    cor_phaseClass12i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_9_o_assign_proc : process(cor_phaseClass12i_V_9_i, cor_phaseClass12i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_9_o <= cor_phaseClass12i_V_8_i;
        else 
            cor_phaseClass12i_V_9_o <= cor_phaseClass12i_V_9_i;
        end if; 
    end process;


    cor_phaseClass12i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12i_V_s_o_assign_proc : process(newValuei_V, cor_phaseClass12i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_s_o <= newValuei_V;
        else 
            cor_phaseClass12i_V_s_o <= cor_phaseClass12i_V_s_i;
        end if; 
    end process;


    cor_phaseClass12i_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12i_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12i_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_10_o_assign_proc : process(cor_phaseClass12q_V_10_i, cor_phaseClass12q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_10_o <= cor_phaseClass12q_V_9_i;
        else 
            cor_phaseClass12q_V_10_o <= cor_phaseClass12q_V_10_i;
        end if; 
    end process;


    cor_phaseClass12q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_11_o_assign_proc : process(cor_phaseClass12q_V_11_i, cor_phaseClass12q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_11_o <= cor_phaseClass12q_V_10_i;
        else 
            cor_phaseClass12q_V_11_o <= cor_phaseClass12q_V_11_i;
        end if; 
    end process;


    cor_phaseClass12q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_12_o_assign_proc : process(cor_phaseClass12q_V_12_i, cor_phaseClass12q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_12_o <= cor_phaseClass12q_V_11_i;
        else 
            cor_phaseClass12q_V_12_o <= cor_phaseClass12q_V_12_i;
        end if; 
    end process;


    cor_phaseClass12q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_13_o_assign_proc : process(cor_phaseClass12q_V_13_i, cor_phaseClass12q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_13_o <= cor_phaseClass12q_V_12_i;
        else 
            cor_phaseClass12q_V_13_o <= cor_phaseClass12q_V_13_i;
        end if; 
    end process;


    cor_phaseClass12q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_14_o_assign_proc : process(cor_phaseClass12q_V_14_i, cor_phaseClass12q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_14_o <= cor_phaseClass12q_V_13_i;
        else 
            cor_phaseClass12q_V_14_o <= cor_phaseClass12q_V_14_i;
        end if; 
    end process;


    cor_phaseClass12q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass12q_V_15 <= cor_phaseClass12q_V_14_i;

    cor_phaseClass12q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_1_o_assign_proc : process(cor_phaseClass12q_V_1_i, cor_phaseClass12q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_1_o <= cor_phaseClass12q_V_s_i;
        else 
            cor_phaseClass12q_V_1_o <= cor_phaseClass12q_V_1_i;
        end if; 
    end process;


    cor_phaseClass12q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_2_o_assign_proc : process(cor_phaseClass12q_V_2_i, cor_phaseClass12q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_2_o <= cor_phaseClass12q_V_1_i;
        else 
            cor_phaseClass12q_V_2_o <= cor_phaseClass12q_V_2_i;
        end if; 
    end process;


    cor_phaseClass12q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_3_o_assign_proc : process(cor_phaseClass12q_V_3_i, cor_phaseClass12q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_3_o <= cor_phaseClass12q_V_2_i;
        else 
            cor_phaseClass12q_V_3_o <= cor_phaseClass12q_V_3_i;
        end if; 
    end process;


    cor_phaseClass12q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_4_o_assign_proc : process(cor_phaseClass12q_V_4_i, cor_phaseClass12q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_4_o <= cor_phaseClass12q_V_3_i;
        else 
            cor_phaseClass12q_V_4_o <= cor_phaseClass12q_V_4_i;
        end if; 
    end process;


    cor_phaseClass12q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_5_o_assign_proc : process(cor_phaseClass12q_V_5_i, cor_phaseClass12q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_5_o <= cor_phaseClass12q_V_4_i;
        else 
            cor_phaseClass12q_V_5_o <= cor_phaseClass12q_V_5_i;
        end if; 
    end process;


    cor_phaseClass12q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_6_o_assign_proc : process(cor_phaseClass12q_V_6_i, cor_phaseClass12q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_6_o <= cor_phaseClass12q_V_5_i;
        else 
            cor_phaseClass12q_V_6_o <= cor_phaseClass12q_V_6_i;
        end if; 
    end process;


    cor_phaseClass12q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_7_o_assign_proc : process(cor_phaseClass12q_V_7_i, cor_phaseClass12q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_7_o <= cor_phaseClass12q_V_6_i;
        else 
            cor_phaseClass12q_V_7_o <= cor_phaseClass12q_V_7_i;
        end if; 
    end process;


    cor_phaseClass12q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_8_o_assign_proc : process(cor_phaseClass12q_V_8_i, cor_phaseClass12q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_8_o <= cor_phaseClass12q_V_7_i;
        else 
            cor_phaseClass12q_V_8_o <= cor_phaseClass12q_V_8_i;
        end if; 
    end process;


    cor_phaseClass12q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_9_o_assign_proc : process(cor_phaseClass12q_V_9_i, cor_phaseClass12q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_9_o <= cor_phaseClass12q_V_8_i;
        else 
            cor_phaseClass12q_V_9_o <= cor_phaseClass12q_V_9_i;
        end if; 
    end process;


    cor_phaseClass12q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass12q_V_s_o_assign_proc : process(newValueq_V, cor_phaseClass12q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_s_o <= newValueq_V;
        else 
            cor_phaseClass12q_V_s_o <= cor_phaseClass12q_V_s_i;
        end if; 
    end process;


    cor_phaseClass12q_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_C)) then 
            cor_phaseClass12q_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass12q_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_10_o_assign_proc : process(cor_phaseClass13i_V_10_i, cor_phaseClass13i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_10_o <= cor_phaseClass13i_V_9_i;
        else 
            cor_phaseClass13i_V_10_o <= cor_phaseClass13i_V_10_i;
        end if; 
    end process;


    cor_phaseClass13i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_11_o_assign_proc : process(cor_phaseClass13i_V_11_i, cor_phaseClass13i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_11_o <= cor_phaseClass13i_V_10_i;
        else 
            cor_phaseClass13i_V_11_o <= cor_phaseClass13i_V_11_i;
        end if; 
    end process;


    cor_phaseClass13i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_12_o_assign_proc : process(cor_phaseClass13i_V_12_i, cor_phaseClass13i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_12_o <= cor_phaseClass13i_V_11_i;
        else 
            cor_phaseClass13i_V_12_o <= cor_phaseClass13i_V_12_i;
        end if; 
    end process;


    cor_phaseClass13i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_13_o_assign_proc : process(cor_phaseClass13i_V_13_i, cor_phaseClass13i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_13_o <= cor_phaseClass13i_V_12_i;
        else 
            cor_phaseClass13i_V_13_o <= cor_phaseClass13i_V_13_i;
        end if; 
    end process;


    cor_phaseClass13i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_14_o_assign_proc : process(cor_phaseClass13i_V_14_i, cor_phaseClass13i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_14_o <= cor_phaseClass13i_V_13_i;
        else 
            cor_phaseClass13i_V_14_o <= cor_phaseClass13i_V_14_i;
        end if; 
    end process;


    cor_phaseClass13i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass13i_V_15 <= cor_phaseClass13i_V_14_i;

    cor_phaseClass13i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_1_o_assign_proc : process(cor_phaseClass13i_V_1_i, cor_phaseClass13i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_1_o <= cor_phaseClass13i_V_s_i;
        else 
            cor_phaseClass13i_V_1_o <= cor_phaseClass13i_V_1_i;
        end if; 
    end process;


    cor_phaseClass13i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_2_o_assign_proc : process(cor_phaseClass13i_V_2_i, cor_phaseClass13i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_2_o <= cor_phaseClass13i_V_1_i;
        else 
            cor_phaseClass13i_V_2_o <= cor_phaseClass13i_V_2_i;
        end if; 
    end process;


    cor_phaseClass13i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_3_o_assign_proc : process(cor_phaseClass13i_V_3_i, cor_phaseClass13i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_3_o <= cor_phaseClass13i_V_2_i;
        else 
            cor_phaseClass13i_V_3_o <= cor_phaseClass13i_V_3_i;
        end if; 
    end process;


    cor_phaseClass13i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_4_o_assign_proc : process(cor_phaseClass13i_V_4_i, cor_phaseClass13i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_4_o <= cor_phaseClass13i_V_3_i;
        else 
            cor_phaseClass13i_V_4_o <= cor_phaseClass13i_V_4_i;
        end if; 
    end process;


    cor_phaseClass13i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_5_o_assign_proc : process(cor_phaseClass13i_V_5_i, cor_phaseClass13i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_5_o <= cor_phaseClass13i_V_4_i;
        else 
            cor_phaseClass13i_V_5_o <= cor_phaseClass13i_V_5_i;
        end if; 
    end process;


    cor_phaseClass13i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_6_o_assign_proc : process(cor_phaseClass13i_V_6_i, cor_phaseClass13i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_6_o <= cor_phaseClass13i_V_5_i;
        else 
            cor_phaseClass13i_V_6_o <= cor_phaseClass13i_V_6_i;
        end if; 
    end process;


    cor_phaseClass13i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_7_o_assign_proc : process(cor_phaseClass13i_V_7_i, cor_phaseClass13i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_7_o <= cor_phaseClass13i_V_6_i;
        else 
            cor_phaseClass13i_V_7_o <= cor_phaseClass13i_V_7_i;
        end if; 
    end process;


    cor_phaseClass13i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_8_o_assign_proc : process(cor_phaseClass13i_V_8_i, cor_phaseClass13i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_8_o <= cor_phaseClass13i_V_7_i;
        else 
            cor_phaseClass13i_V_8_o <= cor_phaseClass13i_V_8_i;
        end if; 
    end process;


    cor_phaseClass13i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_9_o_assign_proc : process(cor_phaseClass13i_V_9_i, cor_phaseClass13i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_9_o <= cor_phaseClass13i_V_8_i;
        else 
            cor_phaseClass13i_V_9_o <= cor_phaseClass13i_V_9_i;
        end if; 
    end process;


    cor_phaseClass13i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13i_V_s_o_assign_proc : process(newValuei_V, cor_phaseClass13i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_s_o <= newValuei_V;
        else 
            cor_phaseClass13i_V_s_o <= cor_phaseClass13i_V_s_i;
        end if; 
    end process;


    cor_phaseClass13i_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13i_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13i_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_10_o_assign_proc : process(cor_phaseClass13q_V_10_i, cor_phaseClass13q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_10_o <= cor_phaseClass13q_V_9_i;
        else 
            cor_phaseClass13q_V_10_o <= cor_phaseClass13q_V_10_i;
        end if; 
    end process;


    cor_phaseClass13q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_11_o_assign_proc : process(cor_phaseClass13q_V_11_i, cor_phaseClass13q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_11_o <= cor_phaseClass13q_V_10_i;
        else 
            cor_phaseClass13q_V_11_o <= cor_phaseClass13q_V_11_i;
        end if; 
    end process;


    cor_phaseClass13q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_12_o_assign_proc : process(cor_phaseClass13q_V_12_i, cor_phaseClass13q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_12_o <= cor_phaseClass13q_V_11_i;
        else 
            cor_phaseClass13q_V_12_o <= cor_phaseClass13q_V_12_i;
        end if; 
    end process;


    cor_phaseClass13q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_13_o_assign_proc : process(cor_phaseClass13q_V_13_i, cor_phaseClass13q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_13_o <= cor_phaseClass13q_V_12_i;
        else 
            cor_phaseClass13q_V_13_o <= cor_phaseClass13q_V_13_i;
        end if; 
    end process;


    cor_phaseClass13q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_14_o_assign_proc : process(cor_phaseClass13q_V_14_i, cor_phaseClass13q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_14_o <= cor_phaseClass13q_V_13_i;
        else 
            cor_phaseClass13q_V_14_o <= cor_phaseClass13q_V_14_i;
        end if; 
    end process;


    cor_phaseClass13q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass13q_V_15 <= cor_phaseClass13q_V_14_i;

    cor_phaseClass13q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_1_o_assign_proc : process(cor_phaseClass13q_V_1_i, cor_phaseClass13q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_1_o <= cor_phaseClass13q_V_s_i;
        else 
            cor_phaseClass13q_V_1_o <= cor_phaseClass13q_V_1_i;
        end if; 
    end process;


    cor_phaseClass13q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_2_o_assign_proc : process(cor_phaseClass13q_V_2_i, cor_phaseClass13q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_2_o <= cor_phaseClass13q_V_1_i;
        else 
            cor_phaseClass13q_V_2_o <= cor_phaseClass13q_V_2_i;
        end if; 
    end process;


    cor_phaseClass13q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_3_o_assign_proc : process(cor_phaseClass13q_V_3_i, cor_phaseClass13q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_3_o <= cor_phaseClass13q_V_2_i;
        else 
            cor_phaseClass13q_V_3_o <= cor_phaseClass13q_V_3_i;
        end if; 
    end process;


    cor_phaseClass13q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_4_o_assign_proc : process(cor_phaseClass13q_V_4_i, cor_phaseClass13q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_4_o <= cor_phaseClass13q_V_3_i;
        else 
            cor_phaseClass13q_V_4_o <= cor_phaseClass13q_V_4_i;
        end if; 
    end process;


    cor_phaseClass13q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_5_o_assign_proc : process(cor_phaseClass13q_V_5_i, cor_phaseClass13q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_5_o <= cor_phaseClass13q_V_4_i;
        else 
            cor_phaseClass13q_V_5_o <= cor_phaseClass13q_V_5_i;
        end if; 
    end process;


    cor_phaseClass13q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_6_o_assign_proc : process(cor_phaseClass13q_V_6_i, cor_phaseClass13q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_6_o <= cor_phaseClass13q_V_5_i;
        else 
            cor_phaseClass13q_V_6_o <= cor_phaseClass13q_V_6_i;
        end if; 
    end process;


    cor_phaseClass13q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_7_o_assign_proc : process(cor_phaseClass13q_V_7_i, cor_phaseClass13q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_7_o <= cor_phaseClass13q_V_6_i;
        else 
            cor_phaseClass13q_V_7_o <= cor_phaseClass13q_V_7_i;
        end if; 
    end process;


    cor_phaseClass13q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_8_o_assign_proc : process(cor_phaseClass13q_V_8_i, cor_phaseClass13q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_8_o <= cor_phaseClass13q_V_7_i;
        else 
            cor_phaseClass13q_V_8_o <= cor_phaseClass13q_V_8_i;
        end if; 
    end process;


    cor_phaseClass13q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_9_o_assign_proc : process(cor_phaseClass13q_V_9_i, cor_phaseClass13q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_9_o <= cor_phaseClass13q_V_8_i;
        else 
            cor_phaseClass13q_V_9_o <= cor_phaseClass13q_V_9_i;
        end if; 
    end process;


    cor_phaseClass13q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass13q_V_s_o_assign_proc : process(newValueq_V, cor_phaseClass13q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_s_o <= newValueq_V;
        else 
            cor_phaseClass13q_V_s_o <= cor_phaseClass13q_V_s_i;
        end if; 
    end process;


    cor_phaseClass13q_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_D)) then 
            cor_phaseClass13q_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass13q_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_10_o_assign_proc : process(cor_phaseClass14i_V_10_i, cor_phaseClass14i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_10_o <= cor_phaseClass14i_V_9_i;
        else 
            cor_phaseClass14i_V_10_o <= cor_phaseClass14i_V_10_i;
        end if; 
    end process;


    cor_phaseClass14i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_11_o_assign_proc : process(cor_phaseClass14i_V_11_i, cor_phaseClass14i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_11_o <= cor_phaseClass14i_V_10_i;
        else 
            cor_phaseClass14i_V_11_o <= cor_phaseClass14i_V_11_i;
        end if; 
    end process;


    cor_phaseClass14i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_12_o_assign_proc : process(cor_phaseClass14i_V_12_i, cor_phaseClass14i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_12_o <= cor_phaseClass14i_V_11_i;
        else 
            cor_phaseClass14i_V_12_o <= cor_phaseClass14i_V_12_i;
        end if; 
    end process;


    cor_phaseClass14i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_13_o_assign_proc : process(cor_phaseClass14i_V_13_i, cor_phaseClass14i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_13_o <= cor_phaseClass14i_V_12_i;
        else 
            cor_phaseClass14i_V_13_o <= cor_phaseClass14i_V_13_i;
        end if; 
    end process;


    cor_phaseClass14i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_14_o_assign_proc : process(cor_phaseClass14i_V_14_i, cor_phaseClass14i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_14_o <= cor_phaseClass14i_V_13_i;
        else 
            cor_phaseClass14i_V_14_o <= cor_phaseClass14i_V_14_i;
        end if; 
    end process;


    cor_phaseClass14i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass14i_V_15 <= cor_phaseClass14i_V_14_i;

    cor_phaseClass14i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_1_o_assign_proc : process(cor_phaseClass14i_V_1_i, cor_phaseClass14i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_1_o <= cor_phaseClass14i_V_s_i;
        else 
            cor_phaseClass14i_V_1_o <= cor_phaseClass14i_V_1_i;
        end if; 
    end process;


    cor_phaseClass14i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_2_o_assign_proc : process(cor_phaseClass14i_V_2_i, cor_phaseClass14i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_2_o <= cor_phaseClass14i_V_1_i;
        else 
            cor_phaseClass14i_V_2_o <= cor_phaseClass14i_V_2_i;
        end if; 
    end process;


    cor_phaseClass14i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_3_o_assign_proc : process(cor_phaseClass14i_V_3_i, cor_phaseClass14i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_3_o <= cor_phaseClass14i_V_2_i;
        else 
            cor_phaseClass14i_V_3_o <= cor_phaseClass14i_V_3_i;
        end if; 
    end process;


    cor_phaseClass14i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_4_o_assign_proc : process(cor_phaseClass14i_V_4_i, cor_phaseClass14i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_4_o <= cor_phaseClass14i_V_3_i;
        else 
            cor_phaseClass14i_V_4_o <= cor_phaseClass14i_V_4_i;
        end if; 
    end process;


    cor_phaseClass14i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_5_o_assign_proc : process(cor_phaseClass14i_V_5_i, cor_phaseClass14i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_5_o <= cor_phaseClass14i_V_4_i;
        else 
            cor_phaseClass14i_V_5_o <= cor_phaseClass14i_V_5_i;
        end if; 
    end process;


    cor_phaseClass14i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_6_o_assign_proc : process(cor_phaseClass14i_V_6_i, cor_phaseClass14i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_6_o <= cor_phaseClass14i_V_5_i;
        else 
            cor_phaseClass14i_V_6_o <= cor_phaseClass14i_V_6_i;
        end if; 
    end process;


    cor_phaseClass14i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_7_o_assign_proc : process(cor_phaseClass14i_V_7_i, cor_phaseClass14i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_7_o <= cor_phaseClass14i_V_6_i;
        else 
            cor_phaseClass14i_V_7_o <= cor_phaseClass14i_V_7_i;
        end if; 
    end process;


    cor_phaseClass14i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_8_o_assign_proc : process(cor_phaseClass14i_V_8_i, cor_phaseClass14i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_8_o <= cor_phaseClass14i_V_7_i;
        else 
            cor_phaseClass14i_V_8_o <= cor_phaseClass14i_V_8_i;
        end if; 
    end process;


    cor_phaseClass14i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_9_o_assign_proc : process(cor_phaseClass14i_V_9_i, cor_phaseClass14i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_9_o <= cor_phaseClass14i_V_8_i;
        else 
            cor_phaseClass14i_V_9_o <= cor_phaseClass14i_V_9_i;
        end if; 
    end process;


    cor_phaseClass14i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14i_V_s_o_assign_proc : process(newValuei_V, cor_phaseClass14i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_s_o <= newValuei_V;
        else 
            cor_phaseClass14i_V_s_o <= cor_phaseClass14i_V_s_i;
        end if; 
    end process;


    cor_phaseClass14i_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14i_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14i_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_10_o_assign_proc : process(cor_phaseClass14q_V_10_i, cor_phaseClass14q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_10_o <= cor_phaseClass14q_V_9_i;
        else 
            cor_phaseClass14q_V_10_o <= cor_phaseClass14q_V_10_i;
        end if; 
    end process;


    cor_phaseClass14q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_11_o_assign_proc : process(cor_phaseClass14q_V_11_i, cor_phaseClass14q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_11_o <= cor_phaseClass14q_V_10_i;
        else 
            cor_phaseClass14q_V_11_o <= cor_phaseClass14q_V_11_i;
        end if; 
    end process;


    cor_phaseClass14q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_12_o_assign_proc : process(cor_phaseClass14q_V_12_i, cor_phaseClass14q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_12_o <= cor_phaseClass14q_V_11_i;
        else 
            cor_phaseClass14q_V_12_o <= cor_phaseClass14q_V_12_i;
        end if; 
    end process;


    cor_phaseClass14q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_13_o_assign_proc : process(cor_phaseClass14q_V_13_i, cor_phaseClass14q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_13_o <= cor_phaseClass14q_V_12_i;
        else 
            cor_phaseClass14q_V_13_o <= cor_phaseClass14q_V_13_i;
        end if; 
    end process;


    cor_phaseClass14q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_14_o_assign_proc : process(cor_phaseClass14q_V_14_i, cor_phaseClass14q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_14_o <= cor_phaseClass14q_V_13_i;
        else 
            cor_phaseClass14q_V_14_o <= cor_phaseClass14q_V_14_i;
        end if; 
    end process;


    cor_phaseClass14q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass14q_V_15 <= cor_phaseClass14q_V_14_i;

    cor_phaseClass14q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_1_o_assign_proc : process(cor_phaseClass14q_V_1_i, cor_phaseClass14q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_1_o <= cor_phaseClass14q_V_s_i;
        else 
            cor_phaseClass14q_V_1_o <= cor_phaseClass14q_V_1_i;
        end if; 
    end process;


    cor_phaseClass14q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_2_o_assign_proc : process(cor_phaseClass14q_V_2_i, cor_phaseClass14q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_2_o <= cor_phaseClass14q_V_1_i;
        else 
            cor_phaseClass14q_V_2_o <= cor_phaseClass14q_V_2_i;
        end if; 
    end process;


    cor_phaseClass14q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_3_o_assign_proc : process(cor_phaseClass14q_V_3_i, cor_phaseClass14q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_3_o <= cor_phaseClass14q_V_2_i;
        else 
            cor_phaseClass14q_V_3_o <= cor_phaseClass14q_V_3_i;
        end if; 
    end process;


    cor_phaseClass14q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_4_o_assign_proc : process(cor_phaseClass14q_V_4_i, cor_phaseClass14q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_4_o <= cor_phaseClass14q_V_3_i;
        else 
            cor_phaseClass14q_V_4_o <= cor_phaseClass14q_V_4_i;
        end if; 
    end process;


    cor_phaseClass14q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_5_o_assign_proc : process(cor_phaseClass14q_V_5_i, cor_phaseClass14q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_5_o <= cor_phaseClass14q_V_4_i;
        else 
            cor_phaseClass14q_V_5_o <= cor_phaseClass14q_V_5_i;
        end if; 
    end process;


    cor_phaseClass14q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_6_o_assign_proc : process(cor_phaseClass14q_V_6_i, cor_phaseClass14q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_6_o <= cor_phaseClass14q_V_5_i;
        else 
            cor_phaseClass14q_V_6_o <= cor_phaseClass14q_V_6_i;
        end if; 
    end process;


    cor_phaseClass14q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_7_o_assign_proc : process(cor_phaseClass14q_V_7_i, cor_phaseClass14q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_7_o <= cor_phaseClass14q_V_6_i;
        else 
            cor_phaseClass14q_V_7_o <= cor_phaseClass14q_V_7_i;
        end if; 
    end process;


    cor_phaseClass14q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_8_o_assign_proc : process(cor_phaseClass14q_V_8_i, cor_phaseClass14q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_8_o <= cor_phaseClass14q_V_7_i;
        else 
            cor_phaseClass14q_V_8_o <= cor_phaseClass14q_V_8_i;
        end if; 
    end process;


    cor_phaseClass14q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_9_o_assign_proc : process(cor_phaseClass14q_V_9_i, cor_phaseClass14q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_9_o <= cor_phaseClass14q_V_8_i;
        else 
            cor_phaseClass14q_V_9_o <= cor_phaseClass14q_V_9_i;
        end if; 
    end process;


    cor_phaseClass14q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass14q_V_s_o_assign_proc : process(newValueq_V, cor_phaseClass14q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_s_o <= newValueq_V;
        else 
            cor_phaseClass14q_V_s_o <= cor_phaseClass14q_V_s_i;
        end if; 
    end process;


    cor_phaseClass14q_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_E)) then 
            cor_phaseClass14q_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass14q_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_10_o_assign_proc : process(cor_phaseClass15i_V_10_i, cor_phaseClass15i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_10_o <= cor_phaseClass15i_V_9_i;
        else 
            cor_phaseClass15i_V_10_o <= cor_phaseClass15i_V_10_i;
        end if; 
    end process;


    cor_phaseClass15i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_11_o_assign_proc : process(cor_phaseClass15i_V_11_i, cor_phaseClass15i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_11_o <= cor_phaseClass15i_V_10_i;
        else 
            cor_phaseClass15i_V_11_o <= cor_phaseClass15i_V_11_i;
        end if; 
    end process;


    cor_phaseClass15i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_12_o_assign_proc : process(cor_phaseClass15i_V_12_i, cor_phaseClass15i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_12_o <= cor_phaseClass15i_V_11_i;
        else 
            cor_phaseClass15i_V_12_o <= cor_phaseClass15i_V_12_i;
        end if; 
    end process;


    cor_phaseClass15i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_13_o_assign_proc : process(cor_phaseClass15i_V_13_i, cor_phaseClass15i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_13_o <= cor_phaseClass15i_V_12_i;
        else 
            cor_phaseClass15i_V_13_o <= cor_phaseClass15i_V_13_i;
        end if; 
    end process;


    cor_phaseClass15i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_14_o_assign_proc : process(cor_phaseClass15i_V_14_i, cor_phaseClass15i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_14_o <= cor_phaseClass15i_V_13_i;
        else 
            cor_phaseClass15i_V_14_o <= cor_phaseClass15i_V_14_i;
        end if; 
    end process;


    cor_phaseClass15i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass15i_V_15 <= cor_phaseClass15i_V_14_i;

    cor_phaseClass15i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_1_o_assign_proc : process(cor_phaseClass15i_V_1_i, cor_phaseClass15i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_1_o <= cor_phaseClass15i_V_s_i;
        else 
            cor_phaseClass15i_V_1_o <= cor_phaseClass15i_V_1_i;
        end if; 
    end process;


    cor_phaseClass15i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_2_o_assign_proc : process(cor_phaseClass15i_V_2_i, cor_phaseClass15i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_2_o <= cor_phaseClass15i_V_1_i;
        else 
            cor_phaseClass15i_V_2_o <= cor_phaseClass15i_V_2_i;
        end if; 
    end process;


    cor_phaseClass15i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_3_o_assign_proc : process(cor_phaseClass15i_V_3_i, cor_phaseClass15i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_3_o <= cor_phaseClass15i_V_2_i;
        else 
            cor_phaseClass15i_V_3_o <= cor_phaseClass15i_V_3_i;
        end if; 
    end process;


    cor_phaseClass15i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_4_o_assign_proc : process(cor_phaseClass15i_V_4_i, cor_phaseClass15i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_4_o <= cor_phaseClass15i_V_3_i;
        else 
            cor_phaseClass15i_V_4_o <= cor_phaseClass15i_V_4_i;
        end if; 
    end process;


    cor_phaseClass15i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_5_o_assign_proc : process(cor_phaseClass15i_V_5_i, cor_phaseClass15i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_5_o <= cor_phaseClass15i_V_4_i;
        else 
            cor_phaseClass15i_V_5_o <= cor_phaseClass15i_V_5_i;
        end if; 
    end process;


    cor_phaseClass15i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_6_o_assign_proc : process(cor_phaseClass15i_V_6_i, cor_phaseClass15i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_6_o <= cor_phaseClass15i_V_5_i;
        else 
            cor_phaseClass15i_V_6_o <= cor_phaseClass15i_V_6_i;
        end if; 
    end process;


    cor_phaseClass15i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_7_o_assign_proc : process(cor_phaseClass15i_V_7_i, cor_phaseClass15i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_7_o <= cor_phaseClass15i_V_6_i;
        else 
            cor_phaseClass15i_V_7_o <= cor_phaseClass15i_V_7_i;
        end if; 
    end process;


    cor_phaseClass15i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_8_o_assign_proc : process(cor_phaseClass15i_V_8_i, cor_phaseClass15i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_8_o <= cor_phaseClass15i_V_7_i;
        else 
            cor_phaseClass15i_V_8_o <= cor_phaseClass15i_V_8_i;
        end if; 
    end process;


    cor_phaseClass15i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_9_o_assign_proc : process(cor_phaseClass15i_V_9_i, cor_phaseClass15i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_9_o <= cor_phaseClass15i_V_8_i;
        else 
            cor_phaseClass15i_V_9_o <= cor_phaseClass15i_V_9_i;
        end if; 
    end process;


    cor_phaseClass15i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15i_V_s_o_assign_proc : process(newValuei_V, cor_phaseClass15i_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_s_o <= newValuei_V;
        else 
            cor_phaseClass15i_V_s_o <= cor_phaseClass15i_V_s_i;
        end if; 
    end process;


    cor_phaseClass15i_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15i_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15i_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_10_o_assign_proc : process(cor_phaseClass15q_V_10_i, cor_phaseClass15q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_10_o <= cor_phaseClass15q_V_9_i;
        else 
            cor_phaseClass15q_V_10_o <= cor_phaseClass15q_V_10_i;
        end if; 
    end process;


    cor_phaseClass15q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_11_o_assign_proc : process(cor_phaseClass15q_V_11_i, cor_phaseClass15q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_11_o <= cor_phaseClass15q_V_10_i;
        else 
            cor_phaseClass15q_V_11_o <= cor_phaseClass15q_V_11_i;
        end if; 
    end process;


    cor_phaseClass15q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_12_o_assign_proc : process(cor_phaseClass15q_V_12_i, cor_phaseClass15q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_12_o <= cor_phaseClass15q_V_11_i;
        else 
            cor_phaseClass15q_V_12_o <= cor_phaseClass15q_V_12_i;
        end if; 
    end process;


    cor_phaseClass15q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_13_o_assign_proc : process(cor_phaseClass15q_V_13_i, cor_phaseClass15q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_13_o <= cor_phaseClass15q_V_12_i;
        else 
            cor_phaseClass15q_V_13_o <= cor_phaseClass15q_V_13_i;
        end if; 
    end process;


    cor_phaseClass15q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_14_o_assign_proc : process(cor_phaseClass15q_V_14_i, cor_phaseClass15q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_14_o <= cor_phaseClass15q_V_13_i;
        else 
            cor_phaseClass15q_V_14_o <= cor_phaseClass15q_V_14_i;
        end if; 
    end process;


    cor_phaseClass15q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass15q_V_15 <= cor_phaseClass15q_V_14_i;

    cor_phaseClass15q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_1_o_assign_proc : process(cor_phaseClass15q_V_1_i, cor_phaseClass15q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_1_o <= cor_phaseClass15q_V_s_i;
        else 
            cor_phaseClass15q_V_1_o <= cor_phaseClass15q_V_1_i;
        end if; 
    end process;


    cor_phaseClass15q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_2_o_assign_proc : process(cor_phaseClass15q_V_2_i, cor_phaseClass15q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_2_o <= cor_phaseClass15q_V_1_i;
        else 
            cor_phaseClass15q_V_2_o <= cor_phaseClass15q_V_2_i;
        end if; 
    end process;


    cor_phaseClass15q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_3_o_assign_proc : process(cor_phaseClass15q_V_3_i, cor_phaseClass15q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_3_o <= cor_phaseClass15q_V_2_i;
        else 
            cor_phaseClass15q_V_3_o <= cor_phaseClass15q_V_3_i;
        end if; 
    end process;


    cor_phaseClass15q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_4_o_assign_proc : process(cor_phaseClass15q_V_4_i, cor_phaseClass15q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_4_o <= cor_phaseClass15q_V_3_i;
        else 
            cor_phaseClass15q_V_4_o <= cor_phaseClass15q_V_4_i;
        end if; 
    end process;


    cor_phaseClass15q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_5_o_assign_proc : process(cor_phaseClass15q_V_5_i, cor_phaseClass15q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_5_o <= cor_phaseClass15q_V_4_i;
        else 
            cor_phaseClass15q_V_5_o <= cor_phaseClass15q_V_5_i;
        end if; 
    end process;


    cor_phaseClass15q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_6_o_assign_proc : process(cor_phaseClass15q_V_6_i, cor_phaseClass15q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_6_o <= cor_phaseClass15q_V_5_i;
        else 
            cor_phaseClass15q_V_6_o <= cor_phaseClass15q_V_6_i;
        end if; 
    end process;


    cor_phaseClass15q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_7_o_assign_proc : process(cor_phaseClass15q_V_7_i, cor_phaseClass15q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_7_o <= cor_phaseClass15q_V_6_i;
        else 
            cor_phaseClass15q_V_7_o <= cor_phaseClass15q_V_7_i;
        end if; 
    end process;


    cor_phaseClass15q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_8_o_assign_proc : process(cor_phaseClass15q_V_8_i, cor_phaseClass15q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_8_o <= cor_phaseClass15q_V_7_i;
        else 
            cor_phaseClass15q_V_8_o <= cor_phaseClass15q_V_8_i;
        end if; 
    end process;


    cor_phaseClass15q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_9_o_assign_proc : process(cor_phaseClass15q_V_9_i, cor_phaseClass15q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_9_o <= cor_phaseClass15q_V_8_i;
        else 
            cor_phaseClass15q_V_9_o <= cor_phaseClass15q_V_9_i;
        end if; 
    end process;


    cor_phaseClass15q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass15q_V_s_o_assign_proc : process(newValueq_V, cor_phaseClass15q_V_s_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_s_o <= newValueq_V;
        else 
            cor_phaseClass15q_V_s_o <= cor_phaseClass15q_V_s_i;
        end if; 
    end process;


    cor_phaseClass15q_V_s_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_F)) then 
            cor_phaseClass15q_V_s_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass15q_V_s_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass1i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass1i_V_0_o <= cor_phaseClass1i_V_0_i;
        end if; 
    end process;


    cor_phaseClass1i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_10_o_assign_proc : process(cor_phaseClass1i_V_10_i, cor_phaseClass1i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_10_o <= cor_phaseClass1i_V_9_i;
        else 
            cor_phaseClass1i_V_10_o <= cor_phaseClass1i_V_10_i;
        end if; 
    end process;


    cor_phaseClass1i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_11_o_assign_proc : process(cor_phaseClass1i_V_11_i, cor_phaseClass1i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_11_o <= cor_phaseClass1i_V_10_i;
        else 
            cor_phaseClass1i_V_11_o <= cor_phaseClass1i_V_11_i;
        end if; 
    end process;


    cor_phaseClass1i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_12_o_assign_proc : process(cor_phaseClass1i_V_12_i, cor_phaseClass1i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_12_o <= cor_phaseClass1i_V_11_i;
        else 
            cor_phaseClass1i_V_12_o <= cor_phaseClass1i_V_12_i;
        end if; 
    end process;


    cor_phaseClass1i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_13_o_assign_proc : process(cor_phaseClass1i_V_13_i, cor_phaseClass1i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_13_o <= cor_phaseClass1i_V_12_i;
        else 
            cor_phaseClass1i_V_13_o <= cor_phaseClass1i_V_13_i;
        end if; 
    end process;


    cor_phaseClass1i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_14_o_assign_proc : process(cor_phaseClass1i_V_14_i, cor_phaseClass1i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_14_o <= cor_phaseClass1i_V_13_i;
        else 
            cor_phaseClass1i_V_14_o <= cor_phaseClass1i_V_14_i;
        end if; 
    end process;


    cor_phaseClass1i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass1i_V_15 <= cor_phaseClass1i_V_14_i;

    cor_phaseClass1i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_1_o_assign_proc : process(cor_phaseClass1i_V_1_i, cor_phaseClass1i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_1_o <= cor_phaseClass1i_V_0_i;
        else 
            cor_phaseClass1i_V_1_o <= cor_phaseClass1i_V_1_i;
        end if; 
    end process;


    cor_phaseClass1i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_2_o_assign_proc : process(cor_phaseClass1i_V_2_i, cor_phaseClass1i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_2_o <= cor_phaseClass1i_V_1_i;
        else 
            cor_phaseClass1i_V_2_o <= cor_phaseClass1i_V_2_i;
        end if; 
    end process;


    cor_phaseClass1i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_3_o_assign_proc : process(cor_phaseClass1i_V_3_i, cor_phaseClass1i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_3_o <= cor_phaseClass1i_V_2_i;
        else 
            cor_phaseClass1i_V_3_o <= cor_phaseClass1i_V_3_i;
        end if; 
    end process;


    cor_phaseClass1i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_4_o_assign_proc : process(cor_phaseClass1i_V_4_i, cor_phaseClass1i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_4_o <= cor_phaseClass1i_V_3_i;
        else 
            cor_phaseClass1i_V_4_o <= cor_phaseClass1i_V_4_i;
        end if; 
    end process;


    cor_phaseClass1i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_5_o_assign_proc : process(cor_phaseClass1i_V_5_i, cor_phaseClass1i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_5_o <= cor_phaseClass1i_V_4_i;
        else 
            cor_phaseClass1i_V_5_o <= cor_phaseClass1i_V_5_i;
        end if; 
    end process;


    cor_phaseClass1i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_6_o_assign_proc : process(cor_phaseClass1i_V_6_i, cor_phaseClass1i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_6_o <= cor_phaseClass1i_V_5_i;
        else 
            cor_phaseClass1i_V_6_o <= cor_phaseClass1i_V_6_i;
        end if; 
    end process;


    cor_phaseClass1i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_7_o_assign_proc : process(cor_phaseClass1i_V_7_i, cor_phaseClass1i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_7_o <= cor_phaseClass1i_V_6_i;
        else 
            cor_phaseClass1i_V_7_o <= cor_phaseClass1i_V_7_i;
        end if; 
    end process;


    cor_phaseClass1i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_8_o_assign_proc : process(cor_phaseClass1i_V_8_i, cor_phaseClass1i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_8_o <= cor_phaseClass1i_V_7_i;
        else 
            cor_phaseClass1i_V_8_o <= cor_phaseClass1i_V_8_i;
        end if; 
    end process;


    cor_phaseClass1i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1i_V_9_o_assign_proc : process(cor_phaseClass1i_V_9_i, cor_phaseClass1i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_9_o <= cor_phaseClass1i_V_8_i;
        else 
            cor_phaseClass1i_V_9_o <= cor_phaseClass1i_V_9_i;
        end if; 
    end process;


    cor_phaseClass1i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass1q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass1q_V_0_o <= cor_phaseClass1q_V_0_i;
        end if; 
    end process;


    cor_phaseClass1q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_10_o_assign_proc : process(cor_phaseClass1q_V_10_i, cor_phaseClass1q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_10_o <= cor_phaseClass1q_V_9_i;
        else 
            cor_phaseClass1q_V_10_o <= cor_phaseClass1q_V_10_i;
        end if; 
    end process;


    cor_phaseClass1q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_11_o_assign_proc : process(cor_phaseClass1q_V_11_i, cor_phaseClass1q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_11_o <= cor_phaseClass1q_V_10_i;
        else 
            cor_phaseClass1q_V_11_o <= cor_phaseClass1q_V_11_i;
        end if; 
    end process;


    cor_phaseClass1q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_12_o_assign_proc : process(cor_phaseClass1q_V_12_i, cor_phaseClass1q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_12_o <= cor_phaseClass1q_V_11_i;
        else 
            cor_phaseClass1q_V_12_o <= cor_phaseClass1q_V_12_i;
        end if; 
    end process;


    cor_phaseClass1q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_13_o_assign_proc : process(cor_phaseClass1q_V_13_i, cor_phaseClass1q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_13_o <= cor_phaseClass1q_V_12_i;
        else 
            cor_phaseClass1q_V_13_o <= cor_phaseClass1q_V_13_i;
        end if; 
    end process;


    cor_phaseClass1q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_14_o_assign_proc : process(cor_phaseClass1q_V_14_i, cor_phaseClass1q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_14_o <= cor_phaseClass1q_V_13_i;
        else 
            cor_phaseClass1q_V_14_o <= cor_phaseClass1q_V_14_i;
        end if; 
    end process;


    cor_phaseClass1q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass1q_V_15 <= cor_phaseClass1q_V_14_i;

    cor_phaseClass1q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_1_o_assign_proc : process(cor_phaseClass1q_V_1_i, cor_phaseClass1q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_1_o <= cor_phaseClass1q_V_0_i;
        else 
            cor_phaseClass1q_V_1_o <= cor_phaseClass1q_V_1_i;
        end if; 
    end process;


    cor_phaseClass1q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_2_o_assign_proc : process(cor_phaseClass1q_V_2_i, cor_phaseClass1q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_2_o <= cor_phaseClass1q_V_1_i;
        else 
            cor_phaseClass1q_V_2_o <= cor_phaseClass1q_V_2_i;
        end if; 
    end process;


    cor_phaseClass1q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_3_o_assign_proc : process(cor_phaseClass1q_V_3_i, cor_phaseClass1q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_3_o <= cor_phaseClass1q_V_2_i;
        else 
            cor_phaseClass1q_V_3_o <= cor_phaseClass1q_V_3_i;
        end if; 
    end process;


    cor_phaseClass1q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_4_o_assign_proc : process(cor_phaseClass1q_V_4_i, cor_phaseClass1q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_4_o <= cor_phaseClass1q_V_3_i;
        else 
            cor_phaseClass1q_V_4_o <= cor_phaseClass1q_V_4_i;
        end if; 
    end process;


    cor_phaseClass1q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_5_o_assign_proc : process(cor_phaseClass1q_V_5_i, cor_phaseClass1q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_5_o <= cor_phaseClass1q_V_4_i;
        else 
            cor_phaseClass1q_V_5_o <= cor_phaseClass1q_V_5_i;
        end if; 
    end process;


    cor_phaseClass1q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_6_o_assign_proc : process(cor_phaseClass1q_V_6_i, cor_phaseClass1q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_6_o <= cor_phaseClass1q_V_5_i;
        else 
            cor_phaseClass1q_V_6_o <= cor_phaseClass1q_V_6_i;
        end if; 
    end process;


    cor_phaseClass1q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_7_o_assign_proc : process(cor_phaseClass1q_V_7_i, cor_phaseClass1q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_7_o <= cor_phaseClass1q_V_6_i;
        else 
            cor_phaseClass1q_V_7_o <= cor_phaseClass1q_V_7_i;
        end if; 
    end process;


    cor_phaseClass1q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_8_o_assign_proc : process(cor_phaseClass1q_V_8_i, cor_phaseClass1q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_8_o <= cor_phaseClass1q_V_7_i;
        else 
            cor_phaseClass1q_V_8_o <= cor_phaseClass1q_V_8_i;
        end if; 
    end process;


    cor_phaseClass1q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass1q_V_9_o_assign_proc : process(cor_phaseClass1q_V_9_i, cor_phaseClass1q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_9_o <= cor_phaseClass1q_V_8_i;
        else 
            cor_phaseClass1q_V_9_o <= cor_phaseClass1q_V_9_i;
        end if; 
    end process;


    cor_phaseClass1q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_1)) then 
            cor_phaseClass1q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass1q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass2i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass2i_V_0_o <= cor_phaseClass2i_V_0_i;
        end if; 
    end process;


    cor_phaseClass2i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_10_o_assign_proc : process(cor_phaseClass2i_V_10_i, cor_phaseClass2i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_10_o <= cor_phaseClass2i_V_9_i;
        else 
            cor_phaseClass2i_V_10_o <= cor_phaseClass2i_V_10_i;
        end if; 
    end process;


    cor_phaseClass2i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_11_o_assign_proc : process(cor_phaseClass2i_V_11_i, cor_phaseClass2i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_11_o <= cor_phaseClass2i_V_10_i;
        else 
            cor_phaseClass2i_V_11_o <= cor_phaseClass2i_V_11_i;
        end if; 
    end process;


    cor_phaseClass2i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_12_o_assign_proc : process(cor_phaseClass2i_V_12_i, cor_phaseClass2i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_12_o <= cor_phaseClass2i_V_11_i;
        else 
            cor_phaseClass2i_V_12_o <= cor_phaseClass2i_V_12_i;
        end if; 
    end process;


    cor_phaseClass2i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_13_o_assign_proc : process(cor_phaseClass2i_V_13_i, cor_phaseClass2i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_13_o <= cor_phaseClass2i_V_12_i;
        else 
            cor_phaseClass2i_V_13_o <= cor_phaseClass2i_V_13_i;
        end if; 
    end process;


    cor_phaseClass2i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_14_o_assign_proc : process(cor_phaseClass2i_V_14_i, cor_phaseClass2i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_14_o <= cor_phaseClass2i_V_13_i;
        else 
            cor_phaseClass2i_V_14_o <= cor_phaseClass2i_V_14_i;
        end if; 
    end process;


    cor_phaseClass2i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass2i_V_15 <= cor_phaseClass2i_V_14_i;

    cor_phaseClass2i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_1_o_assign_proc : process(cor_phaseClass2i_V_1_i, cor_phaseClass2i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_1_o <= cor_phaseClass2i_V_0_i;
        else 
            cor_phaseClass2i_V_1_o <= cor_phaseClass2i_V_1_i;
        end if; 
    end process;


    cor_phaseClass2i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_2_o_assign_proc : process(cor_phaseClass2i_V_2_i, cor_phaseClass2i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_2_o <= cor_phaseClass2i_V_1_i;
        else 
            cor_phaseClass2i_V_2_o <= cor_phaseClass2i_V_2_i;
        end if; 
    end process;


    cor_phaseClass2i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_3_o_assign_proc : process(cor_phaseClass2i_V_3_i, cor_phaseClass2i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_3_o <= cor_phaseClass2i_V_2_i;
        else 
            cor_phaseClass2i_V_3_o <= cor_phaseClass2i_V_3_i;
        end if; 
    end process;


    cor_phaseClass2i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_4_o_assign_proc : process(cor_phaseClass2i_V_4_i, cor_phaseClass2i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_4_o <= cor_phaseClass2i_V_3_i;
        else 
            cor_phaseClass2i_V_4_o <= cor_phaseClass2i_V_4_i;
        end if; 
    end process;


    cor_phaseClass2i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_5_o_assign_proc : process(cor_phaseClass2i_V_5_i, cor_phaseClass2i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_5_o <= cor_phaseClass2i_V_4_i;
        else 
            cor_phaseClass2i_V_5_o <= cor_phaseClass2i_V_5_i;
        end if; 
    end process;


    cor_phaseClass2i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_6_o_assign_proc : process(cor_phaseClass2i_V_6_i, cor_phaseClass2i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_6_o <= cor_phaseClass2i_V_5_i;
        else 
            cor_phaseClass2i_V_6_o <= cor_phaseClass2i_V_6_i;
        end if; 
    end process;


    cor_phaseClass2i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_7_o_assign_proc : process(cor_phaseClass2i_V_7_i, cor_phaseClass2i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_7_o <= cor_phaseClass2i_V_6_i;
        else 
            cor_phaseClass2i_V_7_o <= cor_phaseClass2i_V_7_i;
        end if; 
    end process;


    cor_phaseClass2i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_8_o_assign_proc : process(cor_phaseClass2i_V_8_i, cor_phaseClass2i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_8_o <= cor_phaseClass2i_V_7_i;
        else 
            cor_phaseClass2i_V_8_o <= cor_phaseClass2i_V_8_i;
        end if; 
    end process;


    cor_phaseClass2i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2i_V_9_o_assign_proc : process(cor_phaseClass2i_V_9_i, cor_phaseClass2i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_9_o <= cor_phaseClass2i_V_8_i;
        else 
            cor_phaseClass2i_V_9_o <= cor_phaseClass2i_V_9_i;
        end if; 
    end process;


    cor_phaseClass2i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass2q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass2q_V_0_o <= cor_phaseClass2q_V_0_i;
        end if; 
    end process;


    cor_phaseClass2q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_10_o_assign_proc : process(cor_phaseClass2q_V_10_i, cor_phaseClass2q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_10_o <= cor_phaseClass2q_V_9_i;
        else 
            cor_phaseClass2q_V_10_o <= cor_phaseClass2q_V_10_i;
        end if; 
    end process;


    cor_phaseClass2q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_11_o_assign_proc : process(cor_phaseClass2q_V_11_i, cor_phaseClass2q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_11_o <= cor_phaseClass2q_V_10_i;
        else 
            cor_phaseClass2q_V_11_o <= cor_phaseClass2q_V_11_i;
        end if; 
    end process;


    cor_phaseClass2q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_12_o_assign_proc : process(cor_phaseClass2q_V_12_i, cor_phaseClass2q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_12_o <= cor_phaseClass2q_V_11_i;
        else 
            cor_phaseClass2q_V_12_o <= cor_phaseClass2q_V_12_i;
        end if; 
    end process;


    cor_phaseClass2q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_13_o_assign_proc : process(cor_phaseClass2q_V_13_i, cor_phaseClass2q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_13_o <= cor_phaseClass2q_V_12_i;
        else 
            cor_phaseClass2q_V_13_o <= cor_phaseClass2q_V_13_i;
        end if; 
    end process;


    cor_phaseClass2q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_14_o_assign_proc : process(cor_phaseClass2q_V_14_i, cor_phaseClass2q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_14_o <= cor_phaseClass2q_V_13_i;
        else 
            cor_phaseClass2q_V_14_o <= cor_phaseClass2q_V_14_i;
        end if; 
    end process;


    cor_phaseClass2q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass2q_V_15 <= cor_phaseClass2q_V_14_i;

    cor_phaseClass2q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_1_o_assign_proc : process(cor_phaseClass2q_V_1_i, cor_phaseClass2q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_1_o <= cor_phaseClass2q_V_0_i;
        else 
            cor_phaseClass2q_V_1_o <= cor_phaseClass2q_V_1_i;
        end if; 
    end process;


    cor_phaseClass2q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_2_o_assign_proc : process(cor_phaseClass2q_V_2_i, cor_phaseClass2q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_2_o <= cor_phaseClass2q_V_1_i;
        else 
            cor_phaseClass2q_V_2_o <= cor_phaseClass2q_V_2_i;
        end if; 
    end process;


    cor_phaseClass2q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_3_o_assign_proc : process(cor_phaseClass2q_V_3_i, cor_phaseClass2q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_3_o <= cor_phaseClass2q_V_2_i;
        else 
            cor_phaseClass2q_V_3_o <= cor_phaseClass2q_V_3_i;
        end if; 
    end process;


    cor_phaseClass2q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_4_o_assign_proc : process(cor_phaseClass2q_V_4_i, cor_phaseClass2q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_4_o <= cor_phaseClass2q_V_3_i;
        else 
            cor_phaseClass2q_V_4_o <= cor_phaseClass2q_V_4_i;
        end if; 
    end process;


    cor_phaseClass2q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_5_o_assign_proc : process(cor_phaseClass2q_V_5_i, cor_phaseClass2q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_5_o <= cor_phaseClass2q_V_4_i;
        else 
            cor_phaseClass2q_V_5_o <= cor_phaseClass2q_V_5_i;
        end if; 
    end process;


    cor_phaseClass2q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_6_o_assign_proc : process(cor_phaseClass2q_V_6_i, cor_phaseClass2q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_6_o <= cor_phaseClass2q_V_5_i;
        else 
            cor_phaseClass2q_V_6_o <= cor_phaseClass2q_V_6_i;
        end if; 
    end process;


    cor_phaseClass2q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_7_o_assign_proc : process(cor_phaseClass2q_V_7_i, cor_phaseClass2q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_7_o <= cor_phaseClass2q_V_6_i;
        else 
            cor_phaseClass2q_V_7_o <= cor_phaseClass2q_V_7_i;
        end if; 
    end process;


    cor_phaseClass2q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_8_o_assign_proc : process(cor_phaseClass2q_V_8_i, cor_phaseClass2q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_8_o <= cor_phaseClass2q_V_7_i;
        else 
            cor_phaseClass2q_V_8_o <= cor_phaseClass2q_V_8_i;
        end if; 
    end process;


    cor_phaseClass2q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass2q_V_9_o_assign_proc : process(cor_phaseClass2q_V_9_i, cor_phaseClass2q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_9_o <= cor_phaseClass2q_V_8_i;
        else 
            cor_phaseClass2q_V_9_o <= cor_phaseClass2q_V_9_i;
        end if; 
    end process;


    cor_phaseClass2q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_2)) then 
            cor_phaseClass2q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass2q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass3i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass3i_V_0_o <= cor_phaseClass3i_V_0_i;
        end if; 
    end process;


    cor_phaseClass3i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_10_o_assign_proc : process(cor_phaseClass3i_V_10_i, cor_phaseClass3i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_10_o <= cor_phaseClass3i_V_9_i;
        else 
            cor_phaseClass3i_V_10_o <= cor_phaseClass3i_V_10_i;
        end if; 
    end process;


    cor_phaseClass3i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_11_o_assign_proc : process(cor_phaseClass3i_V_11_i, cor_phaseClass3i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_11_o <= cor_phaseClass3i_V_10_i;
        else 
            cor_phaseClass3i_V_11_o <= cor_phaseClass3i_V_11_i;
        end if; 
    end process;


    cor_phaseClass3i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_12_o_assign_proc : process(cor_phaseClass3i_V_12_i, cor_phaseClass3i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_12_o <= cor_phaseClass3i_V_11_i;
        else 
            cor_phaseClass3i_V_12_o <= cor_phaseClass3i_V_12_i;
        end if; 
    end process;


    cor_phaseClass3i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_13_o_assign_proc : process(cor_phaseClass3i_V_13_i, cor_phaseClass3i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_13_o <= cor_phaseClass3i_V_12_i;
        else 
            cor_phaseClass3i_V_13_o <= cor_phaseClass3i_V_13_i;
        end if; 
    end process;


    cor_phaseClass3i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_14_o_assign_proc : process(cor_phaseClass3i_V_14_i, cor_phaseClass3i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_14_o <= cor_phaseClass3i_V_13_i;
        else 
            cor_phaseClass3i_V_14_o <= cor_phaseClass3i_V_14_i;
        end if; 
    end process;


    cor_phaseClass3i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass3i_V_15 <= cor_phaseClass3i_V_14_i;

    cor_phaseClass3i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_1_o_assign_proc : process(cor_phaseClass3i_V_1_i, cor_phaseClass3i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_1_o <= cor_phaseClass3i_V_0_i;
        else 
            cor_phaseClass3i_V_1_o <= cor_phaseClass3i_V_1_i;
        end if; 
    end process;


    cor_phaseClass3i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_2_o_assign_proc : process(cor_phaseClass3i_V_2_i, cor_phaseClass3i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_2_o <= cor_phaseClass3i_V_1_i;
        else 
            cor_phaseClass3i_V_2_o <= cor_phaseClass3i_V_2_i;
        end if; 
    end process;


    cor_phaseClass3i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_3_o_assign_proc : process(cor_phaseClass3i_V_3_i, cor_phaseClass3i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_3_o <= cor_phaseClass3i_V_2_i;
        else 
            cor_phaseClass3i_V_3_o <= cor_phaseClass3i_V_3_i;
        end if; 
    end process;


    cor_phaseClass3i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_4_o_assign_proc : process(cor_phaseClass3i_V_4_i, cor_phaseClass3i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_4_o <= cor_phaseClass3i_V_3_i;
        else 
            cor_phaseClass3i_V_4_o <= cor_phaseClass3i_V_4_i;
        end if; 
    end process;


    cor_phaseClass3i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_5_o_assign_proc : process(cor_phaseClass3i_V_5_i, cor_phaseClass3i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_5_o <= cor_phaseClass3i_V_4_i;
        else 
            cor_phaseClass3i_V_5_o <= cor_phaseClass3i_V_5_i;
        end if; 
    end process;


    cor_phaseClass3i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_6_o_assign_proc : process(cor_phaseClass3i_V_6_i, cor_phaseClass3i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_6_o <= cor_phaseClass3i_V_5_i;
        else 
            cor_phaseClass3i_V_6_o <= cor_phaseClass3i_V_6_i;
        end if; 
    end process;


    cor_phaseClass3i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_7_o_assign_proc : process(cor_phaseClass3i_V_7_i, cor_phaseClass3i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_7_o <= cor_phaseClass3i_V_6_i;
        else 
            cor_phaseClass3i_V_7_o <= cor_phaseClass3i_V_7_i;
        end if; 
    end process;


    cor_phaseClass3i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_8_o_assign_proc : process(cor_phaseClass3i_V_8_i, cor_phaseClass3i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_8_o <= cor_phaseClass3i_V_7_i;
        else 
            cor_phaseClass3i_V_8_o <= cor_phaseClass3i_V_8_i;
        end if; 
    end process;


    cor_phaseClass3i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3i_V_9_o_assign_proc : process(cor_phaseClass3i_V_9_i, cor_phaseClass3i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_9_o <= cor_phaseClass3i_V_8_i;
        else 
            cor_phaseClass3i_V_9_o <= cor_phaseClass3i_V_9_i;
        end if; 
    end process;


    cor_phaseClass3i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass3q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass3q_V_0_o <= cor_phaseClass3q_V_0_i;
        end if; 
    end process;


    cor_phaseClass3q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_10_o_assign_proc : process(cor_phaseClass3q_V_10_i, cor_phaseClass3q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_10_o <= cor_phaseClass3q_V_9_i;
        else 
            cor_phaseClass3q_V_10_o <= cor_phaseClass3q_V_10_i;
        end if; 
    end process;


    cor_phaseClass3q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_11_o_assign_proc : process(cor_phaseClass3q_V_11_i, cor_phaseClass3q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_11_o <= cor_phaseClass3q_V_10_i;
        else 
            cor_phaseClass3q_V_11_o <= cor_phaseClass3q_V_11_i;
        end if; 
    end process;


    cor_phaseClass3q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_12_o_assign_proc : process(cor_phaseClass3q_V_12_i, cor_phaseClass3q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_12_o <= cor_phaseClass3q_V_11_i;
        else 
            cor_phaseClass3q_V_12_o <= cor_phaseClass3q_V_12_i;
        end if; 
    end process;


    cor_phaseClass3q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_13_o_assign_proc : process(cor_phaseClass3q_V_13_i, cor_phaseClass3q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_13_o <= cor_phaseClass3q_V_12_i;
        else 
            cor_phaseClass3q_V_13_o <= cor_phaseClass3q_V_13_i;
        end if; 
    end process;


    cor_phaseClass3q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_14_o_assign_proc : process(cor_phaseClass3q_V_14_i, cor_phaseClass3q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_14_o <= cor_phaseClass3q_V_13_i;
        else 
            cor_phaseClass3q_V_14_o <= cor_phaseClass3q_V_14_i;
        end if; 
    end process;


    cor_phaseClass3q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass3q_V_15 <= cor_phaseClass3q_V_14_i;

    cor_phaseClass3q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_1_o_assign_proc : process(cor_phaseClass3q_V_1_i, cor_phaseClass3q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_1_o <= cor_phaseClass3q_V_0_i;
        else 
            cor_phaseClass3q_V_1_o <= cor_phaseClass3q_V_1_i;
        end if; 
    end process;


    cor_phaseClass3q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_2_o_assign_proc : process(cor_phaseClass3q_V_2_i, cor_phaseClass3q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_2_o <= cor_phaseClass3q_V_1_i;
        else 
            cor_phaseClass3q_V_2_o <= cor_phaseClass3q_V_2_i;
        end if; 
    end process;


    cor_phaseClass3q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_3_o_assign_proc : process(cor_phaseClass3q_V_3_i, cor_phaseClass3q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_3_o <= cor_phaseClass3q_V_2_i;
        else 
            cor_phaseClass3q_V_3_o <= cor_phaseClass3q_V_3_i;
        end if; 
    end process;


    cor_phaseClass3q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_4_o_assign_proc : process(cor_phaseClass3q_V_4_i, cor_phaseClass3q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_4_o <= cor_phaseClass3q_V_3_i;
        else 
            cor_phaseClass3q_V_4_o <= cor_phaseClass3q_V_4_i;
        end if; 
    end process;


    cor_phaseClass3q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_5_o_assign_proc : process(cor_phaseClass3q_V_5_i, cor_phaseClass3q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_5_o <= cor_phaseClass3q_V_4_i;
        else 
            cor_phaseClass3q_V_5_o <= cor_phaseClass3q_V_5_i;
        end if; 
    end process;


    cor_phaseClass3q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_6_o_assign_proc : process(cor_phaseClass3q_V_6_i, cor_phaseClass3q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_6_o <= cor_phaseClass3q_V_5_i;
        else 
            cor_phaseClass3q_V_6_o <= cor_phaseClass3q_V_6_i;
        end if; 
    end process;


    cor_phaseClass3q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_7_o_assign_proc : process(cor_phaseClass3q_V_7_i, cor_phaseClass3q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_7_o <= cor_phaseClass3q_V_6_i;
        else 
            cor_phaseClass3q_V_7_o <= cor_phaseClass3q_V_7_i;
        end if; 
    end process;


    cor_phaseClass3q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_8_o_assign_proc : process(cor_phaseClass3q_V_8_i, cor_phaseClass3q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_8_o <= cor_phaseClass3q_V_7_i;
        else 
            cor_phaseClass3q_V_8_o <= cor_phaseClass3q_V_8_i;
        end if; 
    end process;


    cor_phaseClass3q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass3q_V_9_o_assign_proc : process(cor_phaseClass3q_V_9_i, cor_phaseClass3q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_9_o <= cor_phaseClass3q_V_8_i;
        else 
            cor_phaseClass3q_V_9_o <= cor_phaseClass3q_V_9_i;
        end if; 
    end process;


    cor_phaseClass3q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_3)) then 
            cor_phaseClass3q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass3q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass4i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass4i_V_0_o <= cor_phaseClass4i_V_0_i;
        end if; 
    end process;


    cor_phaseClass4i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_10_o_assign_proc : process(cor_phaseClass4i_V_10_i, cor_phaseClass4i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_10_o <= cor_phaseClass4i_V_9_i;
        else 
            cor_phaseClass4i_V_10_o <= cor_phaseClass4i_V_10_i;
        end if; 
    end process;


    cor_phaseClass4i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_11_o_assign_proc : process(cor_phaseClass4i_V_11_i, cor_phaseClass4i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_11_o <= cor_phaseClass4i_V_10_i;
        else 
            cor_phaseClass4i_V_11_o <= cor_phaseClass4i_V_11_i;
        end if; 
    end process;


    cor_phaseClass4i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_12_o_assign_proc : process(cor_phaseClass4i_V_12_i, cor_phaseClass4i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_12_o <= cor_phaseClass4i_V_11_i;
        else 
            cor_phaseClass4i_V_12_o <= cor_phaseClass4i_V_12_i;
        end if; 
    end process;


    cor_phaseClass4i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_13_o_assign_proc : process(cor_phaseClass4i_V_13_i, cor_phaseClass4i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_13_o <= cor_phaseClass4i_V_12_i;
        else 
            cor_phaseClass4i_V_13_o <= cor_phaseClass4i_V_13_i;
        end if; 
    end process;


    cor_phaseClass4i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_14_o_assign_proc : process(cor_phaseClass4i_V_14_i, cor_phaseClass4i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_14_o <= cor_phaseClass4i_V_13_i;
        else 
            cor_phaseClass4i_V_14_o <= cor_phaseClass4i_V_14_i;
        end if; 
    end process;


    cor_phaseClass4i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass4i_V_15 <= cor_phaseClass4i_V_14_i;

    cor_phaseClass4i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_1_o_assign_proc : process(cor_phaseClass4i_V_1_i, cor_phaseClass4i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_1_o <= cor_phaseClass4i_V_0_i;
        else 
            cor_phaseClass4i_V_1_o <= cor_phaseClass4i_V_1_i;
        end if; 
    end process;


    cor_phaseClass4i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_2_o_assign_proc : process(cor_phaseClass4i_V_2_i, cor_phaseClass4i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_2_o <= cor_phaseClass4i_V_1_i;
        else 
            cor_phaseClass4i_V_2_o <= cor_phaseClass4i_V_2_i;
        end if; 
    end process;


    cor_phaseClass4i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_3_o_assign_proc : process(cor_phaseClass4i_V_3_i, cor_phaseClass4i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_3_o <= cor_phaseClass4i_V_2_i;
        else 
            cor_phaseClass4i_V_3_o <= cor_phaseClass4i_V_3_i;
        end if; 
    end process;


    cor_phaseClass4i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_4_o_assign_proc : process(cor_phaseClass4i_V_4_i, cor_phaseClass4i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_4_o <= cor_phaseClass4i_V_3_i;
        else 
            cor_phaseClass4i_V_4_o <= cor_phaseClass4i_V_4_i;
        end if; 
    end process;


    cor_phaseClass4i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_5_o_assign_proc : process(cor_phaseClass4i_V_5_i, cor_phaseClass4i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_5_o <= cor_phaseClass4i_V_4_i;
        else 
            cor_phaseClass4i_V_5_o <= cor_phaseClass4i_V_5_i;
        end if; 
    end process;


    cor_phaseClass4i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_6_o_assign_proc : process(cor_phaseClass4i_V_6_i, cor_phaseClass4i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_6_o <= cor_phaseClass4i_V_5_i;
        else 
            cor_phaseClass4i_V_6_o <= cor_phaseClass4i_V_6_i;
        end if; 
    end process;


    cor_phaseClass4i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_7_o_assign_proc : process(cor_phaseClass4i_V_7_i, cor_phaseClass4i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_7_o <= cor_phaseClass4i_V_6_i;
        else 
            cor_phaseClass4i_V_7_o <= cor_phaseClass4i_V_7_i;
        end if; 
    end process;


    cor_phaseClass4i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_8_o_assign_proc : process(cor_phaseClass4i_V_8_i, cor_phaseClass4i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_8_o <= cor_phaseClass4i_V_7_i;
        else 
            cor_phaseClass4i_V_8_o <= cor_phaseClass4i_V_8_i;
        end if; 
    end process;


    cor_phaseClass4i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4i_V_9_o_assign_proc : process(cor_phaseClass4i_V_9_i, cor_phaseClass4i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_9_o <= cor_phaseClass4i_V_8_i;
        else 
            cor_phaseClass4i_V_9_o <= cor_phaseClass4i_V_9_i;
        end if; 
    end process;


    cor_phaseClass4i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass4q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass4q_V_0_o <= cor_phaseClass4q_V_0_i;
        end if; 
    end process;


    cor_phaseClass4q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_10_o_assign_proc : process(cor_phaseClass4q_V_10_i, cor_phaseClass4q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_10_o <= cor_phaseClass4q_V_9_i;
        else 
            cor_phaseClass4q_V_10_o <= cor_phaseClass4q_V_10_i;
        end if; 
    end process;


    cor_phaseClass4q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_11_o_assign_proc : process(cor_phaseClass4q_V_11_i, cor_phaseClass4q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_11_o <= cor_phaseClass4q_V_10_i;
        else 
            cor_phaseClass4q_V_11_o <= cor_phaseClass4q_V_11_i;
        end if; 
    end process;


    cor_phaseClass4q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_12_o_assign_proc : process(cor_phaseClass4q_V_12_i, cor_phaseClass4q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_12_o <= cor_phaseClass4q_V_11_i;
        else 
            cor_phaseClass4q_V_12_o <= cor_phaseClass4q_V_12_i;
        end if; 
    end process;


    cor_phaseClass4q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_13_o_assign_proc : process(cor_phaseClass4q_V_13_i, cor_phaseClass4q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_13_o <= cor_phaseClass4q_V_12_i;
        else 
            cor_phaseClass4q_V_13_o <= cor_phaseClass4q_V_13_i;
        end if; 
    end process;


    cor_phaseClass4q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_14_o_assign_proc : process(cor_phaseClass4q_V_14_i, cor_phaseClass4q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_14_o <= cor_phaseClass4q_V_13_i;
        else 
            cor_phaseClass4q_V_14_o <= cor_phaseClass4q_V_14_i;
        end if; 
    end process;


    cor_phaseClass4q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass4q_V_15 <= cor_phaseClass4q_V_14_i;

    cor_phaseClass4q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_1_o_assign_proc : process(cor_phaseClass4q_V_1_i, cor_phaseClass4q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_1_o <= cor_phaseClass4q_V_0_i;
        else 
            cor_phaseClass4q_V_1_o <= cor_phaseClass4q_V_1_i;
        end if; 
    end process;


    cor_phaseClass4q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_2_o_assign_proc : process(cor_phaseClass4q_V_2_i, cor_phaseClass4q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_2_o <= cor_phaseClass4q_V_1_i;
        else 
            cor_phaseClass4q_V_2_o <= cor_phaseClass4q_V_2_i;
        end if; 
    end process;


    cor_phaseClass4q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_3_o_assign_proc : process(cor_phaseClass4q_V_3_i, cor_phaseClass4q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_3_o <= cor_phaseClass4q_V_2_i;
        else 
            cor_phaseClass4q_V_3_o <= cor_phaseClass4q_V_3_i;
        end if; 
    end process;


    cor_phaseClass4q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_4_o_assign_proc : process(cor_phaseClass4q_V_4_i, cor_phaseClass4q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_4_o <= cor_phaseClass4q_V_3_i;
        else 
            cor_phaseClass4q_V_4_o <= cor_phaseClass4q_V_4_i;
        end if; 
    end process;


    cor_phaseClass4q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_5_o_assign_proc : process(cor_phaseClass4q_V_5_i, cor_phaseClass4q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_5_o <= cor_phaseClass4q_V_4_i;
        else 
            cor_phaseClass4q_V_5_o <= cor_phaseClass4q_V_5_i;
        end if; 
    end process;


    cor_phaseClass4q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_6_o_assign_proc : process(cor_phaseClass4q_V_6_i, cor_phaseClass4q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_6_o <= cor_phaseClass4q_V_5_i;
        else 
            cor_phaseClass4q_V_6_o <= cor_phaseClass4q_V_6_i;
        end if; 
    end process;


    cor_phaseClass4q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_7_o_assign_proc : process(cor_phaseClass4q_V_7_i, cor_phaseClass4q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_7_o <= cor_phaseClass4q_V_6_i;
        else 
            cor_phaseClass4q_V_7_o <= cor_phaseClass4q_V_7_i;
        end if; 
    end process;


    cor_phaseClass4q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_8_o_assign_proc : process(cor_phaseClass4q_V_8_i, cor_phaseClass4q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_8_o <= cor_phaseClass4q_V_7_i;
        else 
            cor_phaseClass4q_V_8_o <= cor_phaseClass4q_V_8_i;
        end if; 
    end process;


    cor_phaseClass4q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass4q_V_9_o_assign_proc : process(cor_phaseClass4q_V_9_i, cor_phaseClass4q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_9_o <= cor_phaseClass4q_V_8_i;
        else 
            cor_phaseClass4q_V_9_o <= cor_phaseClass4q_V_9_i;
        end if; 
    end process;


    cor_phaseClass4q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_4)) then 
            cor_phaseClass4q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass4q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass5i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass5i_V_0_o <= cor_phaseClass5i_V_0_i;
        end if; 
    end process;


    cor_phaseClass5i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_10_o_assign_proc : process(cor_phaseClass5i_V_10_i, cor_phaseClass5i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_10_o <= cor_phaseClass5i_V_9_i;
        else 
            cor_phaseClass5i_V_10_o <= cor_phaseClass5i_V_10_i;
        end if; 
    end process;


    cor_phaseClass5i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_11_o_assign_proc : process(cor_phaseClass5i_V_11_i, cor_phaseClass5i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_11_o <= cor_phaseClass5i_V_10_i;
        else 
            cor_phaseClass5i_V_11_o <= cor_phaseClass5i_V_11_i;
        end if; 
    end process;


    cor_phaseClass5i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_12_o_assign_proc : process(cor_phaseClass5i_V_12_i, cor_phaseClass5i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_12_o <= cor_phaseClass5i_V_11_i;
        else 
            cor_phaseClass5i_V_12_o <= cor_phaseClass5i_V_12_i;
        end if; 
    end process;


    cor_phaseClass5i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_13_o_assign_proc : process(cor_phaseClass5i_V_13_i, cor_phaseClass5i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_13_o <= cor_phaseClass5i_V_12_i;
        else 
            cor_phaseClass5i_V_13_o <= cor_phaseClass5i_V_13_i;
        end if; 
    end process;


    cor_phaseClass5i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_14_o_assign_proc : process(cor_phaseClass5i_V_14_i, cor_phaseClass5i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_14_o <= cor_phaseClass5i_V_13_i;
        else 
            cor_phaseClass5i_V_14_o <= cor_phaseClass5i_V_14_i;
        end if; 
    end process;


    cor_phaseClass5i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass5i_V_15 <= cor_phaseClass5i_V_14_i;

    cor_phaseClass5i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_1_o_assign_proc : process(cor_phaseClass5i_V_1_i, cor_phaseClass5i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_1_o <= cor_phaseClass5i_V_0_i;
        else 
            cor_phaseClass5i_V_1_o <= cor_phaseClass5i_V_1_i;
        end if; 
    end process;


    cor_phaseClass5i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_2_o_assign_proc : process(cor_phaseClass5i_V_2_i, cor_phaseClass5i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_2_o <= cor_phaseClass5i_V_1_i;
        else 
            cor_phaseClass5i_V_2_o <= cor_phaseClass5i_V_2_i;
        end if; 
    end process;


    cor_phaseClass5i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_3_o_assign_proc : process(cor_phaseClass5i_V_3_i, cor_phaseClass5i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_3_o <= cor_phaseClass5i_V_2_i;
        else 
            cor_phaseClass5i_V_3_o <= cor_phaseClass5i_V_3_i;
        end if; 
    end process;


    cor_phaseClass5i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_4_o_assign_proc : process(cor_phaseClass5i_V_4_i, cor_phaseClass5i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_4_o <= cor_phaseClass5i_V_3_i;
        else 
            cor_phaseClass5i_V_4_o <= cor_phaseClass5i_V_4_i;
        end if; 
    end process;


    cor_phaseClass5i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_5_o_assign_proc : process(cor_phaseClass5i_V_5_i, cor_phaseClass5i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_5_o <= cor_phaseClass5i_V_4_i;
        else 
            cor_phaseClass5i_V_5_o <= cor_phaseClass5i_V_5_i;
        end if; 
    end process;


    cor_phaseClass5i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_6_o_assign_proc : process(cor_phaseClass5i_V_6_i, cor_phaseClass5i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_6_o <= cor_phaseClass5i_V_5_i;
        else 
            cor_phaseClass5i_V_6_o <= cor_phaseClass5i_V_6_i;
        end if; 
    end process;


    cor_phaseClass5i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_7_o_assign_proc : process(cor_phaseClass5i_V_7_i, cor_phaseClass5i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_7_o <= cor_phaseClass5i_V_6_i;
        else 
            cor_phaseClass5i_V_7_o <= cor_phaseClass5i_V_7_i;
        end if; 
    end process;


    cor_phaseClass5i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_8_o_assign_proc : process(cor_phaseClass5i_V_8_i, cor_phaseClass5i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_8_o <= cor_phaseClass5i_V_7_i;
        else 
            cor_phaseClass5i_V_8_o <= cor_phaseClass5i_V_8_i;
        end if; 
    end process;


    cor_phaseClass5i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5i_V_9_o_assign_proc : process(cor_phaseClass5i_V_9_i, cor_phaseClass5i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_9_o <= cor_phaseClass5i_V_8_i;
        else 
            cor_phaseClass5i_V_9_o <= cor_phaseClass5i_V_9_i;
        end if; 
    end process;


    cor_phaseClass5i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass5q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass5q_V_0_o <= cor_phaseClass5q_V_0_i;
        end if; 
    end process;


    cor_phaseClass5q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_10_o_assign_proc : process(cor_phaseClass5q_V_10_i, cor_phaseClass5q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_10_o <= cor_phaseClass5q_V_9_i;
        else 
            cor_phaseClass5q_V_10_o <= cor_phaseClass5q_V_10_i;
        end if; 
    end process;


    cor_phaseClass5q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_11_o_assign_proc : process(cor_phaseClass5q_V_11_i, cor_phaseClass5q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_11_o <= cor_phaseClass5q_V_10_i;
        else 
            cor_phaseClass5q_V_11_o <= cor_phaseClass5q_V_11_i;
        end if; 
    end process;


    cor_phaseClass5q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_12_o_assign_proc : process(cor_phaseClass5q_V_12_i, cor_phaseClass5q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_12_o <= cor_phaseClass5q_V_11_i;
        else 
            cor_phaseClass5q_V_12_o <= cor_phaseClass5q_V_12_i;
        end if; 
    end process;


    cor_phaseClass5q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_13_o_assign_proc : process(cor_phaseClass5q_V_13_i, cor_phaseClass5q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_13_o <= cor_phaseClass5q_V_12_i;
        else 
            cor_phaseClass5q_V_13_o <= cor_phaseClass5q_V_13_i;
        end if; 
    end process;


    cor_phaseClass5q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_14_o_assign_proc : process(cor_phaseClass5q_V_14_i, cor_phaseClass5q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_14_o <= cor_phaseClass5q_V_13_i;
        else 
            cor_phaseClass5q_V_14_o <= cor_phaseClass5q_V_14_i;
        end if; 
    end process;


    cor_phaseClass5q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass5q_V_15 <= cor_phaseClass5q_V_14_i;

    cor_phaseClass5q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_1_o_assign_proc : process(cor_phaseClass5q_V_1_i, cor_phaseClass5q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_1_o <= cor_phaseClass5q_V_0_i;
        else 
            cor_phaseClass5q_V_1_o <= cor_phaseClass5q_V_1_i;
        end if; 
    end process;


    cor_phaseClass5q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_2_o_assign_proc : process(cor_phaseClass5q_V_2_i, cor_phaseClass5q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_2_o <= cor_phaseClass5q_V_1_i;
        else 
            cor_phaseClass5q_V_2_o <= cor_phaseClass5q_V_2_i;
        end if; 
    end process;


    cor_phaseClass5q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_3_o_assign_proc : process(cor_phaseClass5q_V_3_i, cor_phaseClass5q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_3_o <= cor_phaseClass5q_V_2_i;
        else 
            cor_phaseClass5q_V_3_o <= cor_phaseClass5q_V_3_i;
        end if; 
    end process;


    cor_phaseClass5q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_4_o_assign_proc : process(cor_phaseClass5q_V_4_i, cor_phaseClass5q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_4_o <= cor_phaseClass5q_V_3_i;
        else 
            cor_phaseClass5q_V_4_o <= cor_phaseClass5q_V_4_i;
        end if; 
    end process;


    cor_phaseClass5q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_5_o_assign_proc : process(cor_phaseClass5q_V_5_i, cor_phaseClass5q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_5_o <= cor_phaseClass5q_V_4_i;
        else 
            cor_phaseClass5q_V_5_o <= cor_phaseClass5q_V_5_i;
        end if; 
    end process;


    cor_phaseClass5q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_6_o_assign_proc : process(cor_phaseClass5q_V_6_i, cor_phaseClass5q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_6_o <= cor_phaseClass5q_V_5_i;
        else 
            cor_phaseClass5q_V_6_o <= cor_phaseClass5q_V_6_i;
        end if; 
    end process;


    cor_phaseClass5q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_7_o_assign_proc : process(cor_phaseClass5q_V_7_i, cor_phaseClass5q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_7_o <= cor_phaseClass5q_V_6_i;
        else 
            cor_phaseClass5q_V_7_o <= cor_phaseClass5q_V_7_i;
        end if; 
    end process;


    cor_phaseClass5q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_8_o_assign_proc : process(cor_phaseClass5q_V_8_i, cor_phaseClass5q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_8_o <= cor_phaseClass5q_V_7_i;
        else 
            cor_phaseClass5q_V_8_o <= cor_phaseClass5q_V_8_i;
        end if; 
    end process;


    cor_phaseClass5q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass5q_V_9_o_assign_proc : process(cor_phaseClass5q_V_9_i, cor_phaseClass5q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_9_o <= cor_phaseClass5q_V_8_i;
        else 
            cor_phaseClass5q_V_9_o <= cor_phaseClass5q_V_9_i;
        end if; 
    end process;


    cor_phaseClass5q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_5)) then 
            cor_phaseClass5q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass5q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass6i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass6i_V_0_o <= cor_phaseClass6i_V_0_i;
        end if; 
    end process;


    cor_phaseClass6i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_10_o_assign_proc : process(cor_phaseClass6i_V_10_i, cor_phaseClass6i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_10_o <= cor_phaseClass6i_V_9_i;
        else 
            cor_phaseClass6i_V_10_o <= cor_phaseClass6i_V_10_i;
        end if; 
    end process;


    cor_phaseClass6i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_11_o_assign_proc : process(cor_phaseClass6i_V_11_i, cor_phaseClass6i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_11_o <= cor_phaseClass6i_V_10_i;
        else 
            cor_phaseClass6i_V_11_o <= cor_phaseClass6i_V_11_i;
        end if; 
    end process;


    cor_phaseClass6i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_12_o_assign_proc : process(cor_phaseClass6i_V_12_i, cor_phaseClass6i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_12_o <= cor_phaseClass6i_V_11_i;
        else 
            cor_phaseClass6i_V_12_o <= cor_phaseClass6i_V_12_i;
        end if; 
    end process;


    cor_phaseClass6i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_13_o_assign_proc : process(cor_phaseClass6i_V_13_i, cor_phaseClass6i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_13_o <= cor_phaseClass6i_V_12_i;
        else 
            cor_phaseClass6i_V_13_o <= cor_phaseClass6i_V_13_i;
        end if; 
    end process;


    cor_phaseClass6i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_14_o_assign_proc : process(cor_phaseClass6i_V_14_i, cor_phaseClass6i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_14_o <= cor_phaseClass6i_V_13_i;
        else 
            cor_phaseClass6i_V_14_o <= cor_phaseClass6i_V_14_i;
        end if; 
    end process;


    cor_phaseClass6i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass6i_V_15 <= cor_phaseClass6i_V_14_i;

    cor_phaseClass6i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_1_o_assign_proc : process(cor_phaseClass6i_V_1_i, cor_phaseClass6i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_1_o <= cor_phaseClass6i_V_0_i;
        else 
            cor_phaseClass6i_V_1_o <= cor_phaseClass6i_V_1_i;
        end if; 
    end process;


    cor_phaseClass6i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_2_o_assign_proc : process(cor_phaseClass6i_V_2_i, cor_phaseClass6i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_2_o <= cor_phaseClass6i_V_1_i;
        else 
            cor_phaseClass6i_V_2_o <= cor_phaseClass6i_V_2_i;
        end if; 
    end process;


    cor_phaseClass6i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_3_o_assign_proc : process(cor_phaseClass6i_V_3_i, cor_phaseClass6i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_3_o <= cor_phaseClass6i_V_2_i;
        else 
            cor_phaseClass6i_V_3_o <= cor_phaseClass6i_V_3_i;
        end if; 
    end process;


    cor_phaseClass6i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_4_o_assign_proc : process(cor_phaseClass6i_V_4_i, cor_phaseClass6i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_4_o <= cor_phaseClass6i_V_3_i;
        else 
            cor_phaseClass6i_V_4_o <= cor_phaseClass6i_V_4_i;
        end if; 
    end process;


    cor_phaseClass6i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_5_o_assign_proc : process(cor_phaseClass6i_V_5_i, cor_phaseClass6i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_5_o <= cor_phaseClass6i_V_4_i;
        else 
            cor_phaseClass6i_V_5_o <= cor_phaseClass6i_V_5_i;
        end if; 
    end process;


    cor_phaseClass6i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_6_o_assign_proc : process(cor_phaseClass6i_V_6_i, cor_phaseClass6i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_6_o <= cor_phaseClass6i_V_5_i;
        else 
            cor_phaseClass6i_V_6_o <= cor_phaseClass6i_V_6_i;
        end if; 
    end process;


    cor_phaseClass6i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_7_o_assign_proc : process(cor_phaseClass6i_V_7_i, cor_phaseClass6i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_7_o <= cor_phaseClass6i_V_6_i;
        else 
            cor_phaseClass6i_V_7_o <= cor_phaseClass6i_V_7_i;
        end if; 
    end process;


    cor_phaseClass6i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_8_o_assign_proc : process(cor_phaseClass6i_V_8_i, cor_phaseClass6i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_8_o <= cor_phaseClass6i_V_7_i;
        else 
            cor_phaseClass6i_V_8_o <= cor_phaseClass6i_V_8_i;
        end if; 
    end process;


    cor_phaseClass6i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6i_V_9_o_assign_proc : process(cor_phaseClass6i_V_9_i, cor_phaseClass6i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_9_o <= cor_phaseClass6i_V_8_i;
        else 
            cor_phaseClass6i_V_9_o <= cor_phaseClass6i_V_9_i;
        end if; 
    end process;


    cor_phaseClass6i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass6q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass6q_V_0_o <= cor_phaseClass6q_V_0_i;
        end if; 
    end process;


    cor_phaseClass6q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_10_o_assign_proc : process(cor_phaseClass6q_V_10_i, cor_phaseClass6q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_10_o <= cor_phaseClass6q_V_9_i;
        else 
            cor_phaseClass6q_V_10_o <= cor_phaseClass6q_V_10_i;
        end if; 
    end process;


    cor_phaseClass6q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_11_o_assign_proc : process(cor_phaseClass6q_V_11_i, cor_phaseClass6q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_11_o <= cor_phaseClass6q_V_10_i;
        else 
            cor_phaseClass6q_V_11_o <= cor_phaseClass6q_V_11_i;
        end if; 
    end process;


    cor_phaseClass6q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_12_o_assign_proc : process(cor_phaseClass6q_V_12_i, cor_phaseClass6q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_12_o <= cor_phaseClass6q_V_11_i;
        else 
            cor_phaseClass6q_V_12_o <= cor_phaseClass6q_V_12_i;
        end if; 
    end process;


    cor_phaseClass6q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_13_o_assign_proc : process(cor_phaseClass6q_V_13_i, cor_phaseClass6q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_13_o <= cor_phaseClass6q_V_12_i;
        else 
            cor_phaseClass6q_V_13_o <= cor_phaseClass6q_V_13_i;
        end if; 
    end process;


    cor_phaseClass6q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_14_o_assign_proc : process(cor_phaseClass6q_V_14_i, cor_phaseClass6q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_14_o <= cor_phaseClass6q_V_13_i;
        else 
            cor_phaseClass6q_V_14_o <= cor_phaseClass6q_V_14_i;
        end if; 
    end process;


    cor_phaseClass6q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass6q_V_15 <= cor_phaseClass6q_V_14_i;

    cor_phaseClass6q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_1_o_assign_proc : process(cor_phaseClass6q_V_1_i, cor_phaseClass6q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_1_o <= cor_phaseClass6q_V_0_i;
        else 
            cor_phaseClass6q_V_1_o <= cor_phaseClass6q_V_1_i;
        end if; 
    end process;


    cor_phaseClass6q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_2_o_assign_proc : process(cor_phaseClass6q_V_2_i, cor_phaseClass6q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_2_o <= cor_phaseClass6q_V_1_i;
        else 
            cor_phaseClass6q_V_2_o <= cor_phaseClass6q_V_2_i;
        end if; 
    end process;


    cor_phaseClass6q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_3_o_assign_proc : process(cor_phaseClass6q_V_3_i, cor_phaseClass6q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_3_o <= cor_phaseClass6q_V_2_i;
        else 
            cor_phaseClass6q_V_3_o <= cor_phaseClass6q_V_3_i;
        end if; 
    end process;


    cor_phaseClass6q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_4_o_assign_proc : process(cor_phaseClass6q_V_4_i, cor_phaseClass6q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_4_o <= cor_phaseClass6q_V_3_i;
        else 
            cor_phaseClass6q_V_4_o <= cor_phaseClass6q_V_4_i;
        end if; 
    end process;


    cor_phaseClass6q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_5_o_assign_proc : process(cor_phaseClass6q_V_5_i, cor_phaseClass6q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_5_o <= cor_phaseClass6q_V_4_i;
        else 
            cor_phaseClass6q_V_5_o <= cor_phaseClass6q_V_5_i;
        end if; 
    end process;


    cor_phaseClass6q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_6_o_assign_proc : process(cor_phaseClass6q_V_6_i, cor_phaseClass6q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_6_o <= cor_phaseClass6q_V_5_i;
        else 
            cor_phaseClass6q_V_6_o <= cor_phaseClass6q_V_6_i;
        end if; 
    end process;


    cor_phaseClass6q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_7_o_assign_proc : process(cor_phaseClass6q_V_7_i, cor_phaseClass6q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_7_o <= cor_phaseClass6q_V_6_i;
        else 
            cor_phaseClass6q_V_7_o <= cor_phaseClass6q_V_7_i;
        end if; 
    end process;


    cor_phaseClass6q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_8_o_assign_proc : process(cor_phaseClass6q_V_8_i, cor_phaseClass6q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_8_o <= cor_phaseClass6q_V_7_i;
        else 
            cor_phaseClass6q_V_8_o <= cor_phaseClass6q_V_8_i;
        end if; 
    end process;


    cor_phaseClass6q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass6q_V_9_o_assign_proc : process(cor_phaseClass6q_V_9_i, cor_phaseClass6q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_9_o <= cor_phaseClass6q_V_8_i;
        else 
            cor_phaseClass6q_V_9_o <= cor_phaseClass6q_V_9_i;
        end if; 
    end process;


    cor_phaseClass6q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_6)) then 
            cor_phaseClass6q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass6q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass7i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass7i_V_0_o <= cor_phaseClass7i_V_0_i;
        end if; 
    end process;


    cor_phaseClass7i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_10_o_assign_proc : process(cor_phaseClass7i_V_10_i, cor_phaseClass7i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_10_o <= cor_phaseClass7i_V_9_i;
        else 
            cor_phaseClass7i_V_10_o <= cor_phaseClass7i_V_10_i;
        end if; 
    end process;


    cor_phaseClass7i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_11_o_assign_proc : process(cor_phaseClass7i_V_11_i, cor_phaseClass7i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_11_o <= cor_phaseClass7i_V_10_i;
        else 
            cor_phaseClass7i_V_11_o <= cor_phaseClass7i_V_11_i;
        end if; 
    end process;


    cor_phaseClass7i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_12_o_assign_proc : process(cor_phaseClass7i_V_12_i, cor_phaseClass7i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_12_o <= cor_phaseClass7i_V_11_i;
        else 
            cor_phaseClass7i_V_12_o <= cor_phaseClass7i_V_12_i;
        end if; 
    end process;


    cor_phaseClass7i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_13_o_assign_proc : process(cor_phaseClass7i_V_13_i, cor_phaseClass7i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_13_o <= cor_phaseClass7i_V_12_i;
        else 
            cor_phaseClass7i_V_13_o <= cor_phaseClass7i_V_13_i;
        end if; 
    end process;


    cor_phaseClass7i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_14_o_assign_proc : process(cor_phaseClass7i_V_14_i, cor_phaseClass7i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_14_o <= cor_phaseClass7i_V_13_i;
        else 
            cor_phaseClass7i_V_14_o <= cor_phaseClass7i_V_14_i;
        end if; 
    end process;


    cor_phaseClass7i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass7i_V_15 <= cor_phaseClass7i_V_14_i;

    cor_phaseClass7i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_1_o_assign_proc : process(cor_phaseClass7i_V_1_i, cor_phaseClass7i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_1_o <= cor_phaseClass7i_V_0_i;
        else 
            cor_phaseClass7i_V_1_o <= cor_phaseClass7i_V_1_i;
        end if; 
    end process;


    cor_phaseClass7i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_2_o_assign_proc : process(cor_phaseClass7i_V_2_i, cor_phaseClass7i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_2_o <= cor_phaseClass7i_V_1_i;
        else 
            cor_phaseClass7i_V_2_o <= cor_phaseClass7i_V_2_i;
        end if; 
    end process;


    cor_phaseClass7i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_3_o_assign_proc : process(cor_phaseClass7i_V_3_i, cor_phaseClass7i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_3_o <= cor_phaseClass7i_V_2_i;
        else 
            cor_phaseClass7i_V_3_o <= cor_phaseClass7i_V_3_i;
        end if; 
    end process;


    cor_phaseClass7i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_4_o_assign_proc : process(cor_phaseClass7i_V_4_i, cor_phaseClass7i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_4_o <= cor_phaseClass7i_V_3_i;
        else 
            cor_phaseClass7i_V_4_o <= cor_phaseClass7i_V_4_i;
        end if; 
    end process;


    cor_phaseClass7i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_5_o_assign_proc : process(cor_phaseClass7i_V_5_i, cor_phaseClass7i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_5_o <= cor_phaseClass7i_V_4_i;
        else 
            cor_phaseClass7i_V_5_o <= cor_phaseClass7i_V_5_i;
        end if; 
    end process;


    cor_phaseClass7i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_6_o_assign_proc : process(cor_phaseClass7i_V_6_i, cor_phaseClass7i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_6_o <= cor_phaseClass7i_V_5_i;
        else 
            cor_phaseClass7i_V_6_o <= cor_phaseClass7i_V_6_i;
        end if; 
    end process;


    cor_phaseClass7i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_7_o_assign_proc : process(cor_phaseClass7i_V_7_i, cor_phaseClass7i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_7_o <= cor_phaseClass7i_V_6_i;
        else 
            cor_phaseClass7i_V_7_o <= cor_phaseClass7i_V_7_i;
        end if; 
    end process;


    cor_phaseClass7i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_8_o_assign_proc : process(cor_phaseClass7i_V_8_i, cor_phaseClass7i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_8_o <= cor_phaseClass7i_V_7_i;
        else 
            cor_phaseClass7i_V_8_o <= cor_phaseClass7i_V_8_i;
        end if; 
    end process;


    cor_phaseClass7i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7i_V_9_o_assign_proc : process(cor_phaseClass7i_V_9_i, cor_phaseClass7i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_9_o <= cor_phaseClass7i_V_8_i;
        else 
            cor_phaseClass7i_V_9_o <= cor_phaseClass7i_V_9_i;
        end if; 
    end process;


    cor_phaseClass7i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass7q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass7q_V_0_o <= cor_phaseClass7q_V_0_i;
        end if; 
    end process;


    cor_phaseClass7q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_10_o_assign_proc : process(cor_phaseClass7q_V_10_i, cor_phaseClass7q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_10_o <= cor_phaseClass7q_V_9_i;
        else 
            cor_phaseClass7q_V_10_o <= cor_phaseClass7q_V_10_i;
        end if; 
    end process;


    cor_phaseClass7q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_11_o_assign_proc : process(cor_phaseClass7q_V_11_i, cor_phaseClass7q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_11_o <= cor_phaseClass7q_V_10_i;
        else 
            cor_phaseClass7q_V_11_o <= cor_phaseClass7q_V_11_i;
        end if; 
    end process;


    cor_phaseClass7q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_12_o_assign_proc : process(cor_phaseClass7q_V_12_i, cor_phaseClass7q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_12_o <= cor_phaseClass7q_V_11_i;
        else 
            cor_phaseClass7q_V_12_o <= cor_phaseClass7q_V_12_i;
        end if; 
    end process;


    cor_phaseClass7q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_13_o_assign_proc : process(cor_phaseClass7q_V_13_i, cor_phaseClass7q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_13_o <= cor_phaseClass7q_V_12_i;
        else 
            cor_phaseClass7q_V_13_o <= cor_phaseClass7q_V_13_i;
        end if; 
    end process;


    cor_phaseClass7q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_14_o_assign_proc : process(cor_phaseClass7q_V_14_i, cor_phaseClass7q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_14_o <= cor_phaseClass7q_V_13_i;
        else 
            cor_phaseClass7q_V_14_o <= cor_phaseClass7q_V_14_i;
        end if; 
    end process;


    cor_phaseClass7q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass7q_V_15 <= cor_phaseClass7q_V_14_i;

    cor_phaseClass7q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_1_o_assign_proc : process(cor_phaseClass7q_V_1_i, cor_phaseClass7q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_1_o <= cor_phaseClass7q_V_0_i;
        else 
            cor_phaseClass7q_V_1_o <= cor_phaseClass7q_V_1_i;
        end if; 
    end process;


    cor_phaseClass7q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_2_o_assign_proc : process(cor_phaseClass7q_V_2_i, cor_phaseClass7q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_2_o <= cor_phaseClass7q_V_1_i;
        else 
            cor_phaseClass7q_V_2_o <= cor_phaseClass7q_V_2_i;
        end if; 
    end process;


    cor_phaseClass7q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_3_o_assign_proc : process(cor_phaseClass7q_V_3_i, cor_phaseClass7q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_3_o <= cor_phaseClass7q_V_2_i;
        else 
            cor_phaseClass7q_V_3_o <= cor_phaseClass7q_V_3_i;
        end if; 
    end process;


    cor_phaseClass7q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_4_o_assign_proc : process(cor_phaseClass7q_V_4_i, cor_phaseClass7q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_4_o <= cor_phaseClass7q_V_3_i;
        else 
            cor_phaseClass7q_V_4_o <= cor_phaseClass7q_V_4_i;
        end if; 
    end process;


    cor_phaseClass7q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_5_o_assign_proc : process(cor_phaseClass7q_V_5_i, cor_phaseClass7q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_5_o <= cor_phaseClass7q_V_4_i;
        else 
            cor_phaseClass7q_V_5_o <= cor_phaseClass7q_V_5_i;
        end if; 
    end process;


    cor_phaseClass7q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_6_o_assign_proc : process(cor_phaseClass7q_V_6_i, cor_phaseClass7q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_6_o <= cor_phaseClass7q_V_5_i;
        else 
            cor_phaseClass7q_V_6_o <= cor_phaseClass7q_V_6_i;
        end if; 
    end process;


    cor_phaseClass7q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_7_o_assign_proc : process(cor_phaseClass7q_V_7_i, cor_phaseClass7q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_7_o <= cor_phaseClass7q_V_6_i;
        else 
            cor_phaseClass7q_V_7_o <= cor_phaseClass7q_V_7_i;
        end if; 
    end process;


    cor_phaseClass7q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_8_o_assign_proc : process(cor_phaseClass7q_V_8_i, cor_phaseClass7q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_8_o <= cor_phaseClass7q_V_7_i;
        else 
            cor_phaseClass7q_V_8_o <= cor_phaseClass7q_V_8_i;
        end if; 
    end process;


    cor_phaseClass7q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass7q_V_9_o_assign_proc : process(cor_phaseClass7q_V_9_i, cor_phaseClass7q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_9_o <= cor_phaseClass7q_V_8_i;
        else 
            cor_phaseClass7q_V_9_o <= cor_phaseClass7q_V_9_i;
        end if; 
    end process;


    cor_phaseClass7q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_7)) then 
            cor_phaseClass7q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass7q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass8i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass8i_V_0_o <= cor_phaseClass8i_V_0_i;
        end if; 
    end process;


    cor_phaseClass8i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_10_o_assign_proc : process(cor_phaseClass8i_V_10_i, cor_phaseClass8i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_10_o <= cor_phaseClass8i_V_9_i;
        else 
            cor_phaseClass8i_V_10_o <= cor_phaseClass8i_V_10_i;
        end if; 
    end process;


    cor_phaseClass8i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_11_o_assign_proc : process(cor_phaseClass8i_V_11_i, cor_phaseClass8i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_11_o <= cor_phaseClass8i_V_10_i;
        else 
            cor_phaseClass8i_V_11_o <= cor_phaseClass8i_V_11_i;
        end if; 
    end process;


    cor_phaseClass8i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_12_o_assign_proc : process(cor_phaseClass8i_V_12_i, cor_phaseClass8i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_12_o <= cor_phaseClass8i_V_11_i;
        else 
            cor_phaseClass8i_V_12_o <= cor_phaseClass8i_V_12_i;
        end if; 
    end process;


    cor_phaseClass8i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_13_o_assign_proc : process(cor_phaseClass8i_V_13_i, cor_phaseClass8i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_13_o <= cor_phaseClass8i_V_12_i;
        else 
            cor_phaseClass8i_V_13_o <= cor_phaseClass8i_V_13_i;
        end if; 
    end process;


    cor_phaseClass8i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_14_o_assign_proc : process(cor_phaseClass8i_V_14_i, cor_phaseClass8i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_14_o <= cor_phaseClass8i_V_13_i;
        else 
            cor_phaseClass8i_V_14_o <= cor_phaseClass8i_V_14_i;
        end if; 
    end process;


    cor_phaseClass8i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass8i_V_15 <= cor_phaseClass8i_V_14_i;

    cor_phaseClass8i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_1_o_assign_proc : process(cor_phaseClass8i_V_1_i, cor_phaseClass8i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_1_o <= cor_phaseClass8i_V_0_i;
        else 
            cor_phaseClass8i_V_1_o <= cor_phaseClass8i_V_1_i;
        end if; 
    end process;


    cor_phaseClass8i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_2_o_assign_proc : process(cor_phaseClass8i_V_2_i, cor_phaseClass8i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_2_o <= cor_phaseClass8i_V_1_i;
        else 
            cor_phaseClass8i_V_2_o <= cor_phaseClass8i_V_2_i;
        end if; 
    end process;


    cor_phaseClass8i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_3_o_assign_proc : process(cor_phaseClass8i_V_3_i, cor_phaseClass8i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_3_o <= cor_phaseClass8i_V_2_i;
        else 
            cor_phaseClass8i_V_3_o <= cor_phaseClass8i_V_3_i;
        end if; 
    end process;


    cor_phaseClass8i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_4_o_assign_proc : process(cor_phaseClass8i_V_4_i, cor_phaseClass8i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_4_o <= cor_phaseClass8i_V_3_i;
        else 
            cor_phaseClass8i_V_4_o <= cor_phaseClass8i_V_4_i;
        end if; 
    end process;


    cor_phaseClass8i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_5_o_assign_proc : process(cor_phaseClass8i_V_5_i, cor_phaseClass8i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_5_o <= cor_phaseClass8i_V_4_i;
        else 
            cor_phaseClass8i_V_5_o <= cor_phaseClass8i_V_5_i;
        end if; 
    end process;


    cor_phaseClass8i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_6_o_assign_proc : process(cor_phaseClass8i_V_6_i, cor_phaseClass8i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_6_o <= cor_phaseClass8i_V_5_i;
        else 
            cor_phaseClass8i_V_6_o <= cor_phaseClass8i_V_6_i;
        end if; 
    end process;


    cor_phaseClass8i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_7_o_assign_proc : process(cor_phaseClass8i_V_7_i, cor_phaseClass8i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_7_o <= cor_phaseClass8i_V_6_i;
        else 
            cor_phaseClass8i_V_7_o <= cor_phaseClass8i_V_7_i;
        end if; 
    end process;


    cor_phaseClass8i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_8_o_assign_proc : process(cor_phaseClass8i_V_8_i, cor_phaseClass8i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_8_o <= cor_phaseClass8i_V_7_i;
        else 
            cor_phaseClass8i_V_8_o <= cor_phaseClass8i_V_8_i;
        end if; 
    end process;


    cor_phaseClass8i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8i_V_9_o_assign_proc : process(cor_phaseClass8i_V_9_i, cor_phaseClass8i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_9_o <= cor_phaseClass8i_V_8_i;
        else 
            cor_phaseClass8i_V_9_o <= cor_phaseClass8i_V_9_i;
        end if; 
    end process;


    cor_phaseClass8i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass8q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass8q_V_0_o <= cor_phaseClass8q_V_0_i;
        end if; 
    end process;


    cor_phaseClass8q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_10_o_assign_proc : process(cor_phaseClass8q_V_10_i, cor_phaseClass8q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_10_o <= cor_phaseClass8q_V_9_i;
        else 
            cor_phaseClass8q_V_10_o <= cor_phaseClass8q_V_10_i;
        end if; 
    end process;


    cor_phaseClass8q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_11_o_assign_proc : process(cor_phaseClass8q_V_11_i, cor_phaseClass8q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_11_o <= cor_phaseClass8q_V_10_i;
        else 
            cor_phaseClass8q_V_11_o <= cor_phaseClass8q_V_11_i;
        end if; 
    end process;


    cor_phaseClass8q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_12_o_assign_proc : process(cor_phaseClass8q_V_12_i, cor_phaseClass8q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_12_o <= cor_phaseClass8q_V_11_i;
        else 
            cor_phaseClass8q_V_12_o <= cor_phaseClass8q_V_12_i;
        end if; 
    end process;


    cor_phaseClass8q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_13_o_assign_proc : process(cor_phaseClass8q_V_13_i, cor_phaseClass8q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_13_o <= cor_phaseClass8q_V_12_i;
        else 
            cor_phaseClass8q_V_13_o <= cor_phaseClass8q_V_13_i;
        end if; 
    end process;


    cor_phaseClass8q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_14_o_assign_proc : process(cor_phaseClass8q_V_14_i, cor_phaseClass8q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_14_o <= cor_phaseClass8q_V_13_i;
        else 
            cor_phaseClass8q_V_14_o <= cor_phaseClass8q_V_14_i;
        end if; 
    end process;


    cor_phaseClass8q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass8q_V_15 <= cor_phaseClass8q_V_14_i;

    cor_phaseClass8q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_1_o_assign_proc : process(cor_phaseClass8q_V_1_i, cor_phaseClass8q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_1_o <= cor_phaseClass8q_V_0_i;
        else 
            cor_phaseClass8q_V_1_o <= cor_phaseClass8q_V_1_i;
        end if; 
    end process;


    cor_phaseClass8q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_2_o_assign_proc : process(cor_phaseClass8q_V_2_i, cor_phaseClass8q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_2_o <= cor_phaseClass8q_V_1_i;
        else 
            cor_phaseClass8q_V_2_o <= cor_phaseClass8q_V_2_i;
        end if; 
    end process;


    cor_phaseClass8q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_3_o_assign_proc : process(cor_phaseClass8q_V_3_i, cor_phaseClass8q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_3_o <= cor_phaseClass8q_V_2_i;
        else 
            cor_phaseClass8q_V_3_o <= cor_phaseClass8q_V_3_i;
        end if; 
    end process;


    cor_phaseClass8q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_4_o_assign_proc : process(cor_phaseClass8q_V_4_i, cor_phaseClass8q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_4_o <= cor_phaseClass8q_V_3_i;
        else 
            cor_phaseClass8q_V_4_o <= cor_phaseClass8q_V_4_i;
        end if; 
    end process;


    cor_phaseClass8q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_5_o_assign_proc : process(cor_phaseClass8q_V_5_i, cor_phaseClass8q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_5_o <= cor_phaseClass8q_V_4_i;
        else 
            cor_phaseClass8q_V_5_o <= cor_phaseClass8q_V_5_i;
        end if; 
    end process;


    cor_phaseClass8q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_6_o_assign_proc : process(cor_phaseClass8q_V_6_i, cor_phaseClass8q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_6_o <= cor_phaseClass8q_V_5_i;
        else 
            cor_phaseClass8q_V_6_o <= cor_phaseClass8q_V_6_i;
        end if; 
    end process;


    cor_phaseClass8q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_7_o_assign_proc : process(cor_phaseClass8q_V_7_i, cor_phaseClass8q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_7_o <= cor_phaseClass8q_V_6_i;
        else 
            cor_phaseClass8q_V_7_o <= cor_phaseClass8q_V_7_i;
        end if; 
    end process;


    cor_phaseClass8q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_8_o_assign_proc : process(cor_phaseClass8q_V_8_i, cor_phaseClass8q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_8_o <= cor_phaseClass8q_V_7_i;
        else 
            cor_phaseClass8q_V_8_o <= cor_phaseClass8q_V_8_i;
        end if; 
    end process;


    cor_phaseClass8q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass8q_V_9_o_assign_proc : process(cor_phaseClass8q_V_9_i, cor_phaseClass8q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_9_o <= cor_phaseClass8q_V_8_i;
        else 
            cor_phaseClass8q_V_9_o <= cor_phaseClass8q_V_9_i;
        end if; 
    end process;


    cor_phaseClass8q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_8)) then 
            cor_phaseClass8q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass8q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_0_o_assign_proc : process(newValuei_V, cor_phaseClass9i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_0_o <= newValuei_V;
        else 
            cor_phaseClass9i_V_0_o <= cor_phaseClass9i_V_0_i;
        end if; 
    end process;


    cor_phaseClass9i_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_10_o_assign_proc : process(cor_phaseClass9i_V_10_i, cor_phaseClass9i_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_10_o <= cor_phaseClass9i_V_9_i;
        else 
            cor_phaseClass9i_V_10_o <= cor_phaseClass9i_V_10_i;
        end if; 
    end process;


    cor_phaseClass9i_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_11_o_assign_proc : process(cor_phaseClass9i_V_11_i, cor_phaseClass9i_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_11_o <= cor_phaseClass9i_V_10_i;
        else 
            cor_phaseClass9i_V_11_o <= cor_phaseClass9i_V_11_i;
        end if; 
    end process;


    cor_phaseClass9i_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_12_o_assign_proc : process(cor_phaseClass9i_V_12_i, cor_phaseClass9i_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_12_o <= cor_phaseClass9i_V_11_i;
        else 
            cor_phaseClass9i_V_12_o <= cor_phaseClass9i_V_12_i;
        end if; 
    end process;


    cor_phaseClass9i_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_13_o_assign_proc : process(cor_phaseClass9i_V_13_i, cor_phaseClass9i_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_13_o <= cor_phaseClass9i_V_12_i;
        else 
            cor_phaseClass9i_V_13_o <= cor_phaseClass9i_V_13_i;
        end if; 
    end process;


    cor_phaseClass9i_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_14_o_assign_proc : process(cor_phaseClass9i_V_14_i, cor_phaseClass9i_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_14_o <= cor_phaseClass9i_V_13_i;
        else 
            cor_phaseClass9i_V_14_o <= cor_phaseClass9i_V_14_i;
        end if; 
    end process;


    cor_phaseClass9i_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass9i_V_15 <= cor_phaseClass9i_V_14_i;

    cor_phaseClass9i_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_1_o_assign_proc : process(cor_phaseClass9i_V_1_i, cor_phaseClass9i_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_1_o <= cor_phaseClass9i_V_0_i;
        else 
            cor_phaseClass9i_V_1_o <= cor_phaseClass9i_V_1_i;
        end if; 
    end process;


    cor_phaseClass9i_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_2_o_assign_proc : process(cor_phaseClass9i_V_2_i, cor_phaseClass9i_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_2_o <= cor_phaseClass9i_V_1_i;
        else 
            cor_phaseClass9i_V_2_o <= cor_phaseClass9i_V_2_i;
        end if; 
    end process;


    cor_phaseClass9i_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_3_o_assign_proc : process(cor_phaseClass9i_V_3_i, cor_phaseClass9i_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_3_o <= cor_phaseClass9i_V_2_i;
        else 
            cor_phaseClass9i_V_3_o <= cor_phaseClass9i_V_3_i;
        end if; 
    end process;


    cor_phaseClass9i_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_4_o_assign_proc : process(cor_phaseClass9i_V_4_i, cor_phaseClass9i_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_4_o <= cor_phaseClass9i_V_3_i;
        else 
            cor_phaseClass9i_V_4_o <= cor_phaseClass9i_V_4_i;
        end if; 
    end process;


    cor_phaseClass9i_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_5_o_assign_proc : process(cor_phaseClass9i_V_5_i, cor_phaseClass9i_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_5_o <= cor_phaseClass9i_V_4_i;
        else 
            cor_phaseClass9i_V_5_o <= cor_phaseClass9i_V_5_i;
        end if; 
    end process;


    cor_phaseClass9i_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_6_o_assign_proc : process(cor_phaseClass9i_V_6_i, cor_phaseClass9i_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_6_o <= cor_phaseClass9i_V_5_i;
        else 
            cor_phaseClass9i_V_6_o <= cor_phaseClass9i_V_6_i;
        end if; 
    end process;


    cor_phaseClass9i_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_7_o_assign_proc : process(cor_phaseClass9i_V_7_i, cor_phaseClass9i_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_7_o <= cor_phaseClass9i_V_6_i;
        else 
            cor_phaseClass9i_V_7_o <= cor_phaseClass9i_V_7_i;
        end if; 
    end process;


    cor_phaseClass9i_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_8_o_assign_proc : process(cor_phaseClass9i_V_8_i, cor_phaseClass9i_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_8_o <= cor_phaseClass9i_V_7_i;
        else 
            cor_phaseClass9i_V_8_o <= cor_phaseClass9i_V_8_i;
        end if; 
    end process;


    cor_phaseClass9i_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9i_V_9_o_assign_proc : process(cor_phaseClass9i_V_9_i, cor_phaseClass9i_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_9_o <= cor_phaseClass9i_V_8_i;
        else 
            cor_phaseClass9i_V_9_o <= cor_phaseClass9i_V_9_i;
        end if; 
    end process;


    cor_phaseClass9i_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9i_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9i_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_0_o_assign_proc : process(newValueq_V, cor_phaseClass9q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_0_o <= newValueq_V;
        else 
            cor_phaseClass9q_V_0_o <= cor_phaseClass9q_V_0_i;
        end if; 
    end process;


    cor_phaseClass9q_V_0_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_0_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_10_o_assign_proc : process(cor_phaseClass9q_V_10_i, cor_phaseClass9q_V_9_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_10_o <= cor_phaseClass9q_V_9_i;
        else 
            cor_phaseClass9q_V_10_o <= cor_phaseClass9q_V_10_i;
        end if; 
    end process;


    cor_phaseClass9q_V_10_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_10_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_11_o_assign_proc : process(cor_phaseClass9q_V_11_i, cor_phaseClass9q_V_10_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_11_o <= cor_phaseClass9q_V_10_i;
        else 
            cor_phaseClass9q_V_11_o <= cor_phaseClass9q_V_11_i;
        end if; 
    end process;


    cor_phaseClass9q_V_11_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_11_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_12_o_assign_proc : process(cor_phaseClass9q_V_12_i, cor_phaseClass9q_V_11_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_12_o <= cor_phaseClass9q_V_11_i;
        else 
            cor_phaseClass9q_V_12_o <= cor_phaseClass9q_V_12_i;
        end if; 
    end process;


    cor_phaseClass9q_V_12_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_12_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_12_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_13_o_assign_proc : process(cor_phaseClass9q_V_13_i, cor_phaseClass9q_V_12_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_13_o <= cor_phaseClass9q_V_12_i;
        else 
            cor_phaseClass9q_V_13_o <= cor_phaseClass9q_V_13_i;
        end if; 
    end process;


    cor_phaseClass9q_V_13_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_13_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_13_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_14_o_assign_proc : process(cor_phaseClass9q_V_14_i, cor_phaseClass9q_V_13_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_14_o <= cor_phaseClass9q_V_13_i;
        else 
            cor_phaseClass9q_V_14_o <= cor_phaseClass9q_V_14_i;
        end if; 
    end process;


    cor_phaseClass9q_V_14_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_14_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_14_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    cor_phaseClass9q_V_15 <= cor_phaseClass9q_V_14_i;

    cor_phaseClass9q_V_15_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_15_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_1_o_assign_proc : process(cor_phaseClass9q_V_1_i, cor_phaseClass9q_V_0_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_1_o <= cor_phaseClass9q_V_0_i;
        else 
            cor_phaseClass9q_V_1_o <= cor_phaseClass9q_V_1_i;
        end if; 
    end process;


    cor_phaseClass9q_V_1_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_1_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_2_o_assign_proc : process(cor_phaseClass9q_V_2_i, cor_phaseClass9q_V_1_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_2_o <= cor_phaseClass9q_V_1_i;
        else 
            cor_phaseClass9q_V_2_o <= cor_phaseClass9q_V_2_i;
        end if; 
    end process;


    cor_phaseClass9q_V_2_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_2_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_3_o_assign_proc : process(cor_phaseClass9q_V_3_i, cor_phaseClass9q_V_2_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_3_o <= cor_phaseClass9q_V_2_i;
        else 
            cor_phaseClass9q_V_3_o <= cor_phaseClass9q_V_3_i;
        end if; 
    end process;


    cor_phaseClass9q_V_3_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_3_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_4_o_assign_proc : process(cor_phaseClass9q_V_4_i, cor_phaseClass9q_V_3_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_4_o <= cor_phaseClass9q_V_3_i;
        else 
            cor_phaseClass9q_V_4_o <= cor_phaseClass9q_V_4_i;
        end if; 
    end process;


    cor_phaseClass9q_V_4_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_4_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_5_o_assign_proc : process(cor_phaseClass9q_V_5_i, cor_phaseClass9q_V_4_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_5_o <= cor_phaseClass9q_V_4_i;
        else 
            cor_phaseClass9q_V_5_o <= cor_phaseClass9q_V_5_i;
        end if; 
    end process;


    cor_phaseClass9q_V_5_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_5_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_6_o_assign_proc : process(cor_phaseClass9q_V_6_i, cor_phaseClass9q_V_5_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_6_o <= cor_phaseClass9q_V_5_i;
        else 
            cor_phaseClass9q_V_6_o <= cor_phaseClass9q_V_6_i;
        end if; 
    end process;


    cor_phaseClass9q_V_6_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_6_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_7_o_assign_proc : process(cor_phaseClass9q_V_7_i, cor_phaseClass9q_V_6_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_7_o <= cor_phaseClass9q_V_6_i;
        else 
            cor_phaseClass9q_V_7_o <= cor_phaseClass9q_V_7_i;
        end if; 
    end process;


    cor_phaseClass9q_V_7_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_7_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_8_o_assign_proc : process(cor_phaseClass9q_V_8_i, cor_phaseClass9q_V_7_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_8_o <= cor_phaseClass9q_V_7_i;
        else 
            cor_phaseClass9q_V_8_o <= cor_phaseClass9q_V_8_i;
        end if; 
    end process;


    cor_phaseClass9q_V_8_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_8_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    cor_phaseClass9q_V_9_o_assign_proc : process(cor_phaseClass9q_V_9_i, cor_phaseClass9q_V_8_i, phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_9_o <= cor_phaseClass9q_V_8_i;
        else 
            cor_phaseClass9q_V_9_o <= cor_phaseClass9q_V_9_i;
        end if; 
    end process;


    cor_phaseClass9q_V_9_o_ap_vld_assign_proc : process(phaseClass_V_read_read_fu_1072_p2)
    begin
        if ((phaseClass_V_read_read_fu_1072_p2 = ap_const_lv4_9)) then 
            cor_phaseClass9q_V_9_o_ap_vld <= ap_const_logic_1;
        else 
            cor_phaseClass9q_V_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    phaseClass_V_read_read_fu_1072_p2 <= phaseClass_V;
end behav;
