@online{e2,
  author = {Smith, A. and Bakhoda, A.},
  title = {Microsoft Research Development Kit for EDGE Architectures},
  howpublished = {https://www.microsoft.com/en-us/research/project/e2/},
  note = {Accessed: 2017-07-14},
  year = {2017},
}

@article{pricopi2012bahurupi,
 author = {Pricopi, M. and Mitra, T.},
 title = {Bahurupi: A Polymorphic Heterogeneous Multi-core Architecture},
 journal = {ACM Transactions on Architecture and Code Optimization},
 issue_date = {January 2012},
 volume = {8},
 number = {4},
 month = jan,
 year = {2012},
 articleno = {22},
 publisher = {ACM},
 keywords = {Instruction-level parallelism, multi-core, thread-level parallelism},
} 

@article{putnam2010e2,
 author = {Putnam, A. and Smith, A. and Burger, D.},
 title = {Dynamic Vectorization in the E2 Dynamic Multicore Architecture},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2010},
 volume = {38},
 number = {4},
 month = jan,
 year = {2011},
 issn = {0163-5964},
 pages = {27--32},
 numpages = {6},
 publisher = {ACM},
 keywords = {explicit data graph execution (EDGE)},
} 


@inproceedings{kim2007tflex,
 author = {Kim, C. and Sethumadhavan, S. and Govindan, M. S. and Ranganathan, N. and Gulati, Divya and Burger, D. and Keckler, S. W.},
 title = {Composable Lightweight Processors},
 booktitle = {Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 40},
 year = {2007},
 isbn = {0-7695-3047-8},
 pages = {381--394},
 numpages = {14},
 publisher = {IEEE Computer Society},
} 

@inproceedings{smith2006edge,
 author = {Smith, A. and Gibson, J. and Maher, B. and Nethercote, N. and Yoder, B. and Burger, D. and McKinley, K. S. and Burrill, J.},
 title = {Compiling for EDGE Architectures},
 booktitle = {Proceedings of the International Symposium on Code Generation and Optimization},
 series = {CGO '06},
 year = {2006},
 isbn = {0-7695-2499-0}
 } 

@article{sibi,
 author = {Govindan, M.S. and Robatmili, B. and Li, D. and Maher, B. and Smith, A. and Keckler, S.W. and  Burger, D.},
 title = {Scaling Power and Performance via Processor Composability},
 journal = {IEEE Transactions on Computers},
 issue_date = {August 2014},
 volume = {63},
 number = {8},
 month = aug,
 year = {2014},
 pages = {2025--2038},
 publisher = {IEEE Computer Society Press},
} 

@article{burger04edge,
 author = {Burger, D. and Keckler, S. W. and McKinley, K. S. and Dahlin, M. and John, L. K. and Lin, C. and Moore, C. R. and Burrill, J. and McDonald, R. G. and Yoder, W. and Chen, X. and Desikan, R. and Drolia, S. and Gibson, J. and Govindan, M. S. and Gratz, P. and Hanson, H. and Kim, C. and Kushwaha, S. K. and Liu, H. and Nagarajan, R. and Ranganathan, N. and Reeber, R. and Sankaralingam, K. and Sethumadhavan, S. and Sivakumar, P. and Smith, A.},
 title = {Scaling to the End of Silicon with EDGE Architectures},
 journal = {Computer},
 issue_date = {July 2004},
 volume = {37},
 number = {7},
 month = jul,
 year = {2004},
 issn = {0018-9162},
 pages = {44--55},
 numpages = {12},
 publisher = {IEEE Computer Society Press},
} 

@inproceedings{micolet2016dmpstream,
author = {Micolet, P. J. and Smith, A. and Dubach, C.},
title = {A Machine Learning Approach to Mapping Streaming Workloads to Dynamic Multicore Processors},
booktitle = {Proceedings of the 17th ACM Conference on Languages, Compilers, Tools, and Theory for Embedded Systems},
series = {LCTES '16},
year = {2016},
isbn = {978-1-4503-4316-9},
location = {Santa Barbara, CA, USA},
pages = {113--122},
numpages = {10},
publisher = {ACM},
keywords = {Dynamic Multicore Processor, Machine Learning, Streaming Programming Languages},
} 

@article{madriles2016anaphase,
 author = {Madriles, Carlos and L\'{o}pez, Pedro and Codina, Josep M. and Gibert, Enric and Latorre, Fernando and Martinez, Alejandro and Martinez, Ra\'{u}l and Gonzalez, Antonio},
 title = {Boosting Single-thread Performance in Multi-core Systems Through Fine-grain Multi-threading},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2009},
 volume = {37},
 number = {3},
 month = jun,
 year = {2009},
 issn = {0163-5964},
 pages = {474--483},
 numpages = {10},
 publisher = {ACM},
 keywords = {automatic parallelization, core fusion, multicore, single-thread performance, speculative multithreading, thread-level parallelism},
}

@article{mittal2016acmpsurv,
 author = {Mittal, Sparsh},
 title = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
 journal = {ACM Computing Surveys},
 issue_date = {February 2016},
 volume = {48},
 number = {3},
 month = feb,
 year = {2016},
 issn = {0360-0300},
 articleno = {45},
 publisher = {ACM},
 keywords = {Review, asymmetric multicore processor, big/little system, classification, heterogeneous multicore architecture, reconfigurable AMP},
}

@inproceedings{Watanabe2010Widget,
author = {Watanabe, Y. and Davis, J. D. and Wood, D. A.},
title = {WiDGET: Wisconsin Decoupled Grid Execution Tiles},
booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
series = {ISCA '10},
year = {2010},
location = {Saint-Malo, France},
pages = {2--13},
numpages = {12},
publisher = {ACM},
keywords = {hardware, instruction steering, performance, power efficiency, power proportional computing},
} 

 

@inproceedings{ipek2007CoreFusion,
author = {Ipek, E. and Kirman, M. and Kirman, N. and Martinez, J. F.},
title = {Core Fusion: Accommodating Software Diversity in Chip Multiprocessors},
booktitle = {Proceedings of the 34th Annual International Symposium on Computer Architecture},
series = {ISCA '07},
year = {2007},
location = {San Diego, California, USA},
pages = {186--197},
numpages = {12},
publisher = {ACM},
keywords = {chip multiprocessors, reconfigurable architectures, software diversity},
} 


@inproceedings{sdvbs,
 author = {Venkata, S. K. and Ahn, I. and Jeon, D. and Gupta, A. and Louie, C. and Garcia, S. and Belongie, S. and Taylor, M. B.},
 title = {SD-VBS: The San Diego Vision Benchmark Suite},
 booktitle = {Proceedings of the IEEE International Symposium on Workload Characterization (IISWC)},
 series = {IISWC '09},
 year = {2009},
 isbn = {978-1-4244-5156-2},
 pages = {55--64},
 numpages = {10},
 publisher = {IEEE Computer Society},
} 
@article{pricopiSchedCoreComp2014,
 author = {Pricopi, M. and Mitra, T.},
 title = {Task Scheduling on Adaptive Multi-Core},
 journal = {IEEE Transactions on Computer},
 issue_date = {October 2014},
 volume = {63},
 number = {10},
 month = oct,
 year = {2014},
 issn = {0018-9340},
 pages = {2590--2603},
 publisher = {IEEE Computer Society},
} 

@inproceedings{thiesStreamit2010,
 author = {Thies, W. and Amarasinghe, S.},
 title = {An Empirical Characterization of Stream Programs and Its Implications for Language and Compiler Design},
 booktitle = {Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 pages = {365--376},
 numpages = {12},
 publisher = {ACM},
 keywords = {benchmark suite, stream programming, streamit, synchronous dataflow, workload characterization},
} 

@book{everitCluster2001,
author = {Everitt, Landau, Leese},
title= {Cluster Analysis},
year={2001}
}

@article{dubach13dynamic,
  author = {C. Dubach and T. M. Jones and E. V. Bonilla},
  title = {Dynamic Microarchitectural Adaptation using Machine Learning},
  journal = {ACM Transactions on Architecture and Code Optimization},
  series = {TACO},
  volume = 10,
  issue = 4,
  year = 2013
}

@ARTICLE{dubachDSE2011,
author={C. Dubach and T. M. Jones and M. F. P. O'Boyle},
journal={IEEE Transactions on Computers},
title={An Empirical Architecture-Centric Approach to Microarchitectural Design Space Exploration},
year={2011},
volume={60},
number={10},
pages={1445-1458},
keywords={benchmark testing;computer architecture;learning (artificial intelligence);microcomputers;microprocessor chips;SPEC CPU 2000;architecture-centric approach;benchmark suite;energy consumption;energy-delay-squared;machine-learning model;microarchitectural configuration;microarchitectural design space exploration;microarchitectural parameter;microarchitecture configuration space;microcomputer;microprocessor;offline learning;offline training;prediction error;prior knowledge;program-specific predictor;Benchmark testing;Energy consumption;Microarchitecture;Predictive models;Radio frequency;Registers;Space exploration;Microprocessors and microcomputers;machine learning.;modeling techniques;performance analysis and design aids},
ISSN={0018-9340},
month={Oct},}

@inproceedings{LoEnPro2014,
 author = {Lo, D. and Cheng, L. and Govindaraju, R. and Barroso, L. A. and Kozyrakis, C.},
 title = {Towards Energy Proportionality for Large-scale Latency-critical Workloads},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 pages = {301--312},
 numpages = {12},
} 

@article{BenmoussaDyps2014,
 author = {Benmoussa, Y. and Boukhobza, J. and Senn, E. and Hadjadj-Aoul, Y. and Benazzouz, D.},
 title = {DyPS: Dynamic Processor Switching for Energy-aware Video Decoding on Multi-core SoCs},
 journal = {SIGBED Rev.},
 issue_date = {February 2014},
 volume = {11},
 number = {1},
 month = feb,
 year = {2014},
 issn = {1551-3688},
 pages = {56--61},
 numpages = {6},
 publisher = {ACM},
 keywords = {ARM, DSP, GStreamer, adaptive video decoding, embedded Linux, energy},
} 

@inproceedings{PouwelseDVS2001,
 author = {Pouwelse, J. and Langendoen, K. and Sips, H.},
 title = {Dynamic Voltage Scaling on a Low-power Microprocessor},
 booktitle = {Proceedings of the 7th Annual International Conference on Mobile Computing and Networking},
 series = {MobiCom '01},
 year = {2001},
 isbn = {1-58113-422-3},
 pages = {251--259},
 numpages = {9},
 publisher = {ACM},
} 

@article{MittalSurv2016,
 author = {Mittal, S.},
 title = {A Survey of Techniques for Architecting and Managing Asymmetric Multicore Processors},
 journal = {ACM Computing Surveys},
 issue_date = {February 2016},
 volume = {48},
 number = {3},
 month = feb,
 year = {2016},
 issn = {0360-0300},
 articleno = {45},
 publisher = {ACM},
 keywords = {Review, asymmetric multicore processor, big/little system, classification, heterogeneous multicore architecture, reconfigurable AMP},
} 
@inproceedings{MuthakaruppanHier2013,
 author = {Muthukaruppan, T. S. and Pricopi, M. and Venkataramani, V. and Mitra, T. and Vishin, S.},
 title = {Hierarchical Power Management for Asymmetric Multi-core in Dark Silicon Era},
 booktitle = {Proceedings of the 50th Annual Design Automation Conference},
 series = {DAC '13},
 year = {2013},
 isbn = {978-1-4503-2071-9},
 pages = {174:1--174:9},
 articleno = {174},
 numpages = {9},
 publisher = {ACM},
 keywords = {asymmetric multi-core, feedback controller, power management},
} 
@inproceedings{JibajaPPerf2016,
 author = {Jibaja, I. and Cao, T. and Blackburn, S. M. and McKinley, K. S.},
 title = {Portable Performance on Asymmetric Multicore Processors},
 booktitle = {Proceedings of the International Symposium on Code Generation and Optimization},
 series = {CGO '16},
 year = {2016},
 isbn = {978-1-4503-3778-6},
 pages = {24--35},
 numpages = {12},
 publisher = {ACM},
 keywords = {Asymmetric, Energy, Heterogeneous, Managed Software, Multicore, Performance, Scheduling},
} 
@inproceedings{VenkatISADiv2014,
 author = {Venkat, A. and Tullsen, D. M.},
 title = {Harnessing ISA Diversity: Design of a Heterogeneous-ISA Chip Multiprocessor},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 pages = {121--132},
 numpages = {12},
} 
@article{TomuskHet2015,
 author = {Tomusk, E. and Dubach, C. and O'Boyle, M.},
 title = {Four Metrics to Evaluate Heterogeneous Multicores},
 journal = {ACM Transactions on Architecture and Code Optimization},
 issue_date = {January 2016},
 volume = {12},
 number = {4},
 month = nov,
 year = {2015},
 issn = {1544-3566},
 articleno = {37},
 publisher = {ACM},
 keywords = {Localized nonuniformity, effective speed, gap overhead, generality, set overhead, single-ISA},
} 
@article{DubachExpl2012,
 author = {Dubach, C. and Jones, T. M. and O'Boyle, M. F. P.},
 title = {Exploring and Predicting the Effects of Microarchitectural Parameters and Compiler Optimizations on Performance and Energy},
 journal = {ACM Transactions on Embedded Computing Systems},
 issue_date = {June 2012},
 volume = {11S},
 number = {1},
 month = jun,
 year = {2012},
 issn = {1539-9087},
 articleno = {24},
 publisher = {ACM},
 keywords = {Architecture/compiler codesign, design-space exploration, performance prediction},
} 
@inproceedings{Homayoun3DPooling2012,
 author = {Homayoun, H. and Kontorinis, V. and Shayan, A. and Lin, T. and Tullsen, D. M.},
 title = {Dynamically Heterogeneous Cores Through 3D Resource Pooling},
 booktitle = {Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture},
 series = {HPCA '12},
 year = {2012},
 isbn = {978-1-4673-0827-4},
 pages = {1--12},
 numpages = {12},
 publisher = {IEEE Computer Society},
}
@INPROCEEDINGS{fallinhetblock2014,
author={C. Fallin and C. Wilkerson and O. Mutlu},
booktitle={IEEE 32nd International Conference on Computer Design},
title={The Heterogeneous Block Architecture},
year={2014},
series={ICCD},
pages={386-393},
keywords={multiprocessing systems;parallel architectures;processor scheduling;HBA design;VLIW;dynamic instruction blocks;energy efficiency;fine-grained heterogeneity;fine-grained heterogeneous core design;heterogeneous block architecture;heterogeneous execution backends;in-order backends;microarchitectures;multiple baseline core designs;out-of-order backends;serial code;Random access memory;Schedules;VLIW},
ISSN={1063-6404},
month={Oct},}

@inproceedings{BauerRSE08,
 author = {Bauer, L. and Shafique, M. and Kreutz, S. and Henkel, J.},
 title = {Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set},
 booktitle = {the Conference on Design, Automation and Test in Europe},
 series = {DATE '08},
 year = {2008},
 numpages = {6},
 publisher = {ACM},
} 
@ARTICLE{paganiEECHM2017,
author={S. Pagani and A. Pathania and M. Shafique and J. J. Chen and J. Henkel},
journal={IEEE Transactions on Parallel and Distributed Systems},
title={Energy Efficiency for Clustered Heterogeneous Multicores},
year={2017},
volume={28},
number={5},
pages={1315-1330},
keywords={Energy consumption;Minimization;Multicore processing;Partitioning algorithms;Real-time systems;Time-frequency analysis;Timing;Energy efficiency;energy minimization;heterogeneous multicores;power management;single frequency approximation (SFA);task partitioning;voltage frequency islands (VFI)},
month={May},}

@INPROCEEDINGS{tavanaElastic, 
author={M. K. Tavana and M. H. Hajkazemi and D. Pathak and I. Savidis and H. Homayoun}, 
booktitle={ACM/EDAC/IEEE Design Automation Conference}, 
title={ElasticCore: Enabling Dynamic Heterogeneity with Joint Core and Voltage/Frequency Scaling}, 
year={2015}, 
series={DAC '15},
pages={1-6}, 
keywords={computer architecture;energy conservation;power aware computing;voltage regulators;BigLitte architecture;ElasticCore platform;Oracle predictor;dynamic heterogeneity;energy efficiency;heterogeneous architectures;joint core;voltage regulators;voltage/frequency scaling;Bandwidth;Benchmark testing;Computer architecture;Energy efficiency;Regulators;Sensitivity;Voltage control;DVFS;Energy efficiency;regression model;voltage regulator}, 
month={June},}

@inproceedings{khubaibMorphCore2012,
 author = {Khubaib and Suleman, M. A. and Hashemi, M. and Wilkerson, C. and Patt, Y. N.},
 title = {MorphCore: An Energy-Efficient Microarchitecture for High Performance ILP and High Throughput TLP},
 booktitle = {Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO-45},
 year = {2012},
} 

@article{gem5,
 author = {Binkert, N. and Beckmann, B. and Black, G. and Reinhardt, S. K. and Saidi, A. and Basu, A. and Hestness, J. and Hower, D. R. and Krishna, T. and Sardashti, S. and Sen, R. and Sewell, K. and Shoaib, M. and Vaish, N. and Hill, M. D. and Wood, D. A.},
 title = {The Gem5 Simulator},
 journal = {SIGARCH Computer Architecture News},
 issue_date = {May 2011},
 volume = {39},
 number = {2},
 month = aug,
 year = {2011},
 pages = {1--7},
 numpages = {7},
 publisher = {ACM},
}

#streamit#
@article{sibi2014,
 author = {Govindan, M.S.S. and Robatmili, Behnam and Li, Dong and Maher, Bertrand and Smith, Aaron and Keckler, Stephen W. and Burger, Doug},
 title = {Scaling Power and Performance via Processor Composability},
 journal = {IEEE Transactions on Computers},
 issue_date = {July 2014},
 volume = {63},
 number = {8},
 month = july,
 year = {2014},
 pages = {2025--2038},
 publisher = {IEEE},
 keywords = {tflex, core fusion, edge}
} 

@INPROCEEDINGS{smith2006compilingedge, 
author={Smith, A. and Burrill, J. and Gibson, J. and Maher, B. and Nethercote, N. and Yoder, B. and Burger, D. and McKinley, K.}, 
booktitle={CGO 2006.}, 
title={Compiling for EDGE architectures}, 
year={2006}, 
month={March}, 
pages={11 pp.-}, 
keywords={data flow graphs;instruction sets;parallel architectures;program compilers;Alpha 21264;EEMBC;SPEC2000;TRIPS EDGE architecture;TRIPS compiler;compiler algorithm;explicit data graph execution architectures;high instruction-level parallelism;microarchitecture;microbenchmark;program compiler;Computer architecture;Concurrent computing;Delay;Energy efficiency;Hardware;Microarchitecture;Pipeline processing;Program processors;Reduced instruction set computing;VLIW}}

@article{gebhart2009evaluationtrips,
 author = {Gebhart, Mark and Maher, Bertrand A. and Coons, Katherine E. and Diamond, Jeff and Gratz, Paul and Marino, Mario and Ranganathan, Nitya and Robatmili, Behnam and Smith, Aaron and Burrill, James and Keckler, Stephen W. and Burger, Doug and McKinley, Kathryn S.},
 title = {An Evaluation of the TRIPS Computer System},
 journal = {SIGPLAN Not.},
 issue_date = {March 2009},
 volume = {44},
 number = {3},
 month = mar,
 year = {2009},
 pages = {1--12},
 numpages = {12},
 acmid = {1508246},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {trips}
} 

@article{putnam2010dynamicvece2,
 author = {Putnam, Andrew and Smith, Aaron and Burger, Doug},
 title = {Dynamic Vectorization in the E2 Dynamic Multicore Architecture},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2010},
 volume = {38},
 number = {4},
 month = jan,
 year = {2011},
 pages = {27--32},
 numpages = {6},
 acmid = {1926373},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {explicit data graph execution (EDGE)}
} 

@article{zhou2014sharingarch,
 author = {Zhou, Yanqi and Wentzlaff, David},
 title = {The Sharing Architecture: Sub-core Configurability for IaaS Clouds},
 journal = {SIGPLAN Not.},
 issue_date = {April 2014},
 volume = {49},
 number = {4},
 month = feb,
 year = {2014},
 pages = {559--574},
 numpages = {16},
 acmid = {2541950},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache, cache banks, infrastructure as a service (iaas), market efficiency, slice, utility, virtual core (vcore), virtual machine (vm)}
} 

@INPROCEEDINGS{nagarajan2004parallelarch, 
author={Nagarajan, R. and Kushwaha, S.K. and Burger, D. and McKinley, K. and Lin, C. and Keckler, S.W.}, 
booktitle={PACT 2004.}, 
title={Static placement, dynamic issue (SPDI) scheduling for EDGE architectures}, 
year={2004}, 
month={Sept}, 
pages={74-84}, 
keywords={instruction sets;parallel architectures;parallel programming;performance evaluation;processor scheduling;program compilers;EDGE architecture;data graph execution architecture;instruction schedulers;instructions-per-cycle;on-chip latency;processor architectures;static placement dynamic issue scheduling;Computer architecture;Delay;Dynamic scheduling;Hardware;Laboratories;Out of order;Processor scheduling;Scheduling algorithm;VLIW;Wire}} 


@inproceedings{theis2002streamit,
	 author = {Thies, William and Karczmarek, Michal and Amarasinghe, Saman P.},
	  title = {StreamIt: A Language for Streaming Applications},
	   booktitle = {CC},
	     year = {2002},
	       pages = {179--196},
	        numpages = {18},
		  acmid = {727935},
		   publisher = {Springer-Verlag},
		    address = {London, UK, UK}
} 

@article{theis2002languagegrid,
 author = {Thies, William and Karczmarek, Michal and Gordon, Michael and Maze, David and Wong, Jeremy and Hoffmann, Henry and Brown, Matthew and Amarasinghe, Saman},
 title = {A Common Machine Language for Grid-based Architectures},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2002},
 volume = {30},
 number = {3},
 month = jun,
 year = {2002},
 pages = {13--14},
 numpages = {2},
 acmid = {571673},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@article{wang2013partitionstreamit,
 author = {Wang, Zheng and O'boyle, Michael F. P.},
 title = {Using Machine Learning to Partition Streaming Programs},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {September 2013},
 volume = {10},
 number = {3},
 month = sep,
 year = {2008},
 pages = {20:1--20:25},
 articleno = {20},
 numpages = {25},
 acmid = {2512436},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Compiler optimization, machine learning, multicore, partitioning streaming parallelism}
} 


@inproceedings{theis2010empericalcharstreamit,
	 author = {Thies, William and Amarasinghe, Saman},
	  title = {An Empirical Characterization of Stream Programs and Its Implications for Language and Compiler Design},
	   booktitle = {PACT '10},
	     year = {2010},
	       location = {Vienna, Austria},
	        pages = {365--376},
		 numpages = {12},
		    acmid = {1854319},
		     publisher = {ACM},
		      address = {New York, NY, USA},
		       keywords = {benchmark suite, stream programming, streamit, synchronous dataflow, workload characterization}
}


@article{newton2008compilerembedded,
	 author = {Newton, Ryan R. and Girod, Lewis D. and Craig, Michael B. and Madden, Samuel R. and Morrisett, John Gregory},
	  title = {Design and Evaluation of a Compiler for Embedded Stream Programs},
	   journal = {SIGPLAN Not.},
	    issue_date = {July 2008},
	     volume = {43},
	      number = {7},
	       month = jun,
	        year = {2008},
		  pages = {131--140},
		   numpages = {10},
		      acmid = {1375675},
		       publisher = {ACM},
		        address = {New York, NY, USA},
			 keywords = {sensor networks, stream processing language}
} 

@online{rknn,
author={R},
title={R: K-Nearest Neighbor},
}

@misc{ecdf,
title={Edinburgh Compute and Data Facility Web Site},
author={University of Edinburgh},
year={1 August 2007, accessed 4th of April. 2016},
note={\url{www.ecdf.ed.ac.uk}}
}

@article{mark2008amdahl,
author = {Mark D. Hill and Michael R. Marty},
title = {Amdahl's Law in the Multicore Era},
journal ={Computer},
volume = {41},
number = {7},
year = {2008},
pages = {33-38},
publisher = {IEEE Computer Society},
address = {Los Alamitos, CA, USA}
}

@article{suleman2009asymmetric,
 author = {Suleman, M. Aater and Mutlu, Onur and Qureshi, Moinuddin K. and Patt, Yale N.},
 title = {Accelerating Critical Section Execution with Asymmetric Multi-core Architectures},
 journal = {SIGPLAN Not.},
 issue_date = {March 2009},
 volume = {44},
 number = {3},
 month = mar,
 year = {2009},
 pages = {253--264},
 numpages = {12},
 acmid = {1508274},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cmp, critical sections, heterogeneous cores, locks, multi-core, parallel programming}
} 

@article{nagatsuka2011coresymphony,
 author = {Nagatsuka, Tomoyuki and Sakaguchi, Yoshito and Matsumura, Takayuki and Kise, Kenji},
 title = {CoreSymphony: An Efficient Reconfigurable Multi-core Architecture},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2011},
 volume = {39},
 number = {4},
 month = dec,
 year = {2011},
 pages = {32--37},
 numpages = {6},
 acmid = {2082165},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {multi-core architecture, phase variety of application, reconfigurable architecture}
}

@ARTICLE{waingold1997raw, 
author={Waingold, E. and Taylor, M. and Srikrishna, D. and Sarkar, V. and Lee, W. and Lee, V. and Kim, J. and Frank, M. and Finch, P. and Barua, R. and Babb, J. and Amarasinghe, S. and Agarwal, A.}, 
journal={Computer}, 
title={Baring it all to software: Raw machines}, 
year={1997}, 
volume={30}, 
number={9}, 
pages={86-93}, 
keywords={parallel architectures;reconfigurable architectures;Raw processors;compiler;configurable logic;intertile communication;parallel architectures;Application software;Computer architecture;Computer science;Hardware;Laboratories;Logic;Microprocessors;Registers;Switches;Tiles}, 
month={Sep}}

@inproceedings{kim2007composableproc,
 author = {Kim, Changkyu and Sethumadhavan, Simha and Govindan, M. S. and Ranganathan, Nitya and Gulati, Divya and Burger, Doug and Keckler, Stephen W.},
 title = {Composable Lightweight Processors},
 booktitle = {MICRO '07},
 year = {2007},
 pages = {381--394},
 numpages = {14},
 acmid = {1331733},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
} 

@INPROCEEDINGS{auerbach2012lime, 
author={Auerbach, J. and Bacon, D.F. and Burcea, I. and Cheng, P. and Fink, S.J. and Rabbah, R. and Shukla, S.}, 
booktitle={DAC, 2012}, 
title={A compiler and runtime for heterogeneous computing}, 
year={2012}, 
pages={271-276}, 
keywords={field programmable gate arrays;graphics processing units;program compilers;programming languages;CPU;FPGA enabled architectures;GPU;Lime applications;Liquid Metal approach;co-execution;comprehensive compiler;computational elements;graphics processors;heterogeneous computing platforms;heterogeneous systems;program execution orchestration;programming language;reconfigurable hardware;runtime system;Arrays;Field programmable gate arrays;Graphics processing unit;Liquids;Metals;Runtime;FPGA;GPU;Heterogeneous;Java;Streaming}, 
month={June}}

@inproceedings{buck2004brook,
 author = {Buck, Ian and Foley, Tim and Horn, Daniel and Sugerman, Jeremy and Fatahalian, Kayvon and Houston, Mike and Hanrahan, Pat},
 title = {Brook for GPUs: Stream Computing on Graphics Hardware},
 booktitle = {ACM SIGGRAPH 2004},
 year = {2004},
 location = {Los Angeles, California},
 pages = {777--786},
 numpages = {10},
 acmid = {1015800},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Data Parallel Computing, GPU Computing, Brook, Programmable Graphics Hardware, Stream Computing}
} 

@inproceedings{chen2005rawstream,
 author = {Chen, Jiawen and Gordon, Michael I. and Thies, William and Zwicker, Matthias and Pulli, Kari and Durand, Fr{\'e}do},
 title = {A Reconfigurable Architecture for Load-balanced Rendering},
 booktitle = {HWWS '05},
 year = {2005},
 location = {Los Angeles, California},
 pages = {71--80},
 numpages = {10},
 acmid = {1071878},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@article{gordon2006coarsegrainstream,
 author = {Gordon, Michael I. and Thies, William and Amarasinghe, Saman},
 title = {Exploiting Coarse-grained Task, Data, and Pipeline Parallelism in Stream Programs},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {December 2006},
 volume = {34},
 number = {5},
 month = oct,
 year = {2006},
 pages = {151--162},
 numpages = {12},
 acmid = {1168877},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Raw, StreamIt, coarse-grained dataflow, multicore, software pipelining, streams}
} 

@inproceedings{newton2008wavescript,
 author = {Newton, Ryan R. and Girod, Lewis D. and Craig, Michael B. and Madden, Samuel R. and Morrisett, John Gregory},
 title = {Design and Evaluation of a Compiler for Embedded Stream Programs},
 booktitle = {LCTES '08},
 year = {2008},
 location = {Tucson, AZ, USA},
 pages = {131--140},
 numpages = {10},
 acmid = {1375675},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {sensor networks, stream processing language}
} 

@article{kudlur2008orchestratingstreamprog,
 author = {Kudlur, Manjunath and Mahlke, Scott},
 title = {Orchestrating the Execution of Stream Programs on Multicore Platforms},
 journal = {SIGPLAN Not.},
 issue_date = {June 2008},
 volume = {43},
 number = {6},
 month = jun,
 year = {2008},
 pages = {114--124},
 numpages = {11},
 acmid = {1375596},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cell processor, multicore, software pipelining, stream programming, streamit}
}

@inproceedings{hagiescu2009fpgafolding,
 author = {Hagiescu, Andrei and Wong, Weng-Fai and Bacon, David F. and Rabbah, Rodric},
 title = {A Computing Origami: Folding Streams in FPGAs},
 booktitle = {DAC '09},
 year = {2009},
 location = {San Francisco, California},
 pages = {282--287},
 numpages = {6},
 acmid = {1629987},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, latency, streaming, throughput}
} 
@inproceedings{carpenter2009streammap,
 author = {Carpenter, Paul M. and Ramirez, Alex and Ayguade, Eduard},
 title = {Mapping Stream Programs Onto Heterogeneous Multiprocessor Systems},
 booktitle = {CASES '09},
 year = {2009},
 location = {Grenoble, France},
 pages = {57--66},
 numpages = {10},
 acmid = {1629406},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {convexity, multicore, partitioning, stream programming}
} 

@INPROCEEDINGS{bell2008tile, 
author={Bell, S. and Edwards, B. and Amann, J. and Conlin, R. and Joyce, K. and Leung, V. and MacKay, J. and Reif, M. and Liewei Bao and Brown, J. and Mattina, M. and Chyi-Chang Miao and Ramey, C. and Wentzlaff, D. and Anderson, W. and Berger, E. and Fairbanks, N. and Khan, D. and Montenegro, F. and Stickney, J. and Zook, J.}, 
booktitle={ISSCC 2008. IEEE International}, 
title={TILE64 - Processor: A 64-Core SoC with Mesh Interconnect}, 
year={2008}, 
pages={88-598}, 
keywords={general purpose computers;microprocessor chips;system-on-chip;2D mesh network;SMP Linux;general-purpose processor;mesh interconnect;system-on-chip;Bandwidth;Communication system control;Engines;Microprocessors;Read-write memory;Registers;Silicon;Tail;Telecommunication traffic;Tiles},
month={Feb}}

@inproceedings{kim2007composablelight,
 author = {Kim, Changkyu and Sethumadhavan, Simha and Govindan, M. S. and Ranganathan, Nitya and Gulati, Divya and Burger, Doug and Keckler, Stephen W.},
 title = {Composable Lightweight Processors},
 booktitle = {MICRO '07},
 year = {2007},
 pages = {381--394},
 numpages = {14},
 acmid = {1331733},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA}
} 

@article{gulati2008multitaskingdmc,
 author = {Gulati, Divya P. and Kim, Changkyu and Sethumadhavan, Simha and Keckler, Stephen W. and Burger, Doug},
 title = {Multitasking Workload Scheduling on Flexible Core Chip Multiprocessors},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2008},
 volume = {36},
 number = {2},
 month = may,
 year = {2008},
 pages = {46--55},
 numpages = {10},
 acmid = {1399981},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@article{wells2009needfordmc,
 author = {Wells, Philip M. and Chakraborty, Koushik and Sohi, Gurindar S.},
 title = {Dynamic Heterogeneity and the Need for Multicore Virtualization},
 journal = {SIGOPS Oper. Syst. Rev.},
 issue_date = {April 2009},
 volume = {43},
 number = {2},
 month = apr,
 year = {2009},
 pages = {5--14},
 numpages = {10},
 acmid = {1531797},
 publisher = {ACM},
 address = {New York, NY, USA}
} 

@inproceedings{santos2013nocdmc,
  author    = "P.C. Santos and G.L. Nazar and F. Anjam and S. Wong and D. Matos and L. Carro",
  title     = "A Fully Dynamic Reconfigurable NoC-based MPSoC: The Advantages of Total Reconfiguration",
  booktitle = "HiPEAC '13",
  address   = "Berlin, Germany",
  month     = "January",
  year      = "2013",
  pages     = ""
}

@article{eyerman2010amdahl,
 author = {Eyerman, Stijn and Eeckhout, Lieven},
 title = {Modeling Critical Sections in Amdahl's Law and Its Implications for Multicore Design},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2010},
 volume = {38},
 number = {3},
 month = jun,
 year = {2010},
 pages = {362--370},
 numpages = {9},
 doi = {10.1145/1816038.1816011},
 acmid = {1816011},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Amdahl's law, analytical performance modeling, critical sections, synchronization},
} 

@ARTICLE{bower2008impactd, 
author={Bower, F.A. and Sorin, D.J. and Cox, L.P.}, 
journal={Micro, IEEE}, 
title={The Impact of Dynamically Heterogeneous Multicore Processors on Thread Scheduling}, 
year={2008}, 
volume={28}, 
number={3}, 
pages={17-25}, 
keywords={microprocessor chips;multi-threading;operating systems (computers);power aware computing;processor scheduling;chip multiprocessors;dynamically heterogeneous multicore processors;microarchitecture;operating system schedulers;power-efficiency;thread scheduling;Dynamic scheduling;Energy management;Job shop scheduling;Moore's Law;Multicore processing;Operating systems;Parallel processing;Processor scheduling;Runtime;Yarn;heterogeneous;multicore;operating system;power-efficiency;scheduling}, 
doi={10.1109/MM.2008.46}, 
ISSN={0272-1732}, 
month={May},}

@phdthesis{vuduc2003AutomaticPerf,
 author = {Vuduc, Richard Wilson},
 title = {Automatic Performance Tuning of Sparse Matrix Kernels},
 year = {2003},
 note = {AAI3121741},
 publisher = {University of California, Berkeley},
} 

@article{gordon2002streamcomp,
 author = {Gordon, Michael I. and Thies, William and Karczmarek, Michal and Lin, Jasper and Meli, Ali S. and Lamb, Andrew A. and Leger, Chris and Wong, Jeremy and Hoffmann, Henry and Maze, David and Amarasinghe, Saman},
 title = {A Stream Compiler for Communication-exposed Architectures},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {December 2002},
 volume = {30},
 number = {5},
 month = oct,
 year = {2002},
 issn = {0163-5964},
 pages = {291--303},
 numpages = {13},
 doi = {10.1145/635506.605428},
 acmid = {605428},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{farhad2012streamilp,
 author = {Farhad, S. M. and Ko, Yousun and Burgstaller, Bernd and Scholz, Bernhard},
 title = {Profile-guided Deployment of Stream Programs on Multicores},
 series = {LCTES '12},
 year = {2012},
 pages = {79--88},
 numpages = {10},
 doi = {10.1145/2248418.2248430},
 acmid = {2248430},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {multicore, optimization, profiling, stream programming, streamit},
} 


@INPROCEEDINGS{rodrigues2014perf,
author={R. Rodrigues and I. Koren and S. Kundu},
booktitle={2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems},
title={Performance and Power Benefits of Sharing Execution Units between a High Performance Core and a Low Power Core},
year={2014},
volume={},
number={},
pages={204-209},
keywords={low-power electronics;multiprocessing systems;AMP designs;SMP;asymmetric multicore processor designs;execution units;high performance core;low power core;power benefits;symmetric multicore processors;Art;Hardware;Multicore processing;Out of order;Resource management;Sensitivity;Asymmetric Multicore Processor (AMP);Symmetric Multicore Processor (SMP);performance;performance/ Watt;resource sharing},
doi={10.1109/VLSID.2014.42},
ISSN={1063-9667},
month={Jan},}

@article{venkatHipstr2016,
 author = {Venkat, Ashish and Shamasunder, Sriskanda and Shacham, Hovav and Tullsen, Dean M.},
 title = {HIPStR: Heterogeneous-ISA Program State Relocation},
 journal = {SIGPLAN Not.},
 issue_date = {April 2016},
 volume = {51},
 number = {4},
 month = mar,
 year = {2016},
 issn = {0362-1340},
 pages = {727--741},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/2954679.2872408},
 doi = {10.1145/2954679.2872408},
 acmid = {2872408},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {heterogeneous-ISA CMP, return-oriented programming},
} 

@inproceedings{venkat2014harnessingisa,
 author = {Venkat, Ashish and Tullsen, Dean M.},
 title = {Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor},
 booktitle = {Proceeding of the 41st Annual International Symposium on Computer Architecuture},
 series = {ISCA '14},
 year = {2014},
 isbn = {978-1-4799-4394-4},
 location = {Minneapolis, Minnesota, USA},
 pages = {121--132},
 numpages = {12},
 url = {http://dl.acm.org/citation.cfm?id=2665671.2665692},
 acmid = {2665692},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 


@article{Gupta2017Dypo,
 author = {Gupta, Ujjwal and Patil, Chetan Arvind and Bhat, Ganapati and Mishra, Prabhat and Ogras, Umit Y.},
 title = {DyPO: Dynamic Pareto-Optimal Configuration Selection for Heterogeneous MpSoCs},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {October 2017},
 volume = {16},
 number = {5s},
 month = sep,
 year = {2017},
 issn = {1539-9087},
 pages = {123:1--123:20},
 articleno = {123},
 numpages = {20},
 url = {http://doi.acm.org/10.1145/3126530},
 doi = {10.1145/3126530},
 acmid = {3126530},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Basic blocks, Clang, DPM, DVFS, Energy, LLVM, Logistic regression, Mobile platforms, Multi-cores, PAPI, Pareto optimization, Performance per watt, Power},
} 

@article{DeVuystMigration2012,
 author = {DeVuyst, Matthew and Venkat, Ashish and Tullsen, Dean M.},
 title = {Execution Migration in a heterogeneous-ISA Chip Multiprocessor},
 journal = {SIGPLAN Not.},
 issue_date = {April 2012},
 volume = {47},
 number = {4},
 month = mar,
 year = {2012},
 issn = {0362-1340},
 pages = {261--272},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2248487.2151004},
 doi = {10.1145/2248487.2151004},
 acmid = {2151004},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {heterogeneous CMP, thread migration},
} 

@INPROCEEDINGS{cummins2017pact,
author={C. Cummins and P. Petoumenos and Z. Wang and H. Leather},
booktitle={2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT)},
title={End-to-End Deep Learning of Optimization Heuristics},
year={2017},
volume={},
number={},
pages={219-232},
keywords={learning (artificial intelligence);multi-threading;neural nets;GPU threadcoarsening factors;accurate automatic optimization heuristics;deep learning;deepneural network;end-to-end deep learning;expert domain knowledge;human experts;machine learning;needfor manual feature creation;neural nets;optimization problem;Feature extraction;Neural networks;Optimization;Predictive models;Runtime;Vocabulary;Compiler Optimizations;Heterogeneous Systems;Machine Learning;Optimization Heuristics},
doi={10.1109/PACT.2017.24},
ISSN={},
month={Sept},}

@ARTICLE{wang2018ml,
author={Z. Wang and M. O'Boyle},
journal={Proceedings of the IEEE},
title={Machine Learning in Compiler Optimization},
year={2018},
volume={},
number={},
pages={1-23},
keywords={Data models;Feature extraction;Kernel;Machine learning;Optimization;Program processors;Training;Code optimization;compiler;machine learning;program tuning},
doi={10.1109/JPROC.2018.2817118},
ISSN={0018-9219},
month={},}

@article{micolet2017cases,
 author = {Micolet, Paul-Jules and Smith, Aaron and Dubach, Christophe},
 title = {A Study of Dynamic Phase Adaptation Using a Dynamic Multicore Processor},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {October 2017},
 volume = {16},
 number = {5s},
 month = sep,
 year = {2017},
 issn = {1539-9087},
 pages = {121:1--121:19},
 articleno = {121},
 numpages = {19},
 url = {http://doi.acm.org/10.1145/3126523},
 doi = {10.1145/3126523},
 acmid = {3126523},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Dynamic Multicore Processor, Limit Study},
} 
