{
  "Top": "fir",
  "RtlTop": "fir",
  "RtlPrefix": "",
  "RtlSubPrefix": "fir_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "y": {
      "index": "0",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "y",
          "name": "y",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_ap_vld",
          "name": "y_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "x": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "x",
          "name": "x",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top fir -name fir",
      "set_directive_top fir -name fir"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fir"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "22",
    "Latency": "21"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir",
    "Version": "1.0",
    "DisplayName": "Fir",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fir_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/fir.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fir_fir_int_int_c.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_MAC.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_MAC_c.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_MAC_c_0.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_MAC_c_1.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_MAC_c_2.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_MAC_c_3.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_TDL.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_23_1.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_23_1_fir_int_int_c.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1_c.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_0.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_1.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_2.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_3.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1_shift_reg_1.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_25_1_shift_reg_8.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_27_1.vhd",
      "impl\/vhdl\/fir_fir_Pipeline_VITIS_LOOP_27_1_fir_int_int_c.vhd",
      "impl\/vhdl\/fir_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fir_mul_6s_32s_32_2_1.vhd",
      "impl\/vhdl\/fir_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/fir_mul_32s_5ns_32_2_1.vhd",
      "impl\/vhdl\/fir_mul_32s_5s_32_2_1.vhd",
      "impl\/vhdl\/fir_mul_33ns_35ns_67_2_1.vhd",
      "impl\/vhdl\/fir_mux_42_32_1_1.vhd",
      "impl\/vhdl\/fir_mux_83_32_1_1.vhd",
      "impl\/vhdl\/fir_mux_87_32_1_1.vhd",
      "impl\/vhdl\/fir_mux_164_32_1_1.vhd",
      "impl\/vhdl\/fir_mux_833_32_1_1.vhd",
      "impl\/vhdl\/fir_shift_reg.vhd",
      "impl\/vhdl\/fir_shift_reg_0.vhd",
      "impl\/vhdl\/fir_shift_reg_8.vhd",
      "impl\/vhdl\/fir_urem_7ns_5ns_4_11_1.vhd",
      "impl\/vhdl\/fir_urem_33s_5ns_4_37_1.vhd",
      "impl\/vhdl\/fir.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_fir_int_int_c.dat",
      "impl\/verilog\/fir_fir_int_int_c.v",
      "impl\/verilog\/fir_fir_Pipeline_MAC.v",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c.dat",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c.v",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_0.dat",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_0.v",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_1.dat",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_1.v",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_2.dat",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_2.v",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_3.dat",
      "impl\/verilog\/fir_fir_Pipeline_MAC_c_3.v",
      "impl\/verilog\/fir_fir_Pipeline_TDL.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_23_1.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_23_1_fir_int_int_c.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_23_1_fir_int_int_c.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_0.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_0.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_1.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_1.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_2.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_2.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_3.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_c_3.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_shift_reg_1.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_shift_reg_1.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_shift_reg_8.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_25_1_shift_reg_8.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_27_1.v",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_27_1_fir_int_int_c.dat",
      "impl\/verilog\/fir_fir_Pipeline_VITIS_LOOP_27_1_fir_int_int_c.v",
      "impl\/verilog\/fir_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fir_mul_6s_32s_32_2_1.v",
      "impl\/verilog\/fir_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/fir_mul_32s_5ns_32_2_1.v",
      "impl\/verilog\/fir_mul_32s_5s_32_2_1.v",
      "impl\/verilog\/fir_mul_33ns_35ns_67_2_1.v",
      "impl\/verilog\/fir_mux_42_32_1_1.v",
      "impl\/verilog\/fir_mux_83_32_1_1.v",
      "impl\/verilog\/fir_mux_87_32_1_1.v",
      "impl\/verilog\/fir_mux_164_32_1_1.v",
      "impl\/verilog\/fir_mux_833_32_1_1.v",
      "impl\/verilog\/fir_shift_reg.dat",
      "impl\/verilog\/fir_shift_reg.v",
      "impl\/verilog\/fir_shift_reg_0.dat",
      "impl\/verilog\/fir_shift_reg_0.v",
      "impl\/verilog\/fir_shift_reg_8.dat",
      "impl\/verilog\/fir_shift_reg_8.v",
      "impl\/verilog\/fir_urem_7ns_5ns_4_11_1.v",
      "impl\/verilog\/fir_urem_33s_5ns_4_37_1.v",
      "impl\/verilog\/fir.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fir.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "y": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"y": "DATA"},
      "ports": ["y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "y"
        }]
    },
    "x": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"x": "DATA"},
      "ports": ["x"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "x"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "y": {
      "dir": "out",
      "width": "32"
    },
    "y_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "x": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fir"},
    "Info": {"fir": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fir": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.923"
        },
        "Area": {
          "DSP": "20",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "9",
          "FF": "12478",
          "AVAIL_FF": "106400",
          "UTIL_FF": "11",
          "LUT": "9104",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-10-04 15:15:56 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1.1"
  }
}
