<dec f='linux-4.14.y/arch/x86/include/asm/tlbbatch.h' l='12' type='struct cpumask'/>
<offset>0</offset>
<doc f='linux-4.14.y/arch/x86/include/asm/tlbbatch.h' l='8'>/*
	 * Each bit set is a CPU that potentially has a TLB entry for one of
	 * the PFNs being flushed..
	 */</doc>
<use f='linux-4.14.y/arch/x86/include/asm/tlbflush.h' l='544' u='a' c='arch_tlbbatch_add_mm'/>
<use f='linux-4.14.y/arch/x86/include/asm/tlbflush.h' l='544' u='a' c='arch_tlbbatch_add_mm'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='691' u='a' c='arch_tlbbatch_flush'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='698' u='a' c='arch_tlbbatch_flush'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='699' u='a' c='arch_tlbbatch_flush'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='701' u='a' c='arch_tlbbatch_flush'/>
<dec f='linux-4.14.y/arch/x86/include/asm/tlbbatch.h' l='12' type='struct cpumask'/>
<offset>0</offset>
<doc f='linux-4.14.y/arch/x86/include/asm/tlbbatch.h' l='8'>/*
	 * Each bit set is a CPU that potentially has a TLB entry for one of
	 * the PFNs being flushed..
	 */</doc>
<use f='linux-4.14.y/arch/x86/include/asm/tlbflush.h' l='544' u='a' c='arch_tlbbatch_add_mm'/>
<use f='linux-4.14.y/arch/x86/include/asm/tlbflush.h' l='544' u='a' c='arch_tlbbatch_add_mm'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='691' u='a' c='arch_tlbbatch_flush'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='698' u='a' c='arch_tlbbatch_flush'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='699' u='a' c='arch_tlbbatch_flush'/>
<use f='linux-4.14.y/arch/x86/mm/tlb.c' l='701' u='a' c='arch_tlbbatch_flush'/>
