0.7
2020.2
Oct 13 2023
20:21:30
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/csv_file_dump.svh,1736193065,verilog,,,,,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/dataflow_monitor.sv,1736193065,systemVerilog,/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/nodf_module_interface.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/upc_loop_interface.svh,,/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/dump_file_agent.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/csv_file_dump.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/sample_agent.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/loop_sample_agent.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/sample_manager.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/nodf_module_interface.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/nodf_module_monitor.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/upc_loop_interface.svh;/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/dump_file_agent.svh,1736193065,verilog,,,,,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/fifo_para.vh,1736193065,verilog,,,,,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/kernel.autotb.v,1736193065,systemVerilog,,,/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/fifo_para.vh,apatb_kernel_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/kernel.v,1736193051,systemVerilog,,,,kernel,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/kernel_flow_control_loop_pipe.v,1736193052,systemVerilog,,,,kernel_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/loop_sample_agent.svh,1736193065,verilog,,,,,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/nodf_module_interface.svh,1736193065,verilog,,,,nodf_module_intf,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/nodf_module_monitor.svh,1736193065,verilog,,,,,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/sample_agent.svh,1736193065,verilog,,,,,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/sample_manager.svh,1736193065,verilog,,,,,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/upc_loop_interface.svh,1736193065,verilog,,,,upc_loop_intf,,,,,,,,
/home/gme/guilherme.manske/hls/raiz/solution1/sim/verilog/upc_loop_monitor.svh,1736193065,verilog,,,,,,,,,,,,
