Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RISCV_behav xil_defaultlib.RISCV -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 1 elements; expected 32 [C:/Users/sverr/vivado_projects/VHDL-Project-2025/CPU/CPU.srcs/sources_1/new/CPU_func.vhd:188]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit riscv in library work failed.
