##########################################################################
#
# Application : compile_simlib (2019.2)
# File name   : compile_simlib.log
#
# #########################################################################
WARNING: [Vivado 12-5377] Language specific library compilation for IPs is not supported. By default, the libraries will be compiled for all languages.
INFO: [Vivado 12-4753] Extracting data from the IP repository...(this may take a while, please wait)...
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
.......................................................................................................
...................................................................................
INFO: [setup_ip_static_library-Tcl-23] Data extracted from repository. Inspected 556 IP libraries.

INFO: [Vivado 12-5496] Finding simulator executables and checking version...
INFO: [Vivado 12-5498] Processing source library information for the selected device family (default:all) ...

Compiling libraries for 'active_hdl' simulator in 'C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1'
ALIB: Library `secureip' attached.
secureip = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\secureip\secureip.lib

Compiling verilog library 'secureip'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:secureip)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: GTHE2_CHANNEL_FAST_WRAP GTXE2_CHANNEL_FAST_WRAP GTXE2_CHANNEL_WRAP GTXE2_COMMON_WRAP PCIE_2_1_WRAP ISERDESE2_WRAP OSERDESE2_WRAP SIP_IN_FIFO SIP_OUT_FIFO SIP_PHY_CONTROL SIP_PHASER_IN SIP_PHASER_OUT GTHE2_CHANNEL_WRAP GTHE2_COMMON_WRAP PCIE_3_0_WRAP."
MESSAGE "$root top modules: GTHE2_CHANNEL_FAST_WRAP GTXE2_CHANNEL_FAST_WRAP GTXE2_CHANNEL_WRAP GTXE2_COMMON_WRAP PCIE_2_1_WRAP ISERDESE2_WRAP OSERDESE2_WRAP SIP_IN_FIFO SIP_OUT_FIFO SIP_PHY_CONTROL SIP_PHASER_IN SIP_PHASER_OUT GTHE2_CHANNEL_WRAP GTHE2_COMMON_WRAP PCIE_3_0_WRAP."
SUCCESS "Compile success 0 Errors 484 Warnings  Analysis time: 35[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:secureip)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 0.22 % complete
ALIB: Library `unisim' attached.
unisim = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unisim\unisim.lib

Compiling vhdl library 'unisim'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:unisim)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\unisim_retarget_VCOMP.vhdp
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\unisim_VPKG.vhd
COMP96 Compile Package "VPKG"
COMP96 Compile Package Body "VPKG"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\AND2B1L.vhd
COMP96 Compile Entity "AND2B1L"
COMP96 Compile Architecture "AND2B1L_V" of Entity "AND2B1L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\AUTOBUF.vhd
COMP96 Compile Entity "AUTOBUF"
COMP96 Compile Architecture "AUTOBUF_V" of Entity "AUTOBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BIBUF.vhd
COMP96 Compile Entity "BIBUF"
COMP96 Compile Architecture "BIBUF_V" of Entity "BIBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BSCANE2.vhd
COMP96 Compile Entity "BSCANE2"
COMP96 Compile Architecture "BSCANE2_V" of Entity "BSCANE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUF.vhd
COMP96 Compile Entity "BUF"
COMP96 Compile Architecture "BUF_V" of Entity "BUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFCE_LEAF.vhd
COMP96 Compile Entity "BUFCE_LEAF"
COMP96 Compile Architecture "BUFCE_LEAF_V" of Entity "BUFCE_LEAF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFCE_ROW.vhd
COMP96 Compile Entity "BUFCE_ROW"
COMP96 Compile Architecture "BUFCE_ROW_V" of Entity "BUFCE_ROW"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFG.vhd
COMP96 Compile Entity "BUFG"
COMP96 Compile Architecture "BUFG_V" of Entity "BUFG"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFGCE.vhd
COMP96 Compile Entity "BUFGCE"
COMP96 Compile Architecture "BUFGCE_V" of Entity "BUFGCE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFGCE_DIV.vhd
COMP96 Compile Entity "BUFGCE_DIV"
COMP96 Compile Architecture "BUFGCE_DIV_V" of Entity "BUFGCE_DIV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFGCTRL.vhd
COMP96 Compile Entity "BUFGCTRL"
COMP96 Compile Architecture "BUFGCTRL_V" of Entity "BUFGCTRL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFGP.vhd
COMP96 Compile Entity "BUFGP"
COMP96 Compile Architecture "BUFGP_V" of Entity "BUFGP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFG_GT.vhd
COMP96 Compile Entity "BUFG_GT"
COMP96 Compile Architecture "BUFG_GT_V" of Entity "BUFG_GT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFG_GT_SYNC.vhd
COMP96 Compile Entity "BUFG_GT_SYNC"
COMP96 Compile Architecture "BUFG_GT_SYNC_V" of Entity "BUFG_GT_SYNC"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFH.vhd
COMP96 Compile Entity "BUFH"
COMP96 Compile Architecture "BUFH_V" of Entity "BUFH"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFHCE.vhd
COMP96 Compile Entity "BUFHCE"
COMP96 Compile Architecture "BUFHCE_V" of Entity "BUFHCE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFIO.vhd
COMP96 Compile Entity "BUFIO"
COMP96 Compile Architecture "BUFIO_V" of Entity "BUFIO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFMR.vhd
COMP96 Compile Entity "BUFMR"
COMP96 Compile Architecture "BUFMR_V" of Entity "BUFMR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFMRCE.vhd
COMP96 Compile Entity "BUFMRCE"
COMP96 Compile Architecture "BUFMRCE_V" of Entity "BUFMRCE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFR.vhd
COMP96 Compile Entity "BUFR"
COMP96 Compile Architecture "BUFR_V" of Entity "BUFR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\CAPTUREE2.vhd
COMP96 Compile Entity "CAPTUREE2"
COMP96 Compile Architecture "CAPTUREE2_V" of Entity "CAPTUREE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\CARRY4.vhd
COMP96 Compile Entity "CARRY4"
COMP96 Compile Architecture "CARRY4_V" of Entity "CARRY4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\CARRY8.vhd
COMP96 Compile Entity "CARRY8"
COMP96 Compile Architecture "CARRY8_V" of Entity "CARRY8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\CFGLUT5.vhd
COMP96 Compile Entity "CFGLUT5"
COMP96 Compile Architecture "CFGLUT5_V" of Entity "CFGLUT5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DCIRESET.vhd
COMP96 Compile Entity "DCIRESET"
COMP96 Compile Architecture "DCIRESET_V" of Entity "DCIRESET"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DCM_ADV.vhd
COMP96 Compile Entity "dcm_adv_clock_divide_by_2"
COMP96 Compile Architecture "dcm_adv_clock_divide_by_2_V" of Entity "dcm_adv_clock_divide_by_2"
COMP96 Compile Entity "dcm_adv_maximum_period_check"
COMP96 Compile Architecture "dcm_adv_maximum_period_check_V" of Entity "dcm_adv_maximum_period_check"
COMP96 Compile Entity "dcm_adv_clock_lost"
COMP96 Compile Architecture "dcm_adv_clock_lost_V" of Entity "dcm_adv_clock_lost"
COMP96 Compile Entity "DCM_ADV"
COMP96 Compile Architecture "DCM_ADV_V" of Entity "DCM_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DCM_SP.vhd
COMP96 Compile Entity "dcm_sp_clock_divide_by_2"
COMP96 Compile Architecture "dcm_sp_clock_divide_by_2_V" of Entity "dcm_sp_clock_divide_by_2"
COMP96 Compile Entity "dcm_sp_maximum_period_check"
COMP96 Compile Architecture "dcm_sp_maximum_period_check_V" of Entity "dcm_sp_maximum_period_check"
COMP96 Compile Entity "dcm_sp_clock_lost"
COMP96 Compile Architecture "dcm_sp_clock_lost_V" of Entity "dcm_sp_clock_lost"
COMP96 Compile Entity "DCM_SP"
COMP96 Compile Architecture "DCM_SP_V" of Entity "DCM_SP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DIFFINBUF.vhd
COMP96 Compile Entity "DIFFINBUF"
COMP96 Compile Architecture "DIFFINBUF_V" of Entity "DIFFINBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DNA_PORT.vhd
COMP96 Compile Entity "DNA_PORT"
COMP96 Compile Architecture "DNA_PORT_V" of Entity "DNA_PORT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DNA_PORTE2.vhd
COMP96 Compile Entity "DNA_PORTE2"
COMP96 Compile Architecture "DNA_PORTE2_V" of Entity "DNA_PORTE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DPHY_DIFFINBUF.vhd
COMP96 Compile Entity "DPHY_DIFFINBUF"
COMP96 Compile Architecture "DPHY_DIFFINBUF_V" of Entity "DPHY_DIFFINBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP48E1.vhd
COMP96 Compile Entity "DSP48E1"
COMP96 Compile Architecture "DSP48E1_V" of Entity "DSP48E1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP48E2.vhd
COMP96 Compile Entity "DSP48E2"
COMP96 Compile Architecture "DSP48E2_V" of Entity "DSP48E2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_ALU.vhd
COMP96 Compile Entity "DSP_ALU"
COMP96 Compile Architecture "DSP_ALU_V" of Entity "DSP_ALU"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_A_B_DATA.vhd
COMP96 Compile Entity "DSP_A_B_DATA"
COMP96 Compile Architecture "DSP_A_B_DATA_V" of Entity "DSP_A_B_DATA"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_C_DATA.vhd
COMP96 Compile Entity "DSP_C_DATA"
COMP96 Compile Architecture "DSP_C_DATA_V" of Entity "DSP_C_DATA"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_MULTIPLIER.vhd
COMP96 Compile Entity "DSP_MULTIPLIER"
COMP96 Compile Architecture "DSP_MULTIPLIER_V" of Entity "DSP_MULTIPLIER"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_M_DATA.vhd
COMP96 Compile Entity "DSP_M_DATA"
COMP96 Compile Architecture "DSP_M_DATA_V" of Entity "DSP_M_DATA"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_OUTPUT.vhd
COMP96 Compile Entity "DSP_OUTPUT"
COMP96 Compile Architecture "DSP_OUTPUT_V" of Entity "DSP_OUTPUT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_PREADD.vhd
COMP96 Compile Entity "DSP_PREADD"
COMP96 Compile Architecture "DSP_PREADD_V" of Entity "DSP_PREADD"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\DSP_PREADD_DATA.vhd
COMP96 Compile Entity "DSP_PREADD_DATA"
COMP96 Compile Architecture "DSP_PREADD_DATA_V" of Entity "DSP_PREADD_DATA"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\EFUSE_USR.vhd
COMP96 Compile Entity "EFUSE_USR"
COMP96 Compile Architecture "EFUSE_USR_V" of Entity "EFUSE_USR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FDCE.vhd
COMP96 Compile Entity "FDCE"
COMP96 Compile Architecture "FDCE_V" of Entity "FDCE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FDPE.vhd
COMP96 Compile Entity "FDPE"
COMP96 Compile Architecture "FDPE_V" of Entity "FDPE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FDRE.vhd
COMP96 Compile Entity "FDRE"
COMP96 Compile Architecture "FDRE_V" of Entity "FDRE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FDSE.vhd
COMP96 Compile Entity "FDSE"
COMP96 Compile Architecture "FDSE_V" of Entity "FDSE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FIFO18E1.vhd
COMP96 Compile Entity "FF18_INTERNAL_VHDL"
COMP96 Compile Architecture "FF18_INTERNAL_VHDL_V" of Entity "FF18_INTERNAL_VHDL"
COMP96 Compile Entity "FIFO18E1"
COMP96 Compile Architecture "FIFO18E1_V" of Entity "FIFO18E1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FIFO18E2.vhd
COMP96 Compile Entity "FIFO18E2"
COMP96 Compile Architecture "FIFO18E2_V" of Entity "FIFO18E2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FIFO36E1.vhd
COMP96 Compile Entity "FF36_INTERNAL_VHDL"
COMP96 Compile Architecture "FF36_INTERNAL_VHDL_V" of Entity "FF36_INTERNAL_VHDL"
COMP96 Compile Entity "FIFO36E1"
COMP96 Compile Architecture "FIFO36E1_V" of Entity "FIFO36E1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FIFO36E2.vhd
COMP96 Compile Entity "FIFO36E2"
COMP96 Compile Architecture "FIFO36E2_V" of Entity "FIFO36E2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FRAME_ECCE2.vhd
COMP96 Compile Entity "FRAME_ECCE2"
COMP96 Compile Architecture "FRAME_ECCE2_V" of Entity "FRAME_ECCE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FRAME_ECCE3.vhd
COMP96 Compile Entity "FRAME_ECCE3"
COMP96 Compile Architecture "FRAME_ECCE3_V" of Entity "FRAME_ECCE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\GLBL_VHD.vhd
COMP96 Compile Entity "GLBL_VHD"
COMP96 Compile Architecture "GLBL_VHD_V" of Entity "GLBL_VHD"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\GND.vhd
COMP96 Compile Entity "GND"
COMP96 Compile Architecture "GND_V" of Entity "GND"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\HARD_SYNC.vhd
COMP96 Compile Entity "HARD_SYNC"
COMP96 Compile Architecture "HARD_SYNC_V" of Entity "HARD_SYNC"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\HPIO_VREF.vhd
COMP96 Compile Entity "HPIO_VREF"
COMP96 Compile Architecture "HPIO_VREF_V" of Entity "HPIO_VREF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUF.vhd
COMP96 Compile Entity "IBUF"
COMP96 Compile Architecture "IBUF_V" of Entity "IBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFCTRL.vhd
COMP96 Compile Entity "IBUFCTRL"
COMP96 Compile Architecture "IBUFCTRL_V" of Entity "IBUFCTRL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS.vhd
COMP96 Compile Entity "IBUFDS"
COMP96 Compile Architecture "IBUFDS_V" of Entity "IBUFDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDSE3.vhd
COMP96 Compile Entity "IBUFDSE3"
COMP96 Compile Architecture "IBUFDSE3_V" of Entity "IBUFDSE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_DIFF_OUT.vhd
COMP96 Compile Entity "IBUFDS_DIFF_OUT"
COMP96 Compile Architecture "IBUFDS_DIFF_OUT_V" of Entity "IBUFDS_DIFF_OUT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_DIFF_OUT_IBUFDISABLE.vhd
COMP96 Compile Entity "IBUFDS_DIFF_OUT_IBUFDISABLE"
COMP96 Compile Architecture "IBUFDS_DIFF_OUT_IBUFDISABLE_V" of Entity "IBUFDS_DIFF_OUT_IBUFDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_DIFF_OUT_INTERMDISABLE.vhd
COMP96 Compile Entity "IBUFDS_DIFF_OUT_INTERMDISABLE"
COMP96 Compile Architecture "IBUFDS_DIFF_OUT_INTERMDISABLE_V" of Entity "IBUFDS_DIFF_OUT_INTERMDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_GTE2.vhd
COMP96 Compile Entity "IBUFDS_GTE2"
COMP96 Compile Architecture "IBUFDS_GTE2_V" of Entity "IBUFDS_GTE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_GTE3.vhd
COMP96 Compile Entity "IBUFDS_GTE3"
COMP96 Compile Architecture "IBUFDS_GTE3_V" of Entity "IBUFDS_GTE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_IBUFDISABLE.vhd
COMP96 Compile Entity "IBUFDS_IBUFDISABLE"
COMP96 Compile Architecture "IBUFDS_IBUFDISABLE_V" of Entity "IBUFDS_IBUFDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_IBUFDISABLE_INT.vhd
COMP96 Compile Entity "IBUFDS_IBUFDISABLE_INT"
COMP96 Compile Architecture "IBUFDS_IBUFDISABLE_INT_V" of Entity "IBUFDS_IBUFDISABLE_INT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_INTERMDISABLE.vhd
COMP96 Compile Entity "IBUFDS_INTERMDISABLE"
COMP96 Compile Architecture "IBUFDS_INTERMDISABLE_V" of Entity "IBUFDS_INTERMDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_INTERMDISABLE_INT.vhd
COMP96 Compile Entity "IBUFDS_INTERMDISABLE_INT"
COMP96 Compile Architecture "IBUFDS_INTERMDISABLE_INT_V" of Entity "IBUFDS_INTERMDISABLE_INT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFE3.vhd
COMP96 Compile Entity "IBUFE3"
COMP96 Compile Architecture "IBUFE3_V" of Entity "IBUFE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUF_ANALOG.vhd
COMP96 Compile Entity "IBUF_ANALOG"
COMP96 Compile Architecture "IBUF_ANALOG_V" of Entity "IBUF_ANALOG"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUF_ANALOG.vhd
COMP96 Compile Entity "IOBUF_ANALOG"
COMP96 Compile Architecture "IOBUF_ANALOG_V" of Entity "IOBUF_ANALOG"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUF_IBUFDISABLE.vhd
COMP96 Compile Entity "IBUF_IBUFDISABLE"
COMP96 Compile Architecture "IBUF_IBUFDISABLE_V" of Entity "IBUF_IBUFDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUF_INTERMDISABLE.vhd
COMP96 Compile Entity "IBUF_INTERMDISABLE"
COMP96 Compile Architecture "IBUF_INTERMDISABLE_V" of Entity "IBUF_INTERMDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ICAPE2.vhd
COMP96 Compile Entity "ICAPE2"
COMP96 Compile Architecture "ICAPE2_V" of Entity "ICAPE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ICAPE3.vhd
COMP96 Compile Entity "ICAPE3"
COMP96 Compile Architecture "ICAPE3_V" of Entity "ICAPE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IDDR.vhd
COMP96 Compile Entity "IDDR"
COMP96 Compile Architecture "IDDR_V" of Entity "IDDR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IDDRE1.vhd
COMP96 Compile Entity "IDDRE1"
COMP96 Compile Architecture "IDDRE1_V" of Entity "IDDRE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IDDR_2CLK.vhd
COMP96 Compile Entity "IDDR_2CLK"
COMP96 Compile Architecture "IDDR_2CLK_V" of Entity "IDDR_2CLK"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IDELAYCTRL.vhd
COMP96 Compile Entity "IDELAYCTRL"
COMP96 Compile Architecture "IDELAYCTRL_V" of Entity "IDELAYCTRL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IDELAYE2.vhd
COMP96 Compile Entity "IDELAYE2"
COMP96 Compile Architecture "IDELAYE2_V" of Entity "IDELAYE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IDELAYE2_FINEDELAY.vhd
COMP96 Compile Entity "IDELAYE2_FINEDELAY"
COMP96 Compile Architecture "IDELAYE2_FINEDELAY_V" of Entity "IDELAYE2_FINEDELAY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IDELAYE3.vhd
COMP96 Compile Entity "IDELAYE3"
COMP96 Compile Architecture "IDELAYE3_V" of Entity "IDELAYE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\INBUF.vhd
COMP96 Compile Entity "INBUF"
COMP96 Compile Architecture "INBUF_V" of Entity "INBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\INV.vhd
COMP96 Compile Entity "INV"
COMP96 Compile Architecture "INV_V" of Entity "INV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUF.vhd
COMP96 Compile Entity "IOBUF"
COMP96 Compile Architecture "IOBUF_V" of Entity "IOBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFDS.vhd
COMP96 Compile Entity "IOBUFDS"
COMP96 Compile Architecture "IOBUFDS_V" of Entity "IOBUFDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFDSE3.vhd
COMP96 Compile Entity "IOBUFDSE3"
COMP96 Compile Architecture "IOBUFDSE3_V" of Entity "IOBUFDSE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFDS_DCIEN.vhd
COMP96 Compile Entity "IOBUFDS_DCIEN"
COMP96 Compile Architecture "IOBUFDS_DCIEN_V" of Entity "IOBUFDS_DCIEN"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFDS_DIFF_OUT.vhd
COMP96 Compile Entity "IOBUFDS_DIFF_OUT"
COMP96 Compile Architecture "IOBUFDS_DIFF_OUT_V" of Entity "IOBUFDS_DIFF_OUT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFDS_DIFF_OUT_DCIEN.vhd
COMP96 Compile Entity "IOBUFDS_DIFF_OUT_DCIEN"
COMP96 Compile Architecture "IOBUFDS_DIFF_OUT_DCIEN_V" of Entity "IOBUFDS_DIFF_OUT_DCIEN"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFDS_DIFF_OUT_INTERMDISABLE.vhd
COMP96 Compile Entity "IOBUFDS_DIFF_OUT_INTERMDISABLE"
COMP96 Compile Architecture "IOBUFDS_DIFF_OUT_INTERMDISABLE_V" of Entity "IOBUFDS_DIFF_OUT_INTERMDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFDS_INTERMDISABLE.vhd
COMP96 Compile Entity "IOBUFDS_INTERMDISABLE"
COMP96 Compile Architecture "IOBUFDS_INTERMDISABLE_V" of Entity "IOBUFDS_INTERMDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUFE3.vhd
COMP96 Compile Entity "IOBUFE3"
COMP96 Compile Architecture "IOBUFE3_V" of Entity "IOBUFE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUF_DCIEN.vhd
COMP96 Compile Entity "IOBUF_DCIEN"
COMP96 Compile Architecture "IOBUF_DCIEN_V" of Entity "IOBUF_DCIEN"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IOBUF_INTERMDISABLE.vhd
COMP96 Compile Entity "IOBUF_INTERMDISABLE"
COMP96 Compile Architecture "IOBUF_INTERMDISABLE_V" of Entity "IOBUF_INTERMDISABLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ISERDES.vhd
COMP96 Compile Entity "bscntrl"
COMP96 Compile Architecture "bscntrl_V" of Entity "bscntrl"
COMP96 Compile Entity "ice_module"
COMP96 Compile Architecture "ice_V" of Entity "ice_module"
COMP96 Compile Entity "ISERDES"
COMP96 Compile Architecture "ISERDES_V" of Entity "ISERDES"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ISERDESE1.vhd
COMP96 Compile Entity "bscntrl_iserdese1_vhd"
COMP96 Compile Architecture "bscntrl_iserdese1_vhd_V" of Entity "bscntrl_iserdese1_vhd"
COMP96 Compile Entity "ice_iserdese1_vhd"
COMP96 Compile Architecture "ice_iserdese1_vhd_V" of Entity "ice_iserdese1_vhd"
COMP96 Compile Entity "ISERDESE1"
COMP96 Compile Architecture "ISERDESE1_V" of Entity "ISERDESE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ISERDES_NODELAY.vhd
COMP96 Compile Entity "bscntrl_nodelay"
COMP96 Compile Architecture "bscntrl_nodelay_V" of Entity "bscntrl_nodelay"
COMP96 Compile Entity "ice_module_nodelay"
COMP96 Compile Architecture "ice_module_nodelay_V" of Entity "ice_module_nodelay"
COMP96 Compile Entity "ISERDES_NODELAY"
COMP96 Compile Architecture "ISERDES_NODELAY_V" of Entity "ISERDES_NODELAY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\JTAG_SIME2.vhd
COMP96 Compile Entity "JTAG_SIME2_SUBMOD"
COMP96 Compile Architecture "JTAG_SIME2_SUBMOD_V" of Entity "JTAG_SIME2_SUBMOD"
COMP96 Compile Entity "JTAG_SIME2"
COMP96 Compile Architecture "JTAG_SIME2_V" of Entity "JTAG_SIME2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\KEEPER.vhd
COMP96 Compile Entity "KEEPER"
COMP96 Compile Architecture "KEEPER_V" of Entity "KEEPER"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LDCE.vhd
COMP96 Compile Entity "LDCE"
COMP96 Compile Architecture "LDCE_V" of Entity "LDCE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LDPE.vhd
COMP96 Compile Entity "LDPE"
COMP96 Compile Architecture "LDPE_V" of Entity "LDPE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LUT1.vhd
COMP96 Compile Entity "LUT1"
COMP96 Compile Architecture "LUT1_V" of Entity "LUT1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LUT2.vhd
COMP96 Compile Entity "LUT2"
COMP96 Compile Architecture "LUT2_V" of Entity "LUT2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LUT3.vhd
COMP96 Compile Entity "LUT3"
COMP96 Compile Architecture "LUT3_V" of Entity "LUT3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LUT4.vhd
COMP96 Compile Entity "LUT4"
COMP96 Compile Architecture "LUT4_V" of Entity "LUT4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LUT5.vhd
COMP96 Compile Entity "LUT5"
COMP96 Compile Architecture "LUT5_V" of Entity "LUT5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LUT6.vhd
COMP96 Compile Entity "LUT6"
COMP96 Compile Architecture "LUT6_V" of Entity "LUT6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\LUT6_2.vhd
COMP96 Compile Entity "LUT6_2"
COMP96 Compile Architecture "LUT6_2_V" of Entity "LUT6_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MASTER_JTAG.vhd
COMP96 Compile Entity "MASTER_JTAG"
COMP96 Compile Architecture "MASTER_JTAG_V" of Entity "MASTER_JTAG"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MMCME2_ADV.vhd
COMP96 Compile Entity "MMCME2_ADV"
COMP96 Compile Architecture "MMCME2_ADV_V" of Entity "MMCME2_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MMCME2_BASE.vhd
COMP96 Compile Entity "MMCME2_BASE"
COMP96 Compile Architecture "MMCME2_BASE_V" of Entity "MMCME2_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MMCME3_ADV.vhd
COMP96 Compile Entity "MMCME3_ADV"
COMP96 Compile Architecture "MMCME3_ADV_V" of Entity "MMCME3_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MMCME3_BASE.vhd
COMP96 Compile Entity "MMCME3_BASE"
COMP96 Compile Architecture "MMCME3_BASE_V" of Entity "MMCME3_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MUXCY.vhd
COMP96 Compile Entity "MUXCY"
COMP96 Compile Architecture "MUXCY_V" of Entity "MUXCY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MUXF7.vhd
COMP96 Compile Entity "MUXF7"
COMP96 Compile Architecture "MUXF7_V" of Entity "MUXF7"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MUXF8.vhd
COMP96 Compile Entity "MUXF8"
COMP96 Compile Architecture "MUXF8_V" of Entity "MUXF8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MUXF9.vhd
COMP96 Compile Entity "MUXF9"
COMP96 Compile Architecture "MUXF9_V" of Entity "MUXF9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUF.vhd
COMP96 Compile Entity "OBUF"
COMP96 Compile Architecture "OBUF_V" of Entity "OBUF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFDS.vhd
COMP96 Compile Entity "OBUFDS"
COMP96 Compile Architecture "OBUFDS_V" of Entity "OBUFDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFDS_GTE3.vhd
COMP96 Compile Entity "OBUFDS_GTE3"
COMP96 Compile Architecture "OBUFDS_GTE3_V" of Entity "OBUFDS_GTE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFDS_GTE3_ADV.vhd
COMP96 Compile Entity "OBUFDS_GTE3_ADV"
COMP96 Compile Architecture "OBUFDS_GTE3_ADV_V" of Entity "OBUFDS_GTE3_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFT.vhd
COMP96 Compile Entity "OBUFT"
COMP96 Compile Architecture "OBUFT_V" of Entity "OBUFT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFTDS.vhd
COMP96 Compile Entity "OBUFTDS"
COMP96 Compile Architecture "OBUFTDS_V" of Entity "OBUFTDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFTDS_DCIEN.vhd
COMP96 Compile Entity "OBUFTDS_DCIEN"
COMP96 Compile Architecture "OBUFTDS_DCIEN_V" of Entity "OBUFTDS_DCIEN"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFT_DCIEN.vhd
COMP96 Compile Entity "OBUFT_DCIEN"
COMP96 Compile Architecture "OBUFT_DCIEN_V" of Entity "OBUFT_DCIEN"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ODDR.vhd
COMP96 Compile Entity "ODDR"
COMP96 Compile Architecture "ODDR_V" of Entity "ODDR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ODDRE1.vhd
COMP96 Compile Entity "ODDRE1"
COMP96 Compile Architecture "ODDRE1_V" of Entity "ODDRE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ODELAYE2.vhd
COMP96 Compile Entity "ODELAYE2"
COMP96 Compile Architecture "ODELAYE2_V" of Entity "ODELAYE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ODELAYE2_FINEDELAY.vhd
COMP96 Compile Entity "ODELAYE2_FINEDELAY"
COMP96 Compile Architecture "ODELAYE2_FINEDELAY_V" of Entity "ODELAYE2_FINEDELAY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ODELAYE3.vhd
COMP96 Compile Entity "ODELAYE3"
COMP96 Compile Architecture "ODELAYE3_V" of Entity "ODELAYE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OR2L.vhd
COMP96 Compile Entity "OR2L"
COMP96 Compile Architecture "OR2L_V" of Entity "OR2L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OSERDES.vhd
COMP96 Compile Entity "PLG"
COMP96 Compile Architecture "PLG_V" of Entity "PLG"
COMP96 Compile Entity "IOOUT"
COMP96 Compile Architecture "IOOUT_V" of Entity "IOOUT"
COMP96 Compile Entity "IOT"
COMP96 Compile Architecture "IOT_V" of Entity "IOT"
COMP96 Compile Entity "OSERDES"
COMP96 Compile Architecture "OSERDES_V" of Entity "OSERDES"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OSERDESE1.vhd
COMP96 Compile Entity "selfheal_oserdese1_vhd"
COMP96 Compile Architecture "selfheal_oserdese1_vhd_V" of Entity "selfheal_oserdese1_vhd"
COMP96 Compile Entity "plg_oserdese1_vhd"
COMP96 Compile Architecture "plg_oserdese1_vhd_V" of Entity "plg_oserdese1_vhd"
COMP96 Compile Entity "RANK12D_OSERDESE1_VHD"
COMP96 Compile Architecture "RANK12D_OSERDESE1_VHD_V" of Entity "RANK12D_OSERDESE1_VHD"
COMP96 Compile Entity "TRIF_OSERDESE1_VHD"
COMP96 Compile Architecture "TRIF_OSERDESE1_VHD_V" of Entity "TRIF_OSERDESE1_VHD"
COMP96 Compile Entity "TXBUFFER_OSERDESE1_VHD"
COMP96 Compile Architecture "TXBUFFER_OSERDESE1_VHD_V" of Entity "TXBUFFER_OSERDESE1_VHD"
COMP96 Compile Entity "FIFO_TDPIPE_OSERDESE1_VHD"
COMP96 Compile Architecture "FIFO_TDPIPE_OSERDESE1_VHD_V" of Entity "FIFO_TDPIPE_OSERDESE1_VHD"
COMP96 Compile Entity "FIFO_RESET_OSERDESE1_VHD"
COMP96 Compile Architecture "FIFO_RESET_OSERDESE1_VHD_V" of Entity "FIFO_RESET_OSERDESE1_VHD"
COMP96 Compile Entity "FIFO_ADDR_OSERDESE1_VHD"
COMP96 Compile Architecture "FIFO_ADDR_OSERDESE1_VHD_V" of Entity "FIFO_ADDR_OSERDESE1_VHD"
COMP96 Compile Entity "IODLYCTRL_NPRE_OSERDESE1_VHD"
COMP96 Compile Architecture "IODLYCTRL_NPRE_OSERDESE1_VHD_V" of Entity "IODLYCTRL_NPRE_OSERDESE1_VHD"
COMP96 Compile Entity "DOUT_OSERDESE1_VHD"
COMP96 Compile Architecture "DOUT_OSERDESE1_VHD_V" of Entity "DOUT_OSERDESE1_VHD"
COMP96 Compile Entity "TOUT_OSERDESE1_VHD"
COMP96 Compile Architecture "TOUT_OSERDESE1_VHD_V" of Entity "TOUT_OSERDESE1_VHD"
COMP96 Compile Entity "OSERDESE1"
COMP96 Compile Architecture "OSERDESE1_V" of Entity "OSERDESE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PHASER_REF.vhd
COMP96 Compile Entity "PHASER_REF"
COMP96 Compile Architecture "PHASER_REF_V" of Entity "PHASER_REF"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PLLE2_ADV.vhd
COMP96 Compile Entity "PLLE2_ADV"
COMP96 Compile Architecture "PLLE2_ADV_V" of Entity "PLLE2_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PLLE2_BASE.vhd
COMP96 Compile Entity "PLLE2_BASE"
COMP96 Compile Architecture "PLLE2_BASE_V" of Entity "PLLE2_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PLLE3_ADV.vhd
COMP96 Compile Entity "PLLE3_ADV"
COMP96 Compile Architecture "PLLE3_ADV_V" of Entity "PLLE3_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PLLE3_BASE.vhd
COMP96 Compile Entity "PLLE3_BASE"
COMP96 Compile Architecture "PLLE3_BASE_V" of Entity "PLLE3_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PS7.vhd
COMP96 Compile Entity "PS7"
COMP96 Compile Architecture "PS7_V" of Entity "PS7"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PULLDOWN.vhd
COMP96 Compile Entity "PULLDOWN"
COMP96 Compile Architecture "PULLDOWN_V" of Entity "PULLDOWN"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PULLUP.vhd
COMP96 Compile Entity "PULLUP"
COMP96 Compile Architecture "PULLUP_V" of Entity "PULLUP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM128X1D.vhd
COMP96 Compile Entity "RAM128X1D"
COMP96 Compile Architecture "RAM128X1D_V" of Entity "RAM128X1D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM128X1S.vhd
COMP96 Compile Entity "RAM128X1S"
COMP96 Compile Architecture "RAM128X1S_V" of Entity "RAM128X1S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM256X1D.vhd
COMP96 Compile Entity "RAM256X1D"
COMP96 Compile Architecture "RAM256X1D_V" of Entity "RAM256X1D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM256X1S.vhd
COMP96 Compile Entity "RAM256X1S"
COMP96 Compile Architecture "RAM256X1S_V" of Entity "RAM256X1S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM32M.vhd
COMP96 Compile Entity "RAM32M"
COMP96 Compile Architecture "RAM32M_V" of Entity "RAM32M"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM32M16.vhd
COMP96 Compile Entity "RAM32M16"
COMP96 Compile Architecture "RAM32M16_V" of Entity "RAM32M16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM32X1D.vhd
COMP96 Compile Entity "RAM32X1D"
COMP96 Compile Architecture "RAM32X1D_V" of Entity "RAM32X1D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM32X1S.vhd
COMP96 Compile Entity "RAM32X1S"
COMP96 Compile Architecture "RAM32X1S_V" of Entity "RAM32X1S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM512X1S.vhd
COMP96 Compile Entity "RAM512X1S"
COMP96 Compile Architecture "RAM512X1S_V" of Entity "RAM512X1S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM64M.vhd
COMP96 Compile Entity "RAM64M"
COMP96 Compile Architecture "RAM64M_V" of Entity "RAM64M"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM64M8.vhd
COMP96 Compile Entity "RAM64M8"
COMP96 Compile Architecture "RAM64M8_V" of Entity "RAM64M8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM64X1D.vhd
COMP96 Compile Entity "RAM64X1D"
COMP96 Compile Architecture "RAM64X1D_V" of Entity "RAM64X1D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM64X1S.vhd
COMP96 Compile Entity "RAM64X1S"
COMP96 Compile Architecture "RAM64X1S_V" of Entity "RAM64X1S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAM64X8SW.vhd
COMP96 Compile Entity "RAM64X8SW"
COMP96 Compile Architecture "RAM64X8SW_V" of Entity "RAM64X8SW"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMB18E1.vhd
COMP96 Compile Entity "RB18_INTERNAL_VHDL"
COMP96 Compile Architecture "RB18_INTERNAL_VHDL_V" of Entity "RB18_INTERNAL_VHDL"
COMP96 Compile Entity "RAMB18E1"
COMP96 Compile Architecture "RAMB18E1_V" of Entity "RAMB18E1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMB18E2.vhd
COMP96 Compile Entity "RAMB18E2"
COMP96 Compile Architecture "RAMB18E2_V" of Entity "RAMB18E2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMB36E1.vhd
COMP96 Compile Entity "RB36_INTERNAL_VHDL"
COMP96 Compile Architecture "RB36_INTERNAL_VHDL_V" of Entity "RB36_INTERNAL_VHDL"
COMP96 Compile Entity "RAMB36E1"
COMP96 Compile Architecture "RAMB36E1_V" of Entity "RAMB36E1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMB36E2.vhd
COMP96 Compile Entity "RAMB36E2"
COMP96 Compile Architecture "RAMB36E2_V" of Entity "RAMB36E2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMD32.vhd
COMP96 Compile Entity "RAMD32"
COMP96 Compile Architecture "RAMD32_V" of Entity "RAMD32"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMD64E.vhd
COMP96 Compile Entity "RAMD64E"
COMP96 Compile Architecture "RAMD64E_V" of Entity "RAMD64E"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMS32.vhd
COMP96 Compile Entity "RAMS32"
COMP96 Compile Architecture "RAMS32_V" of Entity "RAMS32"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMS64E.vhd
COMP96 Compile Entity "RAMS64E"
COMP96 Compile Architecture "RAMS64E_V" of Entity "RAMS64E"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RAMS64E1.vhd
COMP96 Compile Entity "RAMS64E1"
COMP96 Compile Architecture "RAMS64E1_V" of Entity "RAMS64E1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\RIU_OR.vhd
COMP96 Compile Entity "RIU_OR"
COMP96 Compile Architecture "RIU_OR_V" of Entity "RIU_OR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\SIM_CONFIGE2.vhd
COMP96 Compile Entity "SIM_CONFIGE2"
COMP96 Compile Architecture "SIM_CONFIGE2_V" of Entity "SIM_CONFIGE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\SIM_CONFIGE3.vhd
COMP96 Compile Entity "SIM_CONFIGE3"
COMP96 Compile Architecture "SIM_CONFIGE3_V" of Entity "SIM_CONFIGE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\SRL16E.vhd
COMP96 Compile Entity "SRL16E"
COMP96 Compile Architecture "SRL16E_V" of Entity "SRL16E"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\SRLC16E.vhd
COMP96 Compile Entity "SRLC16E"
COMP96 Compile Architecture "SRLC16E_V" of Entity "SRLC16E"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\SRLC32E.vhd
COMP96 Compile Entity "SRLC32E"
COMP96 Compile Architecture "SRLC32E_V" of Entity "SRLC32E"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\STARTUPE2.vhd
COMP96 Compile Entity "STARTUPE2"
COMP96 Compile Architecture "STARTUPE2_V" of Entity "STARTUPE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\STARTUPE3.vhd
COMP96 Compile Entity "STARTUPE3"
COMP96 Compile Architecture "STARTUPE3_V" of Entity "STARTUPE3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\SYSMONE1.vhd
COMP96 Compile Entity "SYSMONE1"
COMP96 Compile Architecture "SYSMONE1_V" of Entity "SYSMONE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\USR_ACCESSE2.vhd
COMP96 Compile Entity "USR_ACCESSE2"
COMP96 Compile Architecture "USR_ACCESSE2_V" of Entity "USR_ACCESSE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\VCC.vhd
COMP96 Compile Entity "VCC"
COMP96 Compile Architecture "VCC_V" of Entity "VCC"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\XADC.vhd
COMP96 Compile Entity "XADC"
COMP96 Compile Architecture "XADC_V" of Entity "XADC"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\XORCY.vhd
COMP96 Compile Entity "XORCY"
COMP96 Compile Architecture "XORCY_V" of Entity "XORCY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\ZHOLD_DELAY.vhd
COMP96 Compile Entity "ZHOLD_DELAY"
COMP96 Compile Architecture "ZHOLD_DELAY_V" of Entity "ZHOLD_DELAY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\BUFG_PS.vhd
COMP96 Compile Entity "BUFG_PS"
COMP96 Compile Architecture "BUFG_PS_V" of Entity "BUFG_PS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\FRAME_ECCE4.vhd
COMP96 Compile Entity "FRAME_ECCE4"
COMP96 Compile Architecture "FRAME_ECCE4_V" of Entity "FRAME_ECCE4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_DPHY.vhd
COMP96 Compile Entity "IBUFDS_DPHY"
COMP96 Compile Architecture "IBUFDS_DPHY_V" of Entity "IBUFDS_DPHY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\IBUFDS_GTE4.vhd
COMP96 Compile Entity "IBUFDS_GTE4"
COMP96 Compile Architecture "IBUFDS_GTE4_V" of Entity "IBUFDS_GTE4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFDS_DPHY.vhd
COMP96 Compile Entity "OBUFDS_DPHY"
COMP96 Compile Architecture "OBUFDS_DPHY_V" of Entity "OBUFDS_DPHY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFDS_GTE4.vhd
COMP96 Compile Entity "OBUFDS_GTE4"
COMP96 Compile Architecture "OBUFDS_GTE4_V" of Entity "OBUFDS_GTE4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\OBUFDS_GTE4_ADV.vhd
COMP96 Compile Entity "OBUFDS_GTE4_ADV"
COMP96 Compile Architecture "OBUFDS_GTE4_ADV_V" of Entity "OBUFDS_GTE4_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\SYSMONE4.vhd
COMP96 Compile Entity "SYSMONE4"
COMP96 Compile Architecture "SYSMONE4_V" of Entity "SYSMONE4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\URAM288.vhd
COMP96 Compile Entity "URAM288"
COMP96 Compile Architecture "URAM288_V" of Entity "URAM288"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\URAM288_BASE.vhd
COMP96 Compile Entity "URAM288_BASE"
COMP96 Compile Architecture "URAM288_BASE_V" of Entity "URAM288_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MMCME4_ADV.vhd
COMP96 Compile Entity "MMCME4_ADV"
COMP96 Compile Architecture "MMCME4_ADV_V" of Entity "MMCME4_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\MMCME4_BASE.vhd
COMP96 Compile Entity "MMCME4_BASE"
COMP96 Compile Architecture "MMCME4_BASE_V" of Entity "MMCME4_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PLLE4_ADV.vhd
COMP96 Compile Entity "PLLE4_ADV"
COMP96 Compile Architecture "PLLE4_ADV_V" of Entity "PLLE4_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\PLLE4_BASE.vhd
COMP96 Compile Entity "PLLE4_BASE"
COMP96 Compile Architecture "PLLE4_BASE_V" of Entity "PLLE4_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\primitive\VCU.vhd
COMP96 Compile Entity "VCU"
COMP96 Compile Architecture "VCU_V" of Entity "VCU"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND2.vhd
COMP96 Compile Entity "AND2"
COMP96 Compile Architecture "AND2_V" of Entity "AND2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND2B1.vhd
COMP96 Compile Entity "AND2B1"
COMP96 Compile Architecture "AND2B1_V" of Entity "AND2B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND2B2.vhd
COMP96 Compile Entity "AND2B2"
COMP96 Compile Architecture "AND2B2_V" of Entity "AND2B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND3.vhd
COMP96 Compile Entity "AND3"
COMP96 Compile Architecture "AND3_V" of Entity "AND3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND3B1.vhd
COMP96 Compile Entity "AND3B1"
COMP96 Compile Architecture "AND3B1_V" of Entity "AND3B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND3B2.vhd
COMP96 Compile Entity "AND3B2"
COMP96 Compile Architecture "AND3B2_V" of Entity "AND3B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND3B3.vhd
COMP96 Compile Entity "AND3B3"
COMP96 Compile Architecture "AND3B3_V" of Entity "AND3B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND4.vhd
COMP96 Compile Entity "AND4"
COMP96 Compile Architecture "AND4_V" of Entity "AND4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND4B1.vhd
COMP96 Compile Entity "AND4B1"
COMP96 Compile Architecture "AND4B1_V" of Entity "AND4B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND4B2.vhd
COMP96 Compile Entity "AND4B2"
COMP96 Compile Architecture "AND4B2_V" of Entity "AND4B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND4B3.vhd
COMP96 Compile Entity "AND4B3"
COMP96 Compile Architecture "AND4B3_V" of Entity "AND4B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND4B4.vhd
COMP96 Compile Entity "AND4B4"
COMP96 Compile Architecture "AND4B4_V" of Entity "AND4B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND5.vhd
COMP96 Compile Entity "AND5"
COMP96 Compile Architecture "AND5_V" of Entity "AND5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND5B1.vhd
COMP96 Compile Entity "AND5B1"
COMP96 Compile Architecture "AND5B1_V" of Entity "AND5B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND5B2.vhd
COMP96 Compile Entity "AND5B2"
COMP96 Compile Architecture "AND5B2_V" of Entity "AND5B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND5B3.vhd
COMP96 Compile Entity "AND5B3"
COMP96 Compile Architecture "AND5B3_V" of Entity "AND5B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND5B4.vhd
COMP96 Compile Entity "AND5B4"
COMP96 Compile Architecture "AND5B4_V" of Entity "AND5B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\AND5B5.vhd
COMP96 Compile Entity "AND5B5"
COMP96 Compile Architecture "AND5B5_V" of Entity "AND5B5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BSCAN_SPARTAN3.vhd
COMP96 Compile Entity "BSCAN_SPARTAN3"
COMP96 Compile Architecture "BSCAN_SPARTAN3_V" of Entity "BSCAN_SPARTAN3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BSCAN_SPARTAN3A.vhd
COMP96 Compile Entity "BSCAN_SPARTAN3A"
COMP96 Compile Architecture "BSCAN_SPARTAN3A_V" of Entity "BSCAN_SPARTAN3A"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BSCAN_SPARTAN6.vhd
COMP96 Compile Entity "BSCAN_SPARTAN6"
COMP96 Compile Architecture "BSCAN_SPARTAN6_V" of Entity "BSCAN_SPARTAN6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BSCAN_VIRTEX4.vhd
COMP96 Compile Entity "BSCAN_VIRTEX4"
COMP96 Compile Architecture "BSCAN_VIRTEX4_V" of Entity "BSCAN_VIRTEX4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BSCAN_VIRTEX5.vhd
COMP96 Compile Entity "BSCAN_VIRTEX5"
COMP96 Compile Architecture "BSCAN_VIRTEX5_V" of Entity "BSCAN_VIRTEX5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BSCAN_VIRTEX6.vhd
COMP96 Compile Entity "BSCAN_VIRTEX6"
COMP96 Compile Architecture "BSCAN_VIRTEX6_V" of Entity "BSCAN_VIRTEX6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BUFGCE_1.vhd
COMP96 Compile Entity "BUFGCE_1"
COMP96 Compile Architecture "BUFGCE_1_V" of Entity "BUFGCE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BUFGMUX.vhd
COMP96 Compile Entity "BUFGMUX"
COMP96 Compile Architecture "BUFGMUX_V" of Entity "BUFGMUX"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BUFGMUX_1.vhd
COMP96 Compile Entity "BUFGMUX_1"
COMP96 Compile Architecture "BUFGMUX_1_V" of Entity "BUFGMUX_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BUFGMUX_CTRL.vhd
COMP96 Compile Entity "BUFGMUX_CTRL"
COMP96 Compile Architecture "BUFGMUX_CTRL_V" of Entity "BUFGMUX_CTRL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BUFGMUX_VIRTEX4.vhd
COMP96 Compile Entity "BUFGMUX_VIRTEX4"
COMP96 Compile Architecture "BUFGMUX_VIRTEX4_V" of Entity "BUFGMUX_VIRTEX4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\BUFIO2.vhd
COMP96 Compile Entity "BUFIO2"
COMP96 Compile Architecture "BUFIO2_V" of Entity "BUFIO2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\CAPTURE_SPARTAN3.vhd
COMP96 Compile Entity "CAPTURE_SPARTAN3"
COMP96 Compile Architecture "CAPTURE_SPARTAN3_V" of Entity "CAPTURE_SPARTAN3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\CAPTURE_SPARTAN3A.vhd
COMP96 Compile Entity "CAPTURE_SPARTAN3A"
COMP96 Compile Architecture "CAPTURE_SPARTAN3A_V" of Entity "CAPTURE_SPARTAN3A"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\CAPTURE_VIRTEX4.vhd
COMP96 Compile Entity "CAPTURE_VIRTEX4"
COMP96 Compile Architecture "CAPTURE_VIRTEX4_V" of Entity "CAPTURE_VIRTEX4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\CAPTURE_VIRTEX5.vhd
COMP96 Compile Entity "CAPTURE_VIRTEX5"
COMP96 Compile Architecture "CAPTURE_VIRTEX5_V" of Entity "CAPTURE_VIRTEX5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\CAPTURE_VIRTEX6.vhd
COMP96 Compile Entity "CAPTURE_VIRTEX6"
COMP96 Compile Architecture "CAPTURE_VIRTEX6_V" of Entity "CAPTURE_VIRTEX6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DCM.vhd
COMP96 Compile Entity "DCM"
COMP96 Compile Architecture "DCM_V" of Entity "DCM"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DCM_BASE.vhd
COMP96 Compile Entity "DCM_BASE"
COMP96 Compile Architecture "DCM_BASE_V" of Entity "DCM_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DCM_PS.vhd
COMP96 Compile Entity "DCM_PS"
COMP96 Compile Architecture "DCM_PS_V" of Entity "DCM_PS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DSP48.vhd
COMP96 Compile Entity "DSP48"
COMP96 Compile Architecture "DSP48_V" of Entity "DSP48"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DSP48A.vhd
COMP96 Compile Entity "DSP48A"
COMP96 Compile Architecture "DSP48A_V" of Entity "DSP48A"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DSP48A1.vhd
COMP96 Compile Entity "DSP48A1"
COMP96 Compile Architecture "DSP48A1_V" of Entity "DSP48A1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DSP48E.vhd
COMP96 Compile Entity "DSP48E"
COMP96 Compile Architecture "DSP48E_V" of Entity "DSP48E"
COMP96 WARNING COMP96_0048: "This function may complete without return statement." "C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\DSP48E.vhd" 141 5
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FD.vhd
COMP96 Compile Entity "FD"
COMP96 Compile Architecture "FD_V" of Entity "FD"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDC.vhd
COMP96 Compile Entity "FDC"
COMP96 Compile Architecture "FDC_V" of Entity "FDC"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDCE_1.vhd
COMP96 Compile Entity "FDCE_1"
COMP96 Compile Architecture "FDCE_1_V" of Entity "FDCE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDCP.vhd
COMP96 Compile Entity "FDCP"
COMP96 Compile Architecture "FDCP_V" of Entity "FDCP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDCPE.vhd
COMP96 Compile Entity "FDCPE"
COMP96 Compile Architecture "FDCPE_V" of Entity "FDCPE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDCPE_1.vhd
COMP96 Compile Entity "FDCPE_1"
COMP96 Compile Architecture "FDCPE_1_V" of Entity "FDCPE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDCP_1.vhd
COMP96 Compile Entity "FDCP_1"
COMP96 Compile Architecture "FDCP_1_V" of Entity "FDCP_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDC_1.vhd
COMP96 Compile Entity "FDC_1"
COMP96 Compile Architecture "FDC_1_V" of Entity "FDC_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDE.vhd
COMP96 Compile Entity "FDE"
COMP96 Compile Architecture "FDE_V" of Entity "FDE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDE_1.vhd
COMP96 Compile Entity "FDE_1"
COMP96 Compile Architecture "FDE_1_V" of Entity "FDE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDP.vhd
COMP96 Compile Entity "FDP"
COMP96 Compile Architecture "FDP_V" of Entity "FDP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDPE_1.vhd
COMP96 Compile Entity "FDPE_1"
COMP96 Compile Architecture "FDPE_1_V" of Entity "FDPE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDP_1.vhd
COMP96 Compile Entity "FDP_1"
COMP96 Compile Architecture "FDP_1_V" of Entity "FDP_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDR.vhd
COMP96 Compile Entity "FDR"
COMP96 Compile Architecture "FDR_V" of Entity "FDR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDRE_1.vhd
COMP96 Compile Entity "FDRE_1"
COMP96 Compile Architecture "FDRE_1_V" of Entity "FDRE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDRS.vhd
COMP96 Compile Entity "FDRS"
COMP96 Compile Architecture "FDRS_V" of Entity "FDRS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDRSE.vhd
COMP96 Compile Entity "FDRSE"
COMP96 Compile Architecture "FDRSE_V" of Entity "FDRSE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDRSE_1.vhd
COMP96 Compile Entity "FDRSE_1"
COMP96 Compile Architecture "FDRSE_1_V" of Entity "FDRSE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDRS_1.vhd
COMP96 Compile Entity "FDRS_1"
COMP96 Compile Architecture "FDRS_1_V" of Entity "FDRS_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDR_1.vhd
COMP96 Compile Entity "FDR_1"
COMP96 Compile Architecture "FDR_1_V" of Entity "FDR_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDS.vhd
COMP96 Compile Entity "FDS"
COMP96 Compile Architecture "FDS_V" of Entity "FDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDSE_1.vhd
COMP96 Compile Entity "FDSE_1"
COMP96 Compile Architecture "FDSE_1_V" of Entity "FDSE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FDS_1.vhd
COMP96 Compile Entity "FDS_1"
COMP96 Compile Architecture "FDS_1_V" of Entity "FDS_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FD_1.vhd
COMP96 Compile Entity "FD_1"
COMP96 Compile Architecture "FD_1_V" of Entity "FD_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FIFO16.vhd
COMP96 Compile Entity "FIFO16"
COMP96 Compile Architecture "FIFO16_V" of Entity "FIFO16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FIFO18.vhd
COMP96 Compile Entity "FIFO18"
COMP96 Compile Architecture "FIFO18_V" of Entity "FIFO18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FIFO18_36.vhd
COMP96 Compile Entity "FIFO18_36"
COMP96 Compile Architecture "FIFO18_36_V" of Entity "FIFO18_36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FIFO36.vhd
COMP96 Compile Entity "FIFO36"
COMP96 Compile Architecture "FIFO36_V" of Entity "FIFO36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FIFO36_72.vhd
COMP96 Compile Entity "FIFO36_72"
COMP96 Compile Architecture "FIFO36_72_V" of Entity "FIFO36_72"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\FRAME_ECC_VIRTEX6.vhd
COMP96 Compile Entity "FRAME_ECC_VIRTEX6"
COMP96 Compile Architecture "FRAME_ECC_VIRTEX6_V" of Entity "FRAME_ECC_VIRTEX6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\GTPA1_DUAL.vhd
COMP96 Compile Entity "GTPA1_DUAL"
COMP96 Compile Architecture "GTPA1_DUAL_V" of Entity "GTPA1_DUAL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\GTXE1.vhd
COMP96 Compile Entity "GTXE1"
COMP96 Compile Architecture "GTXE1_V" of Entity "GTXE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_BLVDS_25.vhd
COMP96 Compile Entity "IBUFDS_BLVDS_25"
COMP96 Compile Architecture "IBUFDS_BLVDS_25_V" of Entity "IBUFDS_BLVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_GTXE1.vhd
COMP96 Compile Entity "IBUFDS_GTXE1"
COMP96 Compile Architecture "IBUFDS_GTXE1_V" of Entity "IBUFDS_GTXE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LDT_25.vhd
COMP96 Compile Entity "IBUFDS_LDT_25"
COMP96 Compile Architecture "IBUFDS_LDT_25_V" of Entity "IBUFDS_LDT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDSEXT_25.vhd
COMP96 Compile Entity "IBUFDS_LVDSEXT_25"
COMP96 Compile Architecture "IBUFDS_LVDSEXT_25_V" of Entity "IBUFDS_LVDSEXT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDSEXT_25_DCI.vhd
COMP96 Compile Entity "IBUFDS_LVDSEXT_25_DCI"
COMP96 Compile Architecture "IBUFDS_LVDSEXT_25_DCI_V" of Entity "IBUFDS_LVDSEXT_25_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDSEXT_33.vhd
COMP96 Compile Entity "IBUFDS_LVDSEXT_33"
COMP96 Compile Architecture "IBUFDS_LVDSEXT_33_V" of Entity "IBUFDS_LVDSEXT_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDSEXT_33_DCI.vhd
COMP96 Compile Entity "IBUFDS_LVDSEXT_33_DCI"
COMP96 Compile Architecture "IBUFDS_LVDSEXT_33_DCI_V" of Entity "IBUFDS_LVDSEXT_33_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDS_25.vhd
COMP96 Compile Entity "IBUFDS_LVDS_25"
COMP96 Compile Architecture "IBUFDS_LVDS_25_V" of Entity "IBUFDS_LVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDS_25_DCI.vhd
COMP96 Compile Entity "IBUFDS_LVDS_25_DCI"
COMP96 Compile Architecture "IBUFDS_LVDS_25_DCI_V" of Entity "IBUFDS_LVDS_25_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDS_33.vhd
COMP96 Compile Entity "IBUFDS_LVDS_33"
COMP96 Compile Architecture "IBUFDS_LVDS_33_V" of Entity "IBUFDS_LVDS_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVDS_33_DCI.vhd
COMP96 Compile Entity "IBUFDS_LVDS_33_DCI"
COMP96 Compile Architecture "IBUFDS_LVDS_33_DCI_V" of Entity "IBUFDS_LVDS_33_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVPECL_25.vhd
COMP96 Compile Entity "IBUFDS_LVPECL_25"
COMP96 Compile Architecture "IBUFDS_LVPECL_25_V" of Entity "IBUFDS_LVPECL_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_LVPECL_33.vhd
COMP96 Compile Entity "IBUFDS_LVPECL_33"
COMP96 Compile Architecture "IBUFDS_LVPECL_33_V" of Entity "IBUFDS_LVPECL_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFDS_ULVDS_25.vhd
COMP96 Compile Entity "IBUFDS_ULVDS_25"
COMP96 Compile Architecture "IBUFDS_ULVDS_25_V" of Entity "IBUFDS_ULVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG.vhd
COMP96 Compile Entity "IBUFG"
COMP96 Compile Architecture "IBUFG_V" of Entity "IBUFG"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS.vhd
COMP96 Compile Entity "IBUFGDS"
COMP96 Compile Architecture "IBUFGDS_V" of Entity "IBUFGDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_BLVDS_25.vhd
COMP96 Compile Entity "IBUFGDS_BLVDS_25"
COMP96 Compile Architecture "IBUFGDS_BLVDS_25_V" of Entity "IBUFGDS_BLVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_DIFF_OUT.vhd
COMP96 Compile Entity "IBUFGDS_DIFF_OUT"
COMP96 Compile Architecture "IBUFGDS_DIFF_OUT_V" of Entity "IBUFGDS_DIFF_OUT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LDT_25.vhd
COMP96 Compile Entity "IBUFGDS_LDT_25"
COMP96 Compile Architecture "IBUFGDS_LDT_25_V" of Entity "IBUFGDS_LDT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDSEXT_25.vhd
COMP96 Compile Entity "IBUFGDS_LVDSEXT_25"
COMP96 Compile Architecture "IBUFGDS_LVDSEXT_25_V" of Entity "IBUFGDS_LVDSEXT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDSEXT_25_DCI.vhd
COMP96 Compile Entity "IBUFGDS_LVDSEXT_25_DCI"
COMP96 Compile Architecture "IBUFGDS_LVDSEXT_25_DCI_V" of Entity "IBUFGDS_LVDSEXT_25_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDSEXT_33.vhd
COMP96 Compile Entity "IBUFGDS_LVDSEXT_33"
COMP96 Compile Architecture "IBUFGDS_LVDSEXT_33_V" of Entity "IBUFGDS_LVDSEXT_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDSEXT_33_DCI.vhd
COMP96 Compile Entity "IBUFGDS_LVDSEXT_33_DCI"
COMP96 Compile Architecture "IBUFGDS_LVDSEXT_33_DCI_V" of Entity "IBUFGDS_LVDSEXT_33_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDS_25.vhd
COMP96 Compile Entity "IBUFGDS_LVDS_25"
COMP96 Compile Architecture "IBUFGDS_LVDS_25_V" of Entity "IBUFGDS_LVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDS_25_DCI.vhd
COMP96 Compile Entity "IBUFGDS_LVDS_25_DCI"
COMP96 Compile Architecture "IBUFGDS_LVDS_25_DCI_V" of Entity "IBUFGDS_LVDS_25_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDS_33.vhd
COMP96 Compile Entity "IBUFGDS_LVDS_33"
COMP96 Compile Architecture "IBUFGDS_LVDS_33_V" of Entity "IBUFGDS_LVDS_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVDS_33_DCI.vhd
COMP96 Compile Entity "IBUFGDS_LVDS_33_DCI"
COMP96 Compile Architecture "IBUFGDS_LVDS_33_DCI_V" of Entity "IBUFGDS_LVDS_33_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVPECL_25.vhd
COMP96 Compile Entity "IBUFGDS_LVPECL_25"
COMP96 Compile Architecture "IBUFGDS_LVPECL_25_V" of Entity "IBUFGDS_LVPECL_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_LVPECL_33.vhd
COMP96 Compile Entity "IBUFGDS_LVPECL_33"
COMP96 Compile Architecture "IBUFGDS_LVPECL_33_V" of Entity "IBUFGDS_LVPECL_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFGDS_ULVDS_25.vhd
COMP96 Compile Entity "IBUFGDS_ULVDS_25"
COMP96 Compile Architecture "IBUFGDS_ULVDS_25_V" of Entity "IBUFGDS_ULVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_AGP.vhd
COMP96 Compile Entity "IBUFG_AGP"
COMP96 Compile Architecture "IBUFG_AGP_V" of Entity "IBUFG_AGP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_CTT.vhd
COMP96 Compile Entity "IBUFG_CTT"
COMP96 Compile Architecture "IBUFG_CTT_V" of Entity "IBUFG_CTT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_GTL.vhd
COMP96 Compile Entity "IBUFG_GTL"
COMP96 Compile Architecture "IBUFG_GTL_V" of Entity "IBUFG_GTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_GTLP.vhd
COMP96 Compile Entity "IBUFG_GTLP"
COMP96 Compile Architecture "IBUFG_GTLP_V" of Entity "IBUFG_GTLP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_GTLP_DCI.vhd
COMP96 Compile Entity "IBUFG_GTLP_DCI"
COMP96 Compile Architecture "IBUFG_GTLP_DCI_V" of Entity "IBUFG_GTLP_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_GTL_DCI.vhd
COMP96 Compile Entity "IBUFG_GTL_DCI"
COMP96 Compile Architecture "IBUFG_GTL_DCI_V" of Entity "IBUFG_GTL_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_I.vhd
COMP96 Compile Entity "IBUFG_HSTL_I"
COMP96 Compile Architecture "IBUFG_HSTL_I_V" of Entity "IBUFG_HSTL_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_II.vhd
COMP96 Compile Entity "IBUFG_HSTL_II"
COMP96 Compile Architecture "IBUFG_HSTL_II_V" of Entity "IBUFG_HSTL_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_III.vhd
COMP96 Compile Entity "IBUFG_HSTL_III"
COMP96 Compile Architecture "IBUFG_HSTL_III_V" of Entity "IBUFG_HSTL_III"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_III_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_III_18"
COMP96 Compile Architecture "IBUFG_HSTL_III_18_V" of Entity "IBUFG_HSTL_III_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_III_DCI.vhd
COMP96 Compile Entity "IBUFG_HSTL_III_DCI"
COMP96 Compile Architecture "IBUFG_HSTL_III_DCI_V" of Entity "IBUFG_HSTL_III_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_III_DCI_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_III_DCI_18"
COMP96 Compile Architecture "IBUFG_HSTL_III_DCI_18_V" of Entity "IBUFG_HSTL_III_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_II_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_II_18"
COMP96 Compile Architecture "IBUFG_HSTL_II_18_V" of Entity "IBUFG_HSTL_II_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_II_DCI.vhd
COMP96 Compile Entity "IBUFG_HSTL_II_DCI"
COMP96 Compile Architecture "IBUFG_HSTL_II_DCI_V" of Entity "IBUFG_HSTL_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_II_DCI_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_II_DCI_18"
COMP96 Compile Architecture "IBUFG_HSTL_II_DCI_18_V" of Entity "IBUFG_HSTL_II_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_IV.vhd
COMP96 Compile Entity "IBUFG_HSTL_IV"
COMP96 Compile Architecture "IBUFG_HSTL_IV_V" of Entity "IBUFG_HSTL_IV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_IV_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_IV_18"
COMP96 Compile Architecture "IBUFG_HSTL_IV_18_V" of Entity "IBUFG_HSTL_IV_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_IV_DCI.vhd
COMP96 Compile Entity "IBUFG_HSTL_IV_DCI"
COMP96 Compile Architecture "IBUFG_HSTL_IV_DCI_V" of Entity "IBUFG_HSTL_IV_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_IV_DCI_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_IV_DCI_18"
COMP96 Compile Architecture "IBUFG_HSTL_IV_DCI_18_V" of Entity "IBUFG_HSTL_IV_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_I_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_I_18"
COMP96 Compile Architecture "IBUFG_HSTL_I_18_V" of Entity "IBUFG_HSTL_I_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_I_DCI.vhd
COMP96 Compile Entity "IBUFG_HSTL_I_DCI"
COMP96 Compile Architecture "IBUFG_HSTL_I_DCI_V" of Entity "IBUFG_HSTL_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_HSTL_I_DCI_18.vhd
COMP96 Compile Entity "IBUFG_HSTL_I_DCI_18"
COMP96 Compile Architecture "IBUFG_HSTL_I_DCI_18_V" of Entity "IBUFG_HSTL_I_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVCMOS12.vhd
COMP96 Compile Entity "IBUFG_LVCMOS12"
COMP96 Compile Architecture "IBUFG_LVCMOS12_V" of Entity "IBUFG_LVCMOS12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVCMOS15.vhd
COMP96 Compile Entity "IBUFG_LVCMOS15"
COMP96 Compile Architecture "IBUFG_LVCMOS15_V" of Entity "IBUFG_LVCMOS15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVCMOS18.vhd
COMP96 Compile Entity "IBUFG_LVCMOS18"
COMP96 Compile Architecture "IBUFG_LVCMOS18_V" of Entity "IBUFG_LVCMOS18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVCMOS2.vhd
COMP96 Compile Entity "IBUFG_LVCMOS2"
COMP96 Compile Architecture "IBUFG_LVCMOS2_V" of Entity "IBUFG_LVCMOS2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVCMOS25.vhd
COMP96 Compile Entity "IBUFG_LVCMOS25"
COMP96 Compile Architecture "IBUFG_LVCMOS25_V" of Entity "IBUFG_LVCMOS25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVCMOS33.vhd
COMP96 Compile Entity "IBUFG_LVCMOS33"
COMP96 Compile Architecture "IBUFG_LVCMOS33_V" of Entity "IBUFG_LVCMOS33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_15.vhd
COMP96 Compile Entity "IBUFG_LVDCI_15"
COMP96 Compile Architecture "IBUFG_LVDCI_15_V" of Entity "IBUFG_LVDCI_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_18.vhd
COMP96 Compile Entity "IBUFG_LVDCI_18"
COMP96 Compile Architecture "IBUFG_LVDCI_18_V" of Entity "IBUFG_LVDCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_25.vhd
COMP96 Compile Entity "IBUFG_LVDCI_25"
COMP96 Compile Architecture "IBUFG_LVDCI_25_V" of Entity "IBUFG_LVDCI_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_33.vhd
COMP96 Compile Entity "IBUFG_LVDCI_33"
COMP96 Compile Architecture "IBUFG_LVDCI_33_V" of Entity "IBUFG_LVDCI_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_DV2_15.vhd
COMP96 Compile Entity "IBUFG_LVDCI_DV2_15"
COMP96 Compile Architecture "IBUFG_LVDCI_DV2_15_V" of Entity "IBUFG_LVDCI_DV2_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_DV2_18.vhd
COMP96 Compile Entity "IBUFG_LVDCI_DV2_18"
COMP96 Compile Architecture "IBUFG_LVDCI_DV2_18_V" of Entity "IBUFG_LVDCI_DV2_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_DV2_25.vhd
COMP96 Compile Entity "IBUFG_LVDCI_DV2_25"
COMP96 Compile Architecture "IBUFG_LVDCI_DV2_25_V" of Entity "IBUFG_LVDCI_DV2_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDCI_DV2_33.vhd
COMP96 Compile Entity "IBUFG_LVDCI_DV2_33"
COMP96 Compile Architecture "IBUFG_LVDCI_DV2_33_V" of Entity "IBUFG_LVDCI_DV2_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVDS.vhd
COMP96 Compile Entity "IBUFG_LVDS"
COMP96 Compile Architecture "IBUFG_LVDS_V" of Entity "IBUFG_LVDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVPECL.vhd
COMP96 Compile Entity "IBUFG_LVPECL"
COMP96 Compile Architecture "IBUFG_LVPECL_V" of Entity "IBUFG_LVPECL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_LVTTL.vhd
COMP96 Compile Entity "IBUFG_LVTTL"
COMP96 Compile Architecture "IBUFG_LVTTL_V" of Entity "IBUFG_LVTTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_PCI33_3.vhd
COMP96 Compile Entity "IBUFG_PCI33_3"
COMP96 Compile Architecture "IBUFG_PCI33_3_V" of Entity "IBUFG_PCI33_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_PCI33_5.vhd
COMP96 Compile Entity "IBUFG_PCI33_5"
COMP96 Compile Architecture "IBUFG_PCI33_5_V" of Entity "IBUFG_PCI33_5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_PCI66_3.vhd
COMP96 Compile Entity "IBUFG_PCI66_3"
COMP96 Compile Architecture "IBUFG_PCI66_3_V" of Entity "IBUFG_PCI66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_PCIX.vhd
COMP96 Compile Entity "IBUFG_PCIX"
COMP96 Compile Architecture "IBUFG_PCIX_V" of Entity "IBUFG_PCIX"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_PCIX66_3.vhd
COMP96 Compile Entity "IBUFG_PCIX66_3"
COMP96 Compile Architecture "IBUFG_PCIX66_3_V" of Entity "IBUFG_PCIX66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL18_I.vhd
COMP96 Compile Entity "IBUFG_SSTL18_I"
COMP96 Compile Architecture "IBUFG_SSTL18_I_V" of Entity "IBUFG_SSTL18_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL18_II.vhd
COMP96 Compile Entity "IBUFG_SSTL18_II"
COMP96 Compile Architecture "IBUFG_SSTL18_II_V" of Entity "IBUFG_SSTL18_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL18_II_DCI.vhd
COMP96 Compile Entity "IBUFG_SSTL18_II_DCI"
COMP96 Compile Architecture "IBUFG_SSTL18_II_DCI_V" of Entity "IBUFG_SSTL18_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL18_I_DCI.vhd
COMP96 Compile Entity "IBUFG_SSTL18_I_DCI"
COMP96 Compile Architecture "IBUFG_SSTL18_I_DCI_V" of Entity "IBUFG_SSTL18_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL2_I.vhd
COMP96 Compile Entity "IBUFG_SSTL2_I"
COMP96 Compile Architecture "IBUFG_SSTL2_I_V" of Entity "IBUFG_SSTL2_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL2_II.vhd
COMP96 Compile Entity "IBUFG_SSTL2_II"
COMP96 Compile Architecture "IBUFG_SSTL2_II_V" of Entity "IBUFG_SSTL2_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL2_II_DCI.vhd
COMP96 Compile Entity "IBUFG_SSTL2_II_DCI"
COMP96 Compile Architecture "IBUFG_SSTL2_II_DCI_V" of Entity "IBUFG_SSTL2_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL2_I_DCI.vhd
COMP96 Compile Entity "IBUFG_SSTL2_I_DCI"
COMP96 Compile Architecture "IBUFG_SSTL2_I_DCI_V" of Entity "IBUFG_SSTL2_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL3_I.vhd
COMP96 Compile Entity "IBUFG_SSTL3_I"
COMP96 Compile Architecture "IBUFG_SSTL3_I_V" of Entity "IBUFG_SSTL3_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL3_II.vhd
COMP96 Compile Entity "IBUFG_SSTL3_II"
COMP96 Compile Architecture "IBUFG_SSTL3_II_V" of Entity "IBUFG_SSTL3_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL3_II_DCI.vhd
COMP96 Compile Entity "IBUFG_SSTL3_II_DCI"
COMP96 Compile Architecture "IBUFG_SSTL3_II_DCI_V" of Entity "IBUFG_SSTL3_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUFG_SSTL3_I_DCI.vhd
COMP96 Compile Entity "IBUFG_SSTL3_I_DCI"
COMP96 Compile Architecture "IBUFG_SSTL3_I_DCI_V" of Entity "IBUFG_SSTL3_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_AGP.vhd
COMP96 Compile Entity "IBUF_AGP"
COMP96 Compile Architecture "IBUF_AGP_V" of Entity "IBUF_AGP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_CTT.vhd
COMP96 Compile Entity "IBUF_CTT"
COMP96 Compile Architecture "IBUF_CTT_V" of Entity "IBUF_CTT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_GTL.vhd
COMP96 Compile Entity "IBUF_GTL"
COMP96 Compile Architecture "IBUF_GTL_V" of Entity "IBUF_GTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_GTLP.vhd
COMP96 Compile Entity "IBUF_GTLP"
COMP96 Compile Architecture "IBUF_GTLP_V" of Entity "IBUF_GTLP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_GTLP_DCI.vhd
COMP96 Compile Entity "IBUF_GTLP_DCI"
COMP96 Compile Architecture "IBUF_GTLP_DCI_V" of Entity "IBUF_GTLP_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_GTL_DCI.vhd
COMP96 Compile Entity "IBUF_GTL_DCI"
COMP96 Compile Architecture "IBUF_GTL_DCI_V" of Entity "IBUF_GTL_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_I.vhd
COMP96 Compile Entity "IBUF_HSTL_I"
COMP96 Compile Architecture "IBUF_HSTL_I_V" of Entity "IBUF_HSTL_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_II.vhd
COMP96 Compile Entity "IBUF_HSTL_II"
COMP96 Compile Architecture "IBUF_HSTL_II_V" of Entity "IBUF_HSTL_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_III.vhd
COMP96 Compile Entity "IBUF_HSTL_III"
COMP96 Compile Architecture "IBUF_HSTL_III_V" of Entity "IBUF_HSTL_III"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_III_18.vhd
COMP96 Compile Entity "IBUF_HSTL_III_18"
COMP96 Compile Architecture "IBUF_HSTL_III_18_V" of Entity "IBUF_HSTL_III_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_III_DCI.vhd
COMP96 Compile Entity "IBUF_HSTL_III_DCI"
COMP96 Compile Architecture "IBUF_HSTL_III_DCI_V" of Entity "IBUF_HSTL_III_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_III_DCI_18.vhd
COMP96 Compile Entity "IBUF_HSTL_III_DCI_18"
COMP96 Compile Architecture "IBUF_HSTL_III_DCI_18_V" of Entity "IBUF_HSTL_III_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_II_18.vhd
COMP96 Compile Entity "IBUF_HSTL_II_18"
COMP96 Compile Architecture "IBUF_HSTL_II_18_V" of Entity "IBUF_HSTL_II_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_II_DCI.vhd
COMP96 Compile Entity "IBUF_HSTL_II_DCI"
COMP96 Compile Architecture "IBUF_HSTL_II_DCI_V" of Entity "IBUF_HSTL_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_II_DCI_18.vhd
COMP96 Compile Entity "IBUF_HSTL_II_DCI_18"
COMP96 Compile Architecture "IBUF_HSTL_II_DCI_18_V" of Entity "IBUF_HSTL_II_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_IV.vhd
COMP96 Compile Entity "IBUF_HSTL_IV"
COMP96 Compile Architecture "IBUF_HSTL_IV_V" of Entity "IBUF_HSTL_IV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_IV_18.vhd
COMP96 Compile Entity "IBUF_HSTL_IV_18"
COMP96 Compile Architecture "IBUF_HSTL_IV_18_V" of Entity "IBUF_HSTL_IV_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_IV_DCI.vhd
COMP96 Compile Entity "IBUF_HSTL_IV_DCI"
COMP96 Compile Architecture "IBUF_HSTL_IV_DCI_V" of Entity "IBUF_HSTL_IV_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_IV_DCI_18.vhd
COMP96 Compile Entity "IBUF_HSTL_IV_DCI_18"
COMP96 Compile Architecture "IBUF_HSTL_IV_DCI_18_V" of Entity "IBUF_HSTL_IV_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_I_18.vhd
COMP96 Compile Entity "IBUF_HSTL_I_18"
COMP96 Compile Architecture "IBUF_HSTL_I_18_V" of Entity "IBUF_HSTL_I_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_I_DCI.vhd
COMP96 Compile Entity "IBUF_HSTL_I_DCI"
COMP96 Compile Architecture "IBUF_HSTL_I_DCI_V" of Entity "IBUF_HSTL_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_HSTL_I_DCI_18.vhd
COMP96 Compile Entity "IBUF_HSTL_I_DCI_18"
COMP96 Compile Architecture "IBUF_HSTL_I_DCI_18_V" of Entity "IBUF_HSTL_I_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVCMOS12.vhd
COMP96 Compile Entity "IBUF_LVCMOS12"
COMP96 Compile Architecture "IBUF_LVCMOS12_V" of Entity "IBUF_LVCMOS12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVCMOS15.vhd
COMP96 Compile Entity "IBUF_LVCMOS15"
COMP96 Compile Architecture "IBUF_LVCMOS15_V" of Entity "IBUF_LVCMOS15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVCMOS18.vhd
COMP96 Compile Entity "IBUF_LVCMOS18"
COMP96 Compile Architecture "IBUF_LVCMOS18_V" of Entity "IBUF_LVCMOS18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVCMOS2.vhd
COMP96 Compile Entity "IBUF_LVCMOS2"
COMP96 Compile Architecture "IBUF_LVCMOS2_V" of Entity "IBUF_LVCMOS2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVCMOS25.vhd
COMP96 Compile Entity "IBUF_LVCMOS25"
COMP96 Compile Architecture "IBUF_LVCMOS25_V" of Entity "IBUF_LVCMOS25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVCMOS33.vhd
COMP96 Compile Entity "IBUF_LVCMOS33"
COMP96 Compile Architecture "IBUF_LVCMOS33_V" of Entity "IBUF_LVCMOS33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_15.vhd
COMP96 Compile Entity "IBUF_LVDCI_15"
COMP96 Compile Architecture "IBUF_LVDCI_15_V" of Entity "IBUF_LVDCI_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_18.vhd
COMP96 Compile Entity "IBUF_LVDCI_18"
COMP96 Compile Architecture "IBUF_LVDCI_18_V" of Entity "IBUF_LVDCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_25.vhd
COMP96 Compile Entity "IBUF_LVDCI_25"
COMP96 Compile Architecture "IBUF_LVDCI_25_V" of Entity "IBUF_LVDCI_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_33.vhd
COMP96 Compile Entity "IBUF_LVDCI_33"
COMP96 Compile Architecture "IBUF_LVDCI_33_V" of Entity "IBUF_LVDCI_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_DV2_15.vhd
COMP96 Compile Entity "IBUF_LVDCI_DV2_15"
COMP96 Compile Architecture "IBUF_LVDCI_DV2_15_V" of Entity "IBUF_LVDCI_DV2_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_DV2_18.vhd
COMP96 Compile Entity "IBUF_LVDCI_DV2_18"
COMP96 Compile Architecture "IBUF_LVDCI_DV2_18_V" of Entity "IBUF_LVDCI_DV2_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_DV2_25.vhd
COMP96 Compile Entity "IBUF_LVDCI_DV2_25"
COMP96 Compile Architecture "IBUF_LVDCI_DV2_25_V" of Entity "IBUF_LVDCI_DV2_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDCI_DV2_33.vhd
COMP96 Compile Entity "IBUF_LVDCI_DV2_33"
COMP96 Compile Architecture "IBUF_LVDCI_DV2_33_V" of Entity "IBUF_LVDCI_DV2_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVDS.vhd
COMP96 Compile Entity "IBUF_LVDS"
COMP96 Compile Architecture "IBUF_LVDS_V" of Entity "IBUF_LVDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVPECL.vhd
COMP96 Compile Entity "IBUF_LVPECL"
COMP96 Compile Architecture "IBUF_LVPECL_V" of Entity "IBUF_LVPECL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_LVTTL.vhd
COMP96 Compile Entity "IBUF_LVTTL"
COMP96 Compile Architecture "IBUF_LVTTL_V" of Entity "IBUF_LVTTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_PCI33_3.vhd
COMP96 Compile Entity "IBUF_PCI33_3"
COMP96 Compile Architecture "IBUF_PCI33_3_V" of Entity "IBUF_PCI33_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_PCI33_5.vhd
COMP96 Compile Entity "IBUF_PCI33_5"
COMP96 Compile Architecture "IBUF_PCI33_5_V" of Entity "IBUF_PCI33_5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_PCI66_3.vhd
COMP96 Compile Entity "IBUF_PCI66_3"
COMP96 Compile Architecture "IBUF_PCI66_3_V" of Entity "IBUF_PCI66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_PCIX.vhd
COMP96 Compile Entity "IBUF_PCIX"
COMP96 Compile Architecture "IBUF_PCIX_V" of Entity "IBUF_PCIX"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_PCIX66_3.vhd
COMP96 Compile Entity "IBUF_PCIX66_3"
COMP96 Compile Architecture "IBUF_PCIX66_3_V" of Entity "IBUF_PCIX66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL18_I.vhd
COMP96 Compile Entity "IBUF_SSTL18_I"
COMP96 Compile Architecture "IBUF_SSTL18_I_V" of Entity "IBUF_SSTL18_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL18_II.vhd
COMP96 Compile Entity "IBUF_SSTL18_II"
COMP96 Compile Architecture "IBUF_SSTL18_II_V" of Entity "IBUF_SSTL18_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL18_II_DCI.vhd
COMP96 Compile Entity "IBUF_SSTL18_II_DCI"
COMP96 Compile Architecture "IBUF_SSTL18_II_DCI_V" of Entity "IBUF_SSTL18_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL18_I_DCI.vhd
COMP96 Compile Entity "IBUF_SSTL18_I_DCI"
COMP96 Compile Architecture "IBUF_SSTL18_I_DCI_V" of Entity "IBUF_SSTL18_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL2_I.vhd
COMP96 Compile Entity "IBUF_SSTL2_I"
COMP96 Compile Architecture "IBUF_SSTL2_I_V" of Entity "IBUF_SSTL2_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL2_II.vhd
COMP96 Compile Entity "IBUF_SSTL2_II"
COMP96 Compile Architecture "IBUF_SSTL2_II_V" of Entity "IBUF_SSTL2_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL2_II_DCI.vhd
COMP96 Compile Entity "IBUF_SSTL2_II_DCI"
COMP96 Compile Architecture "IBUF_SSTL2_II_DCI_V" of Entity "IBUF_SSTL2_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL2_I_DCI.vhd
COMP96 Compile Entity "IBUF_SSTL2_I_DCI"
COMP96 Compile Architecture "IBUF_SSTL2_I_DCI_V" of Entity "IBUF_SSTL2_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL3_I.vhd
COMP96 Compile Entity "IBUF_SSTL3_I"
COMP96 Compile Architecture "IBUF_SSTL3_I_V" of Entity "IBUF_SSTL3_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL3_II.vhd
COMP96 Compile Entity "IBUF_SSTL3_II"
COMP96 Compile Architecture "IBUF_SSTL3_II_V" of Entity "IBUF_SSTL3_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL3_II_DCI.vhd
COMP96 Compile Entity "IBUF_SSTL3_II_DCI"
COMP96 Compile Architecture "IBUF_SSTL3_II_DCI_V" of Entity "IBUF_SSTL3_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IBUF_SSTL3_I_DCI.vhd
COMP96 Compile Entity "IBUF_SSTL3_I_DCI"
COMP96 Compile Architecture "IBUF_SSTL3_I_DCI_V" of Entity "IBUF_SSTL3_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ICAP_SPARTAN3A.vhd
COMP96 Compile Entity "ICAP_SPARTAN3A"
COMP96 Compile Architecture "ICAP_SPARTAN3A_V" of Entity "ICAP_SPARTAN3A"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ICAP_SPARTAN6.vhd
COMP96 Compile Entity "ICAP_SPARTAN6"
COMP96 Compile Architecture "ICAP_SPARTAN6_V" of Entity "ICAP_SPARTAN6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ICAP_VIRTEX4.vhd
COMP96 Compile Entity "ICAP_VIRTEX4"
COMP96 Compile Architecture "ICAP_VIRTEX4_V" of Entity "ICAP_VIRTEX4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ICAP_VIRTEX5.vhd
COMP96 Compile Entity "ICAP_VIRTEX5"
COMP96 Compile Architecture "ICAP_VIRTEX5_V" of Entity "ICAP_VIRTEX5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ICAP_VIRTEX6.vhd
COMP96 Compile Entity "ICAP_VIRTEX6"
COMP96 Compile Architecture "ICAP_VIRTEX6_V" of Entity "ICAP_VIRTEX6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IDDR2.vhd
COMP96 Compile Entity "IDDR2"
COMP96 Compile Architecture "IDDR2_V" of Entity "IDDR2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IDELAY.vhd
COMP96 Compile Entity "IDELAY"
COMP96 Compile Architecture "IDELAY_V" of Entity "IDELAY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUFDS_BLVDS_25.vhd
COMP96 Compile Entity "IOBUFDS_BLVDS_25"
COMP96 Compile Architecture "IOBUFDS_BLVDS_25_V" of Entity "IOBUFDS_BLVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_AGP.vhd
COMP96 Compile Entity "IOBUF_AGP"
COMP96 Compile Architecture "IOBUF_AGP_V" of Entity "IOBUF_AGP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_CTT.vhd
COMP96 Compile Entity "IOBUF_CTT"
COMP96 Compile Architecture "IOBUF_CTT_V" of Entity "IOBUF_CTT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_F_12.vhd
COMP96 Compile Entity "IOBUF_F_12"
COMP96 Compile Architecture "IOBUF_F_12_V" of Entity "IOBUF_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_F_16.vhd
COMP96 Compile Entity "IOBUF_F_16"
COMP96 Compile Architecture "IOBUF_F_16_V" of Entity "IOBUF_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_F_2.vhd
COMP96 Compile Entity "IOBUF_F_2"
COMP96 Compile Architecture "IOBUF_F_2_V" of Entity "IOBUF_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_F_24.vhd
COMP96 Compile Entity "IOBUF_F_24"
COMP96 Compile Architecture "IOBUF_F_24_V" of Entity "IOBUF_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_F_4.vhd
COMP96 Compile Entity "IOBUF_F_4"
COMP96 Compile Architecture "IOBUF_F_4_V" of Entity "IOBUF_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_F_6.vhd
COMP96 Compile Entity "IOBUF_F_6"
COMP96 Compile Architecture "IOBUF_F_6_V" of Entity "IOBUF_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_F_8.vhd
COMP96 Compile Entity "IOBUF_F_8"
COMP96 Compile Architecture "IOBUF_F_8_V" of Entity "IOBUF_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_GTL.vhd
COMP96 Compile Entity "IOBUF_GTL"
COMP96 Compile Architecture "IOBUF_GTL_V" of Entity "IOBUF_GTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_GTLP.vhd
COMP96 Compile Entity "IOBUF_GTLP"
COMP96 Compile Architecture "IOBUF_GTLP_V" of Entity "IOBUF_GTLP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_GTLP_DCI.vhd
COMP96 Compile Entity "IOBUF_GTLP_DCI"
COMP96 Compile Architecture "IOBUF_GTLP_DCI_V" of Entity "IOBUF_GTLP_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_GTL_DCI.vhd
COMP96 Compile Entity "IOBUF_GTL_DCI"
COMP96 Compile Architecture "IOBUF_GTL_DCI_V" of Entity "IOBUF_GTL_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_I.vhd
COMP96 Compile Entity "IOBUF_HSTL_I"
COMP96 Compile Architecture "IOBUF_HSTL_I_V" of Entity "IOBUF_HSTL_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_II.vhd
COMP96 Compile Entity "IOBUF_HSTL_II"
COMP96 Compile Architecture "IOBUF_HSTL_II_V" of Entity "IOBUF_HSTL_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_III.vhd
COMP96 Compile Entity "IOBUF_HSTL_III"
COMP96 Compile Architecture "IOBUF_HSTL_III_V" of Entity "IOBUF_HSTL_III"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_III_18.vhd
COMP96 Compile Entity "IOBUF_HSTL_III_18"
COMP96 Compile Architecture "IOBUF_HSTL_III_18_V" of Entity "IOBUF_HSTL_III_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_II_18.vhd
COMP96 Compile Entity "IOBUF_HSTL_II_18"
COMP96 Compile Architecture "IOBUF_HSTL_II_18_V" of Entity "IOBUF_HSTL_II_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_II_DCI.vhd
COMP96 Compile Entity "IOBUF_HSTL_II_DCI"
COMP96 Compile Architecture "IOBUF_HSTL_II_DCI_V" of Entity "IOBUF_HSTL_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_II_DCI_18.vhd
COMP96 Compile Entity "IOBUF_HSTL_II_DCI_18"
COMP96 Compile Architecture "IOBUF_HSTL_II_DCI_18_V" of Entity "IOBUF_HSTL_II_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_IV.vhd
COMP96 Compile Entity "IOBUF_HSTL_IV"
COMP96 Compile Architecture "IOBUF_HSTL_IV_V" of Entity "IOBUF_HSTL_IV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_IV_18.vhd
COMP96 Compile Entity "IOBUF_HSTL_IV_18"
COMP96 Compile Architecture "IOBUF_HSTL_IV_18_V" of Entity "IOBUF_HSTL_IV_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_IV_DCI.vhd
COMP96 Compile Entity "IOBUF_HSTL_IV_DCI"
COMP96 Compile Architecture "IOBUF_HSTL_IV_DCI_V" of Entity "IOBUF_HSTL_IV_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_IV_DCI_18.vhd
COMP96 Compile Entity "IOBUF_HSTL_IV_DCI_18"
COMP96 Compile Architecture "IOBUF_HSTL_IV_DCI_18_V" of Entity "IOBUF_HSTL_IV_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_HSTL_I_18.vhd
COMP96 Compile Entity "IOBUF_HSTL_I_18"
COMP96 Compile Architecture "IOBUF_HSTL_I_18_V" of Entity "IOBUF_HSTL_I_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12"
COMP96 Compile Architecture "IOBUF_LVCMOS12_V" of Entity "IOBUF_LVCMOS12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_F_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_F_2"
COMP96 Compile Architecture "IOBUF_LVCMOS12_F_2_V" of Entity "IOBUF_LVCMOS12_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_F_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_F_4"
COMP96 Compile Architecture "IOBUF_LVCMOS12_F_4_V" of Entity "IOBUF_LVCMOS12_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_F_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_F_6"
COMP96 Compile Architecture "IOBUF_LVCMOS12_F_6_V" of Entity "IOBUF_LVCMOS12_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_F_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_F_8"
COMP96 Compile Architecture "IOBUF_LVCMOS12_F_8_V" of Entity "IOBUF_LVCMOS12_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_S_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_S_2"
COMP96 Compile Architecture "IOBUF_LVCMOS12_S_2_V" of Entity "IOBUF_LVCMOS12_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_S_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_S_4"
COMP96 Compile Architecture "IOBUF_LVCMOS12_S_4_V" of Entity "IOBUF_LVCMOS12_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_S_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_S_6"
COMP96 Compile Architecture "IOBUF_LVCMOS12_S_6_V" of Entity "IOBUF_LVCMOS12_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS12_S_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS12_S_8"
COMP96 Compile Architecture "IOBUF_LVCMOS12_S_8_V" of Entity "IOBUF_LVCMOS12_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15"
COMP96 Compile Architecture "IOBUF_LVCMOS15_V" of Entity "IOBUF_LVCMOS15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_F_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_F_12"
COMP96 Compile Architecture "IOBUF_LVCMOS15_F_12_V" of Entity "IOBUF_LVCMOS15_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_F_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_F_16"
COMP96 Compile Architecture "IOBUF_LVCMOS15_F_16_V" of Entity "IOBUF_LVCMOS15_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_F_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_F_2"
COMP96 Compile Architecture "IOBUF_LVCMOS15_F_2_V" of Entity "IOBUF_LVCMOS15_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_F_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_F_4"
COMP96 Compile Architecture "IOBUF_LVCMOS15_F_4_V" of Entity "IOBUF_LVCMOS15_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_F_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_F_6"
COMP96 Compile Architecture "IOBUF_LVCMOS15_F_6_V" of Entity "IOBUF_LVCMOS15_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_F_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_F_8"
COMP96 Compile Architecture "IOBUF_LVCMOS15_F_8_V" of Entity "IOBUF_LVCMOS15_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_S_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_S_12"
COMP96 Compile Architecture "IOBUF_LVCMOS15_S_12_V" of Entity "IOBUF_LVCMOS15_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_S_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_S_16"
COMP96 Compile Architecture "IOBUF_LVCMOS15_S_16_V" of Entity "IOBUF_LVCMOS15_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_S_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_S_2"
COMP96 Compile Architecture "IOBUF_LVCMOS15_S_2_V" of Entity "IOBUF_LVCMOS15_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_S_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_S_4"
COMP96 Compile Architecture "IOBUF_LVCMOS15_S_4_V" of Entity "IOBUF_LVCMOS15_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_S_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_S_6"
COMP96 Compile Architecture "IOBUF_LVCMOS15_S_6_V" of Entity "IOBUF_LVCMOS15_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS15_S_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS15_S_8"
COMP96 Compile Architecture "IOBUF_LVCMOS15_S_8_V" of Entity "IOBUF_LVCMOS15_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18"
COMP96 Compile Architecture "IOBUF_LVCMOS18_V" of Entity "IOBUF_LVCMOS18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_F_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_F_12"
COMP96 Compile Architecture "IOBUF_LVCMOS18_F_12_V" of Entity "IOBUF_LVCMOS18_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_F_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_F_16"
COMP96 Compile Architecture "IOBUF_LVCMOS18_F_16_V" of Entity "IOBUF_LVCMOS18_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_F_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_F_2"
COMP96 Compile Architecture "IOBUF_LVCMOS18_F_2_V" of Entity "IOBUF_LVCMOS18_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_F_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_F_4"
COMP96 Compile Architecture "IOBUF_LVCMOS18_F_4_V" of Entity "IOBUF_LVCMOS18_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_F_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_F_6"
COMP96 Compile Architecture "IOBUF_LVCMOS18_F_6_V" of Entity "IOBUF_LVCMOS18_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_F_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_F_8"
COMP96 Compile Architecture "IOBUF_LVCMOS18_F_8_V" of Entity "IOBUF_LVCMOS18_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_S_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_S_12"
COMP96 Compile Architecture "IOBUF_LVCMOS18_S_12_V" of Entity "IOBUF_LVCMOS18_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_S_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_S_16"
COMP96 Compile Architecture "IOBUF_LVCMOS18_S_16_V" of Entity "IOBUF_LVCMOS18_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_S_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_S_2"
COMP96 Compile Architecture "IOBUF_LVCMOS18_S_2_V" of Entity "IOBUF_LVCMOS18_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_S_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_S_4"
COMP96 Compile Architecture "IOBUF_LVCMOS18_S_4_V" of Entity "IOBUF_LVCMOS18_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_S_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_S_6"
COMP96 Compile Architecture "IOBUF_LVCMOS18_S_6_V" of Entity "IOBUF_LVCMOS18_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS18_S_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS18_S_8"
COMP96 Compile Architecture "IOBUF_LVCMOS18_S_8_V" of Entity "IOBUF_LVCMOS18_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS2"
COMP96 Compile Architecture "IOBUF_LVCMOS2_V" of Entity "IOBUF_LVCMOS2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25"
COMP96 Compile Architecture "IOBUF_LVCMOS25_V" of Entity "IOBUF_LVCMOS25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_F_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_F_12"
COMP96 Compile Architecture "IOBUF_LVCMOS25_F_12_V" of Entity "IOBUF_LVCMOS25_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_F_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_F_16"
COMP96 Compile Architecture "IOBUF_LVCMOS25_F_16_V" of Entity "IOBUF_LVCMOS25_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_F_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_F_2"
COMP96 Compile Architecture "IOBUF_LVCMOS25_F_2_V" of Entity "IOBUF_LVCMOS25_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_F_24.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_F_24"
COMP96 Compile Architecture "IOBUF_LVCMOS25_F_24_V" of Entity "IOBUF_LVCMOS25_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_F_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_F_4"
COMP96 Compile Architecture "IOBUF_LVCMOS25_F_4_V" of Entity "IOBUF_LVCMOS25_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_F_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_F_6"
COMP96 Compile Architecture "IOBUF_LVCMOS25_F_6_V" of Entity "IOBUF_LVCMOS25_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_F_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_F_8"
COMP96 Compile Architecture "IOBUF_LVCMOS25_F_8_V" of Entity "IOBUF_LVCMOS25_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_S_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_S_12"
COMP96 Compile Architecture "IOBUF_LVCMOS25_S_12_V" of Entity "IOBUF_LVCMOS25_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_S_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_S_16"
COMP96 Compile Architecture "IOBUF_LVCMOS25_S_16_V" of Entity "IOBUF_LVCMOS25_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_S_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_S_2"
COMP96 Compile Architecture "IOBUF_LVCMOS25_S_2_V" of Entity "IOBUF_LVCMOS25_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_S_24.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_S_24"
COMP96 Compile Architecture "IOBUF_LVCMOS25_S_24_V" of Entity "IOBUF_LVCMOS25_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_S_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_S_4"
COMP96 Compile Architecture "IOBUF_LVCMOS25_S_4_V" of Entity "IOBUF_LVCMOS25_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_S_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_S_6"
COMP96 Compile Architecture "IOBUF_LVCMOS25_S_6_V" of Entity "IOBUF_LVCMOS25_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS25_S_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS25_S_8"
COMP96 Compile Architecture "IOBUF_LVCMOS25_S_8_V" of Entity "IOBUF_LVCMOS25_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33"
COMP96 Compile Architecture "IOBUF_LVCMOS33_V" of Entity "IOBUF_LVCMOS33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_F_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_F_12"
COMP96 Compile Architecture "IOBUF_LVCMOS33_F_12_V" of Entity "IOBUF_LVCMOS33_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_F_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_F_16"
COMP96 Compile Architecture "IOBUF_LVCMOS33_F_16_V" of Entity "IOBUF_LVCMOS33_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_F_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_F_2"
COMP96 Compile Architecture "IOBUF_LVCMOS33_F_2_V" of Entity "IOBUF_LVCMOS33_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_F_24.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_F_24"
COMP96 Compile Architecture "IOBUF_LVCMOS33_F_24_V" of Entity "IOBUF_LVCMOS33_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_F_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_F_4"
COMP96 Compile Architecture "IOBUF_LVCMOS33_F_4_V" of Entity "IOBUF_LVCMOS33_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_F_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_F_6"
COMP96 Compile Architecture "IOBUF_LVCMOS33_F_6_V" of Entity "IOBUF_LVCMOS33_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_F_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_F_8"
COMP96 Compile Architecture "IOBUF_LVCMOS33_F_8_V" of Entity "IOBUF_LVCMOS33_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_S_12.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_S_12"
COMP96 Compile Architecture "IOBUF_LVCMOS33_S_12_V" of Entity "IOBUF_LVCMOS33_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_S_16.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_S_16"
COMP96 Compile Architecture "IOBUF_LVCMOS33_S_16_V" of Entity "IOBUF_LVCMOS33_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_S_2.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_S_2"
COMP96 Compile Architecture "IOBUF_LVCMOS33_S_2_V" of Entity "IOBUF_LVCMOS33_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_S_24.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_S_24"
COMP96 Compile Architecture "IOBUF_LVCMOS33_S_24_V" of Entity "IOBUF_LVCMOS33_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_S_4.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_S_4"
COMP96 Compile Architecture "IOBUF_LVCMOS33_S_4_V" of Entity "IOBUF_LVCMOS33_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_S_6.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_S_6"
COMP96 Compile Architecture "IOBUF_LVCMOS33_S_6_V" of Entity "IOBUF_LVCMOS33_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVCMOS33_S_8.vhd
COMP96 Compile Entity "IOBUF_LVCMOS33_S_8"
COMP96 Compile Architecture "IOBUF_LVCMOS33_S_8_V" of Entity "IOBUF_LVCMOS33_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_15.vhd
COMP96 Compile Entity "IOBUF_LVDCI_15"
COMP96 Compile Architecture "IOBUF_LVDCI_15_V" of Entity "IOBUF_LVDCI_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_18.vhd
COMP96 Compile Entity "IOBUF_LVDCI_18"
COMP96 Compile Architecture "IOBUF_LVDCI_18_V" of Entity "IOBUF_LVDCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_25.vhd
COMP96 Compile Entity "IOBUF_LVDCI_25"
COMP96 Compile Architecture "IOBUF_LVDCI_25_V" of Entity "IOBUF_LVDCI_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_33.vhd
COMP96 Compile Entity "IOBUF_LVDCI_33"
COMP96 Compile Architecture "IOBUF_LVDCI_33_V" of Entity "IOBUF_LVDCI_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_DV2_15.vhd
COMP96 Compile Entity "IOBUF_LVDCI_DV2_15"
COMP96 Compile Architecture "IOBUF_LVDCI_DV2_15_V" of Entity "IOBUF_LVDCI_DV2_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_DV2_18.vhd
COMP96 Compile Entity "IOBUF_LVDCI_DV2_18"
COMP96 Compile Architecture "IOBUF_LVDCI_DV2_18_V" of Entity "IOBUF_LVDCI_DV2_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_DV2_25.vhd
COMP96 Compile Entity "IOBUF_LVDCI_DV2_25"
COMP96 Compile Architecture "IOBUF_LVDCI_DV2_25_V" of Entity "IOBUF_LVDCI_DV2_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDCI_DV2_33.vhd
COMP96 Compile Entity "IOBUF_LVDCI_DV2_33"
COMP96 Compile Architecture "IOBUF_LVDCI_DV2_33_V" of Entity "IOBUF_LVDCI_DV2_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVDS.vhd
COMP96 Compile Entity "IOBUF_LVDS"
COMP96 Compile Architecture "IOBUF_LVDS_V" of Entity "IOBUF_LVDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVPECL.vhd
COMP96 Compile Entity "IOBUF_LVPECL"
COMP96 Compile Architecture "IOBUF_LVPECL_V" of Entity "IOBUF_LVPECL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL.vhd
COMP96 Compile Entity "IOBUF_LVTTL"
COMP96 Compile Architecture "IOBUF_LVTTL_V" of Entity "IOBUF_LVTTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_F_12.vhd
COMP96 Compile Entity "IOBUF_LVTTL_F_12"
COMP96 Compile Architecture "IOBUF_LVTTL_F_12_V" of Entity "IOBUF_LVTTL_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_F_16.vhd
COMP96 Compile Entity "IOBUF_LVTTL_F_16"
COMP96 Compile Architecture "IOBUF_LVTTL_F_16_V" of Entity "IOBUF_LVTTL_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_F_2.vhd
COMP96 Compile Entity "IOBUF_LVTTL_F_2"
COMP96 Compile Architecture "IOBUF_LVTTL_F_2_V" of Entity "IOBUF_LVTTL_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_F_24.vhd
COMP96 Compile Entity "IOBUF_LVTTL_F_24"
COMP96 Compile Architecture "IOBUF_LVTTL_F_24_V" of Entity "IOBUF_LVTTL_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_F_4.vhd
COMP96 Compile Entity "IOBUF_LVTTL_F_4"
COMP96 Compile Architecture "IOBUF_LVTTL_F_4_V" of Entity "IOBUF_LVTTL_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_F_6.vhd
COMP96 Compile Entity "IOBUF_LVTTL_F_6"
COMP96 Compile Architecture "IOBUF_LVTTL_F_6_V" of Entity "IOBUF_LVTTL_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_F_8.vhd
COMP96 Compile Entity "IOBUF_LVTTL_F_8"
COMP96 Compile Architecture "IOBUF_LVTTL_F_8_V" of Entity "IOBUF_LVTTL_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_S_12.vhd
COMP96 Compile Entity "IOBUF_LVTTL_S_12"
COMP96 Compile Architecture "IOBUF_LVTTL_S_12_V" of Entity "IOBUF_LVTTL_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_S_16.vhd
COMP96 Compile Entity "IOBUF_LVTTL_S_16"
COMP96 Compile Architecture "IOBUF_LVTTL_S_16_V" of Entity "IOBUF_LVTTL_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_S_2.vhd
COMP96 Compile Entity "IOBUF_LVTTL_S_2"
COMP96 Compile Architecture "IOBUF_LVTTL_S_2_V" of Entity "IOBUF_LVTTL_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_S_24.vhd
COMP96 Compile Entity "IOBUF_LVTTL_S_24"
COMP96 Compile Architecture "IOBUF_LVTTL_S_24_V" of Entity "IOBUF_LVTTL_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_S_4.vhd
COMP96 Compile Entity "IOBUF_LVTTL_S_4"
COMP96 Compile Architecture "IOBUF_LVTTL_S_4_V" of Entity "IOBUF_LVTTL_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_S_6.vhd
COMP96 Compile Entity "IOBUF_LVTTL_S_6"
COMP96 Compile Architecture "IOBUF_LVTTL_S_6_V" of Entity "IOBUF_LVTTL_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_LVTTL_S_8.vhd
COMP96 Compile Entity "IOBUF_LVTTL_S_8"
COMP96 Compile Architecture "IOBUF_LVTTL_S_8_V" of Entity "IOBUF_LVTTL_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_PCI33_3.vhd
COMP96 Compile Entity "IOBUF_PCI33_3"
COMP96 Compile Architecture "IOBUF_PCI33_3_V" of Entity "IOBUF_PCI33_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_PCI33_5.vhd
COMP96 Compile Entity "IOBUF_PCI33_5"
COMP96 Compile Architecture "IOBUF_PCI33_5_V" of Entity "IOBUF_PCI33_5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_PCI66_3.vhd
COMP96 Compile Entity "IOBUF_PCI66_3"
COMP96 Compile Architecture "IOBUF_PCI66_3_V" of Entity "IOBUF_PCI66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_PCIX.vhd
COMP96 Compile Entity "IOBUF_PCIX"
COMP96 Compile Architecture "IOBUF_PCIX_V" of Entity "IOBUF_PCIX"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_PCIX66_3.vhd
COMP96 Compile Entity "IOBUF_PCIX66_3"
COMP96 Compile Architecture "IOBUF_PCIX66_3_V" of Entity "IOBUF_PCIX66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL18_I.vhd
COMP96 Compile Entity "IOBUF_SSTL18_I"
COMP96 Compile Architecture "IOBUF_SSTL18_I_V" of Entity "IOBUF_SSTL18_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL18_II.vhd
COMP96 Compile Entity "IOBUF_SSTL18_II"
COMP96 Compile Architecture "IOBUF_SSTL18_II_V" of Entity "IOBUF_SSTL18_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL18_II_DCI.vhd
COMP96 Compile Entity "IOBUF_SSTL18_II_DCI"
COMP96 Compile Architecture "IOBUF_SSTL18_II_DCI_V" of Entity "IOBUF_SSTL18_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL2_I.vhd
COMP96 Compile Entity "IOBUF_SSTL2_I"
COMP96 Compile Architecture "IOBUF_SSTL2_I_V" of Entity "IOBUF_SSTL2_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL2_II.vhd
COMP96 Compile Entity "IOBUF_SSTL2_II"
COMP96 Compile Architecture "IOBUF_SSTL2_II_V" of Entity "IOBUF_SSTL2_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL2_II_DCI.vhd
COMP96 Compile Entity "IOBUF_SSTL2_II_DCI"
COMP96 Compile Architecture "IOBUF_SSTL2_II_DCI_V" of Entity "IOBUF_SSTL2_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL3_I.vhd
COMP96 Compile Entity "IOBUF_SSTL3_I"
COMP96 Compile Architecture "IOBUF_SSTL3_I_V" of Entity "IOBUF_SSTL3_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL3_II.vhd
COMP96 Compile Entity "IOBUF_SSTL3_II"
COMP96 Compile Architecture "IOBUF_SSTL3_II_V" of Entity "IOBUF_SSTL3_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_SSTL3_II_DCI.vhd
COMP96 Compile Entity "IOBUF_SSTL3_II_DCI"
COMP96 Compile Architecture "IOBUF_SSTL3_II_DCI_V" of Entity "IOBUF_SSTL3_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_S_12.vhd
COMP96 Compile Entity "IOBUF_S_12"
COMP96 Compile Architecture "IOBUF_S_12_V" of Entity "IOBUF_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_S_16.vhd
COMP96 Compile Entity "IOBUF_S_16"
COMP96 Compile Architecture "IOBUF_S_16_V" of Entity "IOBUF_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_S_2.vhd
COMP96 Compile Entity "IOBUF_S_2"
COMP96 Compile Architecture "IOBUF_S_2_V" of Entity "IOBUF_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_S_24.vhd
COMP96 Compile Entity "IOBUF_S_24"
COMP96 Compile Architecture "IOBUF_S_24_V" of Entity "IOBUF_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_S_4.vhd
COMP96 Compile Entity "IOBUF_S_4"
COMP96 Compile Architecture "IOBUF_S_4_V" of Entity "IOBUF_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_S_6.vhd
COMP96 Compile Entity "IOBUF_S_6"
COMP96 Compile Architecture "IOBUF_S_6_V" of Entity "IOBUF_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IOBUF_S_8.vhd
COMP96 Compile Entity "IOBUF_S_8"
COMP96 Compile Architecture "IOBUF_S_8_V" of Entity "IOBUF_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IODELAY.vhd
COMP96 Compile Entity "IODELAY"
COMP96 Compile Architecture "IODELAY_V" of Entity "IODELAY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IODELAY2.vhd
COMP96 Compile Entity "IODELAY2"
COMP96 Compile Architecture "IODELAY2_V" of Entity "IODELAY2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\IODELAYE1.vhd
COMP96 Compile Entity "IODELAYE1"
COMP96 Compile Architecture "IODELAYE1_V" of Entity "IODELAYE1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\KEY_CLEAR.vhd
COMP96 Compile Entity "KEY_CLEAR"
COMP96 Compile Architecture "KEY_CLEAR_V" of Entity "KEY_CLEAR"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LD.vhd
COMP96 Compile Entity "LD"
COMP96 Compile Architecture "LD_V" of Entity "LD"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDC.vhd
COMP96 Compile Entity "LDC"
COMP96 Compile Architecture "LDC_V" of Entity "LDC"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDCE_1.vhd
COMP96 Compile Entity "LDCE_1"
COMP96 Compile Architecture "LDCE_1_V" of Entity "LDCE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDCP.vhd
COMP96 Compile Entity "LDCP"
COMP96 Compile Architecture "LDCP_V" of Entity "LDCP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDCPE.vhd
COMP96 Compile Entity "LDCPE"
COMP96 Compile Architecture "LDCPE_V" of Entity "LDCPE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDCPE_1.vhd
COMP96 Compile Entity "LDCPE_1"
COMP96 Compile Architecture "LDCPE_1_V" of Entity "LDCPE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDCP_1.vhd
COMP96 Compile Entity "LDCP_1"
COMP96 Compile Architecture "LDCP_1_V" of Entity "LDCP_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDC_1.vhd
COMP96 Compile Entity "LDC_1"
COMP96 Compile Architecture "LDC_1_V" of Entity "LDC_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDE.vhd
COMP96 Compile Entity "LDE"
COMP96 Compile Architecture "LDE_V" of Entity "LDE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDE_1.vhd
COMP96 Compile Entity "LDE_1"
COMP96 Compile Architecture "LDE_1_V" of Entity "LDE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDP.vhd
COMP96 Compile Entity "LDP"
COMP96 Compile Architecture "LDP_V" of Entity "LDP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDPE_1.vhd
COMP96 Compile Entity "LDPE_1"
COMP96 Compile Architecture "LDPE_1_V" of Entity "LDPE_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LDP_1.vhd
COMP96 Compile Entity "LDP_1"
COMP96 Compile Architecture "LDP_1_V" of Entity "LDP_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LD_1.vhd
COMP96 Compile Entity "LD_1"
COMP96 Compile Architecture "LD_1_V" of Entity "LD_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT1_D.vhd
COMP96 Compile Entity "LUT1_D"
COMP96 Compile Architecture "LUT1_D_V" of Entity "LUT1_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT1_L.vhd
COMP96 Compile Entity "LUT1_L"
COMP96 Compile Architecture "LUT1_L_V" of Entity "LUT1_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT2_D.vhd
COMP96 Compile Entity "LUT2_D"
COMP96 Compile Architecture "LUT2_D_V" of Entity "LUT2_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT2_L.vhd
COMP96 Compile Entity "LUT2_L"
COMP96 Compile Architecture "LUT2_L_V" of Entity "LUT2_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT3_D.vhd
COMP96 Compile Entity "LUT3_D"
COMP96 Compile Architecture "LUT3_D_V" of Entity "LUT3_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT3_L.vhd
COMP96 Compile Entity "LUT3_L"
COMP96 Compile Architecture "LUT3_L_V" of Entity "LUT3_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT4_D.vhd
COMP96 Compile Entity "LUT4_D"
COMP96 Compile Architecture "LUT4_D_V" of Entity "LUT4_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT4_L.vhd
COMP96 Compile Entity "LUT4_L"
COMP96 Compile Architecture "LUT4_L_V" of Entity "LUT4_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT5_D.vhd
COMP96 Compile Entity "LUT5_D"
COMP96 Compile Architecture "LUT5_D_V" of Entity "LUT5_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT5_L.vhd
COMP96 Compile Entity "LUT5_L"
COMP96 Compile Architecture "LUT5_L_V" of Entity "LUT5_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT6_D.vhd
COMP96 Compile Entity "LUT6_D"
COMP96 Compile Architecture "LUT6_D_V" of Entity "LUT6_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\LUT6_L.vhd
COMP96 Compile Entity "LUT6_L"
COMP96 Compile Architecture "LUT6_L_V" of Entity "LUT6_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MMCM_ADV.vhd
COMP96 Compile Entity "MMCM_ADV"
COMP96 Compile Architecture "MMCM_ADV_V" of Entity "MMCM_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MMCM_BASE.vhd
COMP96 Compile Entity "MMCM_BASE"
COMP96 Compile Architecture "MMCM_BASE_V" of Entity "MMCM_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MULT18X18.vhd
COMP96 Compile Entity "MULT18X18"
COMP96 Compile Architecture "MULT18X18_V" of Entity "MULT18X18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MULT18X18S.vhd
COMP96 Compile Entity "MULT18X18S"
COMP96 Compile Architecture "MULT18X18S_V" of Entity "MULT18X18S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MULT18X18SIO.vhd
COMP96 Compile Entity "MULT18X18SIO"
COMP96 Compile Architecture "MULT18X18SIO_V" of Entity "MULT18X18SIO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MULT_AND.vhd
COMP96 Compile Entity "MULT_AND"
COMP96 Compile Architecture "MULT_AND_V" of Entity "MULT_AND"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXCY_D.vhd
COMP96 Compile Entity "MUXCY_D"
COMP96 Compile Architecture "MUXCY_D_V" of Entity "MUXCY_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXCY_L.vhd
COMP96 Compile Entity "MUXCY_L"
COMP96 Compile Architecture "MUXCY_L_V" of Entity "MUXCY_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF5.vhd
COMP96 Compile Entity "MUXF5"
COMP96 Compile Architecture "MUXF5_V" of Entity "MUXF5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF5_D.vhd
COMP96 Compile Entity "MUXF5_D"
COMP96 Compile Architecture "MUXF5_D_V" of Entity "MUXF5_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF5_L.vhd
COMP96 Compile Entity "MUXF5_L"
COMP96 Compile Architecture "MUXF5_L_V" of Entity "MUXF5_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF6.vhd
COMP96 Compile Entity "MUXF6"
COMP96 Compile Architecture "MUXF6_V" of Entity "MUXF6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF6_D.vhd
COMP96 Compile Entity "MUXF6_D"
COMP96 Compile Architecture "MUXF6_D_V" of Entity "MUXF6_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF6_L.vhd
COMP96 Compile Entity "MUXF6_L"
COMP96 Compile Architecture "MUXF6_L_V" of Entity "MUXF6_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF7_D.vhd
COMP96 Compile Entity "MUXF7_D"
COMP96 Compile Architecture "MUXF7_D_V" of Entity "MUXF7_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF7_L.vhd
COMP96 Compile Entity "MUXF7_L"
COMP96 Compile Architecture "MUXF7_L_V" of Entity "MUXF7_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF8_D.vhd
COMP96 Compile Entity "MUXF8_D"
COMP96 Compile Architecture "MUXF8_D_V" of Entity "MUXF8_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\MUXF8_L.vhd
COMP96 Compile Entity "MUXF8_L"
COMP96 Compile Architecture "MUXF8_L_V" of Entity "MUXF8_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND2.vhd
COMP96 Compile Entity "NAND2"
COMP96 Compile Architecture "NAND2_V" of Entity "NAND2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND2B1.vhd
COMP96 Compile Entity "NAND2B1"
COMP96 Compile Architecture "NAND2B1_V" of Entity "NAND2B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND2B2.vhd
COMP96 Compile Entity "NAND2B2"
COMP96 Compile Architecture "NAND2B2_V" of Entity "NAND2B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND3.vhd
COMP96 Compile Entity "NAND3"
COMP96 Compile Architecture "NAND3_V" of Entity "NAND3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND3B1.vhd
COMP96 Compile Entity "NAND3B1"
COMP96 Compile Architecture "NAND3B1_V" of Entity "NAND3B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND3B2.vhd
COMP96 Compile Entity "NAND3B2"
COMP96 Compile Architecture "NAND3B2_V" of Entity "NAND3B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND3B3.vhd
COMP96 Compile Entity "NAND3B3"
COMP96 Compile Architecture "NAND3B3_V" of Entity "NAND3B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND4.vhd
COMP96 Compile Entity "NAND4"
COMP96 Compile Architecture "NAND4_V" of Entity "NAND4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND4B1.vhd
COMP96 Compile Entity "NAND4B1"
COMP96 Compile Architecture "NAND4B1_V" of Entity "NAND4B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND4B2.vhd
COMP96 Compile Entity "NAND4B2"
COMP96 Compile Architecture "NAND4B2_V" of Entity "NAND4B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND4B3.vhd
COMP96 Compile Entity "NAND4B3"
COMP96 Compile Architecture "NAND4B3_V" of Entity "NAND4B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND4B4.vhd
COMP96 Compile Entity "NAND4B4"
COMP96 Compile Architecture "NAND4B4_V" of Entity "NAND4B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND5.vhd
COMP96 Compile Entity "NAND5"
COMP96 Compile Architecture "NAND5_V" of Entity "NAND5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND5B1.vhd
COMP96 Compile Entity "NAND5B1"
COMP96 Compile Architecture "NAND5B1_V" of Entity "NAND5B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND5B2.vhd
COMP96 Compile Entity "NAND5B2"
COMP96 Compile Architecture "NAND5B2_V" of Entity "NAND5B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND5B3.vhd
COMP96 Compile Entity "NAND5B3"
COMP96 Compile Architecture "NAND5B3_V" of Entity "NAND5B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND5B4.vhd
COMP96 Compile Entity "NAND5B4"
COMP96 Compile Architecture "NAND5B4_V" of Entity "NAND5B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NAND5B5.vhd
COMP96 Compile Entity "NAND5B5"
COMP96 Compile Architecture "NAND5B5_V" of Entity "NAND5B5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR2.vhd
COMP96 Compile Entity "NOR2"
COMP96 Compile Architecture "NOR2_V" of Entity "NOR2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR2B1.vhd
COMP96 Compile Entity "NOR2B1"
COMP96 Compile Architecture "NOR2B1_V" of Entity "NOR2B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR2B2.vhd
COMP96 Compile Entity "NOR2B2"
COMP96 Compile Architecture "NOR2B2_V" of Entity "NOR2B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR3.vhd
COMP96 Compile Entity "NOR3"
COMP96 Compile Architecture "NOR3_V" of Entity "NOR3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR3B1.vhd
COMP96 Compile Entity "NOR3B1"
COMP96 Compile Architecture "NOR3B1_V" of Entity "NOR3B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR3B2.vhd
COMP96 Compile Entity "NOR3B2"
COMP96 Compile Architecture "NOR3B2_V" of Entity "NOR3B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR3B3.vhd
COMP96 Compile Entity "NOR3B3"
COMP96 Compile Architecture "NOR3B3_V" of Entity "NOR3B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR4.vhd
COMP96 Compile Entity "NOR4"
COMP96 Compile Architecture "NOR4_V" of Entity "NOR4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR4B1.vhd
COMP96 Compile Entity "NOR4B1"
COMP96 Compile Architecture "NOR4B1_V" of Entity "NOR4B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR4B2.vhd
COMP96 Compile Entity "NOR4B2"
COMP96 Compile Architecture "NOR4B2_V" of Entity "NOR4B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR4B3.vhd
COMP96 Compile Entity "NOR4B3"
COMP96 Compile Architecture "NOR4B3_V" of Entity "NOR4B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR4B4.vhd
COMP96 Compile Entity "NOR4B4"
COMP96 Compile Architecture "NOR4B4_V" of Entity "NOR4B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR5.vhd
COMP96 Compile Entity "NOR5"
COMP96 Compile Architecture "NOR5_V" of Entity "NOR5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR5B1.vhd
COMP96 Compile Entity "NOR5B1"
COMP96 Compile Architecture "NOR5B1_V" of Entity "NOR5B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR5B2.vhd
COMP96 Compile Entity "NOR5B2"
COMP96 Compile Architecture "NOR5B2_V" of Entity "NOR5B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR5B3.vhd
COMP96 Compile Entity "NOR5B3"
COMP96 Compile Architecture "NOR5B3_V" of Entity "NOR5B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR5B4.vhd
COMP96 Compile Entity "NOR5B4"
COMP96 Compile Architecture "NOR5B4_V" of Entity "NOR5B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\NOR5B5.vhd
COMP96 Compile Entity "NOR5B5"
COMP96 Compile Architecture "NOR5B5_V" of Entity "NOR5B5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_BLVDS_25.vhd
COMP96 Compile Entity "OBUFDS_BLVDS_25"
COMP96 Compile Architecture "OBUFDS_BLVDS_25_V" of Entity "OBUFDS_BLVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_LDT_25.vhd
COMP96 Compile Entity "OBUFDS_LDT_25"
COMP96 Compile Architecture "OBUFDS_LDT_25_V" of Entity "OBUFDS_LDT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_LVDSEXT_25.vhd
COMP96 Compile Entity "OBUFDS_LVDSEXT_25"
COMP96 Compile Architecture "OBUFDS_LVDSEXT_25_V" of Entity "OBUFDS_LVDSEXT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_LVDSEXT_33.vhd
COMP96 Compile Entity "OBUFDS_LVDSEXT_33"
COMP96 Compile Architecture "OBUFDS_LVDSEXT_33_V" of Entity "OBUFDS_LVDSEXT_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_LVDS_25.vhd
COMP96 Compile Entity "OBUFDS_LVDS_25"
COMP96 Compile Architecture "OBUFDS_LVDS_25_V" of Entity "OBUFDS_LVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_LVDS_33.vhd
COMP96 Compile Entity "OBUFDS_LVDS_33"
COMP96 Compile Architecture "OBUFDS_LVDS_33_V" of Entity "OBUFDS_LVDS_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_LVPECL_25.vhd
COMP96 Compile Entity "OBUFDS_LVPECL_25"
COMP96 Compile Architecture "OBUFDS_LVPECL_25_V" of Entity "OBUFDS_LVPECL_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_LVPECL_33.vhd
COMP96 Compile Entity "OBUFDS_LVPECL_33"
COMP96 Compile Architecture "OBUFDS_LVPECL_33_V" of Entity "OBUFDS_LVPECL_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFDS_ULVDS_25.vhd
COMP96 Compile Entity "OBUFDS_ULVDS_25"
COMP96 Compile Architecture "OBUFDS_ULVDS_25_V" of Entity "OBUFDS_ULVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_BLVDS_25.vhd
COMP96 Compile Entity "OBUFTDS_BLVDS_25"
COMP96 Compile Architecture "OBUFTDS_BLVDS_25_V" of Entity "OBUFTDS_BLVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_LDT_25.vhd
COMP96 Compile Entity "OBUFTDS_LDT_25"
COMP96 Compile Architecture "OBUFTDS_LDT_25_V" of Entity "OBUFTDS_LDT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_LVDSEXT_25.vhd
COMP96 Compile Entity "OBUFTDS_LVDSEXT_25"
COMP96 Compile Architecture "OBUFTDS_LVDSEXT_25_V" of Entity "OBUFTDS_LVDSEXT_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_LVDSEXT_33.vhd
COMP96 Compile Entity "OBUFTDS_LVDSEXT_33"
COMP96 Compile Architecture "OBUFTDS_LVDSEXT_33_V" of Entity "OBUFTDS_LVDSEXT_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_LVDS_25.vhd
COMP96 Compile Entity "OBUFTDS_LVDS_25"
COMP96 Compile Architecture "OBUFTDS_LVDS_25_V" of Entity "OBUFTDS_LVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_LVDS_33.vhd
COMP96 Compile Entity "OBUFTDS_LVDS_33"
COMP96 Compile Architecture "OBUFTDS_LVDS_33_V" of Entity "OBUFTDS_LVDS_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_LVPECL_25.vhd
COMP96 Compile Entity "OBUFTDS_LVPECL_25"
COMP96 Compile Architecture "OBUFTDS_LVPECL_25_V" of Entity "OBUFTDS_LVPECL_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_LVPECL_33.vhd
COMP96 Compile Entity "OBUFTDS_LVPECL_33"
COMP96 Compile Architecture "OBUFTDS_LVPECL_33_V" of Entity "OBUFTDS_LVPECL_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFTDS_ULVDS_25.vhd
COMP96 Compile Entity "OBUFTDS_ULVDS_25"
COMP96 Compile Architecture "OBUFTDS_ULVDS_25_V" of Entity "OBUFTDS_ULVDS_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_AGP.vhd
COMP96 Compile Entity "OBUFT_AGP"
COMP96 Compile Architecture "OBUFT_AGP_V" of Entity "OBUFT_AGP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_CTT.vhd
COMP96 Compile Entity "OBUFT_CTT"
COMP96 Compile Architecture "OBUFT_CTT_V" of Entity "OBUFT_CTT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_F_12.vhd
COMP96 Compile Entity "OBUFT_F_12"
COMP96 Compile Architecture "OBUFT_F_12_V" of Entity "OBUFT_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_F_16.vhd
COMP96 Compile Entity "OBUFT_F_16"
COMP96 Compile Architecture "OBUFT_F_16_V" of Entity "OBUFT_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_F_2.vhd
COMP96 Compile Entity "OBUFT_F_2"
COMP96 Compile Architecture "OBUFT_F_2_V" of Entity "OBUFT_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_F_24.vhd
COMP96 Compile Entity "OBUFT_F_24"
COMP96 Compile Architecture "OBUFT_F_24_V" of Entity "OBUFT_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_F_4.vhd
COMP96 Compile Entity "OBUFT_F_4"
COMP96 Compile Architecture "OBUFT_F_4_V" of Entity "OBUFT_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_F_6.vhd
COMP96 Compile Entity "OBUFT_F_6"
COMP96 Compile Architecture "OBUFT_F_6_V" of Entity "OBUFT_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_F_8.vhd
COMP96 Compile Entity "OBUFT_F_8"
COMP96 Compile Architecture "OBUFT_F_8_V" of Entity "OBUFT_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_GTL.vhd
COMP96 Compile Entity "OBUFT_GTL"
COMP96 Compile Architecture "OBUFT_GTL_V" of Entity "OBUFT_GTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_GTLP.vhd
COMP96 Compile Entity "OBUFT_GTLP"
COMP96 Compile Architecture "OBUFT_GTLP_V" of Entity "OBUFT_GTLP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_GTLP_DCI.vhd
COMP96 Compile Entity "OBUFT_GTLP_DCI"
COMP96 Compile Architecture "OBUFT_GTLP_DCI_V" of Entity "OBUFT_GTLP_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_GTL_DCI.vhd
COMP96 Compile Entity "OBUFT_GTL_DCI"
COMP96 Compile Architecture "OBUFT_GTL_DCI_V" of Entity "OBUFT_GTL_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_I.vhd
COMP96 Compile Entity "OBUFT_HSTL_I"
COMP96 Compile Architecture "OBUFT_HSTL_I_V" of Entity "OBUFT_HSTL_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_II.vhd
COMP96 Compile Entity "OBUFT_HSTL_II"
COMP96 Compile Architecture "OBUFT_HSTL_II_V" of Entity "OBUFT_HSTL_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_III.vhd
COMP96 Compile Entity "OBUFT_HSTL_III"
COMP96 Compile Architecture "OBUFT_HSTL_III_V" of Entity "OBUFT_HSTL_III"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_III_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_III_18"
COMP96 Compile Architecture "OBUFT_HSTL_III_18_V" of Entity "OBUFT_HSTL_III_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_III_DCI.vhd
COMP96 Compile Entity "OBUFT_HSTL_III_DCI"
COMP96 Compile Architecture "OBUFT_HSTL_III_DCI_V" of Entity "OBUFT_HSTL_III_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_III_DCI_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_III_DCI_18"
COMP96 Compile Architecture "OBUFT_HSTL_III_DCI_18_V" of Entity "OBUFT_HSTL_III_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_II_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_II_18"
COMP96 Compile Architecture "OBUFT_HSTL_II_18_V" of Entity "OBUFT_HSTL_II_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_II_DCI.vhd
COMP96 Compile Entity "OBUFT_HSTL_II_DCI"
COMP96 Compile Architecture "OBUFT_HSTL_II_DCI_V" of Entity "OBUFT_HSTL_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_II_DCI_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_II_DCI_18"
COMP96 Compile Architecture "OBUFT_HSTL_II_DCI_18_V" of Entity "OBUFT_HSTL_II_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_IV.vhd
COMP96 Compile Entity "OBUFT_HSTL_IV"
COMP96 Compile Architecture "OBUFT_HSTL_IV_V" of Entity "OBUFT_HSTL_IV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_IV_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_IV_18"
COMP96 Compile Architecture "OBUFT_HSTL_IV_18_V" of Entity "OBUFT_HSTL_IV_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_IV_DCI.vhd
COMP96 Compile Entity "OBUFT_HSTL_IV_DCI"
COMP96 Compile Architecture "OBUFT_HSTL_IV_DCI_V" of Entity "OBUFT_HSTL_IV_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_IV_DCI_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_IV_DCI_18"
COMP96 Compile Architecture "OBUFT_HSTL_IV_DCI_18_V" of Entity "OBUFT_HSTL_IV_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_I_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_I_18"
COMP96 Compile Architecture "OBUFT_HSTL_I_18_V" of Entity "OBUFT_HSTL_I_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_I_DCI.vhd
COMP96 Compile Entity "OBUFT_HSTL_I_DCI"
COMP96 Compile Architecture "OBUFT_HSTL_I_DCI_V" of Entity "OBUFT_HSTL_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_HSTL_I_DCI_18.vhd
COMP96 Compile Entity "OBUFT_HSTL_I_DCI_18"
COMP96 Compile Architecture "OBUFT_HSTL_I_DCI_18_V" of Entity "OBUFT_HSTL_I_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12"
COMP96 Compile Architecture "OBUFT_LVCMOS12_V" of Entity "OBUFT_LVCMOS12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_F_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_F_2"
COMP96 Compile Architecture "OBUFT_LVCMOS12_F_2_V" of Entity "OBUFT_LVCMOS12_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_F_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_F_4"
COMP96 Compile Architecture "OBUFT_LVCMOS12_F_4_V" of Entity "OBUFT_LVCMOS12_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_F_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_F_6"
COMP96 Compile Architecture "OBUFT_LVCMOS12_F_6_V" of Entity "OBUFT_LVCMOS12_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_F_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_F_8"
COMP96 Compile Architecture "OBUFT_LVCMOS12_F_8_V" of Entity "OBUFT_LVCMOS12_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_S_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_S_2"
COMP96 Compile Architecture "OBUFT_LVCMOS12_S_2_V" of Entity "OBUFT_LVCMOS12_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_S_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_S_4"
COMP96 Compile Architecture "OBUFT_LVCMOS12_S_4_V" of Entity "OBUFT_LVCMOS12_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_S_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_S_6"
COMP96 Compile Architecture "OBUFT_LVCMOS12_S_6_V" of Entity "OBUFT_LVCMOS12_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS12_S_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS12_S_8"
COMP96 Compile Architecture "OBUFT_LVCMOS12_S_8_V" of Entity "OBUFT_LVCMOS12_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15"
COMP96 Compile Architecture "OBUFT_LVCMOS15_V" of Entity "OBUFT_LVCMOS15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_F_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_F_12"
COMP96 Compile Architecture "OBUFT_LVCMOS15_F_12_V" of Entity "OBUFT_LVCMOS15_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_F_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_F_16"
COMP96 Compile Architecture "OBUFT_LVCMOS15_F_16_V" of Entity "OBUFT_LVCMOS15_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_F_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_F_2"
COMP96 Compile Architecture "OBUFT_LVCMOS15_F_2_V" of Entity "OBUFT_LVCMOS15_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_F_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_F_4"
COMP96 Compile Architecture "OBUFT_LVCMOS15_F_4_V" of Entity "OBUFT_LVCMOS15_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_F_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_F_6"
COMP96 Compile Architecture "OBUFT_LVCMOS15_F_6_V" of Entity "OBUFT_LVCMOS15_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_F_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_F_8"
COMP96 Compile Architecture "OBUFT_LVCMOS15_F_8_V" of Entity "OBUFT_LVCMOS15_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_S_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_S_12"
COMP96 Compile Architecture "OBUFT_LVCMOS15_S_12_V" of Entity "OBUFT_LVCMOS15_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_S_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_S_16"
COMP96 Compile Architecture "OBUFT_LVCMOS15_S_16_V" of Entity "OBUFT_LVCMOS15_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_S_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_S_2"
COMP96 Compile Architecture "OBUFT_LVCMOS15_S_2_V" of Entity "OBUFT_LVCMOS15_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_S_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_S_4"
COMP96 Compile Architecture "OBUFT_LVCMOS15_S_4_V" of Entity "OBUFT_LVCMOS15_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_S_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_S_6"
COMP96 Compile Architecture "OBUFT_LVCMOS15_S_6_V" of Entity "OBUFT_LVCMOS15_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS15_S_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS15_S_8"
COMP96 Compile Architecture "OBUFT_LVCMOS15_S_8_V" of Entity "OBUFT_LVCMOS15_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18"
COMP96 Compile Architecture "OBUFT_LVCMOS18_V" of Entity "OBUFT_LVCMOS18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_F_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_F_12"
COMP96 Compile Architecture "OBUFT_LVCMOS18_F_12_V" of Entity "OBUFT_LVCMOS18_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_F_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_F_16"
COMP96 Compile Architecture "OBUFT_LVCMOS18_F_16_V" of Entity "OBUFT_LVCMOS18_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_F_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_F_2"
COMP96 Compile Architecture "OBUFT_LVCMOS18_F_2_V" of Entity "OBUFT_LVCMOS18_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_F_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_F_4"
COMP96 Compile Architecture "OBUFT_LVCMOS18_F_4_V" of Entity "OBUFT_LVCMOS18_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_F_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_F_6"
COMP96 Compile Architecture "OBUFT_LVCMOS18_F_6_V" of Entity "OBUFT_LVCMOS18_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_F_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_F_8"
COMP96 Compile Architecture "OBUFT_LVCMOS18_F_8_V" of Entity "OBUFT_LVCMOS18_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_S_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_S_12"
COMP96 Compile Architecture "OBUFT_LVCMOS18_S_12_V" of Entity "OBUFT_LVCMOS18_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_S_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_S_16"
COMP96 Compile Architecture "OBUFT_LVCMOS18_S_16_V" of Entity "OBUFT_LVCMOS18_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_S_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_S_2"
COMP96 Compile Architecture "OBUFT_LVCMOS18_S_2_V" of Entity "OBUFT_LVCMOS18_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_S_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_S_4"
COMP96 Compile Architecture "OBUFT_LVCMOS18_S_4_V" of Entity "OBUFT_LVCMOS18_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_S_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_S_6"
COMP96 Compile Architecture "OBUFT_LVCMOS18_S_6_V" of Entity "OBUFT_LVCMOS18_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS18_S_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS18_S_8"
COMP96 Compile Architecture "OBUFT_LVCMOS18_S_8_V" of Entity "OBUFT_LVCMOS18_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS2"
COMP96 Compile Architecture "OBUFT_LVCMOS2_V" of Entity "OBUFT_LVCMOS2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25"
COMP96 Compile Architecture "OBUFT_LVCMOS25_V" of Entity "OBUFT_LVCMOS25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_F_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_F_12"
COMP96 Compile Architecture "OBUFT_LVCMOS25_F_12_V" of Entity "OBUFT_LVCMOS25_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_F_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_F_16"
COMP96 Compile Architecture "OBUFT_LVCMOS25_F_16_V" of Entity "OBUFT_LVCMOS25_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_F_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_F_2"
COMP96 Compile Architecture "OBUFT_LVCMOS25_F_2_V" of Entity "OBUFT_LVCMOS25_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_F_24.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_F_24"
COMP96 Compile Architecture "OBUFT_LVCMOS25_F_24_V" of Entity "OBUFT_LVCMOS25_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_F_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_F_4"
COMP96 Compile Architecture "OBUFT_LVCMOS25_F_4_V" of Entity "OBUFT_LVCMOS25_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_F_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_F_6"
COMP96 Compile Architecture "OBUFT_LVCMOS25_F_6_V" of Entity "OBUFT_LVCMOS25_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_F_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_F_8"
COMP96 Compile Architecture "OBUFT_LVCMOS25_F_8_V" of Entity "OBUFT_LVCMOS25_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_S_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_S_12"
COMP96 Compile Architecture "OBUFT_LVCMOS25_S_12_V" of Entity "OBUFT_LVCMOS25_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_S_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_S_16"
COMP96 Compile Architecture "OBUFT_LVCMOS25_S_16_V" of Entity "OBUFT_LVCMOS25_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_S_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_S_2"
COMP96 Compile Architecture "OBUFT_LVCMOS25_S_2_V" of Entity "OBUFT_LVCMOS25_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_S_24.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_S_24"
COMP96 Compile Architecture "OBUFT_LVCMOS25_S_24_V" of Entity "OBUFT_LVCMOS25_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_S_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_S_4"
COMP96 Compile Architecture "OBUFT_LVCMOS25_S_4_V" of Entity "OBUFT_LVCMOS25_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_S_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_S_6"
COMP96 Compile Architecture "OBUFT_LVCMOS25_S_6_V" of Entity "OBUFT_LVCMOS25_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS25_S_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS25_S_8"
COMP96 Compile Architecture "OBUFT_LVCMOS25_S_8_V" of Entity "OBUFT_LVCMOS25_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33"
COMP96 Compile Architecture "OBUFT_LVCMOS33_V" of Entity "OBUFT_LVCMOS33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_F_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_F_12"
COMP96 Compile Architecture "OBUFT_LVCMOS33_F_12_V" of Entity "OBUFT_LVCMOS33_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_F_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_F_16"
COMP96 Compile Architecture "OBUFT_LVCMOS33_F_16_V" of Entity "OBUFT_LVCMOS33_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_F_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_F_2"
COMP96 Compile Architecture "OBUFT_LVCMOS33_F_2_V" of Entity "OBUFT_LVCMOS33_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_F_24.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_F_24"
COMP96 Compile Architecture "OBUFT_LVCMOS33_F_24_V" of Entity "OBUFT_LVCMOS33_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_F_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_F_4"
COMP96 Compile Architecture "OBUFT_LVCMOS33_F_4_V" of Entity "OBUFT_LVCMOS33_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_F_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_F_6"
COMP96 Compile Architecture "OBUFT_LVCMOS33_F_6_V" of Entity "OBUFT_LVCMOS33_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_F_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_F_8"
COMP96 Compile Architecture "OBUFT_LVCMOS33_F_8_V" of Entity "OBUFT_LVCMOS33_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_S_12.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_S_12"
COMP96 Compile Architecture "OBUFT_LVCMOS33_S_12_V" of Entity "OBUFT_LVCMOS33_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_S_16.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_S_16"
COMP96 Compile Architecture "OBUFT_LVCMOS33_S_16_V" of Entity "OBUFT_LVCMOS33_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_S_2.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_S_2"
COMP96 Compile Architecture "OBUFT_LVCMOS33_S_2_V" of Entity "OBUFT_LVCMOS33_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_S_24.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_S_24"
COMP96 Compile Architecture "OBUFT_LVCMOS33_S_24_V" of Entity "OBUFT_LVCMOS33_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_S_4.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_S_4"
COMP96 Compile Architecture "OBUFT_LVCMOS33_S_4_V" of Entity "OBUFT_LVCMOS33_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_S_6.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_S_6"
COMP96 Compile Architecture "OBUFT_LVCMOS33_S_6_V" of Entity "OBUFT_LVCMOS33_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVCMOS33_S_8.vhd
COMP96 Compile Entity "OBUFT_LVCMOS33_S_8"
COMP96 Compile Architecture "OBUFT_LVCMOS33_S_8_V" of Entity "OBUFT_LVCMOS33_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_15.vhd
COMP96 Compile Entity "OBUFT_LVDCI_15"
COMP96 Compile Architecture "OBUFT_LVDCI_15_V" of Entity "OBUFT_LVDCI_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_18.vhd
COMP96 Compile Entity "OBUFT_LVDCI_18"
COMP96 Compile Architecture "OBUFT_LVDCI_18_V" of Entity "OBUFT_LVDCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_25.vhd
COMP96 Compile Entity "OBUFT_LVDCI_25"
COMP96 Compile Architecture "OBUFT_LVDCI_25_V" of Entity "OBUFT_LVDCI_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_33.vhd
COMP96 Compile Entity "OBUFT_LVDCI_33"
COMP96 Compile Architecture "OBUFT_LVDCI_33_V" of Entity "OBUFT_LVDCI_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_DV2_15.vhd
COMP96 Compile Entity "OBUFT_LVDCI_DV2_15"
COMP96 Compile Architecture "OBUFT_LVDCI_DV2_15_V" of Entity "OBUFT_LVDCI_DV2_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_DV2_18.vhd
COMP96 Compile Entity "OBUFT_LVDCI_DV2_18"
COMP96 Compile Architecture "OBUFT_LVDCI_DV2_18_V" of Entity "OBUFT_LVDCI_DV2_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_DV2_25.vhd
COMP96 Compile Entity "OBUFT_LVDCI_DV2_25"
COMP96 Compile Architecture "OBUFT_LVDCI_DV2_25_V" of Entity "OBUFT_LVDCI_DV2_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDCI_DV2_33.vhd
COMP96 Compile Entity "OBUFT_LVDCI_DV2_33"
COMP96 Compile Architecture "OBUFT_LVDCI_DV2_33_V" of Entity "OBUFT_LVDCI_DV2_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVDS.vhd
COMP96 Compile Entity "OBUFT_LVDS"
COMP96 Compile Architecture "OBUFT_LVDS_V" of Entity "OBUFT_LVDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVPECL.vhd
COMP96 Compile Entity "OBUFT_LVPECL"
COMP96 Compile Architecture "OBUFT_LVPECL_V" of Entity "OBUFT_LVPECL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL.vhd
COMP96 Compile Entity "OBUFT_LVTTL"
COMP96 Compile Architecture "OBUFT_LVTTL_V" of Entity "OBUFT_LVTTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_F_12.vhd
COMP96 Compile Entity "OBUFT_LVTTL_F_12"
COMP96 Compile Architecture "OBUFT_LVTTL_F_12_V" of Entity "OBUFT_LVTTL_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_F_16.vhd
COMP96 Compile Entity "OBUFT_LVTTL_F_16"
COMP96 Compile Architecture "OBUFT_LVTTL_F_16_V" of Entity "OBUFT_LVTTL_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_F_2.vhd
COMP96 Compile Entity "OBUFT_LVTTL_F_2"
COMP96 Compile Architecture "OBUFT_LVTTL_F_2_V" of Entity "OBUFT_LVTTL_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_F_24.vhd
COMP96 Compile Entity "OBUFT_LVTTL_F_24"
COMP96 Compile Architecture "OBUFT_LVTTL_F_24_V" of Entity "OBUFT_LVTTL_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_F_4.vhd
COMP96 Compile Entity "OBUFT_LVTTL_F_4"
COMP96 Compile Architecture "OBUFT_LVTTL_F_4_V" of Entity "OBUFT_LVTTL_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_F_6.vhd
COMP96 Compile Entity "OBUFT_LVTTL_F_6"
COMP96 Compile Architecture "OBUFT_LVTTL_F_6_V" of Entity "OBUFT_LVTTL_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_F_8.vhd
COMP96 Compile Entity "OBUFT_LVTTL_F_8"
COMP96 Compile Architecture "OBUFT_LVTTL_F_8_V" of Entity "OBUFT_LVTTL_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_S_12.vhd
COMP96 Compile Entity "OBUFT_LVTTL_S_12"
COMP96 Compile Architecture "OBUFT_LVTTL_S_12_V" of Entity "OBUFT_LVTTL_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_S_16.vhd
COMP96 Compile Entity "OBUFT_LVTTL_S_16"
COMP96 Compile Architecture "OBUFT_LVTTL_S_16_V" of Entity "OBUFT_LVTTL_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_S_2.vhd
COMP96 Compile Entity "OBUFT_LVTTL_S_2"
COMP96 Compile Architecture "OBUFT_LVTTL_S_2_V" of Entity "OBUFT_LVTTL_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_S_24.vhd
COMP96 Compile Entity "OBUFT_LVTTL_S_24"
COMP96 Compile Architecture "OBUFT_LVTTL_S_24_V" of Entity "OBUFT_LVTTL_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_S_4.vhd
COMP96 Compile Entity "OBUFT_LVTTL_S_4"
COMP96 Compile Architecture "OBUFT_LVTTL_S_4_V" of Entity "OBUFT_LVTTL_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_S_6.vhd
COMP96 Compile Entity "OBUFT_LVTTL_S_6"
COMP96 Compile Architecture "OBUFT_LVTTL_S_6_V" of Entity "OBUFT_LVTTL_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_LVTTL_S_8.vhd
COMP96 Compile Entity "OBUFT_LVTTL_S_8"
COMP96 Compile Architecture "OBUFT_LVTTL_S_8_V" of Entity "OBUFT_LVTTL_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_PCI33_3.vhd
COMP96 Compile Entity "OBUFT_PCI33_3"
COMP96 Compile Architecture "OBUFT_PCI33_3_V" of Entity "OBUFT_PCI33_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_PCI33_5.vhd
COMP96 Compile Entity "OBUFT_PCI33_5"
COMP96 Compile Architecture "OBUFT_PCI33_5_V" of Entity "OBUFT_PCI33_5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_PCI66_3.vhd
COMP96 Compile Entity "OBUFT_PCI66_3"
COMP96 Compile Architecture "OBUFT_PCI66_3_V" of Entity "OBUFT_PCI66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_PCIX.vhd
COMP96 Compile Entity "OBUFT_PCIX"
COMP96 Compile Architecture "OBUFT_PCIX_V" of Entity "OBUFT_PCIX"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_PCIX66_3.vhd
COMP96 Compile Entity "OBUFT_PCIX66_3"
COMP96 Compile Architecture "OBUFT_PCIX66_3_V" of Entity "OBUFT_PCIX66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL18_I.vhd
COMP96 Compile Entity "OBUFT_SSTL18_I"
COMP96 Compile Architecture "OBUFT_SSTL18_I_V" of Entity "OBUFT_SSTL18_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL18_II.vhd
COMP96 Compile Entity "OBUFT_SSTL18_II"
COMP96 Compile Architecture "OBUFT_SSTL18_II_V" of Entity "OBUFT_SSTL18_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL18_II_DCI.vhd
COMP96 Compile Entity "OBUFT_SSTL18_II_DCI"
COMP96 Compile Architecture "OBUFT_SSTL18_II_DCI_V" of Entity "OBUFT_SSTL18_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL18_I_DCI.vhd
COMP96 Compile Entity "OBUFT_SSTL18_I_DCI"
COMP96 Compile Architecture "OBUFT_SSTL18_I_DCI_V" of Entity "OBUFT_SSTL18_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL2_I.vhd
COMP96 Compile Entity "OBUFT_SSTL2_I"
COMP96 Compile Architecture "OBUFT_SSTL2_I_V" of Entity "OBUFT_SSTL2_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL2_II.vhd
COMP96 Compile Entity "OBUFT_SSTL2_II"
COMP96 Compile Architecture "OBUFT_SSTL2_II_V" of Entity "OBUFT_SSTL2_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL2_II_DCI.vhd
COMP96 Compile Entity "OBUFT_SSTL2_II_DCI"
COMP96 Compile Architecture "OBUFT_SSTL2_II_DCI_V" of Entity "OBUFT_SSTL2_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL2_I_DCI.vhd
COMP96 Compile Entity "OBUFT_SSTL2_I_DCI"
COMP96 Compile Architecture "OBUFT_SSTL2_I_DCI_V" of Entity "OBUFT_SSTL2_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL3_I.vhd
COMP96 Compile Entity "OBUFT_SSTL3_I"
COMP96 Compile Architecture "OBUFT_SSTL3_I_V" of Entity "OBUFT_SSTL3_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL3_II.vhd
COMP96 Compile Entity "OBUFT_SSTL3_II"
COMP96 Compile Architecture "OBUFT_SSTL3_II_V" of Entity "OBUFT_SSTL3_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL3_II_DCI.vhd
COMP96 Compile Entity "OBUFT_SSTL3_II_DCI"
COMP96 Compile Architecture "OBUFT_SSTL3_II_DCI_V" of Entity "OBUFT_SSTL3_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_SSTL3_I_DCI.vhd
COMP96 Compile Entity "OBUFT_SSTL3_I_DCI"
COMP96 Compile Architecture "OBUFT_SSTL3_I_DCI_V" of Entity "OBUFT_SSTL3_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_S_12.vhd
COMP96 Compile Entity "OBUFT_S_12"
COMP96 Compile Architecture "OBUFT_S_12_V" of Entity "OBUFT_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_S_16.vhd
COMP96 Compile Entity "OBUFT_S_16"
COMP96 Compile Architecture "OBUFT_S_16_V" of Entity "OBUFT_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_S_2.vhd
COMP96 Compile Entity "OBUFT_S_2"
COMP96 Compile Architecture "OBUFT_S_2_V" of Entity "OBUFT_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_S_24.vhd
COMP96 Compile Entity "OBUFT_S_24"
COMP96 Compile Architecture "OBUFT_S_24_V" of Entity "OBUFT_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_S_4.vhd
COMP96 Compile Entity "OBUFT_S_4"
COMP96 Compile Architecture "OBUFT_S_4_V" of Entity "OBUFT_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_S_6.vhd
COMP96 Compile Entity "OBUFT_S_6"
COMP96 Compile Architecture "OBUFT_S_6_V" of Entity "OBUFT_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUFT_S_8.vhd
COMP96 Compile Entity "OBUFT_S_8"
COMP96 Compile Architecture "OBUFT_S_8_V" of Entity "OBUFT_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_AGP.vhd
COMP96 Compile Entity "OBUF_AGP"
COMP96 Compile Architecture "OBUF_AGP_V" of Entity "OBUF_AGP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_CTT.vhd
COMP96 Compile Entity "OBUF_CTT"
COMP96 Compile Architecture "OBUF_CTT_V" of Entity "OBUF_CTT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_F_12.vhd
COMP96 Compile Entity "OBUF_F_12"
COMP96 Compile Architecture "OBUF_F_12_V" of Entity "OBUF_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_F_16.vhd
COMP96 Compile Entity "OBUF_F_16"
COMP96 Compile Architecture "OBUF_F_16_V" of Entity "OBUF_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_F_2.vhd
COMP96 Compile Entity "OBUF_F_2"
COMP96 Compile Architecture "OBUF_F_2_V" of Entity "OBUF_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_F_24.vhd
COMP96 Compile Entity "OBUF_F_24"
COMP96 Compile Architecture "OBUF_F_24_V" of Entity "OBUF_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_F_4.vhd
COMP96 Compile Entity "OBUF_F_4"
COMP96 Compile Architecture "OBUF_F_4_V" of Entity "OBUF_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_F_6.vhd
COMP96 Compile Entity "OBUF_F_6"
COMP96 Compile Architecture "OBUF_F_6_V" of Entity "OBUF_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_F_8.vhd
COMP96 Compile Entity "OBUF_F_8"
COMP96 Compile Architecture "OBUF_F_8_V" of Entity "OBUF_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_GTL.vhd
COMP96 Compile Entity "OBUF_GTL"
COMP96 Compile Architecture "OBUF_GTL_V" of Entity "OBUF_GTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_GTLP.vhd
COMP96 Compile Entity "OBUF_GTLP"
COMP96 Compile Architecture "OBUF_GTLP_V" of Entity "OBUF_GTLP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_GTLP_DCI.vhd
COMP96 Compile Entity "OBUF_GTLP_DCI"
COMP96 Compile Architecture "OBUF_GTLP_DCI_V" of Entity "OBUF_GTLP_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_GTL_DCI.vhd
COMP96 Compile Entity "OBUF_GTL_DCI"
COMP96 Compile Architecture "OBUF_GTL_DCI_V" of Entity "OBUF_GTL_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_I.vhd
COMP96 Compile Entity "OBUF_HSTL_I"
COMP96 Compile Architecture "OBUF_HSTL_I_V" of Entity "OBUF_HSTL_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_II.vhd
COMP96 Compile Entity "OBUF_HSTL_II"
COMP96 Compile Architecture "OBUF_HSTL_II_V" of Entity "OBUF_HSTL_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_III.vhd
COMP96 Compile Entity "OBUF_HSTL_III"
COMP96 Compile Architecture "OBUF_HSTL_III_V" of Entity "OBUF_HSTL_III"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_III_18.vhd
COMP96 Compile Entity "OBUF_HSTL_III_18"
COMP96 Compile Architecture "OBUF_HSTL_III_18_V" of Entity "OBUF_HSTL_III_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_III_DCI.vhd
COMP96 Compile Entity "OBUF_HSTL_III_DCI"
COMP96 Compile Architecture "OBUF_HSTL_III_DCI_V" of Entity "OBUF_HSTL_III_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_III_DCI_18.vhd
COMP96 Compile Entity "OBUF_HSTL_III_DCI_18"
COMP96 Compile Architecture "OBUF_HSTL_III_DCI_18_V" of Entity "OBUF_HSTL_III_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_II_18.vhd
COMP96 Compile Entity "OBUF_HSTL_II_18"
COMP96 Compile Architecture "OBUF_HSTL_II_18_V" of Entity "OBUF_HSTL_II_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_II_DCI.vhd
COMP96 Compile Entity "OBUF_HSTL_II_DCI"
COMP96 Compile Architecture "OBUF_HSTL_II_DCI_V" of Entity "OBUF_HSTL_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_II_DCI_18.vhd
COMP96 Compile Entity "OBUF_HSTL_II_DCI_18"
COMP96 Compile Architecture "OBUF_HSTL_II_DCI_18_V" of Entity "OBUF_HSTL_II_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_IV.vhd
COMP96 Compile Entity "OBUF_HSTL_IV"
COMP96 Compile Architecture "OBUF_HSTL_IV_V" of Entity "OBUF_HSTL_IV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_IV_18.vhd
COMP96 Compile Entity "OBUF_HSTL_IV_18"
COMP96 Compile Architecture "OBUF_HSTL_IV_18_V" of Entity "OBUF_HSTL_IV_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_IV_DCI.vhd
COMP96 Compile Entity "OBUF_HSTL_IV_DCI"
COMP96 Compile Architecture "OBUF_HSTL_IV_DCI_V" of Entity "OBUF_HSTL_IV_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_IV_DCI_18.vhd
COMP96 Compile Entity "OBUF_HSTL_IV_DCI_18"
COMP96 Compile Architecture "OBUF_HSTL_IV_DCI_18_V" of Entity "OBUF_HSTL_IV_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_I_18.vhd
COMP96 Compile Entity "OBUF_HSTL_I_18"
COMP96 Compile Architecture "OBUF_HSTL_I_18_V" of Entity "OBUF_HSTL_I_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_I_DCI.vhd
COMP96 Compile Entity "OBUF_HSTL_I_DCI"
COMP96 Compile Architecture "OBUF_HSTL_I_DCI_V" of Entity "OBUF_HSTL_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_HSTL_I_DCI_18.vhd
COMP96 Compile Entity "OBUF_HSTL_I_DCI_18"
COMP96 Compile Architecture "OBUF_HSTL_I_DCI_18_V" of Entity "OBUF_HSTL_I_DCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12.vhd
COMP96 Compile Entity "OBUF_LVCMOS12"
COMP96 Compile Architecture "OBUF_LVCMOS12_V" of Entity "OBUF_LVCMOS12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_F_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_F_2"
COMP96 Compile Architecture "OBUF_LVCMOS12_F_2_V" of Entity "OBUF_LVCMOS12_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_F_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_F_4"
COMP96 Compile Architecture "OBUF_LVCMOS12_F_4_V" of Entity "OBUF_LVCMOS12_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_F_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_F_6"
COMP96 Compile Architecture "OBUF_LVCMOS12_F_6_V" of Entity "OBUF_LVCMOS12_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_F_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_F_8"
COMP96 Compile Architecture "OBUF_LVCMOS12_F_8_V" of Entity "OBUF_LVCMOS12_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_S_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_S_2"
COMP96 Compile Architecture "OBUF_LVCMOS12_S_2_V" of Entity "OBUF_LVCMOS12_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_S_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_S_4"
COMP96 Compile Architecture "OBUF_LVCMOS12_S_4_V" of Entity "OBUF_LVCMOS12_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_S_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_S_6"
COMP96 Compile Architecture "OBUF_LVCMOS12_S_6_V" of Entity "OBUF_LVCMOS12_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS12_S_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS12_S_8"
COMP96 Compile Architecture "OBUF_LVCMOS12_S_8_V" of Entity "OBUF_LVCMOS12_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15.vhd
COMP96 Compile Entity "OBUF_LVCMOS15"
COMP96 Compile Architecture "OBUF_LVCMOS15_V" of Entity "OBUF_LVCMOS15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_F_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_F_12"
COMP96 Compile Architecture "OBUF_LVCMOS15_F_12_V" of Entity "OBUF_LVCMOS15_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_F_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_F_16"
COMP96 Compile Architecture "OBUF_LVCMOS15_F_16_V" of Entity "OBUF_LVCMOS15_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_F_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_F_2"
COMP96 Compile Architecture "OBUF_LVCMOS15_F_2_V" of Entity "OBUF_LVCMOS15_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_F_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_F_4"
COMP96 Compile Architecture "OBUF_LVCMOS15_F_4_V" of Entity "OBUF_LVCMOS15_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_F_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_F_6"
COMP96 Compile Architecture "OBUF_LVCMOS15_F_6_V" of Entity "OBUF_LVCMOS15_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_F_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_F_8"
COMP96 Compile Architecture "OBUF_LVCMOS15_F_8_V" of Entity "OBUF_LVCMOS15_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_S_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_S_12"
COMP96 Compile Architecture "OBUF_LVCMOS15_S_12_V" of Entity "OBUF_LVCMOS15_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_S_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_S_16"
COMP96 Compile Architecture "OBUF_LVCMOS15_S_16_V" of Entity "OBUF_LVCMOS15_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_S_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_S_2"
COMP96 Compile Architecture "OBUF_LVCMOS15_S_2_V" of Entity "OBUF_LVCMOS15_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_S_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_S_4"
COMP96 Compile Architecture "OBUF_LVCMOS15_S_4_V" of Entity "OBUF_LVCMOS15_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_S_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_S_6"
COMP96 Compile Architecture "OBUF_LVCMOS15_S_6_V" of Entity "OBUF_LVCMOS15_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS15_S_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS15_S_8"
COMP96 Compile Architecture "OBUF_LVCMOS15_S_8_V" of Entity "OBUF_LVCMOS15_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18.vhd
COMP96 Compile Entity "OBUF_LVCMOS18"
COMP96 Compile Architecture "OBUF_LVCMOS18_V" of Entity "OBUF_LVCMOS18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_F_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_F_12"
COMP96 Compile Architecture "OBUF_LVCMOS18_F_12_V" of Entity "OBUF_LVCMOS18_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_F_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_F_16"
COMP96 Compile Architecture "OBUF_LVCMOS18_F_16_V" of Entity "OBUF_LVCMOS18_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_F_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_F_2"
COMP96 Compile Architecture "OBUF_LVCMOS18_F_2_V" of Entity "OBUF_LVCMOS18_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_F_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_F_4"
COMP96 Compile Architecture "OBUF_LVCMOS18_F_4_V" of Entity "OBUF_LVCMOS18_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_F_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_F_6"
COMP96 Compile Architecture "OBUF_LVCMOS18_F_6_V" of Entity "OBUF_LVCMOS18_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_F_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_F_8"
COMP96 Compile Architecture "OBUF_LVCMOS18_F_8_V" of Entity "OBUF_LVCMOS18_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_S_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_S_12"
COMP96 Compile Architecture "OBUF_LVCMOS18_S_12_V" of Entity "OBUF_LVCMOS18_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_S_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_S_16"
COMP96 Compile Architecture "OBUF_LVCMOS18_S_16_V" of Entity "OBUF_LVCMOS18_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_S_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_S_2"
COMP96 Compile Architecture "OBUF_LVCMOS18_S_2_V" of Entity "OBUF_LVCMOS18_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_S_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_S_4"
COMP96 Compile Architecture "OBUF_LVCMOS18_S_4_V" of Entity "OBUF_LVCMOS18_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_S_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_S_6"
COMP96 Compile Architecture "OBUF_LVCMOS18_S_6_V" of Entity "OBUF_LVCMOS18_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS18_S_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS18_S_8"
COMP96 Compile Architecture "OBUF_LVCMOS18_S_8_V" of Entity "OBUF_LVCMOS18_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS2.vhd
COMP96 Compile Entity "OBUF_LVCMOS2"
COMP96 Compile Architecture "OBUF_LVCMOS2_V" of Entity "OBUF_LVCMOS2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25.vhd
COMP96 Compile Entity "OBUF_LVCMOS25"
COMP96 Compile Architecture "OBUF_LVCMOS25_V" of Entity "OBUF_LVCMOS25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_F_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_F_12"
COMP96 Compile Architecture "OBUF_LVCMOS25_F_12_V" of Entity "OBUF_LVCMOS25_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_F_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_F_16"
COMP96 Compile Architecture "OBUF_LVCMOS25_F_16_V" of Entity "OBUF_LVCMOS25_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_F_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_F_2"
COMP96 Compile Architecture "OBUF_LVCMOS25_F_2_V" of Entity "OBUF_LVCMOS25_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_F_24.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_F_24"
COMP96 Compile Architecture "OBUF_LVCMOS25_F_24_V" of Entity "OBUF_LVCMOS25_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_F_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_F_4"
COMP96 Compile Architecture "OBUF_LVCMOS25_F_4_V" of Entity "OBUF_LVCMOS25_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_F_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_F_6"
COMP96 Compile Architecture "OBUF_LVCMOS25_F_6_V" of Entity "OBUF_LVCMOS25_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_F_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_F_8"
COMP96 Compile Architecture "OBUF_LVCMOS25_F_8_V" of Entity "OBUF_LVCMOS25_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_S_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_S_12"
COMP96 Compile Architecture "OBUF_LVCMOS25_S_12_V" of Entity "OBUF_LVCMOS25_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_S_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_S_16"
COMP96 Compile Architecture "OBUF_LVCMOS25_S_16_V" of Entity "OBUF_LVCMOS25_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_S_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_S_2"
COMP96 Compile Architecture "OBUF_LVCMOS25_S_2_V" of Entity "OBUF_LVCMOS25_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_S_24.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_S_24"
COMP96 Compile Architecture "OBUF_LVCMOS25_S_24_V" of Entity "OBUF_LVCMOS25_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_S_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_S_4"
COMP96 Compile Architecture "OBUF_LVCMOS25_S_4_V" of Entity "OBUF_LVCMOS25_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_S_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_S_6"
COMP96 Compile Architecture "OBUF_LVCMOS25_S_6_V" of Entity "OBUF_LVCMOS25_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS25_S_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS25_S_8"
COMP96 Compile Architecture "OBUF_LVCMOS25_S_8_V" of Entity "OBUF_LVCMOS25_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33.vhd
COMP96 Compile Entity "OBUF_LVCMOS33"
COMP96 Compile Architecture "OBUF_LVCMOS33_V" of Entity "OBUF_LVCMOS33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_F_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_F_12"
COMP96 Compile Architecture "OBUF_LVCMOS33_F_12_V" of Entity "OBUF_LVCMOS33_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_F_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_F_16"
COMP96 Compile Architecture "OBUF_LVCMOS33_F_16_V" of Entity "OBUF_LVCMOS33_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_F_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_F_2"
COMP96 Compile Architecture "OBUF_LVCMOS33_F_2_V" of Entity "OBUF_LVCMOS33_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_F_24.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_F_24"
COMP96 Compile Architecture "OBUF_LVCMOS33_F_24_V" of Entity "OBUF_LVCMOS33_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_F_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_F_4"
COMP96 Compile Architecture "OBUF_LVCMOS33_F_4_V" of Entity "OBUF_LVCMOS33_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_F_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_F_6"
COMP96 Compile Architecture "OBUF_LVCMOS33_F_6_V" of Entity "OBUF_LVCMOS33_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_F_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_F_8"
COMP96 Compile Architecture "OBUF_LVCMOS33_F_8_V" of Entity "OBUF_LVCMOS33_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_S_12.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_S_12"
COMP96 Compile Architecture "OBUF_LVCMOS33_S_12_V" of Entity "OBUF_LVCMOS33_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_S_16.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_S_16"
COMP96 Compile Architecture "OBUF_LVCMOS33_S_16_V" of Entity "OBUF_LVCMOS33_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_S_2.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_S_2"
COMP96 Compile Architecture "OBUF_LVCMOS33_S_2_V" of Entity "OBUF_LVCMOS33_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_S_24.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_S_24"
COMP96 Compile Architecture "OBUF_LVCMOS33_S_24_V" of Entity "OBUF_LVCMOS33_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_S_4.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_S_4"
COMP96 Compile Architecture "OBUF_LVCMOS33_S_4_V" of Entity "OBUF_LVCMOS33_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_S_6.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_S_6"
COMP96 Compile Architecture "OBUF_LVCMOS33_S_6_V" of Entity "OBUF_LVCMOS33_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVCMOS33_S_8.vhd
COMP96 Compile Entity "OBUF_LVCMOS33_S_8"
COMP96 Compile Architecture "OBUF_LVCMOS33_S_8_V" of Entity "OBUF_LVCMOS33_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_15.vhd
COMP96 Compile Entity "OBUF_LVDCI_15"
COMP96 Compile Architecture "OBUF_LVDCI_15_V" of Entity "OBUF_LVDCI_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_18.vhd
COMP96 Compile Entity "OBUF_LVDCI_18"
COMP96 Compile Architecture "OBUF_LVDCI_18_V" of Entity "OBUF_LVDCI_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_25.vhd
COMP96 Compile Entity "OBUF_LVDCI_25"
COMP96 Compile Architecture "OBUF_LVDCI_25_V" of Entity "OBUF_LVDCI_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_33.vhd
COMP96 Compile Entity "OBUF_LVDCI_33"
COMP96 Compile Architecture "OBUF_LVDCI_33_V" of Entity "OBUF_LVDCI_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_DV2_15.vhd
COMP96 Compile Entity "OBUF_LVDCI_DV2_15"
COMP96 Compile Architecture "OBUF_LVDCI_DV2_15_V" of Entity "OBUF_LVDCI_DV2_15"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_DV2_18.vhd
COMP96 Compile Entity "OBUF_LVDCI_DV2_18"
COMP96 Compile Architecture "OBUF_LVDCI_DV2_18_V" of Entity "OBUF_LVDCI_DV2_18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_DV2_25.vhd
COMP96 Compile Entity "OBUF_LVDCI_DV2_25"
COMP96 Compile Architecture "OBUF_LVDCI_DV2_25_V" of Entity "OBUF_LVDCI_DV2_25"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDCI_DV2_33.vhd
COMP96 Compile Entity "OBUF_LVDCI_DV2_33"
COMP96 Compile Architecture "OBUF_LVDCI_DV2_33_V" of Entity "OBUF_LVDCI_DV2_33"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVDS.vhd
COMP96 Compile Entity "OBUF_LVDS"
COMP96 Compile Architecture "OBUF_LVDS_V" of Entity "OBUF_LVDS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVPECL.vhd
COMP96 Compile Entity "OBUF_LVPECL"
COMP96 Compile Architecture "OBUF_LVPECL_V" of Entity "OBUF_LVPECL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL.vhd
COMP96 Compile Entity "OBUF_LVTTL"
COMP96 Compile Architecture "OBUF_LVTTL_V" of Entity "OBUF_LVTTL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_F_12.vhd
COMP96 Compile Entity "OBUF_LVTTL_F_12"
COMP96 Compile Architecture "OBUF_LVTTL_F_12_V" of Entity "OBUF_LVTTL_F_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_F_16.vhd
COMP96 Compile Entity "OBUF_LVTTL_F_16"
COMP96 Compile Architecture "OBUF_LVTTL_F_16_V" of Entity "OBUF_LVTTL_F_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_F_2.vhd
COMP96 Compile Entity "OBUF_LVTTL_F_2"
COMP96 Compile Architecture "OBUF_LVTTL_F_2_V" of Entity "OBUF_LVTTL_F_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_F_24.vhd
COMP96 Compile Entity "OBUF_LVTTL_F_24"
COMP96 Compile Architecture "OBUF_LVTTL_F_24_V" of Entity "OBUF_LVTTL_F_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_F_4.vhd
COMP96 Compile Entity "OBUF_LVTTL_F_4"
COMP96 Compile Architecture "OBUF_LVTTL_F_4_V" of Entity "OBUF_LVTTL_F_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_F_6.vhd
COMP96 Compile Entity "OBUF_LVTTL_F_6"
COMP96 Compile Architecture "OBUF_LVTTL_F_6_V" of Entity "OBUF_LVTTL_F_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_F_8.vhd
COMP96 Compile Entity "OBUF_LVTTL_F_8"
COMP96 Compile Architecture "OBUF_LVTTL_F_8_V" of Entity "OBUF_LVTTL_F_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_S_12.vhd
COMP96 Compile Entity "OBUF_LVTTL_S_12"
COMP96 Compile Architecture "OBUF_LVTTL_S_12_V" of Entity "OBUF_LVTTL_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_S_16.vhd
COMP96 Compile Entity "OBUF_LVTTL_S_16"
COMP96 Compile Architecture "OBUF_LVTTL_S_16_V" of Entity "OBUF_LVTTL_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_S_2.vhd
COMP96 Compile Entity "OBUF_LVTTL_S_2"
COMP96 Compile Architecture "OBUF_LVTTL_S_2_V" of Entity "OBUF_LVTTL_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_S_24.vhd
COMP96 Compile Entity "OBUF_LVTTL_S_24"
COMP96 Compile Architecture "OBUF_LVTTL_S_24_V" of Entity "OBUF_LVTTL_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_S_4.vhd
COMP96 Compile Entity "OBUF_LVTTL_S_4"
COMP96 Compile Architecture "OBUF_LVTTL_S_4_V" of Entity "OBUF_LVTTL_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_S_6.vhd
COMP96 Compile Entity "OBUF_LVTTL_S_6"
COMP96 Compile Architecture "OBUF_LVTTL_S_6_V" of Entity "OBUF_LVTTL_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_LVTTL_S_8.vhd
COMP96 Compile Entity "OBUF_LVTTL_S_8"
COMP96 Compile Architecture "OBUF_LVTTL_S_8_V" of Entity "OBUF_LVTTL_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_PCI33_3.vhd
COMP96 Compile Entity "OBUF_PCI33_3"
COMP96 Compile Architecture "OBUF_PCI33_3_V" of Entity "OBUF_PCI33_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_PCI33_5.vhd
COMP96 Compile Entity "OBUF_PCI33_5"
COMP96 Compile Architecture "OBUF_PCI33_5_V" of Entity "OBUF_PCI33_5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_PCI66_3.vhd
COMP96 Compile Entity "OBUF_PCI66_3"
COMP96 Compile Architecture "OBUF_PCI66_3_V" of Entity "OBUF_PCI66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_PCIX.vhd
COMP96 Compile Entity "OBUF_PCIX"
COMP96 Compile Architecture "OBUF_PCIX_V" of Entity "OBUF_PCIX"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_PCIX66_3.vhd
COMP96 Compile Entity "OBUF_PCIX66_3"
COMP96 Compile Architecture "OBUF_PCIX66_3_V" of Entity "OBUF_PCIX66_3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL18_I.vhd
COMP96 Compile Entity "OBUF_SSTL18_I"
COMP96 Compile Architecture "OBUF_SSTL18_I_V" of Entity "OBUF_SSTL18_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL18_II.vhd
COMP96 Compile Entity "OBUF_SSTL18_II"
COMP96 Compile Architecture "OBUF_SSTL18_II_V" of Entity "OBUF_SSTL18_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL18_II_DCI.vhd
COMP96 Compile Entity "OBUF_SSTL18_II_DCI"
COMP96 Compile Architecture "OBUF_SSTL18_II_DCI_V" of Entity "OBUF_SSTL18_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL18_I_DCI.vhd
COMP96 Compile Entity "OBUF_SSTL18_I_DCI"
COMP96 Compile Architecture "OBUF_SSTL18_I_DCI_V" of Entity "OBUF_SSTL18_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL2_I.vhd
COMP96 Compile Entity "OBUF_SSTL2_I"
COMP96 Compile Architecture "OBUF_SSTL2_I_V" of Entity "OBUF_SSTL2_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL2_II.vhd
COMP96 Compile Entity "OBUF_SSTL2_II"
COMP96 Compile Architecture "OBUF_SSTL2_II_V" of Entity "OBUF_SSTL2_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL2_II_DCI.vhd
COMP96 Compile Entity "OBUF_SSTL2_II_DCI"
COMP96 Compile Architecture "OBUF_SSTL2_II_DCI_V" of Entity "OBUF_SSTL2_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL2_I_DCI.vhd
COMP96 Compile Entity "OBUF_SSTL2_I_DCI"
COMP96 Compile Architecture "OBUF_SSTL2_I_DCI_V" of Entity "OBUF_SSTL2_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL3_I.vhd
COMP96 Compile Entity "OBUF_SSTL3_I"
COMP96 Compile Architecture "OBUF_SSTL3_I_V" of Entity "OBUF_SSTL3_I"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL3_II.vhd
COMP96 Compile Entity "OBUF_SSTL3_II"
COMP96 Compile Architecture "OBUF_SSTL3_II_V" of Entity "OBUF_SSTL3_II"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL3_II_DCI.vhd
COMP96 Compile Entity "OBUF_SSTL3_II_DCI"
COMP96 Compile Architecture "OBUF_SSTL3_II_DCI_V" of Entity "OBUF_SSTL3_II_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_SSTL3_I_DCI.vhd
COMP96 Compile Entity "OBUF_SSTL3_I_DCI"
COMP96 Compile Architecture "OBUF_SSTL3_I_DCI_V" of Entity "OBUF_SSTL3_I_DCI"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_S_12.vhd
COMP96 Compile Entity "OBUF_S_12"
COMP96 Compile Architecture "OBUF_S_12_V" of Entity "OBUF_S_12"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_S_16.vhd
COMP96 Compile Entity "OBUF_S_16"
COMP96 Compile Architecture "OBUF_S_16_V" of Entity "OBUF_S_16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_S_2.vhd
COMP96 Compile Entity "OBUF_S_2"
COMP96 Compile Architecture "OBUF_S_2_V" of Entity "OBUF_S_2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_S_24.vhd
COMP96 Compile Entity "OBUF_S_24"
COMP96 Compile Architecture "OBUF_S_24_V" of Entity "OBUF_S_24"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_S_4.vhd
COMP96 Compile Entity "OBUF_S_4"
COMP96 Compile Architecture "OBUF_S_4_V" of Entity "OBUF_S_4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_S_6.vhd
COMP96 Compile Entity "OBUF_S_6"
COMP96 Compile Architecture "OBUF_S_6_V" of Entity "OBUF_S_6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OBUF_S_8.vhd
COMP96 Compile Entity "OBUF_S_8"
COMP96 Compile Architecture "OBUF_S_8_V" of Entity "OBUF_S_8"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ODDR2.vhd
COMP96 Compile Entity "ODDR2"
COMP96 Compile Architecture "ODDR2_V" of Entity "ODDR2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR2.vhd
COMP96 Compile Entity "OR2"
COMP96 Compile Architecture "OR2_V" of Entity "OR2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR2B1.vhd
COMP96 Compile Entity "OR2B1"
COMP96 Compile Architecture "OR2B1_V" of Entity "OR2B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR2B2.vhd
COMP96 Compile Entity "OR2B2"
COMP96 Compile Architecture "OR2B2_V" of Entity "OR2B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR3.vhd
COMP96 Compile Entity "OR3"
COMP96 Compile Architecture "OR3_V" of Entity "OR3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR3B1.vhd
COMP96 Compile Entity "OR3B1"
COMP96 Compile Architecture "OR3B1_V" of Entity "OR3B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR3B2.vhd
COMP96 Compile Entity "OR3B2"
COMP96 Compile Architecture "OR3B2_V" of Entity "OR3B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR3B3.vhd
COMP96 Compile Entity "OR3B3"
COMP96 Compile Architecture "OR3B3_V" of Entity "OR3B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR4.vhd
COMP96 Compile Entity "OR4"
COMP96 Compile Architecture "OR4_V" of Entity "OR4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR4B1.vhd
COMP96 Compile Entity "OR4B1"
COMP96 Compile Architecture "OR4B1_V" of Entity "OR4B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR4B2.vhd
COMP96 Compile Entity "OR4B2"
COMP96 Compile Architecture "OR4B2_V" of Entity "OR4B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR4B3.vhd
COMP96 Compile Entity "OR4B3"
COMP96 Compile Architecture "OR4B3_V" of Entity "OR4B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR4B4.vhd
COMP96 Compile Entity "OR4B4"
COMP96 Compile Architecture "OR4B4_V" of Entity "OR4B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR5.vhd
COMP96 Compile Entity "OR5"
COMP96 Compile Architecture "OR5_V" of Entity "OR5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR5B1.vhd
COMP96 Compile Entity "OR5B1"
COMP96 Compile Architecture "OR5B1_V" of Entity "OR5B1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR5B2.vhd
COMP96 Compile Entity "OR5B2"
COMP96 Compile Architecture "OR5B2_V" of Entity "OR5B2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR5B3.vhd
COMP96 Compile Entity "OR5B3"
COMP96 Compile Architecture "OR5B3_V" of Entity "OR5B3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR5B4.vhd
COMP96 Compile Entity "OR5B4"
COMP96 Compile Architecture "OR5B4_V" of Entity "OR5B4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\OR5B5.vhd
COMP96 Compile Entity "OR5B5"
COMP96 Compile Architecture "OR5B5_V" of Entity "OR5B5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\PLL_ADV.vhd
COMP96 Compile Entity "PLL_ADV"
COMP96 Compile Architecture "PLL_ADV_V" of Entity "PLL_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\PLL_BASE.vhd
COMP96 Compile Entity "PLL_BASE"
COMP96 Compile Architecture "PLL_BASE_V" of Entity "PLL_BASE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM128X1S_1.vhd
COMP96 Compile Entity "RAM128X1S_1"
COMP96 Compile Architecture "RAM128X1S_1_V" of Entity "RAM128X1S_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM16X1D.vhd
COMP96 Compile Entity "RAM16X1D"
COMP96 Compile Architecture "RAM16X1D_V" of Entity "RAM16X1D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM16X1D_1.vhd
COMP96 Compile Entity "RAM16X1D_1"
COMP96 Compile Architecture "RAM16X1D_1_V" of Entity "RAM16X1D_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM16X1S.vhd
COMP96 Compile Entity "RAM16X1S"
COMP96 Compile Architecture "RAM16X1S_V" of Entity "RAM16X1S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM16X1S_1.vhd
COMP96 Compile Entity "RAM16X1S_1"
COMP96 Compile Architecture "RAM16X1S_1_V" of Entity "RAM16X1S_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM16X2S.vhd
COMP96 Compile Entity "RAM16X2S"
COMP96 Compile Architecture "RAM16X2S_V" of Entity "RAM16X2S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM16X4S.vhd
COMP96 Compile Entity "RAM16X4S"
COMP96 Compile Architecture "RAM16X4S_V" of Entity "RAM16X4S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM16X8S.vhd
COMP96 Compile Entity "RAM16X8S"
COMP96 Compile Architecture "RAM16X8S_V" of Entity "RAM16X8S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM32X1D_1.vhd
COMP96 Compile Entity "RAM32X1D_1"
COMP96 Compile Architecture "RAM32X1D_1_V" of Entity "RAM32X1D_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM32X1S_1.vhd
COMP96 Compile Entity "RAM32X1S_1"
COMP96 Compile Architecture "RAM32X1S_1_V" of Entity "RAM32X1S_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM32X2S.vhd
COMP96 Compile Entity "RAM32X2S"
COMP96 Compile Architecture "RAM32X2S_V" of Entity "RAM32X2S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM32X4S.vhd
COMP96 Compile Entity "RAM32X4S"
COMP96 Compile Architecture "RAM32X4S_V" of Entity "RAM32X4S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM32X8S.vhd
COMP96 Compile Entity "RAM32X8S"
COMP96 Compile Architecture "RAM32X8S_V" of Entity "RAM32X8S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM64X1D_1.vhd
COMP96 Compile Entity "RAM64X1D_1"
COMP96 Compile Architecture "RAM64X1D_1_V" of Entity "RAM64X1D_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM64X1S_1.vhd
COMP96 Compile Entity "RAM64X1S_1"
COMP96 Compile Architecture "RAM64X1S_1_V" of Entity "RAM64X1S_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAM64X2S.vhd
COMP96 Compile Entity "RAM64X2S"
COMP96 Compile Architecture "RAM64X2S_V" of Entity "RAM64X2S"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16.vhd
COMP96 Compile Entity "RAMB16"
COMP96 Compile Architecture "RAMB16_V" of Entity "RAMB16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE.vhd
COMP96 Compile Entity "RAMB16BWE"
COMP96 Compile Architecture "RAMB16BWE_V" of Entity "RAMB16BWE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWER.vhd
COMP96 Compile Entity "RAMB16BWER"
COMP96 Compile Architecture "RAMB16BWER_V" of Entity "RAMB16BWER"
COMP96 WARNING COMP96_0048: "This function may complete without return statement." "C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWER.vhd" 191 1
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE_S18.vhd
COMP96 Compile Entity "RAMB16BWE_S18"
COMP96 Compile Architecture "RAMB16BWE_S18_V" of Entity "RAMB16BWE_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE_S18_S18.vhd
COMP96 Compile Entity "RAMB16BWE_S18_S18"
COMP96 Compile Architecture "RAMB16BWE_S18_S18_V" of Entity "RAMB16BWE_S18_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE_S18_S9.vhd
COMP96 Compile Entity "RAMB16BWE_S18_S9"
COMP96 Compile Architecture "RAMB16BWE_S18_S9_V" of Entity "RAMB16BWE_S18_S9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE_S36.vhd
COMP96 Compile Entity "RAMB16BWE_S36"
COMP96 Compile Architecture "RAMB16BWE_S36_V" of Entity "RAMB16BWE_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE_S36_S18.vhd
COMP96 Compile Entity "RAMB16BWE_S36_S18"
COMP96 Compile Architecture "RAMB16BWE_S36_S18_V" of Entity "RAMB16BWE_S36_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE_S36_S36.vhd
COMP96 Compile Entity "RAMB16BWE_S36_S36"
COMP96 Compile Architecture "RAMB16BWE_S36_S36_V" of Entity "RAMB16BWE_S36_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16BWE_S36_S9.vhd
COMP96 Compile Entity "RAMB16BWE_S36_S9"
COMP96 Compile Architecture "RAMB16BWE_S36_S9_V" of Entity "RAMB16BWE_S36_S9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S1.vhd
COMP96 Compile Entity "RAMB16_S1"
COMP96 Compile Architecture "RAMB16_S1_V" of Entity "RAMB16_S1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S18.vhd
COMP96 Compile Entity "RAMB16_S18"
COMP96 Compile Architecture "RAMB16_S18_V" of Entity "RAMB16_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S18_S18.vhd
COMP96 Compile Entity "RAMB16_S18_S18"
COMP96 Compile Architecture "RAMB16_S18_S18_V" of Entity "RAMB16_S18_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S18_S36.vhd
COMP96 Compile Entity "RAMB16_S18_S36"
COMP96 Compile Architecture "RAMB16_S18_S36_V" of Entity "RAMB16_S18_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S1_S1.vhd
COMP96 Compile Entity "RAMB16_S1_S1"
COMP96 Compile Architecture "RAMB16_S1_S1_V" of Entity "RAMB16_S1_S1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S1_S18.vhd
COMP96 Compile Entity "RAMB16_S1_S18"
COMP96 Compile Architecture "RAMB16_S1_S18_V" of Entity "RAMB16_S1_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S1_S2.vhd
COMP96 Compile Entity "RAMB16_S1_S2"
COMP96 Compile Architecture "RAMB16_S1_S2_V" of Entity "RAMB16_S1_S2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S1_S36.vhd
COMP96 Compile Entity "RAMB16_S1_S36"
COMP96 Compile Architecture "RAMB16_S1_S36_V" of Entity "RAMB16_S1_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S1_S4.vhd
COMP96 Compile Entity "RAMB16_S1_S4"
COMP96 Compile Architecture "RAMB16_S1_S4_V" of Entity "RAMB16_S1_S4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S1_S9.vhd
COMP96 Compile Entity "RAMB16_S1_S9"
COMP96 Compile Architecture "RAMB16_S1_S9_V" of Entity "RAMB16_S1_S9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S2.vhd
COMP96 Compile Entity "RAMB16_S2"
COMP96 Compile Architecture "RAMB16_S2_V" of Entity "RAMB16_S2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S2_S18.vhd
COMP96 Compile Entity "RAMB16_S2_S18"
COMP96 Compile Architecture "RAMB16_S2_S18_V" of Entity "RAMB16_S2_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S2_S2.vhd
COMP96 Compile Entity "RAMB16_S2_S2"
COMP96 Compile Architecture "RAMB16_S2_S2_V" of Entity "RAMB16_S2_S2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S2_S36.vhd
COMP96 Compile Entity "RAMB16_S2_S36"
COMP96 Compile Architecture "RAMB16_S2_S36_V" of Entity "RAMB16_S2_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S2_S4.vhd
COMP96 Compile Entity "RAMB16_S2_S4"
COMP96 Compile Architecture "RAMB16_S2_S4_V" of Entity "RAMB16_S2_S4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S2_S9.vhd
COMP96 Compile Entity "RAMB16_S2_S9"
COMP96 Compile Architecture "RAMB16_S2_S9_V" of Entity "RAMB16_S2_S9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S36.vhd
COMP96 Compile Entity "RAMB16_S36"
COMP96 Compile Architecture "RAMB16_S36_V" of Entity "RAMB16_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S36_S36.vhd
COMP96 Compile Entity "RAMB16_S36_S36"
COMP96 Compile Architecture "RAMB16_S36_S36_V" of Entity "RAMB16_S36_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S4.vhd
COMP96 Compile Entity "RAMB16_S4"
COMP96 Compile Architecture "RAMB16_S4_V" of Entity "RAMB16_S4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S4_S18.vhd
COMP96 Compile Entity "RAMB16_S4_S18"
COMP96 Compile Architecture "RAMB16_S4_S18_V" of Entity "RAMB16_S4_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S4_S36.vhd
COMP96 Compile Entity "RAMB16_S4_S36"
COMP96 Compile Architecture "RAMB16_S4_S36_V" of Entity "RAMB16_S4_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S4_S4.vhd
COMP96 Compile Entity "RAMB16_S4_S4"
COMP96 Compile Architecture "RAMB16_S4_S4_V" of Entity "RAMB16_S4_S4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S4_S9.vhd
COMP96 Compile Entity "RAMB16_S4_S9"
COMP96 Compile Architecture "RAMB16_S4_S9_V" of Entity "RAMB16_S4_S9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S9.vhd
COMP96 Compile Entity "RAMB16_S9"
COMP96 Compile Architecture "RAMB16_S9_V" of Entity "RAMB16_S9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S9_S18.vhd
COMP96 Compile Entity "RAMB16_S9_S18"
COMP96 Compile Architecture "RAMB16_S9_S18_V" of Entity "RAMB16_S9_S18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S9_S36.vhd
COMP96 Compile Entity "RAMB16_S9_S36"
COMP96 Compile Architecture "RAMB16_S9_S36_V" of Entity "RAMB16_S9_S36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB16_S9_S9.vhd
COMP96 Compile Entity "RAMB16_S9_S9"
COMP96 Compile Architecture "RAMB16_S9_S9_V" of Entity "RAMB16_S9_S9"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB18.vhd
COMP96 Compile Entity "RAMB18"
COMP96 Compile Architecture "RAMB18_V" of Entity "RAMB18"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB18SDP.vhd
COMP96 Compile Entity "RAMB18SDP"
COMP96 Compile Architecture "RAMB18SDP_V" of Entity "RAMB18SDP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB36.vhd
COMP96 Compile Entity "RAMB36"
COMP96 Compile Architecture "RAMB36_V" of Entity "RAMB36"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB36SDP.vhd
COMP96 Compile Entity "RAMB36SDP"
COMP96 Compile Architecture "RAMB36SDP_V" of Entity "RAMB36SDP"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB8BWER.vhd
COMP96 Compile Entity "RAMB8BWER"
COMP96 Compile Architecture "RAMB8BWER_V" of Entity "RAMB8BWER"
COMP96 WARNING COMP96_0048: "This function may complete without return statement." "C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\RAMB8BWER.vhd" 144 1
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ROM128X1.vhd
COMP96 Compile Entity "ROM128X1"
COMP96 Compile Architecture "ROM128X1_V" of Entity "ROM128X1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ROM16X1.vhd
COMP96 Compile Entity "ROM16X1"
COMP96 Compile Architecture "ROM16X1_V" of Entity "ROM16X1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ROM256X1.vhd
COMP96 Compile Entity "ROM256X1"
COMP96 Compile Architecture "ROM256X1_V" of Entity "ROM256X1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ROM32X1.vhd
COMP96 Compile Entity "ROM32X1"
COMP96 Compile Architecture "ROM32X1_V" of Entity "ROM32X1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\ROM64X1.vhd
COMP96 Compile Entity "ROM64X1"
COMP96 Compile Architecture "ROM64X1_V" of Entity "ROM64X1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SRL16.vhd
COMP96 Compile Entity "SRL16"
COMP96 Compile Architecture "SRL16_V" of Entity "SRL16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SRL16E_1.vhd
COMP96 Compile Entity "SRL16E_1"
COMP96 Compile Architecture "SRL16E_1_V" of Entity "SRL16E_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SRL16_1.vhd
COMP96 Compile Entity "SRL16_1"
COMP96 Compile Architecture "SRL16_1_V" of Entity "SRL16_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SRL32E.vhd
COMP96 Compile Entity "SRL32E"
COMP96 Compile Architecture "SRL32E_V" of Entity "SRL32E"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SRLC16.vhd
COMP96 Compile Entity "SRLC16"
COMP96 Compile Architecture "SRLC16_V" of Entity "SRLC16"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SRLC16E_1.vhd
COMP96 Compile Entity "SRLC16E_1"
COMP96 Compile Architecture "SRLC16E_1_V" of Entity "SRLC16E_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SRLC16_1.vhd
COMP96 Compile Entity "SRLC16_1"
COMP96 Compile Architecture "SRLC16_1_V" of Entity "SRLC16_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\STARTUP_SPARTAN3.vhd
COMP96 Compile Entity "STARTUP_SPARTAN3"
COMP96 Compile Architecture "STARTUP_SPARTAN3_V" of Entity "STARTUP_SPARTAN3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\STARTUP_SPARTAN3A.vhd
COMP96 Compile Entity "STARTUP_SPARTAN3A"
COMP96 Compile Architecture "STARTUP_SPARTAN3A_V" of Entity "STARTUP_SPARTAN3A"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\STARTUP_SPARTAN6.vhd
COMP96 Compile Entity "STARTUP_SPARTAN6"
COMP96 Compile Architecture "STARTUP_SPARTAN6_V" of Entity "STARTUP_SPARTAN6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\STARTUP_VIRTEX4.vhd
COMP96 Compile Entity "STARTUP_VIRTEX4"
COMP96 Compile Architecture "STARTUP_VIRTEX4_V" of Entity "STARTUP_VIRTEX4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\STARTUP_VIRTEX5.vhd
COMP96 Compile Entity "STARTUP_VIRTEX5"
COMP96 Compile Architecture "STARTUP_VIRTEX5_V" of Entity "STARTUP_VIRTEX5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\STARTUP_VIRTEX6.vhd
COMP96 Compile Entity "STARTUP_VIRTEX6"
COMP96 Compile Architecture "STARTUP_VIRTEX6_V" of Entity "STARTUP_VIRTEX6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\SYSMON.vhd
COMP96 Compile Entity "SYSMON"
COMP96 Compile Architecture "SYSMON_V" of Entity "SYSMON"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\TEMAC_SINGLE.vhd
COMP96 Compile Entity "TEMAC_SINGLE"
COMP96 Compile Architecture "TEMAC_SINGLE_V" of Entity "TEMAC_SINGLE"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\USR_ACCESS_VIRTEX4.vhd
COMP96 Compile Entity "USR_ACCESS_VIRTEX4"
COMP96 Compile Architecture "USR_ACCESS_VIRTEX4_V" of Entity "USR_ACCESS_VIRTEX4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\USR_ACCESS_VIRTEX5.vhd
COMP96 Compile Entity "USR_ACCESS_VIRTEX5"
COMP96 Compile Architecture "USR_ACCESS_VIRTEX5_V" of Entity "USR_ACCESS_VIRTEX5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\USR_ACCESS_VIRTEX6.vhd
COMP96 Compile Entity "USR_ACCESS_VIRTEX6"
COMP96 Compile Architecture "USR_ACCESS_VIRTEX6_V" of Entity "USR_ACCESS_VIRTEX6"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XNOR2.vhd
COMP96 Compile Entity "XNOR2"
COMP96 Compile Architecture "XNOR2_V" of Entity "XNOR2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XNOR3.vhd
COMP96 Compile Entity "XNOR3"
COMP96 Compile Architecture "XNOR3_V" of Entity "XNOR3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XNOR4.vhd
COMP96 Compile Entity "XNOR4"
COMP96 Compile Architecture "XNOR4_V" of Entity "XNOR4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XNOR5.vhd
COMP96 Compile Entity "XNOR5"
COMP96 Compile Architecture "XNOR5_V" of Entity "XNOR5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XOR2.vhd
COMP96 Compile Entity "XOR2"
COMP96 Compile Architecture "XOR2_V" of Entity "XOR2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XOR3.vhd
COMP96 Compile Entity "XOR3"
COMP96 Compile Architecture "XOR3_V" of Entity "XOR3"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XOR4.vhd
COMP96 Compile Entity "XOR4"
COMP96 Compile Architecture "XOR4_V" of Entity "XOR4"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XOR5.vhd
COMP96 Compile Entity "XOR5"
COMP96 Compile Architecture "XOR5_V" of Entity "XOR5"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XORCY_D.vhd
COMP96 Compile Entity "XORCY_D"
COMP96 Compile Architecture "XORCY_D_V" of Entity "XORCY_D"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\retarget\XORCY_L.vhd
COMP96 Compile Entity "XORCY_L"
COMP96 Compile Architecture "XORCY_L_V" of Entity "XORCY_L"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\GTHE2_CHANNEL.vhd
COMP96 Compile Entity "GTHE2_CHANNEL"
COMP96 Compile Architecture "GTHE2_CHANNEL_V" of Entity "GTHE2_CHANNEL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\GTHE2_COMMON.vhd
COMP96 Compile Entity "GTHE2_COMMON"
COMP96 Compile Architecture "GTHE2_COMMON_V" of Entity "GTHE2_COMMON"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\GTXE2_CHANNEL.vhd
COMP96 Compile Entity "GTXE2_CHANNEL"
COMP96 Compile Architecture "GTXE2_CHANNEL_V" of Entity "GTXE2_CHANNEL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\GTXE2_COMMON.vhd
COMP96 Compile Entity "GTXE2_COMMON"
COMP96 Compile Architecture "GTXE2_COMMON_V" of Entity "GTXE2_COMMON"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\IN_FIFO.vhd
COMP96 Compile Entity "IN_FIFO"
COMP96 Compile Architecture "IN_FIFO_V" of Entity "IN_FIFO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\ISERDESE2.vhd
COMP96 Compile Entity "ISERDESE2"
COMP96 Compile Architecture "ISERDESE2_V" of Entity "ISERDESE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\OSERDESE2.vhd
COMP96 Compile Entity "OSERDESE2"
COMP96 Compile Architecture "OSERDESE2_V" of Entity "OSERDESE2"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\OUT_FIFO.vhd
COMP96 Compile Entity "OUT_FIFO"
COMP96 Compile Architecture "OUT_FIFO_V" of Entity "OUT_FIFO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\PCIE_2_1.vhd
COMP96 Compile Entity "PCIE_2_1"
COMP96 Compile Architecture "PCIE_2_1_V" of Entity "PCIE_2_1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\PCIE_3_0.vhd
COMP96 Compile Entity "PCIE_3_0"
COMP96 Compile Architecture "PCIE_3_0_V" of Entity "PCIE_3_0"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\PHASER_IN.vhd
COMP96 Compile Entity "PHASER_IN"
COMP96 Compile Architecture "PHASER_IN_V" of Entity "PHASER_IN"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\PHASER_IN_PHY.vhd
COMP96 Compile Entity "PHASER_IN_PHY"
COMP96 Compile Architecture "PHASER_IN_PHY_V" of Entity "PHASER_IN_PHY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\PHASER_OUT.vhd
COMP96 Compile Entity "PHASER_OUT"
COMP96 Compile Architecture "PHASER_OUT_V" of Entity "PHASER_OUT"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\PHASER_OUT_PHY.vhd
COMP96 Compile Entity "PHASER_OUT_PHY"
COMP96 Compile Architecture "PHASER_OUT_PHY_V" of Entity "PHASER_OUT_PHY"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unisims\secureip\PHY_CONTROL.vhd
COMP96 Compile Entity "PHY_CONTROL"
COMP96 Compile Architecture "PHY_CONTROL_V" of Entity "PHY_CONTROL"
COMP96 Compile success 0 Errors 3 Warnings  Analysis time :  311.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:unisim)
==============================================================================

ALIB: Library `unimacro' attached.
unimacro = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unimacro\unimacro.lib
 vhdl library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:unimacro)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\unimacro_VCOMP.vhd
COMP96 Compile Package "VCOMPONENTS"
COMP96 Compile Package Body "VCOMPONENTS"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\ADDMACC_MACRO.vhd
COMP96 Compile Entity "ADDMACC_MACRO"
COMP96 Compile Architecture "addmacc" of Entity "ADDMACC_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\ADDSUB_MACRO.vhd
COMP96 Compile Entity "ADDSUB_MACRO"
COMP96 Compile Architecture "addsub" of Entity "ADDSUB_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\BRAM_SDP_MACRO.vhd
COMP96 Compile Entity "BRAM_SDP_MACRO"
COMP96 Compile Architecture "bram_V" of Entity "BRAM_SDP_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\BRAM_SINGLE_MACRO.vhd
COMP96 Compile Entity "BRAM_SINGLE_MACRO"
COMP96 Compile Architecture "bram_V" of Entity "BRAM_SINGLE_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\BRAM_TDP_MACRO.vhd
COMP96 Compile Entity "BRAM_TDP_MACRO"
COMP96 Compile Architecture "bram_V" of Entity "BRAM_TDP_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\COUNTER_LOAD_MACRO.vhd
COMP96 Compile Entity "COUNTER_LOAD_MACRO"
COMP96 Compile Architecture "counter" of Entity "COUNTER_LOAD_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\COUNTER_TC_MACRO.vhd
COMP96 Compile Entity "COUNTER_TC_MACRO"
COMP96 Compile Architecture "count" of Entity "COUNTER_TC_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\EQ_COMPARE_MACRO.vhd
COMP96 Compile Entity "EQ_COMPARE_MACRO"
COMP96 Compile Architecture "compare" of Entity "EQ_COMPARE_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\FIFO_DUALCLOCK_MACRO.vhd
COMP96 Compile Entity "FIFO_DUALCLOCK_MACRO"
COMP96 Compile Architecture "fifo_V" of Entity "FIFO_DUALCLOCK_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\FIFO_SYNC_MACRO.vhd
COMP96 Compile Entity "FIFO_SYNC_MACRO"
COMP96 Compile Architecture "fifo_V" of Entity "FIFO_SYNC_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\MACC_MACRO.vhd
COMP96 Compile Entity "MACC_MACRO"
COMP96 Compile Architecture "macc" of Entity "MACC_MACRO"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unimacro\MULT_MACRO.vhd
COMP96 Compile Entity "MULT_MACRO"
COMP96 Compile Architecture "mult" of Entity "MULT_MACRO"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  4.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:unimacro)
==============================================================================

[0 error(s), 1 warning(s)]ALIB: Library `unifast' attached.
unifast = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unifast\unifast.lib
 vhdl library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:unifast)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unifast\primitive\DSP48E1.vhd
COMP96 Compile Entity "DSP48E1"
COMP96 Compile Architecture "DSP48E1_V" of Entity "DSP48E1"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unifast\primitive\MMCME2_ADV.vhd
COMP96 Compile Entity "MMCME2_ADV"
COMP96 Compile Architecture "MMCME2_ADV_V" of Entity "MMCME2_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unifast\primitive\PLLE2_ADV.vhd
COMP96 Compile Entity "PLLE2_ADV"
COMP96 Compile Architecture "PLLE2_ADV_V" of Entity "PLLE2_ADV"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unifast\secureip\GTHE2_CHANNEL.vhd
COMP96 Compile Entity "GTHE2_CHANNEL"
COMP96 Compile Architecture "GTHE2_CHANNEL_FAST_V" of Entity "GTHE2_CHANNEL"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\vhdl\src\unifast\secureip\GTXE2_CHANNEL.vhd
COMP96 Compile Entity "GTXE2_CHANNEL"
COMP96 Compile Architecture "GTXE2_CHANNEL_FAST_V" of Entity "GTXE2_CHANNEL"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:unifast)
==============================================================================

[0 error(s), 1 warning(s)]
compile_simlib: 0 error(s), 6 warning(s), 0.45 % complete
ALIB: Library `unisims_ver' attached.
unisims_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unisims_ver\unisims_ver.lib

Compiling verilog library 'unisim'...ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:unisim)
MESSAGE "Pass 1. Scanning modules hierarchy."
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4304  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4305  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4306  25
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4307  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4312  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4313  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4314  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4315  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3023  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3024  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3025  25
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3026  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3031  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3032  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3033  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3034  24
WARNING VCP2515 "Undefined module: SIP_HSADC was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/HSADC.v" 396  3
WARNING VCP2515 "Undefined module: SIP_HSDAC was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/HSDAC.v" 374  3
WARNING VCP2515 "Undefined module: SIP_GTM_DUAL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/GTM_DUAL.sv" 3927  5
FAILURE "Compile failure 16 Errors 3 Warnings  Analysis time: 1[s]."

END_COMPILATION_MESSAGES(active_hdl:verilog:unisim)
==============================================================================

ALIB: Library `unimacro_ver' attached.
unimacro_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unimacro_ver\unimacro_ver.lib
 verilog library 'unimacro'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:unimacro)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: DSP48E1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/ADDMACC_MACRO.v" 234  12
WARNING VCP2515 "Undefined module: DSP48A1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/ADDMACC_MACRO.v" 278  12
WARNING VCP2515 "Undefined module: DSP48E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/ADDSUB_MACRO.v" 186  11
WARNING VCP2515 "Undefined module: RAMB18 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 818  19
WARNING VCP2515 "Undefined module: RAMB18SDP was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 915  18
WARNING VCP2515 "Undefined module: RAMB36 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 1094  17
WARNING VCP2515 "Undefined module: RAMB36SDP was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 1259  18
WARNING VCP2515 "Undefined module: RAMB18E1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 1374  19
WARNING VCP2515 "Undefined module: RAMB36E1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 1906  17
WARNING VCP2515 "Undefined module: RAMB8BWER was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 2576  19
WARNING VCP2515 "Undefined module: RAMB16BWER was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.v" 2760  19
WARNING VCP2515 "Undefined module: FIFO18 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v" 217  21
WARNING VCP2515 "Undefined module: FIFO18_36 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v" 246  21
WARNING VCP2515 "Undefined module: FIFO36 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v" 276  21
WARNING VCP2515 "Undefined module: FIFO36_72 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v" 308  21
WARNING VCP2515 "Undefined module: FIFO18E1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v" 346  21
WARNING VCP2515 "Undefined module: FIFO36E1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v" 420  21
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol REGCCE has not been declared in module BRAM_SINGLE_MACRO in generate block bram9_single_stan_1." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v" 2170  32
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: ADDMACC_MACRO ADDSUB_MACRO BRAM_SDP_MACRO BRAM_SINGLE_MACRO BRAM_TDP_MACRO COUNTER_LOAD_MACRO COUNTER_TC_MACRO EQ_COMPARE_MACRO FIFO_DUALCLOCK_MACRO FIFO_SYNC_MACRO MACC_MACRO MULT_MACRO."
MESSAGE "$root top modules: ADDMACC_MACRO ADDSUB_MACRO BRAM_SDP_MACRO BRAM_SINGLE_MACRO BRAM_TDP_MACRO COUNTER_LOAD_MACRO COUNTER_TC_MACRO EQ_COMPARE_MACRO FIFO_DUALCLOCK_MACRO FIFO_SYNC_MACRO MACC_MACRO MULT_MACRO."
SUCCESS "Compile success 0 Errors 17 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:unimacro)
==============================================================================

[0 error(s), 17 warning(s)]ALIB: Library `unifast_ver' attached.
unifast_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\unifast_ver\unifast_ver.lib
 verilog library 'unifast'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:unifast)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol the_auto_reset_patdet has not been declared in module DSP48E1." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/DSP48E1.v" 1205  35
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkin1_in has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 337  21
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkin2_in has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 338  21
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkfb_in has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 339  20
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkinsel_in has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 340  23
MESSAGE_SP VCP2876 "Implicit net declaration, symbol rst_input_r has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 341  23
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pwrdwn_in has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 342  21
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkinsel_tmp has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 696  27
MESSAGE_SP VCP2876 "Implicit net declaration, symbol init_trig has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 747  22
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkpll_r has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 748  20
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pwrdwn_in1 has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 749  22
MESSAGE_SP VCP2876 "Implicit net declaration, symbol rst_input has not been declared in module MMCME2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 750  22
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkin1_in has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 263  21
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkin2_in has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 264  21
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkfb_in has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 265  20
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkinsel_in has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 266  23
MESSAGE_SP VCP2876 "Implicit net declaration, symbol rst_input_r has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 267  23
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pwrdwn_in has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 268  21
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkinsel_tmp has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 420  27
MESSAGE_SP VCP2876 "Implicit net declaration, symbol init_trig has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 471  22
MESSAGE_SP VCP2876 "Implicit net declaration, symbol clkpll_r has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 472  20
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pwrdwn_in1 has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 473  22
MESSAGE_SP VCP2876 "Implicit net declaration, symbol rst_input has not been declared in module PLLE2_ADV." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 474  22
WARNING VCP2515 "Undefined module: B_GTHE2_CHANNEL_FAST was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/GTHE2_CHANNEL.v" 4282  5
WARNING VCP2515 "Undefined module: B_GTXE2_CHANNEL_FAST was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/GTXE2_CHANNEL.v" 3425  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP7116 "REAL value expected for format specifier %f as parameter $time<time>." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/DSP48E1.v" 1015  256
WARNING VCP7116 "REAL value expected for format specifier %f as parameter fb_delay_max<integer>." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/MMCME2_ADV.v" 1457  169
WARNING VCP7116 "REAL value expected for format specifier %f as parameter fb_delay_max<integer>." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unifast/PLLE2_ADV.v" 1092  168
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: DSP48E1 GTHE2_CHANNEL GTXE2_CHANNEL MMCME2_ADV PLLE2_ADV."
MESSAGE "$root top modules: DSP48E1 GTHE2_CHANNEL GTXE2_CHANNEL MMCME2_ADV PLLE2_ADV."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:unifast)
==============================================================================

[0 error(s), 5 warning(s)]
compile_simlib: 2 error(s), 25 warning(s), 0.67 % complete
ALIB: Library `simprims_ver' attached.
simprims_ver = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\simprims_ver\simprims_ver.lib

Compiling verilog library 'simprim'...ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:simprim)
MESSAGE "Pass 1. Scanning modules hierarchy."
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4304  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4305  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4306  25
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4307  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4312  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4313  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4314  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5.sv" 4315  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3023  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3024  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3025  25
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3026  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3031  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3032  23
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3033  24
ERROR VCP9204 "Packed arrays in unions are not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/URAM288E5_BASE.sv" 3034  24
WARNING VCP2515 "Undefined module: SIP_HSADC was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/HSADC.v" 396  3
WARNING VCP2515 "Undefined module: SIP_HSDAC was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/HSDAC.v" 374  3
WARNING VCP2515 "Undefined module: SIP_GTM_DUAL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/verilog/src/unisims/GTM_DUAL.sv" 3927  5
FAILURE "Compile failure 16 Errors 3 Warnings  Analysis time: 1[s]."

END_COMPILATION_MESSAGES(active_hdl:verilog:simprim)
==============================================================================


compile_simlib: 2 error(s), 3 warning(s), 0.89 % complete
ALIB: Library `xpm' attached.
xpm = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xpm\xpm.lib

Compiling vhdl library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xpm)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xpm\xpm_VCOMP.vhd
COMP96 Compile Package "VCOMPONENTS"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xpm)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 1.12 % complete
ALIB: Library `xpm' attached.
xpm = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xpm\xpm.lib

Compiling verilog library 'xpm'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xpm)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP5010 "Redefinition of the macro XPM_CDC_BHVSIM_ONLY." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 352  34
WARNING VCP5010 "Redefinition of the macro XPM_CDC_BHVSIM_ONLY." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 549  34
WARNING VCP5010 "Redefinition of the macro XPM_CDC_BHVSIM_ONLY." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 777  34
WARNING VCP5010 "Redefinition of the macro XPM_CDC_BHVSIM_ONLY." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 965  34
WARNING VCP5010 "Redefinition of the macro XPM_CDC_BHVSIM_ONLY." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1118  34
WARNING VCP5010 "Redefinition of the macro XPM_CDC_BHVSIM_ONLY." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1233  34
WARNING VCP5010 "Redefinition of the macro XPM_CDC_BHVSIM_ONLY." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1346  34
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: xpm_fifo_sync_inst. Module xpm_fifo_sync has unconnected  port(s) : almost_full, wr_ack, almost_empty, data_valid." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/simulation/xpm_fifo_tb.sv" 253  1
WARNING VCP2958 "Parameter VERSION not found." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/simulation/xpm_fifo_tb.sv" 268  49
WARNING VCP2597 "Some unconnected ports remain at instance: xpm_fifo_async_inst. Module xpm_fifo_async has unconnected  port(s) : almost_full, wr_ack, almost_empty, data_valid." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/simulation/xpm_fifo_tb.sv" 295  1
WARNING VCP2958 "Parameter VERSION not found." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/simulation/xpm_fifo_tb.sv" 312  49
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 237  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 238  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 240  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 241  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 409  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 410  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 412  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 413  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 628  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 629  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 630  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 631  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 632  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 634  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 635  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 636  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 637  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 638  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1010  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1012  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1131  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1133  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1399  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1400  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1402  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1403  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1405  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1406  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1411  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1412  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1414  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1415  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1417  1
WARNING VCP2900 "Conditional expression 1'b0==1'b1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" 1418  1
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/simulation/xpm_fifo_tb.sv" 503  15
WARNING VCP2900 "Conditional expression 1 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" 296  1
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: xpm_cdc_handshake xpm_cdc_pulse xpm_cdc_array_single xpm_cdc_async_rst xpm_cdc_low_latency_handshake xpm_fifo_axis xpm_fifo_axif xpm_fifo_axil xpm_fifo_tb xpm_memory_dpdistram xpm_memory_dprom xpm_memory_sdpram xpm_memory_spram xpm_memory_sprom xpm_memory_tdpram."
MESSAGE "$root top modules: xpm_cdc_handshake xpm_cdc_pulse xpm_cdc_array_single xpm_cdc_async_rst xpm_cdc_low_latency_handshake xpm_fifo_axis xpm_fifo_axif xpm_fifo_axil xpm_fifo_tb xpm_memory_dpdistram xpm_memory_dprom xpm_memory_sdpram xpm_memory_spram xpm_memory_sprom xpm_memory_tdpram."
SUCCESS "Compile success 0 Errors 47 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xpm)
==============================================================================


compile_simlib: 0 error(s), 47 warning(s), 1.34 % complete
ALIB: Library `advanced_io_wizard_phy_v1_0_0' attached.
advanced_io_wizard_phy_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\advanced_io_wizard_phy_v1_0_0\advanced_io_wizard_phy_v1_0_0.lib

Compiling verilog library 'advanced_io_wizard_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:advanced_io_wizard_phy_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol prbs_match has not been declared in module advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_main." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1694  22
WARNING VCP2515 "Undefined module: xpm_cdc_sync_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 225  6
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 240  6
WARNING VCP2515 "Undefined module: XPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1216  15
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1246  11
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1253  11
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1262  11
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1281  11
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1289  25
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1296  33
WARNING VCP2515 "Undefined module: OBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1307  48
WARNING VCP2515 "Undefined module: IBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 1321  54
WARNING VCP2515 "Undefined module: BUFGCE_DIV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 2988  5
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 3471  92
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_C3BCEtc_dwnld was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 3548  7
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_C2BCEtc_dwnld was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 3875  7
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_FstCmp_8b was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 4085  15
WARNING VCP2515 "Undefined module: advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_FstCmp_4b was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 4125  15
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 4294  44
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol fifo_rd_clkb2 has not been declared in module advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_phy_v1_0/hdl/advanced_io_wizard_phy_v1_0_rfs.sv" 2984  22
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: advanced_io_wizard_phy_v1_0_0_sync_cell advanced_io_wizard_phy_v1_0_0_reset_sm advanced_io_wizard_phy_v1_0_0_bank_wrapper advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel."
MESSAGE "$root top modules: advanced_io_wizard_phy_v1_0_0_sync_cell advanced_io_wizard_phy_v1_0_0_reset_sm advanced_io_wizard_phy_v1_0_0_bank_wrapper advanced_io_wizard_phy_v1_0_0_rx_versal_deskew_top advanced_io_wizard_phy_v1_0_0_BitSlipInLogic_Toplevel."
SUCCESS "Compile success 0 Errors 18 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:advanced_io_wizard_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 18 warning(s), 1.56 % complete
ALIB: Library `advanced_io_wizard_v1_0_1' attached.
advanced_io_wizard_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\advanced_io_wizard_v1_0_1\advanced_io_wizard_v1_0_1.lib

Compiling verilog library 'advanced_io_wizard_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:advanced_io_wizard_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: XPLL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_v1_0/hdl/advanced_io_wizard_v1_0_rfs.v" 209  3
WARNING VCP2515 "Undefined module: BUFGCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/advanced_io_wizard_v1_0/hdl/advanced_io_wizard_v1_0_rfs.v" 222  6
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: advanced_io_wizard_v1_0_1_clk_scheme."
MESSAGE "$root top modules: advanced_io_wizard_v1_0_1_clk_scheme."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:advanced_io_wizard_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 1.79 % complete
ALIB: Library `ahblite_axi_bridge_v3_0_15' attached.
ahblite_axi_bridge_v3_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ahblite_axi_bridge_v3_0_15\ahblite_axi_bridge_v3_0_15.lib

Compiling vhdl library 'ahblite_axi_bridge_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:ahblite_axi_bridge_v3_0_15)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\ahblite_axi_bridge_v3_0\hdl\ahblite_axi_bridge_v3_0_vh_rfs.vhd
COMP96 Compile Package "ahblite_axi_bridge_pkg"
COMP96 Compile Package Body "ahblite_axi_bridge_pkg"
COMP96 Compile Entity "counter_f"
COMP96 Compile Architecture "imp" of Entity "counter_f"
COMP96 Compile Entity "time_out"
COMP96 Compile Architecture "RTL" of Entity "time_out"
COMP96 Compile Entity "axi_wchannel"
COMP96 Compile Architecture "RTL" of Entity "axi_wchannel"
COMP96 Compile Entity "axi_rchannel"
COMP96 Compile Architecture "RTL" of Entity "axi_rchannel"
COMP96 Compile Entity "ahb_if"
COMP96 Compile Architecture "RTL" of Entity "ahb_if"
COMP96 Compile Entity "ahb_data_counter"
COMP96 Compile Architecture "RTL" of Entity "ahb_data_counter"
COMP96 Compile Entity "ahblite_axi_control"
COMP96 Compile Architecture "RTL" of Entity "ahblite_axi_control"
COMP96 Compile Entity "ahblite_axi_bridge"
COMP96 Compile Architecture "RTL" of Entity "ahblite_axi_bridge"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:ahblite_axi_bridge_v3_0_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.01 % complete
ALIB: Library `ai_noc' attached.
ai_noc = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ai_noc\ai_noc.lib

Compiling verilog library 'ai_noc'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ai_noc)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: AIE_NOC_S_AXI was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ai_noc_v1_0/hdl/ai_noc_v1_0_rfs.v" 234  9
WARNING VCP2515 "Undefined module: AIE_NOC_M_AXI was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ai_noc_v1_0/hdl/ai_noc_v1_0_rfs.v" 296  7
WARNING VCP2515 "Undefined module: AIE_NOC_S_AXIS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ai_noc_v1_0/hdl/ai_noc_v1_0_rfs.v" 316  9
WARNING VCP2515 "Undefined module: AIE_NOC_M_AXIS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ai_noc_v1_0/hdl/ai_noc_v1_0_rfs.v" 335  9
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: ai_noc_v1_0_0_ai_noc."
MESSAGE "$root top modules: ai_noc_v1_0_0_ai_noc."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ai_noc)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 2.23 % complete
ALIB: Library `ai_pl_trig' attached.
ai_pl_trig = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ai_pl_trig\ai_pl_trig.lib

Compiling verilog library 'ai_pl_trig'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ai_pl_trig)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: AIE_PL_M_EVENTS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ai_pl_trig_v1_0/hdl/ai_pl_trig_v1_0_vl_rfs.v" 68  7
WARNING VCP2515 "Undefined module: AIE_PL_S_EVENTS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ai_pl_trig_v1_0/hdl/ai_pl_trig_v1_0_vl_rfs.v" 79  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: ai_pl_trig_v1_0_0_ai_pl_trig."
MESSAGE "$root top modules: ai_pl_trig_v1_0_0_ai_pl_trig."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ai_pl_trig)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 2.46 % complete
ALIB: Library `ai_pl' attached.
ai_pl = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ai_pl\ai_pl.lib

Compiling verilog library 'ai_pl'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ai_pl)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ai_pl)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 2.68 % complete
ALIB: Library `audio_clock_recovery_v1_0' attached.
audio_clock_recovery_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\audio_clock_recovery_v1_0\audio_clock_recovery_v1_0.lib

Compiling verilog library 'audio_clock_recovery_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:audio_clock_recovery_v1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_pulse was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_clock_recovery_unit_v1_0/hdl/audio_clock_recovery_unit_v1_0_rfs.sv" 828  3
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_clock_recovery_unit_v1_0/hdl/audio_clock_recovery_unit_v1_0_rfs.sv" 842  3
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_clock_recovery_unit_v1_0/hdl/audio_clock_recovery_unit_v1_0_rfs.sv" 1061  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: audio_clock_recovery_v1_0."
MESSAGE "$root top modules: audio_clock_recovery_v1_0."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:audio_clock_recovery_v1_0)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 2.90 % complete
ALIB: Library `audio_tpg_v1_0_0' attached.
audio_tpg_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\audio_tpg_v1_0_0\audio_tpg_v1_0_0.lib

Compiling verilog library 'audio_tpg_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:audio_tpg_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_tpg_v1_0/pat_gen_engine.sv" 1842  5
MESSAGE_SP VCP2113 "Module apg_async_fifo found in current working library."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
MESSAGE "$root top modules: audio_tpg_v1_0_0."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:audio_tpg_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 3.13 % complete
ALIB: Library `av_pat_gen_v1_0_1' attached.
av_pat_gen_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\av_pat_gen_v1_0_1\av_pat_gen_v1_0_1.lib

Compiling verilog library 'av_pat_gen_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:av_pat_gen_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/av_pat_gen_v1_0/hdl/av_pat_gen_v1_0_vl_rfs.sv" 3449  11
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/av_pat_gen_v1_0/hdl/av_pat_gen_v1_0_vl_rfs.sv" 3513  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/av_pat_gen_v1_0/hdl/av_pat_gen_v1_0_vl_rfs.sv, ln 1685)."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: av_pat_gen_v1_0_1."
MESSAGE "$root top modules: av_pat_gen_v1_0_1."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:av_pat_gen_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 3.35 % complete
ALIB: Library `axis_cap_ctrl_v1_0_0' attached.
axis_cap_ctrl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_cap_ctrl_v1_0_0\axis_cap_ctrl_v1_0_0.lib

Compiling verilog library 'axis_cap_ctrl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_cap_ctrl_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_cap_ctrl_v1_0_0_axis_cap_ctrl."
MESSAGE "$root top modules: axis_cap_ctrl_v1_0_0_axis_cap_ctrl."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_cap_ctrl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.57 % complete
ALIB: Library `axis_dbg_stub_v1_0_0' attached.
axis_dbg_stub_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_dbg_stub_v1_0_0\axis_dbg_stub_v1_0_0.lib

Compiling verilog library 'axis_dbg_stub_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_dbg_stub_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_dbg_stub_v1_0_0_axis_dbg_stub."
MESSAGE "$root top modules: axis_dbg_stub_v1_0_0_axis_dbg_stub."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_dbg_stub_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 3.79 % complete
ALIB: Library `axis_dbg_sync_v1_0_0' attached.
axis_dbg_sync_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_dbg_sync_v1_0_0\axis_dbg_sync_v1_0_0.lib

Compiling verilog library 'axis_dbg_sync_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_dbg_sync_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_async_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_dbg_sync_v1_0/hdl/axis_dbg_sync_v1_0_vl_rfs.v" 48  9
WARNING VCP2515 "Undefined module: xpm_cdc_handshake was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_dbg_sync_v1_0/hdl/axis_dbg_sync_v1_0_vl_rfs.v" 87  10
WARNING VCP2515 "Undefined module: xpm_cdc_pulse was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_dbg_sync_v1_0/hdl/axis_dbg_sync_v1_0_vl_rfs.v" 116  10
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_dbg_sync_v1_0/hdl/axis_dbg_sync_v1_0_vl_rfs.v" 138  10
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_dbg_sync_v1_0/hdl/axis_dbg_sync_v1_0_vl_rfs.v" 155  10
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_dbg_sync_v1_0_0_axis_dbg_sync."
MESSAGE "$root top modules: axis_dbg_sync_v1_0_0_axis_dbg_sync."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_dbg_sync_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 4.02 % complete
ALIB: Library `axis_ila_ct_v1_0_0' attached.
axis_ila_ct_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_ct_v1_0_0\axis_ila_ct_v1_0_0.lib

Compiling verilog library 'axis_ila_ct_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_ct_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_ila_ct_v1_0_0_axis_ila_ct."
MESSAGE "$root top modules: axis_ila_ct_v1_0_0_axis_ila_ct."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_ct_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.24 % complete
ALIB: Library `axis_ila_intf_v1_0_0' attached.
axis_ila_intf_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_intf_v1_0_0\axis_ila_intf_v1_0_0.lib

Compiling verilog library 'axis_ila_intf_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_intf_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_async_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 2237  9
WARNING VCP2515 "Undefined module: xpm_cdc_handshake was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 2276  10
WARNING VCP2515 "Undefined module: xpm_cdc_pulse was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 2305  10
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 2327  10
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 2344  10
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: u_done_sync. Module axis_ila_intf_v1_0_0_axis_dbg_sync has unconnected  port(s) : src_in, dest_rst_in, src_rst_in, dest_arst, dest_out." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 1909  1
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP2910 "Conditional expression 1'b1 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 1121  1
WARNING VCP2910 "Conditional expression 1'b1 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 1122  1
WARNING VCP2910 "Conditional expression 1'b1 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_ila_intf_v1_0/hdl/axis_ila_intf_v1_0_rfs.v" 1123  1
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_ila_intf_v1_0_0_axis_ila_intf."
MESSAGE "$root top modules: axis_ila_intf_v1_0_0_axis_ila_intf."
SUCCESS "Compile success 0 Errors 9 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_intf_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 9 warning(s), 4.46 % complete
ALIB: Library `axis_ila_pp_v1_0_0' attached.
axis_ila_pp_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_pp_v1_0_0\axis_ila_pp_v1_0_0.lib

Compiling verilog library 'axis_ila_pp_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_pp_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_ila_pp_v1_0_0_axis_ila_pp."
MESSAGE "$root top modules: axis_ila_pp_v1_0_0_axis_ila_pp."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_pp_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.69 % complete
ALIB: Library `axis_ila_txns_cntr_v1_0_0' attached.
axis_ila_txns_cntr_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_ila_txns_cntr_v1_0_0\axis_ila_txns_cntr_v1_0_0.lib

Compiling verilog library 'axis_ila_txns_cntr_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_txns_cntr_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_ila_txns_cntr_v1_0_0_axis_ila_txns_cntr."
MESSAGE "$root top modules: axis_ila_txns_cntr_v1_0_0_axis_ila_txns_cntr."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_ila_txns_cntr_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 4.91 % complete
ALIB: Library `axis_infrastructure_v1_1_0' attached.
axis_infrastructure_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_infrastructure_v1_1_0\axis_infrastructure_v1_1_0.lib

Compiling verilog library 'axis_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_infrastructure_v1_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: MUXF7 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" 182  15
WARNING VCP2515 "Undefined module: MUXF8 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" 203  15
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" 1204  3
WARNING VCP2515 "Undefined module: xpm_cdc_handshake was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_infrastructure_v1_1/hdl/axis_infrastructure_v1_1_vl_rfs.v" 1318  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_infrastructure_v1_1_0_mux_enc axis_infrastructure_v1_1_0_util_aclken_converter_wrapper axis_infrastructure_v1_1_0_clock_synchronizer axis_infrastructure_v1_1_0_cdc_handshake."
MESSAGE "$root top modules: axis_infrastructure_v1_1_0_mux_enc axis_infrastructure_v1_1_0_util_aclken_converter_wrapper axis_infrastructure_v1_1_0_clock_synchronizer axis_infrastructure_v1_1_0_cdc_handshake."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 5.13 % complete
ALIB: Library `axis_itct_v1_0_0' attached.
axis_itct_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_itct_v1_0_0\axis_itct_v1_0_0.lib

Compiling verilog library 'axis_itct_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_itct_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 7[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_itct_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 5.36 % complete
ALIB: Library `axis_mem_v1_0_0' attached.
axis_mem_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_mem_v1_0_0\axis_mem_v1_0_0.lib

Compiling verilog library 'axis_mem_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_mem_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_memory_sdpram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_mem_v1_0/hdl/axis_mem_v1_0_rfs.v" 437  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_mem_v1_0_0_axis_mem."
MESSAGE "$root top modules: axis_mem_v1_0_0_axis_mem."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_mem_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 5.58 % complete
ALIB: Library `axis_mu_v1_0_0' attached.
axis_mu_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_mu_v1_0_0\axis_mu_v1_0_0.lib

Compiling verilog library 'axis_mu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_mu_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: CARRY4 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_mu_v1_0/hdl/axis_mu_v1_0_rfs.v" 35  5
WARNING VCP2515 "Undefined module: CFGLUT5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_mu_v1_0/hdl/axis_mu_v1_0_rfs.v" 171  13
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol match_allx has not been declared in module axis_mu_v1_0_0_axis_mu in generate block ALLX." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_mu_v1_0/hdl/axis_mu_v1_0_rfs.v" 876  32
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_mu_v1_0_0_axis_mu."
MESSAGE "$root top modules: axis_mu_v1_0_0_axis_mu."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_mu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 5.80 % complete
ALIB: Library `axis_protocol_checker_v2_0_4' attached.
axis_protocol_checker_v2_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_protocol_checker_v2_0_4\axis_protocol_checker_v2_0_4.lib

Compiling verilog library 'axis_protocol_checker_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_protocol_checker_v2_0_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP2814 "Function set_xilinx_tkeep_check should return a value." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_protocol_checker_v2_0/hdl/axis_protocol_checker_v2_0_vl_rfs.v" 940  33
WARNING VCP2814 "Function clr_xilinx_tkeep_check should return a value." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_protocol_checker_v2_0/hdl/axis_protocol_checker_v2_0_vl_rfs.v" 952  33
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_protocol_checker_v2_0_4_top."
MESSAGE "$root top modules: axis_protocol_checker_v2_0_4_top."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_protocol_checker_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 6.03 % complete
ALIB: Library `axi_ahblite_bridge_v3_0_17' attached.
axi_ahblite_bridge_v3_0_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_ahblite_bridge_v3_0_17\axi_ahblite_bridge_v3_0_17.lib

Compiling vhdl library 'axi_ahblite_bridge_v3_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_ahblite_bridge_v3_0_17)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_ahblite_bridge_v3_0\hdl\axi_ahblite_bridge_v3_0_vh_rfs.vhd
COMP96 Compile Entity "counter_f"
COMP96 Compile Architecture "imp" of Entity "counter_f"
COMP96 Compile Entity "time_out"
COMP96 Compile Architecture "RTL" of Entity "time_out"
COMP96 Compile Entity "ahb_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "ahb_skid_buf"
COMP96 Compile Entity "axi_slv_if"
COMP96 Compile Architecture "RTL" of Entity "axi_slv_if"
COMP96 Compile Entity "ahb_mstr_if"
COMP96 Compile Architecture "RTL" of Entity "ahb_mstr_if"
COMP96 Compile Entity "axi_ahblite_bridge"
COMP96 Compile Architecture "RTL" of Entity "axi_ahblite_bridge"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_ahblite_bridge_v3_0_17)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.25 % complete
ALIB: Library `axi_amm_bridge_v1_0_10' attached.
axi_amm_bridge_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_amm_bridge_v1_0_10\axi_amm_bridge_v1_0_10.lib

Compiling verilog library 'axi_amm_bridge_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_amm_bridge_v1_0_10)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_amm_bridge_v1_0/hdl/axi_amm_bridge_v1_0_rfs.v" 853  9
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol rd_fifo_full has not been declared in module axi_amm_bridge_v1_0_10_full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_amm_bridge_v1_0/hdl/axi_amm_bridge_v1_0_rfs.v" 1439  32
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_amm_bridge_v1_0_10_top."
MESSAGE "$root top modules: axi_amm_bridge_v1_0_10_top."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_amm_bridge_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.47 % complete
ALIB: Library `axi_bram_ctrl_v4_1_2' attached.
axi_bram_ctrl_v4_1_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_bram_ctrl_v4_1_2\axi_bram_ctrl_v4_1_2.lib

Compiling vhdl library 'axi_bram_ctrl_v4_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_bram_ctrl_v4_1_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd
COMP96 Compile Entity "SRL_FIFO"
COMP96 Compile Architecture "IMP" of Entity "SRL_FIFO"
COMP96 Compile Package "axi_bram_ctrl_funcs"
COMP96 Compile Package Body "axi_bram_ctrl_funcs"
COMP96 Compile Entity "axi_lite_if"
COMP96 Compile Architecture "IMP" of Entity "axi_lite_if"
COMP96 Compile Entity "checkbit_handler_64"
COMP96 Compile Architecture "IMP" of Entity "checkbit_handler_64"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "Parity". (No entity named "Parity" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd" 1980 0
COMP96 Compile Entity "checkbit_handler"
COMP96 Compile Architecture "IMP" of Entity "checkbit_handler"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "XOR18". (No entity named "XOR18" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd" 3314 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "Parity". (No entity named "Parity" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_1\hdl\axi_bram_ctrl_v4_1_rfs.vhd" 3368 0
COMP96 Compile Entity "Correct_One_Bit_64"
COMP96 Compile Architecture "IMP" of Entity "Correct_One_Bit_64"
COMP96 Compile Entity "Correct_One_Bit"
COMP96 Compile Architecture "IMP" of Entity "Correct_One_Bit"
COMP96 Compile Entity "XOR18"
COMP96 Compile Architecture "IMP" of Entity "XOR18"
COMP96 Compile Entity "Parity"
COMP96 Compile Architecture "IMP" of Entity "Parity"
COMP96 Compile Entity "ecc_gen"
COMP96 Compile Architecture "trans" of Entity "ecc_gen"
COMP96 Compile Entity "lite_ecc_reg"
COMP96 Compile Architecture "implementation" of Entity "lite_ecc_reg"
COMP96 Compile Entity "axi_lite"
COMP96 Compile Architecture "implementation" of Entity "axi_lite"
COMP96 Compile Entity "sng_port_arb"
COMP96 Compile Architecture "implementation" of Entity "sng_port_arb"
COMP96 Compile Entity "ua_narrow"
COMP96 Compile Architecture "implementation" of Entity "ua_narrow"
COMP96 Compile Entity "wrap_brst"
COMP96 Compile Architecture "implementation" of Entity "wrap_brst"
COMP96 Compile Entity "wrap_brst_rd"
COMP96 Compile Architecture "implementation" of Entity "wrap_brst_rd"
COMP96 Compile Entity "rd_chnl"
COMP96 Compile Architecture "implementation" of Entity "rd_chnl"
COMP96 Compile Entity "wr_chnl"
COMP96 Compile Architecture "implementation" of Entity "wr_chnl"
COMP96 Compile Entity "full_axi"
COMP96 Compile Architecture "implementation" of Entity "full_axi"
COMP96 Compile Entity "axi_bram_ctrl_top"
COMP96 Compile Architecture "implementation" of Entity "axi_bram_ctrl_top"
COMP96 Compile Entity "axi_bram_ctrl"
COMP96 Compile Architecture "implementation" of Entity "axi_bram_ctrl"
COMP96 Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_bram_ctrl_v4_1_2)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 6.70 % complete
ALIB: Library `axi_chip2chip_v5_0_7' attached.
axi_chip2chip_v5_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_chip2chip_v5_0_7\axi_chip2chip_v5_0_7.lib

Compiling verilog library 'axi_chip2chip_v5_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_chip2chip_v5_0_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 19 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_chip2chip_v5_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 6.92 % complete
ALIB: Library `axi_dbg_hub' attached.
axi_dbg_hub = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_dbg_hub\axi_dbg_hub.lib

Compiling verilog library 'axi_dbg_hub'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_dbg_hub)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_dbg_hub)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.14 % complete
ALIB: Library `axi_infrastructure_v1_1_0' attached.
axi_infrastructure_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_infrastructure_v1_1_0\axi_infrastructure_v1_1_0.lib

Compiling verilog library 'axi_infrastructure_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_infrastructure_v1_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: SRL16E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_infrastructure_v1_1/hdl/axi_infrastructure_v1_1_vl_rfs.v" 406  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_infrastructure_v1_1_0_axi2vector axi_infrastructure_v1_1_0_axic_srl_fifo axi_infrastructure_v1_1_0_vector2axi."
MESSAGE "$root top modules: axi_infrastructure_v1_1_0_axi2vector axi_infrastructure_v1_1_0_axic_srl_fifo axi_infrastructure_v1_1_0_vector2axi."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_infrastructure_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.37 % complete
ALIB: Library `axi_jtag_v1_0_0' attached.
axi_jtag_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_jtag_v1_0_0\axi_jtag_v1_0_0.lib

Compiling verilog library 'axi_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_jtag_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 7.59 % complete
ALIB: Library `axi_lite_ipif_v3_0_4' attached.
axi_lite_ipif_v3_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_lite_ipif_v3_0_4\axi_lite_ipif_v3_0_4.lib

Compiling vhdl library 'axi_lite_ipif_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_lite_ipif_v3_0_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_lite_ipif_v3_0\hdl\axi_lite_ipif_v3_0_vh_rfs.vhd
COMP96 Compile Package "ipif_pkg"
COMP96 Compile Package Body "ipif_pkg"
COMP96 Compile Entity "pselect_f"
COMP96 Compile Architecture "imp" of Entity "pselect_f"
COMP96 Compile Entity "address_decoder"
COMP96 Compile Architecture "IMP" of Entity "address_decoder"
COMP96 Compile Entity "slave_attachment"
COMP96 Compile Architecture "imp" of Entity "slave_attachment"
COMP96 Compile Entity "axi_lite_ipif"
COMP96 Compile Architecture "imp" of Entity "axi_lite_ipif"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_lite_ipif_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 7.81 % complete
ALIB: Library `axi_pcie3_v3_0_10' attached.
axi_pcie3_v3_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pcie3_v3_0_10\axi_pcie3_v3_0_10.lib

Compiling verilog library 'axi_pcie3_v3_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_pcie3_v3_0_10)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 20 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_pcie3_v3_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.04 % complete
ALIB: Library `axi_perf_mon_v5_0_22' attached.
axi_perf_mon_v5_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_perf_mon_v5_0_22\axi_perf_mon_v5_0_22.lib

Compiling verilog library 'axi_perf_mon_v5_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_perf_mon_v5_0_22)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol FBC_Rd_En has not been declared in module axi_perf_mon_v5_0_22_metric_calc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 5882  19
MESSAGE_SP VCP2876 "Implicit net declaration, symbol FWL_Rd_En has not been declared in module axi_perf_mon_v5_0_22_metric_calc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 5952  19
MESSAGE_SP VCP2876 "Implicit net declaration, symbol FSWI_Rd_En has not been declared in module axi_perf_mon_v5_0_22_metric_calc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 6028  20
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Overflow has not been declared in module axi_perf_mon_v5_0_22_acc_sample_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 20572  24
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Metrics_Cnt_En_Out has not been declared in module axi_perf_mon_v5_0_22_metric_calc_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 22041  31
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 688  5
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 743  5
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 1364  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol fifo_full has not been declared in module axi_perf_mon_v5_0_22_async_stream_fifo." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 1398  53
MESSAGE_SP VCP2876 "Implicit net declaration, symbol wr_rst_busy has not been declared in module axi_perf_mon_v5_0_22_async_stream_fifo." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 1399  53
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Response_Flag has not been declared in module axi_perf_mon_v5_0_22_flags_gen." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 3544  35
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Last_Read_Flag has not been declared in module axi_perf_mon_v5_0_22_flags_gen." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 3560  36
MESSAGE_SP VCP2876 "Implicit net declaration, symbol F1_Empty has not been declared in module axi_perf_mon_v5_0_22_metric_calc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 4828  30
MESSAGE_SP VCP2876 "Implicit net declaration, symbol F2_Empty has not been declared in module axi_perf_mon_v5_0_22_metric_calc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 4853  30
MESSAGE_SP VCP2876 "Implicit net declaration, symbol F3_Empty has not been declared in module axi_perf_mon_v5_0_22_metric_calc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 4982  30
MESSAGE_SP VCP2876 "Implicit net declaration, symbol F4_Empty has not been declared in module axi_perf_mon_v5_0_22_metric_calc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 5020  30
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Global_Clk_Cnt_Ovf_En has not been declared in module axi_perf_mon_v5_0_22_advanced." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 14690  54
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Sample_Metric_Cnt_Ovf_En has not been declared in module axi_perf_mon_v5_0_22_advanced." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 14691  60
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Lat_Sample_Reg has not been declared in module axi_perf_mon_v5_0_22_advanced." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 14696  47
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Wr_Lat_Start has not been declared in module axi_perf_mon_v5_0_22_advanced." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 14699  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Wr_Lat_End has not been declared in module axi_perf_mon_v5_0_22_advanced." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 14700  43
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Rd_Lat_Start has not been declared in module axi_perf_mon_v5_0_22_advanced." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 14701  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Rd_Lat_End has not been declared in module axi_perf_mon_v5_0_22_advanced." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 14702  43
MESSAGE_SP VCP2876 "Implicit net declaration, symbol stream_fifo_rst_n has not been declared in module axi_perf_mon_v5_0_22_advanced in generate block GEN_POST_TRIGGER." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 15157  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol stream_fifo_rst_n has not been declared in module axi_perf_mon_v5_0_22_advanced in generate block GEN_S1_POST_TRIGGER." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 15383  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol stream_fifo_rst_n has not been declared in module axi_perf_mon_v5_0_22_advanced in generate block GEN_S2_POST_TRIGGER." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 15610  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol stream_fifo_rst_n has not been declared in module axi_perf_mon_v5_0_22_advanced in generate block GEN_S3_POST_TRIGGER." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 15835  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol stream_fifo_rst_n has not been declared in module axi_perf_mon_v5_0_22_advanced in generate block GEN_S4_POST_TRIGGER." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 16062  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol stream_fifo_rst_n has not been declared in module axi_perf_mon_v5_0_22_advanced in generate block GEN_S5_POST_TRIGGER." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 16288  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Wr_Lat_Start has not been declared in module axi_perf_mon_v5_0_22_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 18386  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Wr_Lat_End has not been declared in module axi_perf_mon_v5_0_22_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 18387  43
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Rd_Lat_Start has not been declared in module axi_perf_mon_v5_0_22_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 18388  45
MESSAGE_SP VCP2876 "Implicit net declaration, symbol Rd_Lat_End has not been declared in module axi_perf_mon_v5_0_22_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 18389  43
MESSAGE_SP VCP2876 "Implicit net declaration, symbol F3_Empty has not been declared in module axi_perf_mon_v5_0_22_metric_calc_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 22518  30
MESSAGE_SP VCP2876 "Implicit net declaration, symbol F4_Empty has not been declared in module axi_perf_mon_v5_0_22_metric_calc_profile." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 22556  30
WARNING VCP2597 "Some unconnected ports remain at instance: async_fifo_inst. Module axi_perf_mon_v5_0_22_async_fifo has unconnected  port(s) : wr_data_count." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 1377  1
WARNING VCP2597 "Some unconnected ports remain at instance: async_stream_fifo_inst. Module axi_perf_mon_v5_0_22_async_stream_fifo has unconnected  port(s) : fifo_rd_en." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 16750  1
WARNING VCP2597 "Some unconnected ports remain at instance: register_module_inst. Module axi_perf_mon_v5_0_22_register_module_profile has unconnected  port(s) : fifo_rd_en, fifo_wr_en." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 18334  1
WARNING VCP2597 "Some unconnected ports remain at instance: async_stream_fifo_inst. Module axi_perf_mon_v5_0_22_async_stream_fifo has unconnected  port(s) : fifo_rd_en." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 20375  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol External_Event7_Cnt_En has not been declared in module axi_perf_mon_v5_0_22_advanced in generate block GEN_NO_SLOT7." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v" 16631  40
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_perf_mon_v5_0/hdl/axi_perf_mon_v5_0_rfs.v, ln 23646)."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_perf_mon_v5_0_22_top."
MESSAGE "$root top modules: axi_perf_mon_v5_0_22_top."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_perf_mon_v5_0_22)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 8.26 % complete
ALIB: Library `axi_pmon_v1_0_0' attached.
axi_pmon_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pmon_v1_0_0\axi_pmon_v1_0_0.lib

Compiling verilog library 'axi_pmon_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_pmon_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_pmon_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 8.48 % complete
ALIB: Library `blk_mem_gen_v8_3_6' attached.
blk_mem_gen_v8_3_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\blk_mem_gen_v8_3_6\blk_mem_gen_v8_3_6.lib

Compiling verilog library 'blk_mem_gen_v8_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:blk_mem_gen_v8_3_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2375  37
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2503  37
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2576  37
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2618  37
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2708  78
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2715  49
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2734  31
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2741  48
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2762  37
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 2769  58
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3301  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3304  48
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3348  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3350  55
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3354  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3356  61
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3390  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3392  55
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3396  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 3398  61
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v" 4024  17
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: blk_mem_gen_v8_3_6."
MESSAGE "$root top modules: blk_mem_gen_v8_3_6."
SUCCESS "Compile success 0 Errors 21 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:blk_mem_gen_v8_3_6)
==============================================================================


compile_simlib: 0 error(s), 21 warning(s), 8.71 % complete
ALIB: Library `blk_mem_gen_v8_4_4' attached.
blk_mem_gen_v8_4_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\blk_mem_gen_v8_4_4\blk_mem_gen_v8_4_4.lib

Compiling verilog library 'blk_mem_gen_v8_4_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:blk_mem_gen_v8_4_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2375  37
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2503  37
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2576  37
WARNING VCP7060 "Argument ADDRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2618  37
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2708  78
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2715  49
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2734  31
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2741  48
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2762  37
WARNING VCP7060 "Argument ERRFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 2769  58
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3301  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3304  48
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3348  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3350  55
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3354  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3356  61
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3390  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3392  55
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3396  34
WARNING VCP7060 "Argument COLLFILE should be a 32-bit multi_channel_descriptor." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 3398  61
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" 4026  17
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: blk_mem_gen_v8_4_4."
MESSAGE "$root top modules: blk_mem_gen_v8_4_4."
SUCCESS "Compile success 0 Errors 21 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:blk_mem_gen_v8_4_4)
==============================================================================


compile_simlib: 0 error(s), 21 warning(s), 8.93 % complete
ALIB: Library `bsip_v1_1_0' attached.
bsip_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bsip_v1_1_0\bsip_v1_1_0.lib

Compiling vhdl library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:bsip_v1_1_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\bsip_v1_1\hdl\bsip_v1_1_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.15 % complete
ALIB: Library `bsip_v1_1_0' attached.
bsip_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bsip_v1_1_0\bsip_v1_1_0.lib

Compiling verilog library 'bsip_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:bsip_v1_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:bsip_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.38 % complete
ALIB: Library `bs_mux_v1_0_0' attached.
bs_mux_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bs_mux_v1_0_0\bs_mux_v1_0_0.lib

Compiling verilog library 'bs_mux_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:bs_mux_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:bs_mux_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 9.60 % complete
ALIB: Library `clk_gen_sim_v1_0_0' attached.
clk_gen_sim_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\clk_gen_sim_v1_0_0\clk_gen_sim_v1_0_0.lib

Compiling verilog library 'clk_gen_sim_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:clk_gen_sim_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: clk_gen_sim_v1_0_0."
MESSAGE "$root top modules: clk_gen_sim_v1_0_0."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:clk_gen_sim_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 9.82 % complete
ALIB: Library `clk_vip_v1_0_2' attached.
clk_vip_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\clk_vip_v1_0_2\clk_vip_v1_0_2.lib

Compiling verilog library 'clk_vip_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:clk_vip_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2110 "Module clk_vip_if found in library xilinx_vip."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: clk_vip_v1_0_2_top."
MESSAGE "$root top modules: clk_vip_v1_0_2_top."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:clk_vip_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 10.04 % complete
ALIB: Library `cmac_usplus_v3_0_0' attached.
cmac_usplus_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cmac_usplus_v3_0_0\cmac_usplus_v3_0_0.lib

Compiling verilog library 'cmac_usplus_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:cmac_usplus_v3_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 79 Warnings  Analysis time: 8[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:cmac_usplus_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 10.27 % complete
ALIB: Library `cmac_v2_5_2' attached.
cmac_v2_5_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cmac_v2_5_2\cmac_v2_5_2.lib

Compiling verilog library 'cmac_v2_5_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:cmac_v2_5_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 77 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:cmac_v2_5_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 10.49 % complete
ALIB: Library `compact_gt_v1_0_6' attached.
compact_gt_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\compact_gt_v1_0_6\compact_gt_v1_0_6.lib

Compiling vhdl library 'compact_gt_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:compact_gt_v1_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\compact_gt_v1_0\hdl\src\vhd\bs_flex_v_2.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\compact_gt_v1_0\hdl\src\vhd\nidru_20_v_7.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\compact_gt_v1_0\hdl\src\vhd\nidru_20_wrapper.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:compact_gt_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 10.71 % complete
ALIB: Library `ddr4_pl_phy_v1_0_0' attached.
ddr4_pl_phy_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ddr4_pl_phy_v1_0_0\ddr4_pl_phy_v1_0_0.lib

Compiling verilog library 'ddr4_pl_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ddr4_pl_phy_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv" 176  14
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv" 192  14
WARNING VCP2515 "Undefined module: BUFG was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv" 214  16
WARNING VCP2515 "Undefined module: BUFGCE_DIV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv" 228  11
WARNING VCP2515 "Undefined module: XPLL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/clocking/ddr4_pl_phy_v1_0_pll.sv" 286  9
WARNING VCP2515 "Undefined module: XPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 555  15
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 594  19
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 636  15
WARNING VCP2515 "Undefined module: IOBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 858  11
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT_DCIEN was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 872  11
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 892  33
WARNING VCP2515 "Undefined module: OBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 903  48
WARNING VCP2515 "Undefined module: IBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 917  54
WARNING VCP2515 "Undefined module: XPIO_VREF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank.sv" 1294  11
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: xphy_bank_inst. Module ddr4_pl_phy_v1_0_0_xphy_bank has unconnected  port(s) : LPTX_I_RX_O, LPTX_T_RX_DISABLE, HSRX_DISABLE, VREF." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_phy_v1_0/hdl/xphy_bank/ddr4_pl_phy_v1_0_xphy_bank_wrapper.sv" 230  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: ddr4_pl_phy_v1_0_0_pll ddr4_pl_phy_v1_0_0_xphy_bank_wrapper."
MESSAGE "$root top modules: ddr4_pl_phy_v1_0_0_pll ddr4_pl_phy_v1_0_0_xphy_bank_wrapper."
SUCCESS "Compile success 0 Errors 15 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ddr4_pl_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 15 warning(s), 10.94 % complete
ALIB: Library `ddr4_pl_v1_0_0' attached.
ddr4_pl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ddr4_pl_v1_0_0\ddr4_pl_v1_0_0.lib

Compiling verilog library 'ddr4_pl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ddr4_pl_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP5010 "Redefinition of the macro RECONFIG_INIT_RESET_1." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_top.sv" 67  30
WARNING VCP5010 "Redefinition of the macro SIMULATION." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_top.sv" 69  19
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol ub_is_ready has not been declared in module ddr4_pl_v1_0_0_cal." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal.sv" 1032  41
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_cplx_data.sv, ln 143)."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_rd_en.sv, ln 122)."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ddr4_pl_v1_0/hdl/cal/ddr4_pl_v1_0_cal_top.sv, ln 1345)."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: ddr4_pl_v1_0_0_cal_bfifo ddr4_pl_v1_0_0_cal_debug_microblaze ddr4_pl_v1_0_0_cal_odt ddr4_pl_v1_0_0_cal_top."
MESSAGE "$root top modules: ddr4_pl_v1_0_0_cal_bfifo ddr4_pl_v1_0_0_cal_debug_microblaze ddr4_pl_v1_0_0_cal_odt ddr4_pl_v1_0_0_cal_top."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ddr4_pl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 11.16 % complete
ALIB: Library `dist_mem_gen_v8_0_13' attached.
dist_mem_gen_v8_0_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dist_mem_gen_v8_0_13\dist_mem_gen_v8_0_13.lib

Compiling verilog library 'dist_mem_gen_v8_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:dist_mem_gen_v8_0_13)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: dist_mem_gen_v8_0_13."
MESSAGE "$root top modules: dist_mem_gen_v8_0_13."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:dist_mem_gen_v8_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.38 % complete
ALIB: Library `ecc_v2_0_13' attached.
ecc_v2_0_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ecc_v2_0_13\ecc_v2_0_13.lib

Compiling verilog library 'ecc_v2_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ecc_v2_0_13)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ecc_v2_0_13)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 11.61 % complete
ALIB: Library `emb_fifo_gen_v1_0_2' attached.
emb_fifo_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\emb_fifo_gen_v1_0_2\emb_fifo_gen_v1_0_2.lib

Compiling verilog library 'emb_fifo_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:emb_fifo_gen_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_fifo_base was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_fifo_gen_v1_0/hdl/emb_fifo_gen_v1_0_rfs.sv" 420  9
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_fifo_gen_v1_0/hdl/emb_fifo_gen_v1_0_rfs.sv" 470  9
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_fifo_gen_v1_0/hdl/emb_fifo_gen_v1_0_rfs.sv" 523  9
WARNING VCP2515 "Undefined module: xpm_fifo_axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_fifo_gen_v1_0/hdl/emb_fifo_gen_v1_0_rfs.sv" 585  9
WARNING VCP2515 "Undefined module: xpm_fifo_axif was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_fifo_gen_v1_0/hdl/emb_fifo_gen_v1_0_rfs.sv" 742  7
WARNING VCP2515 "Undefined module: xpm_fifo_axil was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_fifo_gen_v1_0/hdl/emb_fifo_gen_v1_0_rfs.sv" 840  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: emb_fifo_gen_v1_0_2."
MESSAGE "$root top modules: emb_fifo_gen_v1_0_2."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:emb_fifo_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 11.83 % complete
ALIB: Library `emb_mem_gen_v1_0_2' attached.
emb_mem_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\emb_mem_gen_v1_0_2\emb_mem_gen_v1_0_2.lib

Compiling verilog library 'emb_mem_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:emb_mem_gen_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_memory_base was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_mem_gen_v1_0/hdl/emb_mem_gen_v1_0_rfs.sv" 296  9
WARNING VCP2515 "Undefined module: xpm_memory_spram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_mem_gen_v1_0/hdl/emb_mem_gen_v1_0_rfs.sv" 364  9
WARNING VCP2515 "Undefined module: xpm_memory_sdpram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_mem_gen_v1_0/hdl/emb_mem_gen_v1_0_rfs.sv" 410  9
WARNING VCP2515 "Undefined module: xpm_memory_tdpram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_mem_gen_v1_0/hdl/emb_mem_gen_v1_0_rfs.sv" 471  9
WARNING VCP2515 "Undefined module: xpm_memory_sprom was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_mem_gen_v1_0/hdl/emb_mem_gen_v1_0_rfs.sv" 505  9
WARNING VCP2515 "Undefined module: xpm_memory_dprom was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_mem_gen_v1_0/hdl/emb_mem_gen_v1_0_rfs.sv" 555  9
WARNING VCP2515 "Undefined module: xpm_memory_dpdistram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/emb_mem_gen_v1_0/hdl/emb_mem_gen_v1_0_rfs.sv" 594  9
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: emb_mem_gen_v1_0_2."
MESSAGE "$root top modules: emb_mem_gen_v1_0_2."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:emb_mem_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 12.05 % complete
ALIB: Library `emc_common_v3_0_5' attached.
emc_common_v3_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\emc_common_v3_0_5\emc_common_v3_0_5.lib

Compiling vhdl library 'emc_common_v3_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:emc_common_v3_0_5)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\emc_common_v3_0\hdl\emc_common_v3_0_vh_rfs.vhd
COMP96 Compile Entity "ld_arith_reg"
COMP96 Compile Architecture "imp" of Entity "ld_arith_reg"
COMP96 Compile Entity "ipic_if"
COMP96 Compile Architecture "imp" of Entity "ipic_if"
COMP96 Compile Entity "io_registers"
COMP96 Compile Architecture "imp" of Entity "io_registers"
COMP96 Compile Entity "counters"
COMP96 Compile Architecture "imp" of Entity "counters"
COMP96 Compile Entity "mem_state_machine"
COMP96 Compile Architecture "imp" of Entity "mem_state_machine"
COMP96 Compile Entity "select_param"
COMP96 Compile Architecture "imp" of Entity "select_param"
COMP96 Compile Entity "addr_counter_mux"
COMP96 Compile Architecture "imp" of Entity "addr_counter_mux"
COMP96 Compile Entity "mem_steer"
COMP96 Compile Architecture "imp" of Entity "mem_steer"
COMP96 Compile Entity "EMC"
COMP96 Compile Architecture "imp" of Entity "EMC"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:emc_common_v3_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.28 % complete
ALIB: Library `ethernet_1_10_25g_v2_4_0' attached.
ethernet_1_10_25g_v2_4_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ethernet_1_10_25g_v2_4_0\ethernet_1_10_25g_v2_4_0.lib

Compiling vhdl library 'ethernet_1_10_25g_v2_4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:ethernet_1_10_25g_v2_4_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\ethernet_1_10_25g_v2_4\hdl\ethernet_1_10_25g_v2_4_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:ethernet_1_10_25g_v2_4_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.50 % complete
ALIB: Library `ethernet_1_10_25g_v2_4_0' attached.
ethernet_1_10_25g_v2_4_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ethernet_1_10_25g_v2_4_0\ethernet_1_10_25g_v2_4_0.lib

Compiling verilog library 'ethernet_1_10_25g_v2_4_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ethernet_1_10_25g_v2_4_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 100 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ethernet_1_10_25g_v2_4_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.72 % complete
ALIB: Library `fifo_generator_v13_0_6' attached.
fifo_generator_v13_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_0_6\fifo_generator_v13_0_6.lib

Compiling vhdl library 'fifo_generator_v13_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:fifo_generator_v13_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fifo_generator_v13_0\simulation\fifo_generator_vhdl_beh.vhd
COMP96 Compile Entity "fifo_generator_v13_0_6_bhv_as"
COMP96 Compile Architecture "behavioral" of Entity "fifo_generator_v13_0_6_bhv_as"
COMP96 Compile Entity "fifo_generator_v13_0_6_bhv_ss"
COMP96 Compile Architecture "behavioral" of Entity "fifo_generator_v13_0_6_bhv_ss"
COMP96 Compile Entity "fifo_generator_v13_0_6_bhv_preload0"
COMP96 Compile Architecture "behavioral" of Entity "fifo_generator_v13_0_6_bhv_preload0"
COMP96 Compile Entity "fifo_generator_v13_0_6_conv"
COMP96 Compile Architecture "behavioral" of Entity "fifo_generator_v13_0_6_conv"
COMP96 Compile Entity "fifo_generator_v13_0_6_axic_reg_slice"
COMP96 Compile Architecture "xilinx" of Entity "fifo_generator_v13_0_6_axic_reg_slice"
COMP96 Compile Entity "fifo_generator_vhdl_beh"
COMP96 Compile Architecture "behavioral" of Entity "fifo_generator_vhdl_beh"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fifo_generator_v13_0\hdl\fifo_generator_v13_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:fifo_generator_v13_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 12.95 % complete
ALIB: Library `fifo_generator_v13_1_4' attached.
fifo_generator_v13_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_1_4\fifo_generator_v13_1_4.lib

Compiling vhdl library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:fifo_generator_v13_1_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fifo_generator_v13_1\hdl\fifo_generator_v13_1_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.17 % complete
ALIB: Library `fifo_generator_v13_1_4' attached.
fifo_generator_v13_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_1_4\fifo_generator_v13_1_4.lib

Compiling verilog library 'fifo_generator_v13_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:fifo_generator_v13_1_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol srst_wrst_busy has not been declared in module fifo_generator_v13_1_4_bhv_ver_ss." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v" 7858  28
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 10 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:fifo_generator_v13_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.39 % complete
ALIB: Library `fifo_generator_v13_2_5' attached.
fifo_generator_v13_2_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_2_5\fifo_generator_v13_2_5.lib

Compiling vhdl library 'fifo_generator_v13_2_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:fifo_generator_v13_2_5)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fifo_generator_v13_2\hdl\fifo_generator_v13_2_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:fifo_generator_v13_2_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.62 % complete
ALIB: Library `fifo_generator_v13_2_5' attached.
fifo_generator_v13_2_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fifo_generator_v13_2_5\fifo_generator_v13_2_5.lib

Compiling verilog library 'fifo_generator_v13_2_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:fifo_generator_v13_2_5)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol srst_wrst_busy has not been declared in module fifo_generator_v13_2_5_bhv_ver_ss." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" 7793  28
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 14 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:fifo_generator_v13_2_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 13.84 % complete
ALIB: Library `fit_timer_v2_0_10' attached.
fit_timer_v2_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fit_timer_v2_0_10\fit_timer_v2_0_10.lib

Compiling vhdl library 'fit_timer_v2_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:fit_timer_v2_0_10)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fit_timer_v2_0\hdl\fit_timer_v2_0_vh_rfs.vhd
COMP96 Compile Entity "Divide_part"
COMP96 Compile Architecture "VHDL_RTL" of Entity "Divide_part"
COMP96 Compile Entity "FIT_timer"
COMP96 Compile Architecture "VHDL_RTL" of Entity "FIT_timer"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:fit_timer_v2_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.06 % complete
ALIB: Library `generic_baseblocks_v2_1_0' attached.
generic_baseblocks_v2_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\generic_baseblocks_v2_1_0\generic_baseblocks_v2_1_0.lib

Compiling verilog library 'generic_baseblocks_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:generic_baseblocks_v2_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: MUXCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 109  9
WARNING VCP2515 "Undefined module: AND2B1L was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 229  11
WARNING VCP2515 "Undefined module: OR2L was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 345  11
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 849  10
WARNING VCP2515 "Undefined module: XORCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 905  12
WARNING VCP2515 "Undefined module: SRLC32E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 954  15
WARNING VCP2515 "Undefined module: SRLC16E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 968  15
WARNING VCP2515 "Undefined module: MUXF7 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 2568  15
WARNING VCP2515 "Undefined module: MUXF8 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 2589  15
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2507 "Potentially recursive instantiation of module generic_baseblocks_v2_1_0_mux detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 2721  37
WARNING VCP2507 "Potentially recursive instantiation of module generic_baseblocks_v2_1_0_mux detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 2721  37
WARNING VCP2507 "Potentially recursive instantiation of module generic_baseblocks_v2_1_0_mux detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/generic_baseblocks_v2_1/hdl/generic_baseblocks_v2_1_vl_rfs.v" 2721  37
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: generic_baseblocks_v2_1_0_carry_latch_and generic_baseblocks_v2_1_0_carry_or generic_baseblocks_v2_1_0_carry generic_baseblocks_v2_1_0_command_fifo generic_baseblocks_v2_1_0_comparator_mask_static generic_baseblocks_v2_1_0_comparator_mask generic_baseblocks_v2_1_0_comparator_sel_mask_static generic_baseblocks_v2_1_0_comparator_sel_mask generic_baseblocks_v2_1_0_comparator_sel_static generic_baseblocks_v2_1_0_comparator_sel generic_baseblocks_v2_1_0_comparator_static generic_baseblocks_v2_1_0_comparator generic_baseblocks_v2_1_0_mux_enc generic_baseblocks_v2_1_0_nto1_mux."
MESSAGE "$root top modules: generic_baseblocks_v2_1_0_carry_latch_and generic_baseblocks_v2_1_0_carry_or generic_baseblocks_v2_1_0_carry generic_baseblocks_v2_1_0_command_fifo generic_baseblocks_v2_1_0_comparator_mask_static generic_baseblocks_v2_1_0_comparator_mask generic_baseblocks_v2_1_0_comparator_sel_mask_static generic_baseblocks_v2_1_0_comparator_sel_mask generic_baseblocks_v2_1_0_comparator_sel_static generic_baseblocks_v2_1_0_comparator_sel generic_baseblocks_v2_1_0_comparator_static generic_baseblocks_v2_1_0_comparator generic_baseblocks_v2_1_0_mux_enc generic_baseblocks_v2_1_0_nto1_mux."
SUCCESS "Compile success 0 Errors 12 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:generic_baseblocks_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 12 warning(s), 14.29 % complete
ALIB: Library `gigantic_mux' attached.
gigantic_mux = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gigantic_mux\gigantic_mux.lib

Compiling verilog library 'gigantic_mux'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:gigantic_mux)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:gigantic_mux)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.51 % complete
ALIB: Library `gig_ethernet_pcs_pma_v16_1_7' attached.
gig_ethernet_pcs_pma_v16_1_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gig_ethernet_pcs_pma_v16_1_7\gig_ethernet_pcs_pma_v16_1_7.lib

Compiling vhdl library 'gig_ethernet_pcs_pma_v16_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:gig_ethernet_pcs_pma_v16_1_7)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gig_ethernet_pcs_pma_v16_1\hdl\gig_ethernet_pcs_pma_v16_1_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:gig_ethernet_pcs_pma_v16_1_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 14.73 % complete
ALIB: Library `gig_ethernet_pcs_pma_v16_1_7' attached.
gig_ethernet_pcs_pma_v16_1_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gig_ethernet_pcs_pma_v16_1_7\gig_ethernet_pcs_pma_v16_1_7.lib

Compiling verilog library 'gig_ethernet_pcs_pma_v16_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:gig_ethernet_pcs_pma_v16_1_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:gig_ethernet_pcs_pma_v16_1_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 14.96 % complete
ALIB: Library `gmii_to_rgmii_v4_0_7' attached.
gmii_to_rgmii_v4_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gmii_to_rgmii_v4_0_7\gmii_to_rgmii_v4_0_7.lib

Compiling vhdl library 'gmii_to_rgmii_v4_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:gmii_to_rgmii_v4_0_7)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\gmii_to_rgmii_v4_0\hdl\gmii_to_rgmii_v4_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:gmii_to_rgmii_v4_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 15.18 % complete
ALIB: Library `gtwizard_ultrascale_v1_5_4' attached.
gtwizard_ultrascale_v1_5_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_5_4\gtwizard_ultrascale_v1_5_4.lib

Compiling verilog library 'gtwizard_ultrascale_v1_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:gtwizard_ultrascale_v1_5_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v" 334  83
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v" 594  83
WARNING VCP2515 "Undefined module: BUFG_GT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v" 189  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx gtwizard_ultrascale_v1_5_4_gtwiz_reset gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx."
MESSAGE "$root top modules: gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx gtwizard_ultrascale_v1_5_4_gtwiz_reset gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:gtwizard_ultrascale_v1_5_4)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 15.40 % complete
ALIB: Library `gtwizard_ultrascale_v1_6_10' attached.
gtwizard_ultrascale_v1_6_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_6_10\gtwizard_ultrascale_v1_6_10.lib

Compiling verilog library 'gtwizard_ultrascale_v1_6_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:gtwizard_ultrascale_v1_6_10)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_6/hdl/gtwizard_ultrascale_v1_6_gtwiz_reset.v" 326  83
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_6/hdl/gtwizard_ultrascale_v1_6_gtwiz_reset.v" 578  83
WARNING VCP2515 "Undefined module: BUFG_GT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_6/hdl/gtwizard_ultrascale_v1_6_gthe3_cpll_cal.v" 189  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: gtwizard_ultrascale_v1_6_10_gthe4_delay_powergood gtwizard_ultrascale_v1_6_10_gtye4_delay_powergood gtwizard_ultrascale_v1_6_10_gthe3_cpll_cal gtwizard_ultrascale_v1_6_10_gthe4_cpll_cal gtwizard_ultrascale_v1_6_10_gtye4_cpll_cal gtwizard_ultrascale_v1_6_10_gtwiz_buffbypass_rx gtwizard_ultrascale_v1_6_10_gtwiz_buffbypass_tx gtwizard_ultrascale_v1_6_10_gtwiz_reset gtwizard_ultrascale_v1_6_10_gtwiz_userclk_rx gtwizard_ultrascale_v1_6_10_gtwiz_userclk_tx gtwizard_ultrascale_v1_6_10_gtwiz_userdata_rx gtwizard_ultrascale_v1_6_10_gtwiz_userdata_tx."
MESSAGE "$root top modules: gtwizard_ultrascale_v1_6_10_gthe4_delay_powergood gtwizard_ultrascale_v1_6_10_gtye4_delay_powergood gtwizard_ultrascale_v1_6_10_gthe3_cpll_cal gtwizard_ultrascale_v1_6_10_gthe4_cpll_cal gtwizard_ultrascale_v1_6_10_gtye4_cpll_cal gtwizard_ultrascale_v1_6_10_gtwiz_buffbypass_rx gtwizard_ultrascale_v1_6_10_gtwiz_buffbypass_tx gtwizard_ultrascale_v1_6_10_gtwiz_reset gtwizard_ultrascale_v1_6_10_gtwiz_userclk_rx gtwizard_ultrascale_v1_6_10_gtwiz_userclk_tx gtwizard_ultrascale_v1_6_10_gtwiz_userdata_rx gtwizard_ultrascale_v1_6_10_gtwiz_userdata_tx."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:gtwizard_ultrascale_v1_6_10)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 15.63 % complete
ALIB: Library `gtwizard_ultrascale_v1_7_7' attached.
gtwizard_ultrascale_v1_7_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\gtwizard_ultrascale_v1_7_7\gtwizard_ultrascale_v1_7_7.lib

Compiling verilog library 'gtwizard_ultrascale_v1_7_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:gtwizard_ultrascale_v1_7_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_7/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v" 326  83
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_7/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v" 578  83
WARNING VCP2515 "Undefined module: BUFG_GT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/gtwizard_ultrascale_v1_7/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v" 189  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood gtwizard_ultrascale_v1_7_7_gtye4_delay_powergood gtwizard_ultrascale_v1_7_7_gthe3_cpll_cal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal gtwizard_ultrascale_v1_7_7_gtwiz_buffbypass_rx gtwizard_ultrascale_v1_7_7_gtwiz_buffbypass_tx gtwizard_ultrascale_v1_7_7_gtwiz_reset gtwizard_ultrascale_v1_7_7_gtwiz_userclk_rx gtwizard_ultrascale_v1_7_7_gtwiz_userclk_tx gtwizard_ultrascale_v1_7_7_gtwiz_userdata_rx gtwizard_ultrascale_v1_7_7_gtwiz_userdata_tx."
MESSAGE "$root top modules: gtwizard_ultrascale_v1_7_7_gthe4_delay_powergood gtwizard_ultrascale_v1_7_7_gtye4_delay_powergood gtwizard_ultrascale_v1_7_7_gthe3_cpll_cal gtwizard_ultrascale_v1_7_7_gthe4_cpll_cal gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal gtwizard_ultrascale_v1_7_7_gtwiz_buffbypass_rx gtwizard_ultrascale_v1_7_7_gtwiz_buffbypass_tx gtwizard_ultrascale_v1_7_7_gtwiz_reset gtwizard_ultrascale_v1_7_7_gtwiz_userclk_rx gtwizard_ultrascale_v1_7_7_gtwiz_userclk_tx gtwizard_ultrascale_v1_7_7_gtwiz_userdata_rx gtwizard_ultrascale_v1_7_7_gtwiz_userdata_tx."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:gtwizard_ultrascale_v1_7_7)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 15.85 % complete
ALIB: Library `hbm_v1_0_5' attached.
hbm_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hbm_v1_0_5\hbm_v1_0_5.lib

Compiling verilog library 'hbm_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:hbm_v1_0_5)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_memory_spram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 2212  3
WARNING VCP2515 "Undefined module: HBM_ONE_STACK_INTF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 3468  5
WARNING VCP2515 "Undefined module: HBM_TWO_STACK_INTF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 6280  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol xsdb_apb_grant_0_s has not been declared in module hbm_top in generate block ONE_STACK_HBM." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 2378  50
MESSAGE_SP VCP2876 "Implicit net declaration, symbol gen_apb_wr_rd_0 has not been declared in module hbm_top in generate block TWO_STACK_HBM." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 3765  38
MESSAGE_SP VCP2876 "Implicit net declaration, symbol xsdb_apb_grant_0_s has not been declared in module hbm_top in generate block TWO_STACK_HBM." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 3908  50
MESSAGE_SP VCP2876 "Implicit net declaration, symbol gen_apb_wr_rd_1 has not been declared in module hbm_top in generate block TWO_STACK_HBM." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 4014  38
MESSAGE_SP VCP2876 "Implicit net declaration, symbol xsdb_apb_grant_1_s has not been declared in module hbm_top in generate block TWO_STACK_HBM." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hbm_v1_0/hdl/hbm_v1_0_vl_rfs.sv" 4156  50
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: hbm_top."
MESSAGE "$root top modules: hbm_top."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:hbm_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 16.07 % complete
ALIB: Library `hdcp22_cipher_dp_v1_0_0' attached.
hdcp22_cipher_dp_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp22_cipher_dp_v1_0_0\hdcp22_cipher_dp_v1_0_0.lib

Compiling verilog library 'hdcp22_cipher_dp_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:hdcp22_cipher_dp_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:hdcp22_cipher_dp_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.29 % complete
ALIB: Library `hdcp22_cipher_v1_0_3' attached.
hdcp22_cipher_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp22_cipher_v1_0_3\hdcp22_cipher_v1_0_3.lib

Compiling verilog library 'hdcp22_cipher_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:hdcp22_cipher_v1_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:hdcp22_cipher_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.52 % complete
ALIB: Library `hdcp22_rng_v1_0_1' attached.
hdcp22_rng_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp22_rng_v1_0_1\hdcp22_rng_v1_0_1.lib

Compiling verilog library 'hdcp22_rng_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:hdcp22_rng_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:hdcp22_rng_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 16.74 % complete
ALIB: Library `hdcp_keymngmt_blk_v1_0_0' attached.
hdcp_keymngmt_blk_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp_keymngmt_blk_v1_0_0\hdcp_keymngmt_blk_v1_0_0.lib

Compiling verilog library 'hdcp_keymngmt_blk_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:hdcp_keymngmt_blk_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: hdcp_keymngmt_blk_v1_0_0."
MESSAGE "$root top modules: hdcp_keymngmt_blk_v1_0_0."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:hdcp_keymngmt_blk_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 16.96 % complete
ALIB: Library `hdcp_v1_0_3' attached.
hdcp_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdcp_v1_0_3\hdcp_v1_0_3.lib

Compiling verilog library 'hdcp_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:hdcp_v1_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:hdcp_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 17.19 % complete
ALIB: Library `hdmi_gt_controller_v1_0_1' attached.
hdmi_gt_controller_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdmi_gt_controller_v1_0_1\hdmi_gt_controller_v1_0_1.lib

Compiling vhdl library 'hdmi_gt_controller_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:hdmi_gt_controller_v1_0_1)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\hdmi_gt_controller_v1_0\hdl\src\vhd\nidru_20_v_7.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\hdmi_gt_controller_v1_0\hdl\src\vhd\bs_flex_v_2.vhd
COMP96 Compile Entity "bs_flex"
COMP96 Compile Architecture "behavior" of Entity "bs_flex"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "rotwdt". (No entity named "rotwdt" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\hdmi_gt_controller_v1_0\hdl\src\vhd\bs_flex_v_2.vhd" 112 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "control". (No entity named "control" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\hdmi_gt_controller_v1_0\hdl\src\vhd\bs_flex_v_2.vhd" 130 0
COMP96 Compile Entity "control"
COMP96 Compile Architecture "behavior" of Entity "control"
COMP96 Compile Entity "rotwdt"
COMP96 Compile Architecture "behavior" of Entity "rotwdt"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\hdmi_gt_controller_v1_0\hdl\src\vhd\nidru_20_wrapper.vhd
COMP96 Compile Entity "nidru_20_wrapper"
COMP96 Compile Architecture "Behavioral" of Entity "nidru_20_wrapper"
COMP96 Compile success 0 Errors 2 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:hdmi_gt_controller_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 17.41 % complete
ALIB: Library `hdmi_gt_controller_v1_0_1' attached.
hdmi_gt_controller_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\hdmi_gt_controller_v1_0_1\hdmi_gt_controller_v1_0_1.lib

Compiling verilog library 'hdmi_gt_controller_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:hdmi_gt_controller_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hdmi_gt_controller_v1_0/hdl/src/verilog/hdmi_gt_controller_v1_0_dru.sv" 73  7
MESSAGE_SP VCP2113 "Module nidru_20_wrapper found in current working library."
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/hdmi_gt_controller_v1_0/hdl/src/verilog/hdmi_gt_controller_v1_0_tx_tmdsclk_patgen.sv" 85  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
MESSAGE "Unit top modules: hdmi_gt_controller_v1_0_1_dru hdmi_gt_controller_v1_0_1_lib_edge_v1_0 hdmi_gt_controller_v1_0_1_tx_tmdsclk_patgen."
MESSAGE "$root top modules: hdmi_gt_controller_v1_0_1_axi4lite hdmi_gt_controller_v1_0_1_drp_control hdmi_gt_controller_v1_0_1_lock_debounce hdmi_gt_controller_v1_0_1_userdata_rx hdmi_gt_controller_v1_0_1_userdata_tx hdmi_gt_controller_v1_0_1_dru hdmi_gt_controller_v1_0_1_lib_edge_v1_0 hdmi_gt_controller_v1_0_1_tx_tmdsclk_patgen."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:hdmi_gt_controller_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 17.63 % complete
ALIB: Library `high_speed_selectio_wiz_v3_2_3' attached.
high_speed_selectio_wiz_v3_2_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_2_3\high_speed_selectio_wiz_v3_2_3.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_2_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_2_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol locked has not been declared in module high_speed_selectio_wiz_v3_2_3_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 313  19
WARNING VCP2515 "Undefined module: PLLE3_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 910  3
WARNING VCP2515 "Undefined module: BUFGCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 919  6
WARNING VCP2515 "Undefined module: PLLE4_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 990  3
WARNING VCP2515 "Undefined module: BITSLICE_CONTROL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2393  10
WARNING VCP2515 "Undefined module: RIU_OR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2415  3
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2601  39
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2606  37
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2626  39
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2633  37
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2646  41
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2670  41
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2681  39
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 2779  86
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 3597  44
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 4546  92
WARNING VCP2515 "Undefined module: RXTX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 9510  11
WARNING VCP2515 "Undefined module: TX_BITSLICE_TRI was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 9995  11
WARNING VCP2515 "Undefined module: RX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 13921  12
WARNING VCP2515 "Undefined module: TX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 16603  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol multi_intf_lock_sync has not been declared in module high_speed_selectio_wiz_v3_2_3_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_2/hdl/high_speed_selectio_wiz_v3_2_rfs.v" 273  124
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: high_speed_selectio_wiz_v3_2_3_clk_rst_top high_speed_selectio_wiz_v3_2_3_bs_ctrl_top high_speed_selectio_wiz_v3_2_3_iobuf_top high_speed_selectio_wiz_v3_2_3_bs_top."
MESSAGE "$root top modules: high_speed_selectio_wiz_v3_2_3_clk_rst_top high_speed_selectio_wiz_v3_2_3_bs_ctrl_top high_speed_selectio_wiz_v3_2_3_iobuf_top high_speed_selectio_wiz_v3_2_3_bs_top."
SUCCESS "Compile success 0 Errors 19 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_2_3)
==============================================================================


compile_simlib: 0 error(s), 19 warning(s), 17.86 % complete
ALIB: Library `high_speed_selectio_wiz_v3_3_1' attached.
high_speed_selectio_wiz_v3_3_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_3_1\high_speed_selectio_wiz_v3_3_1.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_3_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol locked has not been declared in module high_speed_selectio_wiz_v3_3_1_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 497  19
WARNING VCP2515 "Undefined module: PLLE3_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 1102  3
WARNING VCP2515 "Undefined module: BUFGCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 1111  6
WARNING VCP2515 "Undefined module: PLLE4_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 1182  3
WARNING VCP2515 "Undefined module: BITSLICE_CONTROL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2601  10
WARNING VCP2515 "Undefined module: RIU_OR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2623  3
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2809  39
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2814  37
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2834  39
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2841  37
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2854  41
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2878  41
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2889  39
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 2987  86
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 3805  44
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 4754  92
WARNING VCP2515 "Undefined module: RXTX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 9718  11
WARNING VCP2515 "Undefined module: TX_BITSLICE_TRI was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 10203  11
WARNING VCP2515 "Undefined module: RX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 14126  12
WARNING VCP2515 "Undefined module: TX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 16811  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol multi_intf_lock_sync has not been declared in module high_speed_selectio_wiz_v3_3_1_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_3/hdl/high_speed_selectio_wiz_v3_3_rfs.v" 457  124
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: PRBS_ANY high_speed_selectio_wiz_v3_3_1_clk_rst_top high_speed_selectio_wiz_v3_3_1_bs_ctrl_top high_speed_selectio_wiz_v3_3_1_iobuf_top high_speed_selectio_wiz_v3_3_1_bs_top."
MESSAGE "$root top modules: PRBS_ANY high_speed_selectio_wiz_v3_3_1_clk_rst_top high_speed_selectio_wiz_v3_3_1_bs_ctrl_top high_speed_selectio_wiz_v3_3_1_iobuf_top high_speed_selectio_wiz_v3_3_1_bs_top."
SUCCESS "Compile success 0 Errors 19 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_3_1)
==============================================================================


compile_simlib: 0 error(s), 19 warning(s), 18.08 % complete
ALIB: Library `high_speed_selectio_wiz_v3_4_1' attached.
high_speed_selectio_wiz_v3_4_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_4_1\high_speed_selectio_wiz_v3_4_1.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_4_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_4_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol locked has not been declared in module high_speed_selectio_wiz_v3_4_1_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 497  19
WARNING VCP2515 "Undefined module: PLLE3_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 1102  3
WARNING VCP2515 "Undefined module: BUFGCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 1111  6
WARNING VCP2515 "Undefined module: PLLE4_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 1182  3
WARNING VCP2515 "Undefined module: BITSLICE_CONTROL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2601  10
WARNING VCP2515 "Undefined module: RIU_OR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2623  3
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2810  39
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2815  37
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2835  39
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2842  37
WARNING VCP2515 "Undefined module: OBUFTDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2855  39
WARNING VCP2515 "Undefined module: OBUFT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2863  39
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2876  41
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2900  41
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 2911  39
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 3009  86
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 3827  44
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 4776  92
WARNING VCP2515 "Undefined module: RXTX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 9740  11
WARNING VCP2515 "Undefined module: TX_BITSLICE_TRI was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 10225  11
WARNING VCP2515 "Undefined module: RX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 14148  12
WARNING VCP2515 "Undefined module: TX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 16833  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol multi_intf_lock_sync has not been declared in module high_speed_selectio_wiz_v3_4_1_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_4/hdl/high_speed_selectio_wiz_v3_4_rfs.v" 457  124
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: PRBS_ANY high_speed_selectio_wiz_v3_4_1_clk_rst_top high_speed_selectio_wiz_v3_4_1_bs_ctrl_top high_speed_selectio_wiz_v3_4_1_iobuf_top high_speed_selectio_wiz_v3_4_1_bs_top."
MESSAGE "$root top modules: PRBS_ANY high_speed_selectio_wiz_v3_4_1_clk_rst_top high_speed_selectio_wiz_v3_4_1_bs_ctrl_top high_speed_selectio_wiz_v3_4_1_iobuf_top high_speed_selectio_wiz_v3_4_1_bs_top."
SUCCESS "Compile success 0 Errors 21 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_4_1)
==============================================================================


compile_simlib: 0 error(s), 21 warning(s), 18.30 % complete
ALIB: Library `high_speed_selectio_wiz_v3_5_2' attached.
high_speed_selectio_wiz_v3_5_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\high_speed_selectio_wiz_v3_5_2\high_speed_selectio_wiz_v3_5_2.lib

Compiling verilog library 'high_speed_selectio_wiz_v3_5_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_5_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol locked has not been declared in module high_speed_selectio_wiz_v3_5_2_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 497  19
WARNING VCP2515 "Undefined module: PLLE3_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 1102  3
WARNING VCP2515 "Undefined module: BUFGCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 1111  6
WARNING VCP2515 "Undefined module: PLLE4_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 1182  3
WARNING VCP2515 "Undefined module: BITSLICE_CONTROL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2650  10
WARNING VCP2515 "Undefined module: RIU_OR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2672  3
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2874  39
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2879  37
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2899  39
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2906  37
WARNING VCP2515 "Undefined module: OBUFTDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2919  39
WARNING VCP2515 "Undefined module: OBUFT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2927  39
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2940  41
WARNING VCP2515 "Undefined module: IOBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2964  41
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 2975  39
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 3073  86
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 3891  44
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 4840  92
WARNING VCP2515 "Undefined module: RXTX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 9804  11
WARNING VCP2515 "Undefined module: TX_BITSLICE_TRI was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 10289  11
WARNING VCP2515 "Undefined module: RX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 14212  12
WARNING VCP2515 "Undefined module: TX_BITSLICE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 16897  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol multi_intf_lock_sync has not been declared in module high_speed_selectio_wiz_v3_5_2_rst_scheme." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/high_speed_selectio_wiz_v3_5/hdl/high_speed_selectio_wiz_v3_5_rfs.v" 457  124
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: PRBS_ANY high_speed_selectio_wiz_v3_5_2_clk_rst_top high_speed_selectio_wiz_v3_5_2_bs_ctrl_top high_speed_selectio_wiz_v3_5_2_iobuf_top high_speed_selectio_wiz_v3_5_2_bs_top."
MESSAGE "$root top modules: PRBS_ANY high_speed_selectio_wiz_v3_5_2_clk_rst_top high_speed_selectio_wiz_v3_5_2_bs_ctrl_top high_speed_selectio_wiz_v3_5_2_iobuf_top high_speed_selectio_wiz_v3_5_2_bs_top."
SUCCESS "Compile success 0 Errors 21 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:high_speed_selectio_wiz_v3_5_2)
==============================================================================


compile_simlib: 0 error(s), 21 warning(s), 18.53 % complete
ALIB: Library `i2s_receiver_v1_0_3' attached.
i2s_receiver_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\i2s_receiver_v1_0_3\i2s_receiver_v1_0_3.lib

Compiling verilog library 'i2s_receiver_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:i2s_receiver_v1_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:i2s_receiver_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.75 % complete
ALIB: Library `i2s_transmitter_v1_0_3' attached.
i2s_transmitter_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\i2s_transmitter_v1_0_3\i2s_transmitter_v1_0_3.lib

Compiling verilog library 'i2s_transmitter_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:i2s_transmitter_v1_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:i2s_transmitter_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 18.97 % complete
ALIB: Library `ibert_lib_v1_0_7' attached.
ibert_lib_v1_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ibert_lib_v1_0_7\ibert_lib_v1_0_7.lib

Compiling verilog library 'ibert_lib_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ibert_lib_v1_0_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 59 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ibert_lib_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.20 % complete
ALIB: Library `icap_arb_v1_0_0' attached.
icap_arb_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\icap_arb_v1_0_0\icap_arb_v1_0_0.lib

Compiling verilog library 'icap_arb_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:icap_arb_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: ICAPE3 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/icap_arb_v1_0/hdl/icap_arb_v1_0_rfs.v" 1067  12
WARNING VCP2515 "Undefined module: ICAPE2 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/icap_arb_v1_0/hdl/icap_arb_v1_0_rfs.v" 1081  12
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP2905 "Expression '8'h01' yields a value that is a duplicate of another case item expression." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/icap_arb_v1_0/hdl/icap_arb_v1_0_rfs.v" 990  1
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: icap_arb_v1_0_0_icap_arb."
MESSAGE "$root top modules: icap_arb_v1_0_0_icap_arb."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:icap_arb_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 19.42 % complete
ALIB: Library `ieee802d3_clause74_fec_v1_0_5' attached.
ieee802d3_clause74_fec_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_clause74_fec_v1_0_5\ieee802d3_clause74_fec_v1_0_5.lib

Compiling verilog library 'ieee802d3_clause74_fec_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_clause74_fec_v1_0_5)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_clause74_fec_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.64 % complete
ALIB: Library `interlaken_v2_4_4' attached.
interlaken_v2_4_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\interlaken_v2_4_4\interlaken_v2_4_4.lib

Compiling verilog library 'interlaken_v2_4_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:interlaken_v2_4_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:interlaken_v2_4_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 19.87 % complete
ALIB: Library `in_system_ibert_v1_0_10' attached.
in_system_ibert_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\in_system_ibert_v1_0_10\in_system_ibert_v1_0_10.lib

Compiling verilog library 'in_system_ibert_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:in_system_ibert_v1_0_10)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:in_system_ibert_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.09 % complete
ALIB: Library `iomodule_v3_1_5' attached.
iomodule_v3_1_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\iomodule_v3_1_5\iomodule_v3_1_5.lib

Compiling vhdl library 'iomodule_v3_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:iomodule_v3_1_5)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\iomodule_v3_1\hdl\iomodule_v3_1_vh_rfs.vhd
COMP96 Compile Package "IOModule_Vote_Pkg"
COMP96 Compile Package Body "IOModule_Vote_Pkg"
COMP96 Compile Package "iomodule_funcs"
COMP96 Compile Package Body "iomodule_funcs"
COMP96 Compile Entity "xil_scan_reset_control"
COMP96 Compile Architecture "IMP" of Entity "xil_scan_reset_control"
COMP96 Compile Entity "XIL_SRL16E"
COMP96 Compile Architecture "IMP" of Entity "XIL_SRL16E"
COMP96 Compile Entity "XIL_SRLC16E"
COMP96 Compile Architecture "IMP" of Entity "XIL_SRLC16E"
COMP96 Compile Entity "MB_MUXCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY"
COMP96 Compile Entity "MB_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_XORCY"
COMP96 Compile Entity "MB_MUXCY_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY_XORCY"
COMP96 Compile Entity "MB_FDR"
COMP96 Compile Architecture "IMP" of Entity "MB_FDR"
COMP96 Compile Entity "MB_FDRE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDRE"
COMP96 Compile Entity "MB_FDSE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDSE"
COMP96 Compile Entity "MB_MULT_AND"
COMP96 Compile Architecture "IMP" of Entity "MB_MULT_AND"
COMP96 Compile Entity "MB_LUT3"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT3"
COMP96 Compile Entity "MB_MUXF5"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF5"
COMP96 Compile Entity "MB_MUXF6"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF6"
COMP96 Compile Entity "mb_sync_bit"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_bit"
COMP96 Compile Entity "mb_sync_vec"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_vec"
COMP96 Compile Entity "mb_sync_reset"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_reset"
COMP96 Compile Entity "Divide_part"
COMP96 Compile Architecture "VHDL_RTL" of Entity "Divide_part"
COMP96 Compile Entity "FIT_Module"
COMP96 Compile Architecture "VHDL_RTL" of Entity "FIT_Module"
COMP96 Compile Entity "GPI_Module"
COMP96 Compile Architecture "IMP" of Entity "GPI_Module"
COMP96 Compile Entity "GPO_Module"
COMP96 Compile Architecture "IMP" of Entity "GPO_Module"
COMP96 Compile Entity "intr_ctrl"
COMP96 Compile Architecture "IMP" of Entity "intr_ctrl"
COMP96 Compile Entity "PIT_Module"
COMP96 Compile Architecture "IMP" of Entity "PIT_Module"
COMP96 Compile Entity "Uart_Control_Status"
COMP96 Compile Architecture "IMP" of Entity "Uart_Control_Status"
COMP96 Compile Entity "UART_Receive"
COMP96 Compile Architecture "IMP" of Entity "UART_Receive"
COMP96 Compile Entity "UART_Transmit"
COMP96 Compile Architecture "IMP" of Entity "UART_Transmit"
COMP96 Compile Entity "Iomodule_core"
COMP96 Compile Architecture "IMP" of Entity "iomodule_core"
COMP96 Compile Entity "pselect_mask"
COMP96 Compile Architecture "imp" of Entity "pselect_mask"
COMP96 Compile Entity "iomodule"
COMP96 Compile Architecture "IMP" of Entity "iomodule"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:iomodule_v3_1_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.31 % complete
ALIB: Library `jesd204c_v4_2_0' attached.
jesd204c_v4_2_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\jesd204c_v4_2_0\jesd204c_v4_2_0.lib

Compiling verilog library 'jesd204c_v4_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:jesd204c_v4_2_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:jesd204c_v4_2_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.54 % complete
ALIB: Library `jesd204_v7_2_7' attached.
jesd204_v7_2_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\jesd204_v7_2_7\jesd204_v7_2_7.lib

Compiling verilog library 'jesd204_v7_2_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:jesd204_v7_2_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:jesd204_v7_2_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 20.76 % complete
ALIB: Library `jtag_axi' attached.
jtag_axi = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\jtag_axi\jtag_axi.lib

Compiling verilog library 'jtag_axi'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:jtag_axi)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:jtag_axi)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 20.98 % complete
ALIB: Library `lib_cdc_v1_0_2' attached.
lib_cdc_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_cdc_v1_0_2\lib_cdc_v1_0_2.lib

Compiling vhdl library 'lib_cdc_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:lib_cdc_v1_0_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lib_cdc_v1_0\hdl\lib_cdc_v1_0_rfs.vhd
COMP96 Compile Entity "cdc_sync"
COMP96 Compile Architecture "implementation" of Entity "cdc_sync"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:lib_cdc_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.21 % complete
ALIB: Library `lib_pkg_v1_0_2' attached.
lib_pkg_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_pkg_v1_0_2\lib_pkg_v1_0_2.lib

Compiling vhdl library 'lib_pkg_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:lib_pkg_v1_0_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lib_pkg_v1_0\hdl\lib_pkg_v1_0_rfs.vhd
COMP96 Compile Package "lib_pkg"
COMP96 Compile Package Body "lib_pkg"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:lib_pkg_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.43 % complete
ALIB: Library `lmb_bram_if_cntlr_v4_0_17' attached.
lmb_bram_if_cntlr_v4_0_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lmb_bram_if_cntlr_v4_0_17\lmb_bram_if_cntlr_v4_0_17.lib

Compiling vhdl library 'lmb_bram_if_cntlr_v4_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:lmb_bram_if_cntlr_v4_0_17)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lmb_bram_if_cntlr_v4_0\hdl\lmb_bram_if_cntlr_v4_0_vh_rfs.vhd
COMP96 Compile Package "lmb_bram_if_funcs"
COMP96 Compile Package Body "lmb_bram_if_funcs"
COMP96 Compile Entity "MB_LUT6"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT6"
COMP96 Compile Entity "MB_MUXCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY"
COMP96 Compile Entity "MB_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_XORCY"
COMP96 Compile Entity "MB_MUXF7"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF7"
COMP96 Compile Entity "MB_MUXF8"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF8"
COMP96 Compile Entity "MB_FDRE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDRE"
COMP96 Compile Entity "XOR18"
COMP96 Compile Architecture "IMP" of Entity "XOR18"
COMP96 Compile Entity "Parity"
COMP96 Compile Architecture "IMP" of Entity "Parity"
COMP96 Compile Entity "ParityEnable"
COMP96 Compile Architecture "IMP" of Entity "ParityEnable"
COMP96 Compile Entity "checkbit_handler"
COMP96 Compile Architecture "IMP" of Entity "checkbit_handler"
COMP96 Compile Entity "Correct_One_Bit"
COMP96 Compile Architecture "IMP" of Entity "Correct_One_Bit"
COMP96 Compile Entity "pselect_mask"
COMP96 Compile Architecture "imp" of Entity "pselect_mask"
COMP96 Compile Entity "axi_interface"
COMP96 Compile Architecture "IMP" of Entity "axi_interface"
COMP96 Compile Entity "lmb_mux"
COMP96 Compile Architecture "imp" of Entity "lmb_mux"
COMP96 Compile Entity "lmb_bram_if_cntlr"
COMP96 Compile Architecture "imp" of Entity "lmb_bram_if_cntlr"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:lmb_bram_if_cntlr_v4_0_17)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.65 % complete
ALIB: Library `lmb_v10_v3_0_10' attached.
lmb_v10_v3_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lmb_v10_v3_0_10\lmb_v10_v3_0_10.lib

Compiling vhdl library 'lmb_v10_v3_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:lmb_v10_v3_0_10)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lmb_v10_v3_0\hdl\lmb_v10_v3_0_vh_rfs.vhd
COMP96 Compile Entity "lmb_v10"
COMP96 Compile Architecture "IMP" of Entity "lmb_v10"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:lmb_v10_v3_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 21.88 % complete
ALIB: Library `ltlib_v1_0_0' attached.
ltlib_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ltlib_v1_0_0\ltlib_v1_0_0.lib

Compiling verilog library 'ltlib_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ltlib_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 9 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ltlib_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.10 % complete
ALIB: Library `lut_buffer_v1_0_0' attached.
lut_buffer_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lut_buffer_v1_0_0\lut_buffer_v1_0_0.lib

Compiling verilog library 'lut_buffer_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:lut_buffer_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:lut_buffer_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.32 % complete
ALIB: Library `lut_buffer_v2_0_0' attached.
lut_buffer_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lut_buffer_v2_0_0\lut_buffer_v2_0_0.lib

Compiling verilog library 'lut_buffer_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:lut_buffer_v2_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:lut_buffer_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.54 % complete
ALIB: Library `l_ethernet_v3_0_0' attached.
l_ethernet_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\l_ethernet_v3_0_0\l_ethernet_v3_0_0.lib

Compiling verilog library 'l_ethernet_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:l_ethernet_v3_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 190 Warnings  Analysis time: 40[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:l_ethernet_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.77 % complete
ALIB: Library `mammoth_transcode_v1_0_0' attached.
mammoth_transcode_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mammoth_transcode_v1_0_0\mammoth_transcode_v1_0_0.lib

Compiling verilog library 'mammoth_transcode_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mammoth_transcode_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mammoth_transcode_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 22.99 % complete
ALIB: Library `mem_pl_v1_0_0' attached.
mem_pl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mem_pl_v1_0_0\mem_pl_v1_0_0.lib

Compiling verilog library 'mem_pl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mem_pl_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv" 185  14
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv" 201  14
WARNING VCP2515 "Undefined module: BUFG was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv" 216  6
WARNING VCP2515 "Undefined module: XPLL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv" 267  9
WARNING VCP2515 "Undefined module: BUFGCE_DIV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv" 315  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pll_fb_out has not been declared in module mem_pl_phy_pll." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv" 298  28
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pll_fb_in has not been declared in module mem_pl_phy_pll." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/mem_pl_v1_0/hdl/clocking/mem_pl_phy_pll.sv" 299  27
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: mem_pl_phy_pll mem_pl_v1_0_0_chipscope_xsdb_slave."
MESSAGE "$root top modules: mem_pl_phy_pll mem_pl_v1_0_0_chipscope_xsdb_slave."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mem_pl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 23.21 % complete
ALIB: Library `microblaze_v10_0_7' attached.
microblaze_v10_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\microblaze_v10_0_7\microblaze_v10_0_7.lib

Compiling vhdl library 'microblaze_v10_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:microblaze_v10_0_7)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\microblaze_v10_0\hdl\microblaze_v10_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  4.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:microblaze_v10_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 23.44 % complete
ALIB: Library `microblaze_v11_0_2' attached.
microblaze_v11_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\microblaze_v11_0_2\microblaze_v11_0_2.lib

Compiling vhdl library 'microblaze_v11_0_2'...ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:microblaze_v11_0_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\microblaze_v11_0\hdl\microblaze_v11_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 ERROR COMP96_0277: "Error in encrypted code." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\microblaze_v11_0\hdl\microblaze_v11_0_vh_rfs.vhd" 129768 182
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile failure 1 Errors 0 Warnings  Analysis time :  4.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:microblaze_v11_0_2)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 23.66 % complete
ALIB: Library `microblaze_v9_5_4' attached.
microblaze_v9_5_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\microblaze_v9_5_4\microblaze_v9_5_4.lib

Compiling vhdl library 'microblaze_v9_5_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:microblaze_v9_5_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\microblaze_v9_5\hdl\microblaze_v9_5_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:microblaze_v9_5_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 23.88 % complete
ALIB: Library `mipi_csi2_rx_ctrl_v1_0_8' attached.
mipi_csi2_rx_ctrl_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_csi2_rx_ctrl_v1_0_8\mipi_csi2_rx_ctrl_v1_0_8.lib

Compiling verilog library 'mipi_csi2_rx_ctrl_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mipi_csi2_rx_ctrl_v1_0_8)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 10 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mipi_csi2_rx_ctrl_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.11 % complete
ALIB: Library `mipi_csi2_tx_ctrl_v1_0_4' attached.
mipi_csi2_tx_ctrl_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_csi2_tx_ctrl_v1_0_4\mipi_csi2_tx_ctrl_v1_0_4.lib

Compiling verilog library 'mipi_csi2_tx_ctrl_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mipi_csi2_tx_ctrl_v1_0_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mipi_csi2_tx_ctrl_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.33 % complete
ALIB: Library `mipi_dphy_v4_1_5' attached.
mipi_dphy_v4_1_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_dphy_v4_1_5\mipi_dphy_v4_1_5.lib

Compiling verilog library 'mipi_dphy_v4_1_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mipi_dphy_v4_1_5)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 21 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mipi_dphy_v4_1_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.55 % complete
ALIB: Library `mipi_dsi_tx_ctrl_v1_0_7' attached.
mipi_dsi_tx_ctrl_v1_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mipi_dsi_tx_ctrl_v1_0_7\mipi_dsi_tx_ctrl_v1_0_7.lib

Compiling verilog library 'mipi_dsi_tx_ctrl_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mipi_dsi_tx_ctrl_v1_0_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 12 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mipi_dsi_tx_ctrl_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 24.78 % complete
ALIB: Library `mpegtsmux_v1_0_0' attached.
mpegtsmux_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mpegtsmux_v1_0_0\mpegtsmux_v1_0_0.lib

Compiling verilog library 'mpegtsmux_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mpegtsmux_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mpegtsmux_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.00 % complete
ALIB: Library `mrmac_v1_0_1' attached.
mrmac_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mrmac_v1_0_1\mrmac_v1_0_1.lib

Compiling verilog library 'mrmac_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mrmac_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mrmac_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.22 % complete
ALIB: Library `mrmac_v1_1_0' attached.
mrmac_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mrmac_v1_1_0\mrmac_v1_1_0.lib

Compiling verilog library 'mrmac_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:mrmac_v1_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:mrmac_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.45 % complete
ALIB: Library `multi_channel_25g_rs_fec_v1_0_6' attached.
multi_channel_25g_rs_fec_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\multi_channel_25g_rs_fec_v1_0_6\multi_channel_25g_rs_fec_v1_0_6.lib

Compiling verilog library 'multi_channel_25g_rs_fec_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:multi_channel_25g_rs_fec_v1_0_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 46 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:multi_channel_25g_rs_fec_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.67 % complete
ALIB: Library `mutex_v2_1_11' attached.
mutex_v2_1_11 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mutex_v2_1_11\mutex_v2_1_11.lib

Compiling vhdl library 'mutex_v2_1_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:mutex_v2_1_11)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\mutex_v2_1\hdl\mutex_v2_1_vh_rfs.vhd
COMP96 Compile Entity "pselect"
COMP96 Compile Architecture "imp" of Entity "pselect"
COMP96 Compile Entity "Gen_DRAM"
COMP96 Compile Architecture "syn" of Entity "Gen_DRAM"
COMP96 Compile Entity "multi_channel_register"
COMP96 Compile Architecture "IMP" of Entity "multi_channel_register"
COMP96 Compile Entity "multi_channel_mutex"
COMP96 Compile Architecture "IMP" of Entity "multi_channel_mutex"
COMP96 Compile Entity "mutex_core"
COMP96 Compile Architecture "IMP" of Entity "mutex_core"
COMP96 Compile Entity "axi_decode"
COMP96 Compile Architecture "IMP" of Entity "axi_decode"
COMP96 Compile Entity "mutex"
COMP96 Compile Architecture "IMP" of Entity "mutex"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:mutex_v2_1_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 25.89 % complete
ALIB: Library `axi_tg_lib' attached.
axi_tg_lib = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_tg_lib\axi_tg_lib.lib

Compiling verilog library 'axi_tg_lib'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_tg_lib)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_tg_lib)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.12 % complete
ALIB: Library `noc_na_v1_0_0' attached.
noc_na_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_na_v1_0_0\noc_na_v1_0_0.lib

Compiling verilog library 'noc_na_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:noc_na_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
ERROR VCP1230 "Error in encrypted code."
FAILURE "Compile failure 1 Errors 52 Warnings  Analysis time: 1[s]."

END_COMPILATION_MESSAGES(active_hdl:verilog:noc_na_v1_0_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 26.34 % complete
ALIB: Library `noc_nidb_v1_0_0' attached.
noc_nidb_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_nidb_v1_0_0\noc_nidb_v1_0_0.lib

Compiling verilog library 'noc_nidb_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:noc_nidb_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: noc_nidb_v1_0_0."
MESSAGE "$root top modules: noc_nidb_v1_0_0."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:noc_nidb_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 26.56 % complete
ALIB: Library `noc_nmu_v1_0_0' attached.
noc_nmu_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_nmu_v1_0_0\noc_nmu_v1_0_0.lib

Compiling verilog library 'noc_nmu_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:noc_nmu_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 96 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:noc_nmu_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 26.79 % complete
ALIB: Library `noc_nps_v1_0_0' attached.
noc_nps_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\noc_nps_v1_0_0\noc_nps_v1_0_0.lib

Compiling verilog library 'noc_nps_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:noc_nps_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP5010 "Redefinition of the macro RT_2_43." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 1439  16
WARNING VCP5010 "Redefinition of the macro RT_2_43." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 2464  16
WARNING VCP2515 "Undefined module: npi_slave_nps was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 1127  8
WARNING VCP2515 "Undefined module: npi_prot_if was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 2092  53
WARNING VCP2515 "Undefined module: noc_dbg_if was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 2093  52
WARNING VCP2515 "Undefined module: noc_nps7575_top was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 2113  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol if_npi_prot has not been declared in module nps_bfm_new in generate block generate_npi_master." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 1123  32
MESSAGE_SP VCP2876 "Implicit net declaration, symbol npi_rst_n has not been declared in module nps_bfm_new in generate block generate_npi_master." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 1125  36
WARNING VCP2597 "Some unconnected ports remain at instance: u0_nps_bfm. Module nps_bfm_new has unconnected  port(s) : npi_clock." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 1864  1
WARNING VCP2597 "Some unconnected ports remain at instance: u0_nps_bfm. Module nps_bfm_new has unconnected  port(s) : npi_clock." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 2890  1
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP6120 "System function $sscanf result is ignored." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 625  44
WARNING VCP6120 "System function $sscanf result is ignored." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 628  71
WARNING VCP6120 "System function $sscanf result is ignored." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/noc_nps_v1_0/hdl/noc_nps_v1_0_vl_rfs.sv" 641  94
WARNING VCP2814 "Function update_registers should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ivca.sv" 31  27
WARNING VCP2803 "Function this.p_nps_ipa[dest_port].set_req result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ivca.sv" 62  54
WARNING VCP2803 "Function this.p_nps_ipa[this.input_flit_dest].set_req result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ivca.sv" 66  91
WARNING VCP2814 "Function send_req_to_ipa should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ivca.sv" 56  26
WARNING VCP2814 "Function grant should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ivca.sv" 80  16
WARNING VCP2803 "Function this.send_req_to_ipa result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ivca.sv" 141  20
WARNING VCP2814 "Function update should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ivca.sv" 140  17
WARNING VCP2803 "Function this.reset result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 24  10
WARNING VCP2814 "Function reset should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 27  16
WARNING VCP2814 "Function set_requestors should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 95  25
WARNING VCP2814 "Function clear_requestors should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 100  27
WARNING VCP2814 "Function update_registers should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 141  27
WARNING VCP2814 "Function set_req should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 149  18
WARNING VCP2803 "Function this.u_lru_arb.set_requestors result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 175  63
WARNING VCP2803 "Function this.u_lru_arb.set_requestors result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 175  109
WARNING VCP2803 "Function this.p_nps_ivca[winner_port].grant result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 205  45
WARNING VCP2803 "Function this.u_lru_arb.clear_requestors result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 206  33
WARNING VCP2814 "Function arb should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 155  14
WARNING VCP2803 "Function this.u_lru_arb.reset result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 237  20
WARNING VCP2803 "Function this.update_registers result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 238  21
WARNING VCP2803 "Function this.arb result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 244  8
WARNING VCP2814 "Function update should return a value." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_ipa.sv" 241  17
ERROR VCP9360 "Access to unpacked subarray is not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 19  69
ERROR VCP2890 "Unspecified argument is used for an argument that does not have a default value: vc_fifo_depth." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 19  70
ERROR VCP9360 "Access to unpacked subarray is not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 20  64
ERROR VCP9360 "Access to unpacked subarray is not supported in this release. Please contact Aldec Support to receive the latest status." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 20  79
ERROR VCP2890 "Unspecified argument is used for an argument that does not have a default value: port_map." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 20  80
WARNING VCP2803 "Function this.u_nps_ivca[p].update result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 38  27
WARNING VCP2803 "Function this.u_nps_ipa[p].update result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 43  26
WARNING VCP2803 "Function this.u_nps_ivca[i].update_registers result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 56  37
WARNING VCP2803 "Function this.u_nps_ipa[i].update_registers result is ignored." "C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_3_1/.cxl.ip/incl/nps_class_new.sv" 57  36
FAILURE "Compile failure 5 Errors 37 Warnings  Analysis time: 1[s]."

END_COMPILATION_MESSAGES(active_hdl:verilog:noc_nps_v1_0_0)
==============================================================================


compile_simlib: 1 error(s), 37 warning(s), 27.01 % complete
ALIB: Library `nvmeha_v1_0_1' attached.
nvmeha_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\nvmeha_v1_0_1\nvmeha_v1_0_1.lib

Compiling verilog library 'nvmeha_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:nvmeha_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 10 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:nvmeha_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.23 % complete
ALIB: Library `oddr_v1_0_1' attached.
oddr_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\oddr_v1_0_1\oddr_v1_0_1.lib

Compiling verilog library 'oddr_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:oddr_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: ODDRE1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/oddr_v1_0/hdl/oddr_v1_0_vl_rfs.v" 60  18
WARNING VCP2515 "Undefined module: ODDR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/oddr_v1_0/hdl/oddr_v1_0_vl_rfs.v" 91  13
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: oddr_v1_0_1_oddr."
MESSAGE "$root top modules: oddr_v1_0_1_oddr."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:oddr_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 27.46 % complete
ALIB: Library `pci32_v5_0_12' attached.
pci32_v5_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci32_v5_0_12\pci32_v5_0_12.lib

Compiling vhdl library 'pci32_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:pci32_v5_0_12)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\pci32_v5_0\hdl\pci32_v5_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:pci32_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.68 % complete
ALIB: Library `pci32_v5_0_12' attached.
pci32_v5_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci32_v5_0_12\pci32_v5_0_12.lib

Compiling verilog library 'pci32_v5_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:pci32_v5_0_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:pci32_v5_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 27.90 % complete
ALIB: Library `pci64_v5_0_11' attached.
pci64_v5_0_11 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci64_v5_0_11\pci64_v5_0_11.lib

Compiling vhdl library 'pci64_v5_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:pci64_v5_0_11)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\pci64_v5_0\hdl\pci64_v5_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:pci64_v5_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.13 % complete
ALIB: Library `pci64_v5_0_11' attached.
pci64_v5_0_11 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pci64_v5_0_11\pci64_v5_0_11.lib

Compiling verilog library 'pci64_v5_0_11'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:pci64_v5_0_11)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:pci64_v5_0_11)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 28.35 % complete
ALIB: Library `pcie_axi4lite_tap_v1_0_0' attached.
pcie_axi4lite_tap_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pcie_axi4lite_tap_v1_0_0\pcie_axi4lite_tap_v1_0_0.lib

Compiling verilog library 'pcie_axi4lite_tap_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:pcie_axi4lite_tap_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: pcie_axi4lite_tap_v1_0_0_top."
MESSAGE "$root top modules: pcie_axi4lite_tap_v1_0_0_top."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:pcie_axi4lite_tap_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 28.57 % complete
ALIB: Library `pcie_dma_versal_v1_0_0' attached.
pcie_dma_versal_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pcie_dma_versal_v1_0_0\pcie_dma_versal_v1_0_0.lib

Compiling verilog library 'pcie_dma_versal_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:pcie_dma_versal_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
ERROR VCP1230 "Error in encrypted code."
FAILURE "Compile failure 1 Errors 7 Warnings  Analysis time: 4[s]."

END_COMPILATION_MESSAGES(active_hdl:verilog:pcie_dma_versal_v1_0_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 28.79 % complete
ALIB: Library `pcie_jtag_v1_0_0' attached.
pcie_jtag_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pcie_jtag_v1_0_0\pcie_jtag_v1_0_0.lib

Compiling verilog library 'pcie_jtag_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:pcie_jtag_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:pcie_jtag_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 29.02 % complete
ALIB: Library `pc_cfr_v6_0_8' attached.
pc_cfr_v6_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_0_8\pc_cfr_v6_0_8.lib

Compiling vhdl library 'pc_cfr_v6_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_0_8)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\pc_cfr_v6_0\hdl\pc_cfr_v6_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.24 % complete
ALIB: Library `pc_cfr_v6_1_4' attached.
pc_cfr_v6_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_1_4\pc_cfr_v6_1_4.lib

Compiling vhdl library 'pc_cfr_v6_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_1_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\pc_cfr_v6_1\hdl\pc_cfr_v6_1_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.46 % complete
ALIB: Library `pc_cfr_v6_2_2' attached.
pc_cfr_v6_2_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_2_2\pc_cfr_v6_2_2.lib

Compiling vhdl library 'pc_cfr_v6_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_2_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\pc_cfr_v6_2\hdl\pc_cfr_v6_2_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_2_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.69 % complete
ALIB: Library `pc_cfr_v6_3_1' attached.
pc_cfr_v6_3_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\pc_cfr_v6_3_1\pc_cfr_v6_3_1.lib

Compiling vhdl library 'pc_cfr_v6_3_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_3_1)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\pc_cfr_v6_3\hdl\pc_cfr_v6_3_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:pc_cfr_v6_3_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 29.91 % complete
ALIB: Library `picxo' attached.
picxo = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\picxo\picxo.lib

Compiling vhdl library 'picxo'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:picxo)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\picxo_fracxo_v1_0\hdl\picxo_fracxo_v1_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:picxo)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.13 % complete
ALIB: Library `processing_system7_v5_5_6' attached.
processing_system7_v5_5_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\processing_system7_v5_5_6\processing_system7_v5_5_6.lib

Compiling systemc library 'processing_system7_v5_5_6'...
compile_simlib: 0 error(s), 0 warning(s), 30.36 % complete
ALIB: Library `qdma_v3_0_3' attached.
qdma_v3_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\qdma_v3_0_3\qdma_v3_0_3.lib

Compiling verilog library 'qdma_v3_0_3'...ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:qdma_v3_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
ERROR VCP1230 "Error in encrypted code."
FAILURE "Compile failure 1 Errors 7 Warnings  Analysis time: 3[s]."

END_COMPILATION_MESSAGES(active_hdl:verilog:qdma_v3_0_3)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 30.58 % complete
ALIB: Library `qdriv_pl_v1_0_0' attached.
qdriv_pl_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\qdriv_pl_v1_0_0\qdriv_pl_v1_0_0.lib

Compiling verilog library 'qdriv_pl_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:qdriv_pl_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol mb2tg_rst has not been declared in module qdriv_pl_v1_0_0_reg_set." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_reg_set.sv" 707  21
WARNING VCP2515 "Undefined module: BRAM_TDP_MACRO was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_xsdb_bram.sv" 361  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_cal_cplx_data.sv, ln 146)."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/qdriv_pl_v1_0/hdl/cal/qdriv_pl_v1_0_cal_cplx_top.sv, ln 237)."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: qdriv_pl_v1_0_0_cal_f2r_sync qdriv_pl_v1_0_0_cal_r2f_sync qdriv_pl_v1_0_0_sync qdriv_pl_v1_0_0_config_rom qdriv_pl_v1_0_0_xsdb_bram qdriv_pl_v1_0_0_cal_adr_decode qdriv_pl_v1_0_0_bitslip_path qdriv_pl_v1_0_0_ctrl."
MESSAGE "$root top modules: qdriv_pl_v1_0_0_cal_f2r_sync qdriv_pl_v1_0_0_cal_r2f_sync qdriv_pl_v1_0_0_sync qdriv_pl_v1_0_0_config_rom qdriv_pl_v1_0_0_xsdb_bram qdriv_pl_v1_0_0_cal_adr_decode qdriv_pl_v1_0_0_bitslip_path qdriv_pl_v1_0_0_ctrl."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:qdriv_pl_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 30.80 % complete
ALIB: Library `rama_v1_1_3_lib' attached.
rama_v1_1_3_lib = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rama_v1_1_3_lib\rama_v1_1_3_lib.lib

Compiling vhdl library 'rama_v1_1_3_lib'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:rama_v1_1_3_lib)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\rama_v1_1\hdl\rama_v1_1_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:rama_v1_1_3_lib)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.03 % complete
ALIB: Library `rld3_pl_phy_v1_0_0' attached.
rld3_pl_phy_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rld3_pl_phy_v1_0_0\rld3_pl_phy_v1_0_0.lib

Compiling verilog library 'rld3_pl_phy_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:rld3_pl_phy_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: XPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 554  15
WARNING VCP2515 "Undefined module: IBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 586  19
WARNING VCP2515 "Undefined module: OBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 593  19
WARNING VCP2515 "Undefined module: IOBUF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 635  15
WARNING VCP2515 "Undefined module: IOBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 857  11
WARNING VCP2515 "Undefined module: IBUFDS_DIFF_OUT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 876  25
WARNING VCP2515 "Undefined module: OBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 896  33
WARNING VCP2515 "Undefined module: OBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 907  48
WARNING VCP2515 "Undefined module: IBUFDS_DPHY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 921  54
WARNING VCP2515 "Undefined module: XPIO_VREF was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank.sv" 1323  11
WARNING VCP2515 "Undefined module: IBUFDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/clocking/rld3_pl_phy_v1_0_pll.sv" 184  14
WARNING VCP2515 "Undefined module: BUFG was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/clocking/rld3_pl_phy_v1_0_pll.sv" 223  6
WARNING VCP2515 "Undefined module: XPLL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/clocking/rld3_pl_phy_v1_0_pll.sv" 267  9
WARNING VCP2515 "Undefined module: BUFGCE_DIV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/clocking/rld3_pl_phy_v1_0_pll.sv" 314  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pll_fb_out has not been declared in module rld3_pl_phy_v1_0_0_pll." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/clocking/rld3_pl_phy_v1_0_pll.sv" 297  28
MESSAGE_SP VCP2876 "Implicit net declaration, symbol pll_fb_in has not been declared in module rld3_pl_phy_v1_0_0_pll." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/clocking/rld3_pl_phy_v1_0_pll.sv" 298  27
WARNING VCP2597 "Some unconnected ports remain at instance: xphy_bank_inst. Module rld3_pl_phy_v1_0_0_xphy_bank has unconnected  port(s) : HSRX_DISABLE, IBUF_DISABLE_EXTERNAL, DCI_TERM_DISABLE_EXTERNAL, VREF." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_phy_v1_0/hdl/xphy_bank/rld3_pl_phy_v1_0_xphy_bank_wrapper.sv" 234  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: rld3_pl_phy_v1_0_0_xphy_bank_wrapper rld3_pl_phy_v1_0_0_pll."
MESSAGE "$root top modules: rld3_pl_phy_v1_0_0_xphy_bank_wrapper rld3_pl_phy_v1_0_0_pll."
SUCCESS "Compile success 0 Errors 15 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:rld3_pl_phy_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 15 warning(s), 31.25 % complete
ALIB: Library `rld3_pl_v1_0_1' attached.
rld3_pl_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rld3_pl_v1_0_1\rld3_pl_v1_0_1.lib

Compiling verilog library 'rld3_pl_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:rld3_pl_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
WARNING VCP5010 "Redefinition of the macro RECONFIG_INIT_RESET_1." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/cal/rld3_pl_v1_0_cal_top.sv" 67  30
WARNING VCP5010 "Redefinition of the macro SIMULATION." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/cal/rld3_pl_v1_0_cal_top.sv" 69  19
WARNING VCP2515 "Undefined module: rld3_pl_v1_0_1_cfg_mem_mod was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/cal/rld3_pl_v1_0_cal_xsdb_bram.sv" 489  18
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: cmd_mapper_inst. Module rld3_pl_v1_0_1_bank_queue_mapper has unconnected  port(s) : q_empty." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/mc/rld3_pl_v1_0_mc.sv" 523  1
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP2910 "Conditional expression 1'b1 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/cal/rld3_pl_v1_0_cal_addr_decode.sv" 2785  1
WARNING VCP2641 "Redundant digits given in number 13'b00000000000000." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/mc/rld3_pl_v1_0_data_pi.sv" 254  31
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/cal/rld3_pl_v1_0_cal_cplx_data.sv, ln 143)."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/cal/rld3_pl_v1_0_cal_rd_en.sv, ln 122)."
MESSAGE "Case expression too large, will not check for overlapping labels (C:/Xilinx/Vivado/2019.2/data/ip/xilinx/rld3_pl_v1_0/hdl/cal/rld3_pl_v1_0_cal_top.sv, ln 1233)."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
MESSAGE "Unit top modules: rld3_pl_v1_0_1_cal_bfifo rld3_pl_v1_0_1_cal_odt rld3_pl_v1_0_1_cal_top rld3_pl_v1_0_1_cal_xsdb_bram rld3_pl_v1_0_1_cmd_addr_pi rld3_pl_v1_0_1_data_pi rld3_pl_v1_0_1_floping rld3_pl_v1_0_1_mc."
MESSAGE "$root top modules: rld3_pl_v1_0_1_cal_init_bfm rld3_pl_v1_0_1_cal_bfifo rld3_pl_v1_0_1_cal_odt rld3_pl_v1_0_1_cal_top rld3_pl_v1_0_1_cal_xsdb_bram rld3_pl_v1_0_1_cmd_addr_pi rld3_pl_v1_0_1_data_pi rld3_pl_v1_0_1_floping rld3_pl_v1_0_1_mc."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:rld3_pl_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 31.47 % complete
ALIB: Library `roe_framer_v2_1_0' attached.
roe_framer_v2_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\roe_framer_v2_1_0\roe_framer_v2_1_0.lib

Compiling verilog library 'roe_framer_v2_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:roe_framer_v2_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 9 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:roe_framer_v2_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 31.70 % complete
ALIB: Library `rst_vip_v1_0_3' attached.
rst_vip_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rst_vip_v1_0_3\rst_vip_v1_0_3.lib

Compiling verilog library 'rst_vip_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:rst_vip_v1_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2110 "Module rst_vip_if found in library xilinx_vip."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: rst_vip_v1_0_3_top."
MESSAGE "$root top modules: rst_vip_v1_0_3_top."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:rst_vip_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 31.92 % complete
ALIB: Library `smartconnect_v1_0' attached.
smartconnect_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\smartconnect_v1_0\smartconnect_v1_0.lib

Compiling verilog library 'smartconnect_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:smartconnect_v1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 28 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:smartconnect_v1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.14 % complete
ALIB: Library `sd_fec_v1_0_2' attached.
sd_fec_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sd_fec_v1_0_2\sd_fec_v1_0_2.lib

Compiling verilog library 'sd_fec_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:sd_fec_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:sd_fec_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.37 % complete
ALIB: Library `sem_ultra_v3_1_12' attached.
sem_ultra_v3_1_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sem_ultra_v3_1_12\sem_ultra_v3_1_12.lib

Compiling verilog library 'sem_ultra_v3_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:sem_ultra_v3_1_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 35 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:sem_ultra_v3_1_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.59 % complete
ALIB: Library `sem_v4_1_12' attached.
sem_v4_1_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sem_v4_1_12\sem_v4_1_12.lib

Compiling verilog library 'sem_v4_1_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:sem_v4_1_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 21 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:sem_v4_1_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 32.81 % complete
ALIB: Library `shell_utils_msp432_bsl_crc_gen_v1_0_0' attached.
shell_utils_msp432_bsl_crc_gen_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\shell_utils_msp432_bsl_crc_gen_v1_0_0\shell_utils_msp432_bsl_crc_gen_v1_0_0.lib

Compiling verilog library 'shell_utils_msp432_bsl_crc_gen_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:shell_utils_msp432_bsl_crc_gen_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.04 % complete
ALIB: Library `sim_clk_gen_v1_0_2' attached.
sim_clk_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_clk_gen_v1_0_2\sim_clk_gen_v1_0_2.lib

Compiling verilog library 'sim_clk_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:sim_clk_gen_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: sim_clk_gen."
MESSAGE "$root top modules: sim_clk_gen."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:sim_clk_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.26 % complete
ALIB: Library `sim_rst_gen_v1_0_2' attached.
sim_rst_gen_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_rst_gen_v1_0_2\sim_rst_gen_v1_0_2.lib

Compiling verilog library 'sim_rst_gen_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:sim_rst_gen_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: sim_rst_gen_v1_0_2_sim_rst_gen."
MESSAGE "$root top modules: sim_rst_gen_v1_0_2_sim_rst_gen."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:sim_rst_gen_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.48 % complete
ALIB: Library `sim_trig_top_v1_0' attached.
sim_trig_top_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\sim_trig_top_v1_0\sim_trig_top_v1_0.lib

Compiling verilog library 'sim_trig_top_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:sim_trig_top_v1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: traffic_shaping was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sim_trig_v1_0/hdl/sim_trig_v1_0_vl_rfs.sv" 625  3
WARNING VCP2515 "Undefined module: axi_apb_bridge_0 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/sim_trig_v1_0/hdl/sim_trig_v1_0_vl_rfs.sv" 1137  4
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: sim_trig_top_v1_0 pulse_stretcher pulse_generator bridge_logic sim_trig_synchronizer."
MESSAGE "$root top modules: sim_trig_top_v1_0 pulse_stretcher pulse_generator bridge_logic sim_trig_synchronizer."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:sim_trig_top_v1_0)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 33.71 % complete
ALIB: Library `stm_v1_0' attached.
stm_v1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\stm_v1_0\stm_v1_0.lib

Compiling verilog library 'stm_v1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:stm_v1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: stma_v1_0_0_top."
MESSAGE "$root top modules: stma_v1_0_0_top."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:stm_v1_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 33.93 % complete
ALIB: Library `stm_v1_0_0' attached.
stm_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\stm_v1_0_0\stm_v1_0_0.lib

Compiling verilog library 'stm_v1_0_0'...ERROR: [Common 17-180] Spawn failed: No such file or directory

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:stm_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
ERROR VCP9109 "Verilog nets of a user-defined type are not supported yet. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv" 8760  29
ERROR VCP9109 "Verilog nets of a user-defined type are not supported yet. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv" 8764  30
ERROR VCP9109 "Verilog nets of a user-defined type are not supported yet. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv" 8790  28
ERROR VCP9109 "Verilog nets of a user-defined type are not supported yet. Please contact Aldec Support to receive the latest status." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv" 8794  33
WARNING VCP2515 "Undefined module: stm_v1_0_0_wrra was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/stm_v1_0/hdl/stm_v1_0_vl_rfs.sv" 5963  3
FAILURE "Compile failure 4 Errors 1 Warnings  Analysis time: 0[s]."

END_COMPILATION_MESSAGES(active_hdl:verilog:stm_v1_0_0)
==============================================================================


compile_simlib: 1 error(s), 1 warning(s), 34.15 % complete
ALIB: Library `system_cache_v4_0_6' attached.
system_cache_v4_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\system_cache_v4_0_6\system_cache_v4_0_6.lib

Compiling vhdl library 'system_cache_v4_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:system_cache_v4_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd
COMP96 Compile Package "system_cache_pkg"
COMP96 Compile Package Body "system_cache_pkg"
COMP96 Compile Package "system_cache_queue_pkg"
COMP96 Compile Package Body "system_cache_queue_pkg"
COMP96 Compile Entity "carry_and_di"
COMP96 Compile Architecture "IMP" of Entity "carry_and_di"
COMP96 Compile Entity "carry_and"
COMP96 Compile Architecture "IMP" of Entity "carry_and"
COMP96 Compile Entity "carry_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_and_n"
COMP96 Compile Entity "carry_or"
COMP96 Compile Architecture "IMP" of Entity "carry_or"
COMP96 Compile Entity "carry_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_or_n"
COMP96 Compile Entity "carry_vec_or"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_or"
COMP96 Compile Entity "carry_vec_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_and_n"
COMP96 Compile Entity "carry_latch_and"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and"
COMP96 Compile Entity "carry_latch_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and_n"
COMP96 Compile Entity "carry_latch_or"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or"
COMP96 Compile Entity "carry_latch_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or_n"
COMP96 Compile Entity "carry_piperun_step"
COMP96 Compile Architecture "IMP" of Entity "carry_piperun_step"
COMP96 Compile Entity "carry_compare"
COMP96 Compile Architecture "IMP" of Entity "carry_compare"
COMP96 Compile Entity "carry_prio_mux"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux"
COMP96 Compile Entity "carry_prio_mux_enable"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux_enable"
COMP96 Compile Entity "carry_select_and"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and"
COMP96 Compile Entity "carry_select_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and_n"
COMP96 Compile Entity "carry_select_or"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or"
COMP96 Compile Entity "carry_select_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or_n"
COMP96 Compile Entity "carry_compare_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_const"
COMP96 Compile Entity "carry_compare_mask"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask"
COMP96 Compile Entity "carry_compare_mask_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask_const"
COMP96 Compile Entity "comparator"
COMP96 Compile Architecture "IMP" of Entity "comparator"
COMP96 Compile Entity "reg_ce"
COMP96 Compile Architecture "IMP" of Entity "reg_ce"
COMP96 Compile Entity "reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "reg_ce_kill"
COMP96 Compile Entity "bit_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce"
COMP96 Compile Entity "bit_reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce_kill"
COMP96 Compile Entity "sc_statistics_counters"
COMP96 Compile Architecture "IMP" of Entity "sc_statistics_counters"
COMP96 Compile Entity "sc_stat_latency"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_latency"
COMP96 Compile Entity "sc_srl_fifo_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_srl_fifo_counter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_stat_counter". (No entity named "sc_stat_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd" 6701 0
COMP96 Compile Entity "sc_stat_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_counter"
COMP96 Compile Entity "sc_stat_event"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_event"
COMP96 Compile Entity "sc_m_axi_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_axi_interface"
COMP96 Compile Entity "sc_m_ace_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_ace_interface"
COMP96 Compile Entity "sc_transaction_ordering"
COMP96 Compile Architecture "IMP" of Entity "sc_transaction_ordering"
COMP96 Compile Entity "sc_crossbar"
COMP96 Compile Architecture "IMP" of Entity "sc_crossbar"
COMP96 Compile Entity "sc_back_end"
COMP96 Compile Architecture "IMP" of Entity "sc_back_end"
COMP96 Compile Entity "sc_ram_module"
COMP96 Compile Architecture "IMP" of Entity "sc_ram_module"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v4_0\hdl\system_cache_v4_0_vh_rfs.vhd" 17801 0
COMP96 Compile Entity "sc_lru_calculate"
COMP96 Compile Architecture "RTL" of Entity "sc_lru_calculate"
COMP96 Compile Entity "sc_lru_module"
COMP96 Compile Architecture "IMP" of Entity "sc_lru_module"
COMP96 Compile Entity "sc_update"
COMP96 Compile Architecture "IMP" of Entity "sc_update"
COMP96 Compile Entity "sc_lookup"
COMP96 Compile Architecture "IMP" of Entity "sc_lookup"
COMP96 Compile Entity "sc_cache_core"
COMP96 Compile Architecture "IMP" of Entity "sc_cache_core"
COMP96 Compile Entity "sc_s_axi_length_generation"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_length_generation"
COMP96 Compile Entity "sc_s_axi_a_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_a_channel"
COMP96 Compile Entity "sc_s_axi_w_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_w_channel"
COMP96 Compile Entity "sc_s_axi_b_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_b_channel"
COMP96 Compile Entity "sc_s_axi_r_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_r_channel"
COMP96 Compile Entity "sc_s_axi_opt_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_opt_interface"
COMP96 Compile Entity "sc_s_axi_gen_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_gen_interface"
COMP96 Compile Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Entity "sc_access"
COMP96 Compile Architecture "IMP" of Entity "sc_access"
COMP96 Compile Entity "sc_arbiter"
COMP96 Compile Architecture "IMP" of Entity "sc_arbiter"
COMP96 Compile Entity "sc_front_end"
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Compile Entity "system_cache"
COMP96 Compile Architecture "IMP" of Entity "system_cache"
COMP96 Compile success 0 Errors 2 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:system_cache_v4_0_6)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 34.38 % complete
ALIB: Library `system_cache_v5_0_0' attached.
system_cache_v5_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\system_cache_v5_0_0\system_cache_v5_0_0.lib

Compiling vhdl library 'system_cache_v5_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:system_cache_v5_0_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd
COMP96 Compile Package "system_cache_pkg"
COMP96 Compile Package Body "system_cache_pkg"
COMP96 Compile Package "system_cache_queue_pkg"
COMP96 Compile Package Body "system_cache_queue_pkg"
COMP96 Compile Entity "MB_LUT6"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT6"
COMP96 Compile Entity "MB_LUT6_2"
COMP96 Compile Architecture "IMP" of Entity "MB_LUT6_2"
COMP96 Compile Entity "MB_MUXCY"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXCY"
COMP96 Compile Entity "MB_XORCY"
COMP96 Compile Architecture "IMP" of Entity "MB_XORCY"
COMP96 Compile Entity "MB_MUXF7"
COMP96 Compile Architecture "IMP" of Entity "MB_MUXF7"
COMP96 Compile Entity "MB_FDRE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDRE"
COMP96 Compile Entity "MB_FDSE"
COMP96 Compile Architecture "IMP" of Entity "MB_FDSE"
COMP96 Compile Entity "muxcy_xorcy"
COMP96 Compile Architecture "IMP" of Entity "muxcy_xorcy"
COMP96 Compile Entity "carry_and_di"
COMP96 Compile Architecture "IMP" of Entity "carry_and_di"
COMP96 Compile Entity "carry_and"
COMP96 Compile Architecture "IMP" of Entity "carry_and"
COMP96 Compile Entity "carry_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_and_n"
COMP96 Compile Entity "carry_or"
COMP96 Compile Architecture "IMP" of Entity "carry_or"
COMP96 Compile Entity "carry_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_or_n"
COMP96 Compile Entity "carry_vec_or"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_or"
COMP96 Compile Entity "carry_vec_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_vec_and_n"
COMP96 Compile Entity "carry_latch_and"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and"
COMP96 Compile Entity "carry_latch_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_and_n"
COMP96 Compile Entity "carry_latch_or"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or"
COMP96 Compile Entity "carry_latch_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_latch_or_n"
COMP96 Compile Entity "carry_piperun_step"
COMP96 Compile Architecture "IMP" of Entity "carry_piperun_step"
COMP96 Compile Entity "carry_compare"
COMP96 Compile Architecture "IMP" of Entity "carry_compare"
COMP96 Compile Entity "carry_lte"
COMP96 Compile Architecture "IMP" of Entity "carry_lte"
COMP96 Compile Entity "carry_prio_mux"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux"
COMP96 Compile Entity "carry_prio_mux_enable"
COMP96 Compile Architecture "IMP" of Entity "carry_prio_mux_enable"
COMP96 Compile Entity "carry_select_and"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and"
COMP96 Compile Entity "carry_select_and_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_and_n"
COMP96 Compile Entity "carry_select_or"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or"
COMP96 Compile Entity "carry_select_or_n"
COMP96 Compile Architecture "IMP" of Entity "carry_select_or_n"
COMP96 Compile Entity "carry_compare_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_const"
COMP96 Compile Entity "carry_compare_mask"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask"
COMP96 Compile Entity "carry_compare_mask_const"
COMP96 Compile Architecture "IMP" of Entity "carry_compare_mask_const"
COMP96 Compile Entity "comparator"
COMP96 Compile Architecture "IMP" of Entity "comparator"
COMP96 Compile Entity "reg_ce"
COMP96 Compile Architecture "IMP" of Entity "reg_ce"
COMP96 Compile Entity "reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "reg_ce_kill"
COMP96 Compile Entity "bit_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce"
COMP96 Compile Entity "bit_reg_ce_kill"
COMP96 Compile Architecture "IMP" of Entity "bit_reg_ce_kill"
COMP96 Compile Entity "find_first"
COMP96 Compile Architecture "IMP" of Entity "find_first"
COMP96 Compile Entity "fsb_element"
COMP96 Compile Architecture "IMP" of Entity "fsb_element"
COMP96 Compile Entity "fsb32"
COMP96 Compile Architecture "IMP" of Entity "fsb32"
COMP96 Compile Entity "fsb64"
COMP96 Compile Architecture "IMP" of Entity "fsb64"
COMP96 Compile Entity "fsb128"
COMP96 Compile Architecture "IMP" of Entity "fsb128"
COMP96 Compile Entity "fsb256"
COMP96 Compile Architecture "IMP" of Entity "fsb256"
COMP96 Compile Entity "gen_fsb"
COMP96 Compile Architecture "IMP" of Entity "gen_fsb"
COMP96 Compile Entity "sc_access_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_access_buffer"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_srl_fifo_counter". (No entity named "sc_srl_fifo_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 22406 0
COMP96 Compile Entity "sc_txnid_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_txnid_buffer"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_srl_fifo_counter". (No entity named "sc_srl_fifo_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 22797 0
COMP96 Compile Entity "ccix_common_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "ccix_common_reg_ce"
COMP96 Compile Entity "sam_routing_reg_ce"
COMP96 Compile Architecture "IMP" of Entity "sam_routing_reg_ce"
COMP96 Compile Entity "sc_integrity"
COMP96 Compile Architecture "IMP" of Entity "sc_integrity"
COMP96 Compile Entity "sc_statistics_counters"
COMP96 Compile Architecture "IMP" of Entity "sc_statistics_counters"
COMP96 Compile Entity "sc_stat_latency"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_latency"
COMP96 Compile Entity "sc_srl_fifo_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_srl_fifo_counter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_stat_counter". (No entity named "sc_stat_counter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 25310 0
COMP96 Compile Entity "sc_stat_counter"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_counter"
COMP96 Compile Entity "sc_stat_event"
COMP96 Compile Architecture "IMP" of Entity "sc_stat_event"
COMP96 Compile Entity "sc_lud_pipeline"
COMP96 Compile Architecture "IMP" of Entity "sc_lud_pipeline"
COMP96 Compile Entity "sc_ud_pipeline"
COMP96 Compile Architecture "IMP" of Entity "sc_ud_pipeline"
COMP96 Compile Entity "sc_snp_pipeline"
COMP96 Compile Architecture "IMP" of Entity "sc_snp_pipeline"
COMP96 Compile Entity "sc_data_merge"
COMP96 Compile Architecture "IMP" of Entity "sc_data_merge"
COMP96 Compile Entity "sc_txn_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_txn_buffer"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 28988 0
COMP96 Compile Entity "sc_txn_handling"
COMP96 Compile Architecture "IMP" of Entity "sc_txn_handling"
COMP96 Compile Entity "sc_credit_bank"
COMP96 Compile Architecture "IMP" of Entity "sc_credit_bank"
COMP96 Compile Entity "sc_shadow_tracker"
COMP96 Compile Architecture "IMP" of Entity "sc_shadow_tracker"
COMP96 Compile Entity "sc_ooo_data_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_data_buffer"
COMP96 Compile Entity "sc_ooo_snoop_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_snoop_buffer"
COMP96 Compile Entity "sc_ooo_hit_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_hit_buffer"
COMP96 Compile Entity "sc_ooo_setup_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_setup_buffer"
COMP96 Compile Entity "sc_ooo_bresp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_bresp_buffer"
COMP96 Compile Entity "sc_ooo_early_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_early_buffer"
COMP96 Compile Entity "sc_ooo_wc_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_wc_buffer"
COMP96 Compile Entity "sc_ooo_segment_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_segment_buffer"
COMP96 Compile Entity "sc_ooo_slot_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_slot_buffer"
COMP96 Compile Entity "sc_ooo_read_source_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_read_source_buffer"
COMP96 Compile Entity "sc_ooo_valid_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_valid_buffer"
COMP96 Compile Entity "sc_ooo_wr_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_wr_channel"
COMP96 Compile Entity "sc_ooo_wr_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_wr_interface"
COMP96 Compile Entity "sc_ooo_rd_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_rd_channel"
COMP96 Compile Entity "sc_ooo_rd_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_ooo_rd_interface"
COMP96 Compile Entity "sc_transaction_tracker"
COMP96 Compile Architecture "IMP" of Entity "sc_transaction_tracker"
COMP96 Compile Entity "sc_address_check"
COMP96 Compile Architecture "IMP" of Entity "sc_address_check"
COMP96 Compile Entity "sc_sam"
COMP96 Compile Architecture "IMP" of Entity "sc_sam"
COMP96 Compile Entity "sc_rr_arbiter"
COMP96 Compile Architecture "IMP" of Entity "sc_rr_arbiter"
COMP96 Compile Package "sc_ats_design_pkg"
COMP96 Compile Package Body "sc_ats_design_pkg"
COMP96 Compile Entity "sc_atc_table"
COMP96 Compile Architecture "IMP" of Entity "sc_atc_table"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 44038 0
COMP96 Compile Entity "sc_atc_core"
COMP96 Compile Architecture "IMP" of Entity "sc_atc_core"
COMP96 Compile Entity "ats_cmd_decode_256"
COMP96 Compile Architecture "RTL" of Entity "ats_cmd_decode_256"
COMP96 Compile Entity "ats_cmd_decode_512"
COMP96 Compile Architecture "RTL" of Entity "ats_cmd_decode_512"
COMP96 Compile Entity "rc_decomposer_top"
COMP96 Compile Architecture "RTL" of Entity "rc_decomposer_top"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "ats_cpl_decode_256". (No entity named "ats_cpl_decode_256" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 48996 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "ats_cpl_decode_512". (No entity named "ats_cpl_decode_512" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 49455 0
COMP96 Compile Entity "ats_cpl_decode_256"
COMP96 Compile Architecture "RTL" of Entity "ats_cpl_decode_256"
COMP96 Compile Entity "ats_cpl_decode_512"
COMP96 Compile Architecture "RTL" of Entity "ats_cpl_decode_512"
COMP96 Compile Entity "cq_decomposer_top"
COMP96 Compile Architecture "RTL" of Entity "cq_decomposer_top"
COMP96 Compile Entity "cc_completer"
COMP96 Compile Architecture "RTL" of Entity "cc_completer"
COMP96 Compile Entity "cc_completer_512"
COMP96 Compile Architecture "RTL" of Entity "cc_completer_512"
COMP96 Compile Entity "rq_composer"
COMP96 Compile Architecture "RTL" of Entity "rq_composer"
COMP96 Compile Entity "rq_composer_512"
COMP96 Compile Architecture "RTL" of Entity "rq_composer_512"
COMP96 Compile Entity "rc_mux_queue_handler"
COMP96 Compile Architecture "RTL" of Entity "rc_mux_queue_handler"
COMP96 Compile Entity "cq_mux_queue_cc_handler"
COMP96 Compile Architecture "RTL" of Entity "cq_mux_queue_cc_handler"
COMP96 Compile Entity "rq_message_queue_handler"
COMP96 Compile Architecture "RTL" of Entity "rq_message_queue_handler"
COMP96 Compile Entity "sc_ats_table_handler"
COMP96 Compile Architecture "RTL" of Entity "sc_ats_table_handler"
COMP96 Compile Entity "sc_atc"
COMP96 Compile Architecture "IMP" of Entity "sc_atc"
COMP96 Compile Entity "sc_ats_interface"
COMP96 Compile Architecture "RTL" of Entity "sc_ats_interface"
COMP96 Compile Entity "sc_hazard_store"
COMP96 Compile Architecture "IMP" of Entity "sc_hazard_store"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_snp_buffer". (No entity named "sc_ccix_snp_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 70529 0
COMP96 Compile Entity "sc_hazard_track"
COMP96 Compile Architecture "IMP" of Entity "sc_hazard_track"
COMP96 Compile Entity "sc_ccix_home_hazard"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_home_hazard"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_snp_buffer". (No entity named "sc_ccix_snp_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 72513 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_txn_return_buffer". (No entity named "sc_txn_return_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 73025 0
COMP96 Compile Entity "sc_cxs_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_cxs_interface"
COMP96 Compile Entity "sc_cxs_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_cxs_encode"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_txn_return_buffer". (No entity named "sc_txn_return_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 78893 0
COMP96 Compile Entity "sc_cxs_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_cxs_decode"
COMP96 Compile Entity "sc_cchix_complete"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_complete"
COMP96 Compile Entity "sc_cchix_rd_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_rd_pipe"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_req_buffer". (No entity named "sc_ccix_req_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 83618 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_chi_req_buffer". (No entity named "sc_chi_req_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 83667 0
COMP96 Compile Entity "sc_cchix_wr_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_wr_pipe"
COMP96 Compile Entity "sc_cchix_rsp_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_rsp_pipe"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 91688 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_txn_return_buffer". (No entity named "sc_txn_return_buffer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 92093 0
COMP96 Compile Entity "sc_cchix_snp_pipe"
COMP96 Compile Architecture "IMP" of Entity "sc_cchix_snp_pipe"
COMP96 Compile Entity "sc_ccix_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_req_buffer"
COMP96 Compile Entity "sc_ccix_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_rsp_buffer"
COMP96 Compile Entity "sc_ccix_snp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_snp_buffer"
COMP96 Compile Entity "sc_ccix_crd_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_crd_buffer"
COMP96 Compile Entity "sc_ccix_per_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_per_buffer"
COMP96 Compile Entity "sc_ccix_bcast_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_bcast_buffer"
COMP96 Compile Entity "sc_txn_return_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_txn_return_buffer"
COMP96 Compile Entity "sc_ccix_chain"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_chain"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_req_msg_decode". (No entity named "sc_ccix_req_msg_decode" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 98247 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_rsp_msg_decode". (No entity named "sc_ccix_rsp_msg_decode" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 98384 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ccix_snp_msg_decode". (No entity named "sc_ccix_snp_msg_decode" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 98590 0
COMP96 Compile Entity "sc_ccix_base"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_base"
COMP96 Compile Entity "sc_ccix_home_wr_path"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_home_wr_path"
COMP96 Compile Entity "sc_snoopfilter"
COMP96 Compile Architecture "IMP" of Entity "sc_snoopfilter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 101178 0
COMP96 Compile Entity "sc_ccix_slave"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_slave"
COMP96 Compile Entity "sc_ccix_home"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_home"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 106132 0
COMP96 Compile Entity "sc_ccix_ra_hazard"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_ra_hazard"
COMP96 Compile Entity "sc_ccix_ra"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_ra"
COMP96 Compile Entity "sc_ccix_switch"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_switch"
COMP96 Compile Entity "sc_ccix_rx_link"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_rx_link"
COMP96 Compile Entity "sc_ccix_tx_link"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_tx_link"
COMP96 Compile Entity "sc_ccix_req_msg_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_req_msg_decode"
COMP96 Compile Entity "sc_ccix_rsp_msg_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_rsp_msg_decode"
COMP96 Compile Entity "sc_ccix_snp_msg_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_snp_msg_decode"
COMP96 Compile Entity "sc_ccix_msg_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_msg_encode"
COMP96 Compile Entity "sc_ccix_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_decode"
COMP96 Compile Entity "sc_ccix_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_encode"
COMP96 Compile Entity "sc_ccix_port"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_port"
COMP96 Compile Entity "sc_ccix_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_interface"
COMP96 Compile Entity "sc_chi_link_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_link_interface"
COMP96 Compile Entity "sc_chi_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_req_buffer"
COMP96 Compile Entity "sc_chi_snp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp_buffer"
COMP96 Compile Entity "sc_chi_dat_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_dat_buffer"
COMP96 Compile Entity "sc_chi_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_rsp_buffer"
COMP96 Compile Entity "sc_chi_retry_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_retry_rsp_buffer"
COMP96 Compile Entity "sc_chi_receipt_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_receipt_rsp_buffer"
COMP96 Compile Entity "sc_chi_comp_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_comp_rsp_buffer"
COMP96 Compile Entity "sc_chi_nodata_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_nodata_rsp_buffer"
COMP96 Compile Entity "sc_chi_dvm_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_dvm_rsp_buffer"
COMP96 Compile Entity "sc_chi_data_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_data_rsp_buffer"
COMP96 Compile Entity "sc_chi_compack_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_compack_rsp_buffer"
COMP96 Compile Entity "sc_chi_dbid_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_dbid_rsp_buffer"
COMP96 Compile Entity "sc_chi_size_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_size_req_buffer"
COMP96 Compile Entity "sc_chi_setup_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_setup_req_buffer"
COMP96 Compile Entity "sc_chi_snp_req_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp_req_buffer"
COMP96 Compile Entity "sc_chi_snp_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp_rsp_buffer"
COMP96 Compile Entity "sc_chi_tracetag_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_tracetag_buffer"
COMP96 Compile Entity "sc_chi_pcrd_rsp_buffer"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_pcrd_rsp_buffer"
COMP96 Compile Entity "sc_chi_decode"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_decode"
COMP96 Compile Entity "sc_chi_encode"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_encode"
COMP96 Compile Entity "sc_chi_req_mux"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_req_mux"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 153060 0
COMP96 Compile Entity "sc_chi_snp"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_snp"
COMP96 Compile Entity "sc_chi_crsp"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_crsp"
COMP96 Compile Entity "sc_chi_srsp"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_srsp"
COMP96 Compile Entity "sc_chi_rnf"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_rnf"
COMP96 Compile Entity "sc_chi_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_chi_interface"
COMP96 Compile Entity "sc_trace_module"
COMP96 Compile Architecture "IMP" of Entity "sc_trace_module"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "sc_ram_module". (No entity named "sc_ram_module" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 168624 0
COMP96 Compile Entity "sc_m_axi_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_axi_interface"
COMP96 Compile Entity "sc_m_ace_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_m_ace_interface"
COMP96 Compile Entity "sc_axi_transaction_ordering"
COMP96 Compile Architecture "IMP" of Entity "sc_axi_transaction_ordering"
COMP96 Compile Entity "sc_ccix_transaction_ordering"
COMP96 Compile Architecture "IMP" of Entity "sc_ccix_transaction_ordering"
COMP96 Compile Entity "sc_crossbar"
COMP96 Compile Architecture "IMP" of Entity "sc_crossbar"
COMP96 Compile Entity "sc_back_end"
COMP96 Compile Architecture "IMP" of Entity "sc_back_end"
COMP96 Compile Entity "sc_ram_module"
COMP96 Compile Architecture "IMP" of Entity "sc_ram_module"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\system_cache_v5_0\hdl\system_cache_v5_0_vh_rfs.vhd" 187926 0
COMP96 Compile Entity "sc_lru_calculate"
COMP96 Compile Architecture "RTL" of Entity "sc_lru_calculate"
COMP96 Compile Entity "sc_lru_module"
COMP96 Compile Architecture "IMP" of Entity "sc_lru_module"
COMP96 Compile Entity "sc_update"
COMP96 Compile Architecture "IMP" of Entity "sc_update"
COMP96 Compile Entity "sc_lookup"
COMP96 Compile Architecture "IMP" of Entity "sc_lookup"
COMP96 Compile Entity "sc_cache_core"
COMP96 Compile Architecture "IMP" of Entity "sc_cache_core"
COMP96 Compile Entity "sc_s_axi_length_generation"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_length_generation"
COMP96 Compile Entity "sc_s_axi_a_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_a_channel"
COMP96 Compile Entity "sc_s_axi_w_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_w_channel"
COMP96 Compile Entity "sc_s_axi_b_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_b_channel"
COMP96 Compile Entity "sc_s_axi_r_channel"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_r_channel"
COMP96 Compile Entity "sc_s_axi_opt_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_opt_interface"
COMP96 Compile Entity "sc_s_axi_gen_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_gen_interface"
COMP96 Compile Entity "sc_replay_module"
COMP96 Compile Architecture "IMP" of Entity "sc_replay_module"
COMP96 Compile Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_ctrl_interface"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "sc_s_axi_ctrl_interface"
COMP96 Compile Entity "sc_access"
COMP96 Compile Architecture "IMP" of Entity "sc_access"
COMP96 Compile Entity "sc_arbiter"
COMP96 Compile Architecture "IMP" of Entity "sc_arbiter"
COMP96 Compile Entity "sc_control"
COMP96 Compile Architecture "IMP" of Entity "sc_control"
COMP96 Compile Entity "sc_front_end"
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "sc_front_end"
COMP96 Compile Entity "system_cache"
COMP96 Compile Architecture "IMP" of Entity "system_cache"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "IMP" of Entity "system_cache"
COMP96 Compile success 0 Errors 23 Warnings  Analysis time :  43.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:system_cache_v5_0_0)
==============================================================================


compile_simlib: 0 error(s), 24 warning(s), 34.60 % complete
ALIB: Library `ta_dma_v1_0_4' attached.
ta_dma_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ta_dma_v1_0_4\ta_dma_v1_0_4.lib

Compiling verilog library 'ta_dma_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ta_dma_v1_0_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 9 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ta_dma_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 34.82 % complete
ALIB: Library `tcc_decoder_3gpplte_v3_0_6' attached.
tcc_decoder_3gpplte_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tcc_decoder_3gpplte_v3_0_6\tcc_decoder_3gpplte_v3_0_6.lib

Compiling vhdl library 'tcc_decoder_3gpplte_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:tcc_decoder_3gpplte_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\tcc_decoder_3gpplte_v3_0\hdl\tcc_decoder_3gpplte_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  4.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:tcc_decoder_3gpplte_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.04 % complete
ALIB: Library `ten_gig_eth_mac_v15_1_7' attached.
ten_gig_eth_mac_v15_1_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ten_gig_eth_mac_v15_1_7\ten_gig_eth_mac_v15_1_7.lib

Compiling verilog library 'ten_gig_eth_mac_v15_1_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ten_gig_eth_mac_v15_1_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ten_gig_eth_mac_v15_1_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.27 % complete
ALIB: Library `ten_gig_eth_pcs_pma_v6_0_16' attached.
ten_gig_eth_pcs_pma_v6_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ten_gig_eth_pcs_pma_v6_0_16\ten_gig_eth_pcs_pma_v6_0_16.lib

Compiling verilog library 'ten_gig_eth_pcs_pma_v6_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ten_gig_eth_pcs_pma_v6_0_16)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 12 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ten_gig_eth_pcs_pma_v6_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.49 % complete
ALIB: Library `timer_sync_1588_v1_2_4' attached.
timer_sync_1588_v1_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\timer_sync_1588_v1_2_4\timer_sync_1588_v1_2_4.lib

Compiling vhdl library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:timer_sync_1588_v1_2_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\timer_sync_1588_v1_2\hdl\timer_sync_1588_v1_2_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 35.71 % complete
ALIB: Library `timer_sync_1588_v1_2_4' attached.
timer_sync_1588_v1_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\timer_sync_1588_v1_2_4\timer_sync_1588_v1_2_4.lib

Compiling verilog library 'timer_sync_1588_v1_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:timer_sync_1588_v1_2_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:timer_sync_1588_v1_2_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 35.94 % complete
ALIB: Library `tmr_inject_v1_0_4' attached.
tmr_inject_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tmr_inject_v1_0_4\tmr_inject_v1_0_4.lib

Compiling vhdl library 'tmr_inject_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:tmr_inject_v1_0_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\tmr_inject_v1_0\hdl\tmr_inject_v1_0_vh_rfs.vhd
COMP96 Compile Entity "pselect_mask"
COMP96 Compile Architecture "imp" of Entity "pselect_mask"
COMP96 Compile Entity "tmr_inject"
COMP96 Compile Architecture "imp" of Entity "tmr_inject"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:tmr_inject_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.16 % complete
ALIB: Library `tmr_manager_v1_0_5' attached.
tmr_manager_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tmr_manager_v1_0_5\tmr_manager_v1_0_5.lib

Compiling vhdl library 'tmr_manager_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:tmr_manager_v1_0_5)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\tmr_manager_v1_0\hdl\tmr_manager_v1_0_vh_rfs.vhd
COMP96 Compile Entity "mb_sync_bit"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_bit"
COMP96 Compile Entity "mb_sync_vec"
COMP96 Compile Architecture "IMP" of Entity "mb_sync_vec"
COMP96 Compile Entity "pselect_mask"
COMP96 Compile Architecture "imp" of Entity "pselect_mask"
COMP96 Compile Entity "tmr_manager"
COMP96 Compile Architecture "imp" of Entity "tmr_manager"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:tmr_manager_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.38 % complete
ALIB: Library `tmr_voter_v1_0_3' attached.
tmr_voter_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tmr_voter_v1_0_3\tmr_voter_v1_0_3.lib

Compiling vhdl library 'tmr_voter_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:tmr_voter_v1_0_3)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\tmr_voter_v1_0\hdl\tmr_voter_v1_0_vh_rfs.vhd
COMP96 Compile Entity "Voter"
COMP96 Compile Architecture "IMP" of Entity "Voter"
COMP96 Compile Entity "lmb_voter"
COMP96 Compile Architecture "imp" of Entity "lmb_voter"
COMP96 Compile Entity "s_lmb_voter"
COMP96 Compile Architecture "imp" of Entity "s_lmb_voter"
COMP96 Compile Entity "bram_voter"
COMP96 Compile Architecture "imp" of Entity "bram_voter"
COMP96 Compile Entity "m_bram_voter"
COMP96 Compile Architecture "imp" of Entity "m_bram_voter"
COMP96 Compile Entity "axi_voter"
COMP96 Compile Architecture "imp" of Entity "axi_voter"
COMP96 Compile Entity "s_axi_voter"
COMP96 Compile Architecture "imp" of Entity "s_axi_voter"
COMP96 Compile Entity "s_axis_voter"
COMP96 Compile Architecture "imp" of Entity "s_axis_voter"
COMP96 Compile Entity "m_axis_voter"
COMP96 Compile Architecture "imp" of Entity "m_axis_voter"
COMP96 Compile Entity "trace_voter"
COMP96 Compile Architecture "imp" of Entity "trace_voter"
COMP96 Compile Entity "interrupt_voter"
COMP96 Compile Architecture "imp" of Entity "interrupt_voter"
COMP96 Compile Entity "Comparator"
COMP96 Compile Architecture "IMP" of Entity "Comparator"
COMP96 Compile Entity "lmb_comparator"
COMP96 Compile Architecture "imp" of Entity "lmb_comparator"
COMP96 Compile Entity "s_lmb_comparator"
COMP96 Compile Architecture "imp" of Entity "s_lmb_comparator"
COMP96 Compile Entity "bram_comparator"
COMP96 Compile Architecture "imp" of Entity "bram_comparator"
COMP96 Compile Entity "axi_comparator"
COMP96 Compile Architecture "imp" of Entity "axi_comparator"
COMP96 Compile Entity "s_axi_comparator"
COMP96 Compile Architecture "imp" of Entity "s_axi_comparator"
COMP96 Compile Entity "s_axis_comparator"
COMP96 Compile Architecture "imp" of Entity "s_axis_comparator"
COMP96 Compile Entity "m_axis_comparator"
COMP96 Compile Architecture "imp" of Entity "m_axis_comparator"
COMP96 Compile Entity "trace_comparator"
COMP96 Compile Architecture "imp" of Entity "trace_comparator"
COMP96 Compile Entity "interrupt_comparator"
COMP96 Compile Architecture "imp" of Entity "interrupt_comparator"
COMP96 Compile Entity "tmr_test"
COMP96 Compile Architecture "imp" of Entity "tmr_test"
COMP96 Compile Entity "tmr_comparator"
COMP96 Compile Architecture "imp" of Entity "tmr_comparator"
COMP96 Compile Entity "tmr_voter"
COMP96 Compile Architecture "imp" of Entity "tmr_voter"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:tmr_voter_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.61 % complete
ALIB: Library `trace_s2mm_v1_0_0' attached.
trace_s2mm_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\trace_s2mm_v1_0_0\trace_s2mm_v1_0_0.lib

Compiling verilog library 'trace_s2mm_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:trace_s2mm_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP2640 "No modules defined."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:trace_s2mm_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 36.83 % complete
ALIB: Library `tsn_endpoint_ethernet_mac_block_v1_0_5' attached.
tsn_endpoint_ethernet_mac_block_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tsn_endpoint_ethernet_mac_block_v1_0_5\tsn_endpoint_ethernet_mac_block_v1_0_5.lib

Compiling vhdl library 'tsn_endpoint_ethernet_mac_block_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_5)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\tsn_endpoint_ethernet_mac_block_v1_0\hdl\tsn_endpoint_ethernet_mac_block_v1_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:tsn_endpoint_ethernet_mac_block_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 37.05 % complete
ALIB: Library `tsn_endpoint_ethernet_mac_block_v1_0_5' attached.
tsn_endpoint_ethernet_mac_block_v1_0_5 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\tsn_endpoint_ethernet_mac_block_v1_0_5\tsn_endpoint_ethernet_mac_block_v1_0_5.lib

Compiling verilog library 'tsn_endpoint_ethernet_mac_block_v1_0_5'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:tsn_endpoint_ethernet_mac_block_v1_0_5)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:tsn_endpoint_ethernet_mac_block_v1_0_5)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 37.28 % complete
ALIB: Library `uhdsdi_gt_v1_0_3' attached.
uhdsdi_gt_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v1_0_3\uhdsdi_gt_v1_0_3.lib

Compiling vhdl library 'uhdsdi_gt_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:uhdsdi_gt_v1_0_3)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v1_0\hdl\nidru\bs_flex_v_2.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v1_0\hdl\nidru\nidru_20_v_7.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v1_0\hdl\nidru\nidru_20_wrapper.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:uhdsdi_gt_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 37.50 % complete
ALIB: Library `uhdsdi_gt_v1_0_3' attached.
uhdsdi_gt_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v1_0_3\uhdsdi_gt_v1_0_3.lib

Compiling verilog library 'uhdsdi_gt_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:uhdsdi_gt_v1_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gt_shared/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v" 326  83
WARNING VCP2857 "Implicit conversion will be used: .2*P_FREERUN_FREQUENCY+2<real> <- 7<unsized decimal>." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gt_shared/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v" 578  83
MESSAGE_SP VCP2113 "Module nidru_20_wrapper found in current working library."
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/drp_ctrl/uhdsdi_gt_sync_block.v" 24  3
WARNING VCP2515 "Undefined module: BUFG_GT was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gt_shared/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v" 189  5
WARNING VCP2515 "Undefined module: uhdsdi_gtwiz_gtwizard_gthe3 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gt_shared/uhdsdi_gtwiz_gtwizard_top.v" 1756  7
WARNING VCP2515 "Undefined module: uhdsdi_gtwiz_gtwizard_gtye3 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gt_shared/uhdsdi_gtwiz_gtwizard_top.v" 2275  7
WARNING VCP2515 "Undefined module: GTHE4_CHANNEL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v" 3690  9
WARNING VCP2515 "Undefined module: uhdsdi_gtwiz_gthe4_common_wrapper was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 1235  13
WARNING VCP2515 "Undefined module: GTHE4_COMMON was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/gt_common/uhdsdi_gthe4_common.v" 923  7
WARNING VCP2515 "Undefined module: GTYE4_CHANNEL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v" 3606  9
WARNING VCP2515 "Undefined module: GTYE4_COMMON was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/gt_common/gtwizard_ultrascale_v1_7_gtye4_common.v" 1065  7
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_BUFGTCE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2225  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_BUFGTCEMASK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2226  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_BUFGTDIV violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2227  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_BUFGTRESET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2228  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_BUFGTRSTMASK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2229  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_CPLLFBCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2230  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_CPLLLOCK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2231  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_CPLLREFCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2232  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_DMONITOROUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2233  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_DMONITOROUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2234  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_DRPDO violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2235  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_DRPRDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2236  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_EYESCANDATAERROR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2237  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_GTHTXN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2238  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_GTHTXP violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2239  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_GTPOWERGOOD violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2240  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_GTREFCLKMONITOR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2241  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIERATEGEN3 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2242  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIERATEIDLE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2243  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIERATEQPLLPD violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2244  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIERATEQPLLRESET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2245  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIESYNCTXSYNCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2246  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIEUSERGEN3RDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2247  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIEUSERPHYSTATUSRST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2248  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCIEUSERRATESTART violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2249  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PCSRSVDOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2250  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PHYSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2251  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_PINRSRVDAS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2252  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_POWERPRESENT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2253  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RESETEXCEPTION violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2254  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXBUFSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2255  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXBYTEISALIGNED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2256  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXBYTEREALIGN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2257  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCDRLOCK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2258  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCDRPHDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2259  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCHANBONDSEQ violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2260  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCHANISALIGNED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2261  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCHANREALIGN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2262  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCHBONDO violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2263  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCKCALDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2264  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCLKCORCNT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2265  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCOMINITDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2266  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCOMMADET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2267  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCOMSASDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2268  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCOMWAKEDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2269  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCTRL0 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2270  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCTRL1 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2271  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCTRL2 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2272  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXCTRL3 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2273  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXDATA violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2274  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXDATAEXTENDRSVD violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2275  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXDATAVALID violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2276  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXDLYSRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2277  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXELECIDLE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2278  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXHEADER violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2279  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXHEADERVALID violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2280  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXLFPSTRESETDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2281  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXLFPSU2LPEXITDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2282  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXLFPSU3WAKEDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2283  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXMONITOROUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2284  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXOSINTDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2285  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXOSINTSTARTED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2286  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXOSINTSTROBEDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2287  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXOSINTSTROBESTARTED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2288  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXOUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2289  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXOUTCLKFABRIC violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2290  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXOUTCLKPCS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2291  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXPHALIGNDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2292  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXPHALIGNERR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2293  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXPMARESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2294  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXPRBSERR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2295  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXPRBSLOCKED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2296  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXPRGDIVRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2297  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXQPISENN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2298  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXQPISENP violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2299  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXRATEDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2300  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXRECCLKOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2301  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2302  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSLIDERDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2303  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSLIPDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2304  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSLIPOUTCLKRDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2305  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSLIPPMARDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2306  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSTARTOFSEQ violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2307  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2308  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSYNCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2309  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXSYNCOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2310  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_RXVALID violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2311  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXBUFSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2312  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXCOMFINISH violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2313  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXDCCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2314  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXDLYSRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2315  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXOUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2316  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXOUTCLKFABRIC violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2317  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXOUTCLKPCS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2318  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXPHALIGNDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2319  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXPHINITDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2320  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXPMARESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2321  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXPRGDIVRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2322  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXQPISENN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2323  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXQPISENP violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2324  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXRATEDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2325  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2326  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXSYNCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2327  1
WARNING VCP2605 "Port connection for port GTHE4_CHANNEL_TXSYNCOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gthe4_wiz/synth/uhdsdi_gtwiz_gtwizard_gthe4.v" 2328  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_DRPDO violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1263  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_DRPRDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1264  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_PMARSVDOUT0 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1265  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_PMARSVDOUT1 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1266  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL0FBCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1267  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL0LOCK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1268  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL0OUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1269  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL0OUTREFCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1270  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL0REFCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1271  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL1FBCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1272  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL1LOCK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1273  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL1OUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1274  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL1OUTREFCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1275  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLL1REFCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1276  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLLDMONITOR0 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1277  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_QPLLDMONITOR1 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1278  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_REFCLKOUTMONITOR0 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1279  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_REFCLKOUTMONITOR1 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1280  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_RXRECCLK0SEL violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1281  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_RXRECCLK1SEL violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1282  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_SDM0FINALOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1283  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_SDM0TESTDATA violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1284  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_SDM1FINALOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1285  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_SDM1TESTDATA violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1286  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_UBDADDR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1287  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_UBDEN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1288  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_UBDI violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1289  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_UBDWE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1290  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_UBMDMTDO violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1291  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_UBRSVDOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1292  1
WARNING VCP2605 "Port connection for port GTYE4_COMMON_UBTXUART violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 1293  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_BUFGTCE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2267  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_BUFGTCEMASK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2268  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_BUFGTDIV violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2269  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_BUFGTRESET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2270  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_BUFGTRSTMASK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2271  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_CPLLFBCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2272  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_CPLLLOCK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2273  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_CPLLREFCLKLOST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2274  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_DMONITOROUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2275  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_DMONITOROUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2276  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_DRPDO violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2277  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_DRPRDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2278  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_EYESCANDATAERROR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2279  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_GTPOWERGOOD violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2280  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_GTREFCLKMONITOR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2281  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_GTYTXN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2282  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_GTYTXP violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2283  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIERATEGEN3 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2284  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIERATEIDLE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2285  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIERATEQPLLPD violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2286  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIERATEQPLLRESET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2287  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIESYNCTXSYNCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2288  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIEUSERGEN3RDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2289  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIEUSERPHYSTATUSRST violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2290  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCIEUSERRATESTART violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2291  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PCSRSVDOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2292  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PHYSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2293  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_PINRSRVDAS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2294  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_POWERPRESENT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2295  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RESETEXCEPTION violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2296  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXBUFSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2297  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXBYTEISALIGNED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2298  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXBYTEREALIGN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2299  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCDRLOCK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2300  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCDRPHDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2301  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCHANBONDSEQ violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2302  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCHANISALIGNED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2303  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCHANREALIGN violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2304  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCHBONDO violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2305  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCKCALDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2306  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCLKCORCNT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2307  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCOMINITDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2308  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCOMMADET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2309  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCOMSASDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2310  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCOMWAKEDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2311  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCTRL0 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2312  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCTRL1 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2313  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCTRL2 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2314  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXCTRL3 violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2315  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXDATA violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2316  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXDATAEXTENDRSVD violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2317  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXDATAVALID violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2318  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXDLYSRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2319  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXELECIDLE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2320  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXHEADER violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2321  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXHEADERVALID violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2322  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXLFPSTRESETDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2323  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXLFPSU2LPEXITDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2324  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXLFPSU3WAKEDET violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2325  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXMONITOROUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2326  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXOSINTDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2327  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXOSINTSTARTED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2328  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXOSINTSTROBEDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2329  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXOSINTSTROBESTARTED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2330  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXOUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2331  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXOUTCLKFABRIC violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2332  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXOUTCLKPCS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2333  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXPHALIGNDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2334  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXPHALIGNERR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2335  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXPMARESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2336  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXPRBSERR violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2337  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXPRBSLOCKED violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2338  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXPRGDIVRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2339  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXRATEDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2340  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXRECCLKOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2341  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2342  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSLIDERDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2343  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSLIPDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2344  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSLIPOUTCLKRDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2345  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSLIPPMARDY violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2346  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSTARTOFSEQ violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2347  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2348  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSYNCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2349  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXSYNCOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2350  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_RXVALID violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2351  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXBUFSTATUS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2352  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXCOMFINISH violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2353  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXDCCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2354  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXDLYSRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2355  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXOUTCLK violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2356  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXOUTCLKFABRIC violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2357  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXOUTCLKPCS violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2358  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXPHALIGNDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2359  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXPHINITDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2360  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXPMARESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2361  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXPRGDIVRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2362  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXRATEDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2363  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXRESETDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2364  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXSYNCDONE violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2365  1
WARNING VCP2605 "Port connection for port GTYE4_CHANNEL_TXSYNCOUT violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/gtye4_wiz/synth/uhdsdi_gtwiz_gtwizard_gtye4.v" 2366  1
WARNING VCP2597 "Some unconnected ports remain at instance: uhdsdi_link. Module uhdsdi_gtwiz_gthe4 has unconnected  port(s) : gtpowergood_out." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/uhdsdi_multigt_wrapper.v" 260  1
WARNING VCP2597 "Some unconnected ports remain at instance: uhdsdi_link. Module uhdsdi_gtwiz_gtye4 has unconnected  port(s) : gtpowergood_out." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v1_0/hdl/uhdsdi_multigt_wrapper.v" 391  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: uhdsdi_control uhdsdi_multigt_wrapper."
MESSAGE "$root top modules: uhdsdi_control uhdsdi_multigt_wrapper."
SUCCESS "Compile success 0 Errors 248 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:uhdsdi_gt_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 248 warning(s), 37.72 % complete
ALIB: Library `uhdsdi_gt_v2_0_1' attached.
uhdsdi_gt_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v2_0_1\uhdsdi_gt_v2_0_1.lib

Compiling vhdl library 'uhdsdi_gt_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:uhdsdi_gt_v2_0_1)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\nidru\bs_flex_v_2.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\nidru\nidru_20_v_7.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\uhdsdi_gt_v2_0\hdl\nidru\nidru_20_wrapper.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:uhdsdi_gt_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 37.95 % complete
ALIB: Library `uhdsdi_gt_v2_0_1' attached.
uhdsdi_gt_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uhdsdi_gt_v2_0_1\uhdsdi_gt_v2_0_1.lib

Compiling verilog library 'uhdsdi_gt_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:uhdsdi_gt_v2_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module nidru_20_wrapper found in current working library."
WARNING VCP2515 "Undefined module: FD was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v2_0/hdl/drp_ctrl/uhdsdi_gt_sync_block.v" 24  3
WARNING VCP2515 "Undefined module: GTHE4_COMMON was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v2_0/hdl/gt_common/uhdsdi_gthe4_common.v" 923  7
WARNING VCP2515 "Undefined module: GTYE4_COMMON was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/uhdsdi_gt_v2_0/hdl/gt_common/gtwizard_ultrascale_v1_7_gtye4_common.v" 1065  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: uhdsdi_control uhdsdi_gthe4_common gtwizard_ultrascale_v1_7_7_1_gtye4_common."
MESSAGE "$root top modules: uhdsdi_control uhdsdi_gthe4_common gtwizard_ultrascale_v1_7_7_1_gtye4_common."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:uhdsdi_gt_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 38.17 % complete
ALIB: Library `uram_rd_back_v1_0_0' attached.
uram_rd_back_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\uram_rd_back_v1_0_0\uram_rd_back_v1_0_0.lib

Compiling verilog library 'uram_rd_back_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:uram_rd_back_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:uram_rd_back_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.39 % complete
ALIB: Library `usxgmii_v1_1_1' attached.
usxgmii_v1_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\usxgmii_v1_1_1\usxgmii_v1_1_1.lib

Compiling verilog library 'usxgmii_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:usxgmii_v1_1_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 12 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:usxgmii_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.62 % complete
ALIB: Library `util_idelay_ctrl_v1_0_2' attached.
util_idelay_ctrl_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\util_idelay_ctrl_v1_0_2\util_idelay_ctrl_v1_0_2.lib

Compiling verilog library 'util_idelay_ctrl_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:util_idelay_ctrl_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: IDELAYCTRL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/util_idelay_ctrl_v1_0/hdl/util_idelay_ctrl_v1_0_vl_rfs.v" 48  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: util_idelay_ctrl_v1_0_2_util_idelay_ctrl."
MESSAGE "$root top modules: util_idelay_ctrl_v1_0_2_util_idelay_ctrl."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:util_idelay_ctrl_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 38.84 % complete
ALIB: Library `util_reduced_logic_v2_0_4' attached.
util_reduced_logic_v2_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\util_reduced_logic_v2_0_4\util_reduced_logic_v2_0_4.lib

Compiling verilog library 'util_reduced_logic_v2_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:util_reduced_logic_v2_0_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: util_reduced_logic_v2_0_4_util_reduced_logic."
MESSAGE "$root top modules: util_reduced_logic_v2_0_4_util_reduced_logic."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:util_reduced_logic_v2_0_4)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.06 % complete
ALIB: Library `util_vector_logic_v2_0_1' attached.
util_vector_logic_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\util_vector_logic_v2_0_1\util_vector_logic_v2_0_1.lib

Compiling verilog library 'util_vector_logic_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:util_vector_logic_v2_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: util_vector_logic_v2_0_1_util_vector_logic."
MESSAGE "$root top modules: util_vector_logic_v2_0_1_util_vector_logic."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:util_vector_logic_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.29 % complete
ALIB: Library `versal_cips_v1_0_0' attached.
versal_cips_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\versal_cips_v1_0_0\versal_cips_v1_0_0.lib

Compiling systemc library 'versal_cips_v1_0_0'...
compile_simlib: 0 error(s), 0 warning(s), 39.51 % complete
ALIB: Library `vfb_v1_0_14' attached.
vfb_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vfb_v1_0_14\vfb_v1_0_14.lib

Compiling verilog library 'vfb_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:vfb_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: vfb_v1_0_14_arst_ff vfb_v1_0_14_reorder vfb_v1_0_14_op_inf."
MESSAGE "$root top modules: vfb_v1_0_14_arst_ff vfb_v1_0_14_reorder vfb_v1_0_14_op_inf."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:vfb_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 39.73 % complete
ALIB: Library `video_frame_crc_v1_0_2' attached.
video_frame_crc_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\video_frame_crc_v1_0_2\video_frame_crc_v1_0_2.lib

Compiling verilog library 'video_frame_crc_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:video_frame_crc_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/video_frame_crc_v1_0/hdl/video_frame_crc_v1_0_vl_rfs.v" 668  11
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/video_frame_crc_v1_0/hdl/video_frame_crc_v1_0_vl_rfs.v" 680  10
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: video_frame_crc_v1_0_2."
MESSAGE "$root top modules: video_frame_crc_v1_0_2."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:video_frame_crc_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 39.96 % complete
ALIB: Library `vid_edid_v1_0_0' attached.
vid_edid_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_edid_v1_0_0\vid_edid_v1_0_0.lib

Compiling vhdl library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:vid_edid_v1_0_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_edid_v1_0\hdl\vid_edid_v1_0_rfs.vhd
COMP96 Compile Package "vid_edid_v1_0_0_family_support"
COMP96 Compile Package Body "vid_edid_v1_0_0_family_support"
COMP96 Compile Entity "vid_edid_v1_0_0_pselect_f"
COMP96 Compile Architecture "imp" of Entity "vid_edid_v1_0_0_pselect_f"
COMP96 Compile Package "vid_edid_v1_0_0_proc_common_pkg"
COMP96 Compile Package Body "vid_edid_v1_0_0_proc_common_pkg"
COMP96 Compile Entity "vid_edid_v1_0_0_counter_f"
COMP96 Compile Architecture "imp" of Entity "vid_edid_v1_0_0_counter_f"
COMP96 Compile Package "vid_edid_v1_0_0_common_pkg"
COMP96 Compile Package Body "vid_edid_v1_0_0_common_pkg"
COMP96 Compile Entity "vid_edid_v1_0_0_multiplexor"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_multiplexor"
COMP96 Compile Entity "vid_edid_v1_0_0_axilite_sif"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_axilite_sif"
COMP96 Compile Entity "vid_edid_v1_0_0_apb_mif"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_apb_mif"
COMP96 Compile Entity "vid_edid_v1_0_0_psel_decoder"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_psel_decoder"
COMP96 Compile Entity "vid_edid_v1_0_0_rom"
COMP96 Compile Architecture "rtl" of Entity "vid_edid_v1_0_0_rom"
COMP96 Compile Entity "vid_edid_v1_0_0_axi_apb_bridge"
COMP96 Compile Architecture "RTL" of Entity "vid_edid_v1_0_0_axi_apb_bridge"
COMP96 Compile Entity "vid_edid_v1_0_0_edid_rom"
COMP96 Compile Architecture "rtl" of Entity "vid_edid_v1_0_0_edid_rom"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 40.18 % complete
ALIB: Library `vid_edid_v1_0_0' attached.
vid_edid_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_edid_v1_0_0\vid_edid_v1_0_0.lib

Compiling verilog library 'vid_edid_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:vid_edid_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module vid_edid_v1_0_0_edid_rom found in current working library."
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2641 "Redundant digits given in number 20'h00000000000000000000." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v" 37  23
WARNING VCP2641 "Redundant digits given in number 20'h00000000000000000000." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_edid_v1_0/hdl/vid_edid_v1_0_rfs.v" 48  23
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: vid_edid_v1_0_0."
MESSAGE "$root top modules: vid_edid_v1_0_0."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:vid_edid_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 40.40 % complete
ALIB: Library `vid_phy_controller_v2_1_6' attached.
vid_phy_controller_v2_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_1_6\vid_phy_controller_v2_1_6.lib

Compiling vhdl library 'vid_phy_controller_v2_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:vid_phy_controller_v2_1_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_1\hdl\src\vhd\nidru_20_v_7.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_1\hdl\src\vhd\bs_flex_v_2.vhd
COMP96 Compile Entity "bs_flex"
COMP96 Compile Architecture "behavior" of Entity "bs_flex"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "rotwdt". (No entity named "rotwdt" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_1\hdl\src\vhd\bs_flex_v_2.vhd" 112 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "control". (No entity named "control" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_1\hdl\src\vhd\bs_flex_v_2.vhd" 130 0
COMP96 Compile Entity "control"
COMP96 Compile Architecture "behavior" of Entity "control"
COMP96 Compile Entity "rotwdt"
COMP96 Compile Architecture "behavior" of Entity "rotwdt"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_1\hdl\src\vhd\nidru_20_wrapper.vhd
COMP96 Compile Entity "nidru_20_wrapper"
COMP96 Compile Architecture "Behavioral" of Entity "nidru_20_wrapper"
COMP96 Compile success 0 Errors 2 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:vid_phy_controller_v2_1_6)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 40.63 % complete
ALIB: Library `vid_phy_controller_v2_1_6' attached.
vid_phy_controller_v2_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_1_6\vid_phy_controller_v2_1_6.lib

Compiling verilog library 'vid_phy_controller_v2_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:vid_phy_controller_v2_1_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_1/hdl/src/verilog/vid_phy_controller_v2_1_lib.sv" 206  3
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_1/hdl/src/verilog/vid_phy_controller_v2_1_datawidth_conv.sv" 73  7
MESSAGE_SP VCP2113 "Module nidru_20_wrapper found in current working library."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
MESSAGE "Unit top modules: vid_phy_controller_v2_1_6_lib_sync_v1_0 vid_phy_controller_v2_1_6_lib_cap_v1_0 vid_phy_controller_v2_1_6_lib_edge_v1_0 vid_phy_controller_v2_1_6_lib_fifo_sc_v1_0 vid_phy_controller_v2_1_6_lib_div_v1_0 vid_phy_controller_v2_1_6_datawidth_conv vid_phy_controller_v2_1_6_dru."
MESSAGE "$root top modules: vid_phy_controller_v2_1_6_sync_block vid_phy_controller_v2_1_6_sync_pulse vid_phy_controller_v2_1_6_cpll_railing vid_phy_controller_v2_1_6_axi4lite vid_phy_controller_v2_1_6_drp_control vid_phy_controller_v2_1_6_drp_control_8series vid_phy_controller_v2_1_6_drp_control_hdmi vid_phy_controller_v2_1_6_gtp_common vid_phy_controller_v2_1_6_lib_sync_v1_0 vid_phy_controller_v2_1_6_lib_cap_v1_0 vid_phy_controller_v2_1_6_lib_edge_v1_0 vid_phy_controller_v2_1_6_lib_fifo_sc_v1_0 vid_phy_controller_v2_1_6_lib_div_v1_0 vid_phy_controller_v2_1_6_datawidth_conv vid_phy_controller_v2_1_6_dru."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:vid_phy_controller_v2_1_6)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 40.85 % complete
ALIB: Library `vid_phy_controller_v2_2_4' attached.
vid_phy_controller_v2_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_2_4\vid_phy_controller_v2_2_4.lib

Compiling vhdl library 'vid_phy_controller_v2_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:vid_phy_controller_v2_2_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\vhd\nidru_20_v_7.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\vhd\bs_flex_v_2.vhd
COMP96 Compile Entity "bs_flex"
COMP96 Compile Architecture "behavior" of Entity "bs_flex"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "rotwdt". (No entity named "rotwdt" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\vhd\bs_flex_v_2.vhd" 112 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "control". (No entity named "control" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\vhd\bs_flex_v_2.vhd" 130 0
COMP96 Compile Entity "control"
COMP96 Compile Architecture "behavior" of Entity "control"
COMP96 Compile Entity "rotwdt"
COMP96 Compile Architecture "behavior" of Entity "rotwdt"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\vid_phy_controller_v2_2\hdl\src\vhd\nidru_20_wrapper.vhd
COMP96 Compile Entity "nidru_20_wrapper"
COMP96 Compile Architecture "Behavioral" of Entity "nidru_20_wrapper"
COMP96 Compile success 0 Errors 2 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:vid_phy_controller_v2_2_4)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 41.07 % complete
ALIB: Library `vid_phy_controller_v2_2_4' attached.
vid_phy_controller_v2_2_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_2_4\vid_phy_controller_v2_2_4.lib

Compiling verilog library 'vid_phy_controller_v2_2_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:vid_phy_controller_v2_2_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_2/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv" 206  3
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_2/hdl/src/verilog/vid_phy_controller_v2_2_datawidth_conv.sv" 73  7
MESSAGE_SP VCP2113 "Module nidru_20_wrapper found in current working library."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE_SP VCP2113 "Module \$root found in current working library."
MESSAGE "Unit top modules: vid_phy_controller_v2_2_4_lib_sync_v1_0 vid_phy_controller_v2_2_4_lib_cap_v1_0 vid_phy_controller_v2_2_4_lib_edge_v1_0 vid_phy_controller_v2_2_4_lib_fifo_sc_v1_0 vid_phy_controller_v2_2_4_lib_div_v1_0 vid_phy_controller_v2_2_4_datawidth_conv vid_phy_controller_v2_2_4_gt_tx_tmdsclk_patgen vid_phy_controller_v2_2_4_dru."
MESSAGE "$root top modules: vid_phy_controller_v2_2_4_sync_block vid_phy_controller_v2_2_4_sync_pulse vid_phy_controller_v2_2_4_cpll_railing vid_phy_controller_v2_2_4_axi4lite vid_phy_controller_v2_2_4_drp_control vid_phy_controller_v2_2_4_drp_control_8series vid_phy_controller_v2_2_4_drp_control_hdmi vid_phy_controller_v2_2_4_gtp_common vid_phy_controller_v2_2_4_lib_sync_v1_0 vid_phy_controller_v2_2_4_lib_cap_v1_0 vid_phy_controller_v2_2_4_lib_edge_v1_0 vid_phy_controller_v2_2_4_lib_fifo_sc_v1_0 vid_phy_controller_v2_2_4_lib_div_v1_0 vid_phy_controller_v2_2_4_datawidth_conv vid_phy_controller_v2_2_4_gt_tx_tmdsclk_patgen vid_phy_controller_v2_2_4_dru."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:vid_phy_controller_v2_2_4)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 41.29 % complete
ALIB: Library `v_axi4s_remap_v1_0_12' attached.
v_axi4s_remap_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_axi4s_remap_v1_0_12\v_axi4s_remap_v1_0_12.lib

Compiling verilog library 'v_axi4s_remap_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_axi4s_remap_v1_0_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_axi4s_remap_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.52 % complete
ALIB: Library `v_csc_v1_0_14' attached.
v_csc_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_csc_v1_0_14\v_csc_v1_0_14.lib

Compiling verilog library 'v_csc_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_csc_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_csc_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.74 % complete
ALIB: Library `v_deinterlacer_v4_0_12' attached.
v_deinterlacer_v4_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_deinterlacer_v4_0_12\v_deinterlacer_v4_0_12.lib

Compiling vhdl library 'v_deinterlacer_v4_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:v_deinterlacer_v4_0_12)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_deinterlacer_v4_0\hdl\v_deinterlacer_v4_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:v_deinterlacer_v4_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 41.96 % complete
ALIB: Library `v_deinterlacer_v5_0_14' attached.
v_deinterlacer_v5_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_deinterlacer_v5_0_14\v_deinterlacer_v5_0_14.lib

Compiling verilog library 'v_deinterlacer_v5_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_deinterlacer_v5_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_deinterlacer_v5_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.19 % complete
ALIB: Library `v_demosaic_v1_0_6' attached.
v_demosaic_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_demosaic_v1_0_6\v_demosaic_v1_0_6.lib

Compiling verilog library 'v_demosaic_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_demosaic_v1_0_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_demosaic_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.41 % complete
ALIB: Library `v_frmbuf_rd_v2_1_3' attached.
v_frmbuf_rd_v2_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_frmbuf_rd_v2_1_3\v_frmbuf_rd_v2_1_3.lib

Compiling verilog library 'v_frmbuf_rd_v2_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_frmbuf_rd_v2_1_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_frmbuf_rd_v2_1_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.63 % complete
ALIB: Library `v_frmbuf_wr_v2_1_3' attached.
v_frmbuf_wr_v2_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_frmbuf_wr_v2_1_3\v_frmbuf_wr_v2_1_3.lib

Compiling verilog library 'v_frmbuf_wr_v2_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_frmbuf_wr_v2_1_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_frmbuf_wr_v2_1_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 42.86 % complete
ALIB: Library `v_gamma_lut_v1_0_6' attached.
v_gamma_lut_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_gamma_lut_v1_0_6\v_gamma_lut_v1_0_6.lib

Compiling verilog library 'v_gamma_lut_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_gamma_lut_v1_0_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_gamma_lut_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.08 % complete
ALIB: Library `v_hcresampler_v1_0_14' attached.
v_hcresampler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hcresampler_v1_0_14\v_hcresampler_v1_0_14.lib

Compiling verilog library 'v_hcresampler_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_hcresampler_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_hcresampler_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.30 % complete
ALIB: Library `v_hdmi_rx_v2_0_0' attached.
v_hdmi_rx_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_rx_v2_0_0\v_hdmi_rx_v2_0_0.lib

Compiling verilog library 'v_hdmi_rx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_rx_v2_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_rx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.53 % complete
ALIB: Library `v_hdmi_rx_v3_0_0' attached.
v_hdmi_rx_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_rx_v3_0_0\v_hdmi_rx_v3_0_0.lib

Compiling verilog library 'v_hdmi_rx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_rx_v3_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 8 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_rx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.75 % complete
ALIB: Library `v_hdmi_tx_v2_0_0' attached.
v_hdmi_tx_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_tx_v2_0_0\v_hdmi_tx_v2_0_0.lib

Compiling verilog library 'v_hdmi_tx_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_tx_v2_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_tx_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 43.97 % complete
ALIB: Library `v_hdmi_tx_v3_0_0' attached.
v_hdmi_tx_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hdmi_tx_v3_0_0\v_hdmi_tx_v3_0_0.lib

Compiling verilog library 'v_hdmi_tx_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_tx_v3_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 8 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_hdmi_tx_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.20 % complete
ALIB: Library `v_hscaler_v1_0_14' attached.
v_hscaler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_hscaler_v1_0_14\v_hscaler_v1_0_14.lib

Compiling verilog library 'v_hscaler_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_hscaler_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_hscaler_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.42 % complete
ALIB: Library `v_letterbox_v1_0_14' attached.
v_letterbox_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_letterbox_v1_0_14\v_letterbox_v1_0_14.lib

Compiling verilog library 'v_letterbox_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_letterbox_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_letterbox_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.64 % complete
ALIB: Library `v_mix_v3_0_4' attached.
v_mix_v3_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_mix_v3_0_4\v_mix_v3_0_4.lib

Compiling verilog library 'v_mix_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_mix_v3_0_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_mix_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 44.87 % complete
ALIB: Library `v_mix_v4_0_1' attached.
v_mix_v4_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_mix_v4_0_1\v_mix_v4_0_1.lib

Compiling verilog library 'v_mix_v4_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_mix_v4_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_mix_v4_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.09 % complete
ALIB: Library `v_multi_scaler_v1_0_2' attached.
v_multi_scaler_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_multi_scaler_v1_0_2\v_multi_scaler_v1_0_2.lib

Compiling verilog library 'v_multi_scaler_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_multi_scaler_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_multi_scaler_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.31 % complete
ALIB: Library `v_scenechange_v1_0_2' attached.
v_scenechange_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_scenechange_v1_0_2\v_scenechange_v1_0_2.lib

Compiling verilog library 'v_scenechange_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_scenechange_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_scenechange_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 45.54 % complete
ALIB: Library `v_sdi_rx_vid_bridge_v2_0_0' attached.
v_sdi_rx_vid_bridge_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_sdi_rx_vid_bridge_v2_0_0\v_sdi_rx_vid_bridge_v2_0_0.lib

Compiling verilog library 'v_sdi_rx_vid_bridge_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_sdi_rx_vid_bridge_v2_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_sdi_rx_vid_bridge_v2_0/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_lib.v" 126  3
WARNING VCP2515 "Undefined module: xpm_cdc_handshake was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_sdi_rx_vid_bridge_v2_0/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_lib.v" 167  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP2635 "Selection index out of range: 32." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_sdi_rx_vid_bridge_v2_0/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_formatter.v" 132  46
WARNING VCP2635 "Selection index out of range: 32." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_sdi_rx_vid_bridge_v2_0/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_formatter.v" 132  63
WARNING VCP2641 "Redundant digits given in number 2'b000." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_sdi_rx_vid_bridge_v2_0/hdl/verilog/v_sdi_rx_vid_bridge_v2_0_3g_sync_extract.v" 248  45
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus v_sdi_rx_vid_bridge_v2_0_0."
MESSAGE "$root top modules: v_sdi_rx_vid_bridge_v2_0_0_lib_sync_fifo v_sdi_rx_vid_bridge_v2_0_0_lib_sync_bus v_sdi_rx_vid_bridge_v2_0_0."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_sdi_rx_vid_bridge_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 45.76 % complete
ALIB: Library `v_smpte_sdi_v3_0_8' attached.
v_smpte_sdi_v3_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_sdi_v3_0_8\v_smpte_sdi_v3_0_8.lib

Compiling verilog library 'v_smpte_sdi_v3_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_sdi_v3_0_8)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol framer_nsp has not been declared in module v_smpte_sdi_v3_0_8_triple_sdi_rx." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_smpte_sdi_v3_0/hdl/v_smpte_sdi_v3_0_vl_rfs.v" 9235  32
MESSAGE_SP VCP2876 "Implicit net declaration, symbol lvlb_xyz has not been declared in module v_smpte_sdi_v3_0_8_triple_sdi_rx." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_smpte_sdi_v3_0/hdl/v_smpte_sdi_v3_0_vl_rfs.v" 9310  30
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_smpte_sdi_v3_0_8."
MESSAGE "$root top modules: v_smpte_sdi_v3_0_8."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_sdi_v3_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 45.98 % complete
ALIB: Library `v_smpte_uhdsdi_rx_v1_0_0' attached.
v_smpte_uhdsdi_rx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_rx_v1_0_0\v_smpte_uhdsdi_rx_v1_0_0.lib

Compiling vhdl library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_rx_v1_0\hdl\cross_clk_reg.vhd
COMP96 Compile Entity "cross_clk_reg"
COMP96 Compile Architecture "rtl" of Entity "cross_clk_reg"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_rx_v1_0\hdl\cross_clk_bus.vhd
COMP96 Compile Entity "cross_clk_bus"
COMP96 Compile Architecture "rtl" of Entity "cross_clk_bus"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_rx_v1_0\hdl\map_pulse.vhd
COMP96 Compile Entity "map_pulse"
COMP96 Compile Architecture "struct" of Entity "map_pulse"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 46.21 % complete
ALIB: Library `v_smpte_uhdsdi_rx_v1_0_0' attached.
v_smpte_uhdsdi_rx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_rx_v1_0_0\v_smpte_uhdsdi_rx_v1_0_0.lib

Compiling verilog library 'v_smpte_uhdsdi_rx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_uhdsdi_rx_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module cross_clk_reg found in current working library."
MESSAGE_SP VCP2113 "Module cross_clk_bus found in current working library."
MESSAGE_SP VCP2113 "Module map_pulse found in current working library."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol vid_in_axi4s_ctrl has not been declared in module v_smpte_uhdsdi_rx_v1_0_0 in generate block AXI4LITE_DISABLED." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_smpte_uhdsdi_rx_v1_0/hdl/v_smpte_uhdsdi_rx_v1_0_top.v" 733  34
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_smpte_uhdsdi_rx_v1_0_0."
MESSAGE "$root top modules: v_smpte_uhdsdi_rx_v1_0_0."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_uhdsdi_rx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.43 % complete
ALIB: Library `v_smpte_uhdsdi_tx_v1_0_0' attached.
v_smpte_uhdsdi_tx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_tx_v1_0_0\v_smpte_uhdsdi_tx_v1_0_0.lib

Compiling vhdl library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\cross_clk_reg.vhd
COMP96 Compile Entity "cross_clk_reg"
COMP96 Compile Architecture "rtl" of Entity "cross_clk_reg"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\cross_clk_bus.vhd
COMP96 Compile Entity "cross_clk_bus"
COMP96 Compile Architecture "rtl" of Entity "cross_clk_bus"
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_smpte_uhdsdi_tx_v1_0\hdl\map_pulse.vhd
COMP96 Compile Entity "map_pulse"
COMP96 Compile Architecture "struct" of Entity "map_pulse"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 46.65 % complete
ALIB: Library `v_smpte_uhdsdi_tx_v1_0_0' attached.
v_smpte_uhdsdi_tx_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_tx_v1_0_0\v_smpte_uhdsdi_tx_v1_0_0.lib

Compiling verilog library 'v_smpte_uhdsdi_tx_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_uhdsdi_tx_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module cross_clk_reg found in current working library."
MESSAGE_SP VCP2113 "Module cross_clk_bus found in current working library."
MESSAGE_SP VCP2113 "Module map_pulse found in current working library."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol axi4s_vid_out_ctrl has not been declared in module v_smpte_uhdsdi_tx_v1_0_0 in generate block AXI4LITE_DISABLED." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_smpte_uhdsdi_tx_v1_0/hdl/v_smpte_uhdsdi_tx_v1_0_top.v" 580  35
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_smpte_uhdsdi_tx_v1_0_0."
MESSAGE "$root top modules: v_smpte_uhdsdi_tx_v1_0_0."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_uhdsdi_tx_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 46.88 % complete
ALIB: Library `v_smpte_uhdsdi_v1_0_7' attached.
v_smpte_uhdsdi_v1_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_smpte_uhdsdi_v1_0_7\v_smpte_uhdsdi_v1_0_7.lib

Compiling verilog library 'v_smpte_uhdsdi_v1_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_uhdsdi_v1_0_7)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol framer_nsp has not been declared in module v_smpte_uhdsdi_v1_0_7_rx." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_smpte_uhdsdi_v1_0/hdl/v_smpte_uhdsdi_v1_0_vl_rfs.v" 9586  32
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_smpte_uhdsdi_v1_0_7."
MESSAGE "$root top modules: v_smpte_uhdsdi_v1_0_7."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_smpte_uhdsdi_v1_0_7)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 47.10 % complete
ALIB: Library `v_tpg_v7_0_14' attached.
v_tpg_v7_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tpg_v7_0_14\v_tpg_v7_0_14.lib

Compiling verilog library 'v_tpg_v7_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_tpg_v7_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_tpg_v7_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.32 % complete
ALIB: Library `v_tpg_v8_0_2' attached.
v_tpg_v8_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tpg_v8_0_2\v_tpg_v8_0_2.lib

Compiling verilog library 'v_tpg_v8_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_tpg_v8_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_tpg_v8_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 47.54 % complete
ALIB: Library `v_uhdsdi_audio_v1_0_0' attached.
v_uhdsdi_audio_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_audio_v1_0_0\v_uhdsdi_audio_v1_0_0.lib

Compiling verilog library 'v_uhdsdi_audio_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_audio_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol audio24_ok_now has not been declared in module v_uhdsdi_audio_v1_0_0_sd_demux_aes." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 15111  24
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 117  5
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 1071  5
WARNING VCP2515 "Undefined module: RAMB16_S36_S36 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12543  29
WARNING VCP2515 "Undefined module: RAMB16_S18_S18 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12568  29
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan1_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 5335  1
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan2_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 5352  1
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan3_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 5369  1
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan4_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 5386  1
WARNING VCP2597 "Some unconnected ports remain at instance: hd_mux_clock_phase. Module v_uhdsdi_audio_v1_0_0_hd_mux_clock_phase has unconnected  port(s) : rst." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 9823  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan1_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12726  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan2_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12741  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan3_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12756  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan4_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12771  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan5_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12799  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan6_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12814  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan7_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12829  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan8_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12844  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan9_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12872  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan10_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12887  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan11_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12902  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan12_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12917  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan13_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12945  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan14_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12960  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan15_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12975  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan16_fifo. Module v_uhdsdi_audio_v1_0_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_0/hdl/v_uhdsdi_audio_v1_0_rfs.v" 12990  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_uhdsdi_audio_v1_0_0_mux_top v_uhdsdi_audio_v1_0_0_demux_top."
MESSAGE "$root top modules: v_uhdsdi_audio_v1_0_0_mux_top v_uhdsdi_audio_v1_0_0_demux_top."
SUCCESS "Compile success 0 Errors 25 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_audio_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 25 warning(s), 47.77 % complete
ALIB: Library `v_uhdsdi_audio_v1_1_0' attached.
v_uhdsdi_audio_v1_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_audio_v1_1_0\v_uhdsdi_audio_v1_1_0.lib

Compiling verilog library 'v_uhdsdi_audio_v1_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_audio_v1_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol audio24_ok_now has not been declared in module v_uhdsdi_audio_v1_1_0_sd_demux_aes." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 15180  24
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 117  5
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 1166  5
WARNING VCP2515 "Undefined module: RAMB16_S36_S36 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12612  29
WARNING VCP2515 "Undefined module: RAMB16_S18_S18 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12637  29
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan1_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 5388  1
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan2_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 5405  1
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan3_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 5422  1
WARNING VCP2597 "Some unconnected ports remain at instance: sd_mux_chan4_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_fwft has unconnected  port(s) : full." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 5439  1
WARNING VCP2597 "Some unconnected ports remain at instance: hd_mux_clock_phase. Module v_uhdsdi_audio_v1_1_0_hd_mux_clock_phase has unconnected  port(s) : rst." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 9883  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan1_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12795  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan2_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12810  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan3_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12825  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan4_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12840  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan5_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12868  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan6_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12883  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan7_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12898  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan8_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12913  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan9_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12941  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan10_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12956  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan11_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12971  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan12_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 12986  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan13_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 13014  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan14_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 13029  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan15_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 13044  1
WARNING VCP2597 "Some unconnected ports remain at instance: chan16_fifo. Module v_uhdsdi_audio_v1_1_0_fifo_28x16_nofwft has unconnected  port(s) : overflow." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v1_1/hdl/v_uhdsdi_audio_v1_1_rfs.v" 13059  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_uhdsdi_audio_v1_1_0_mux_top v_uhdsdi_audio_v1_1_0_demux_top."
MESSAGE "$root top modules: v_uhdsdi_audio_v1_1_0_mux_top v_uhdsdi_audio_v1_1_0_demux_top."
SUCCESS "Compile success 0 Errors 25 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_audio_v1_1_0)
==============================================================================


compile_simlib: 0 error(s), 25 warning(s), 47.99 % complete
ALIB: Library `v_uhdsdi_audio_v2_0_1' attached.
v_uhdsdi_audio_v2_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_audio_v2_0_1\v_uhdsdi_audio_v2_0_1.lib

Compiling verilog library 'v_uhdsdi_audio_v2_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_audio_v2_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol phased_pulse has not been declared in module v_uhdsdi_audio_v2_0_1_sd_demux_clock_interp_2." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 17737  24
MESSAGE_SP VCP2876 "Implicit net declaration, symbol audio24_ok_now has not been declared in module v_uhdsdi_audio_v2_0_1_sd_demux_aes." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 18237  24
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 131  5
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 402  5
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 2250  5
WARNING VCP2515 "Undefined module: xpm_memory_sdpram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 10519  5
WARNING VCP2515 "Undefined module: RAMB16_S36_S36 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 15987  29
WARNING VCP2515 "Undefined module: RAMB16_S18_S18 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 16012  29
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: hd_mux_anc_det. Module v_uhdsdi_audio_v2_0_1_hd_mux_anc_det has unconnected  port(s) : line_end." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 3484  1
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 1668  16
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 7298  12
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_uhdsdi_audio_v2_0/hdl/v_uhdsdi_audio_v2_0_rfs.v" 18661  16
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_uhdsdi_audio_v2_0_1_mux_top v_uhdsdi_audio_v2_0_1_demux_top."
MESSAGE "$root top modules: v_uhdsdi_audio_v2_0_1_mux_top v_uhdsdi_audio_v2_0_1_demux_top."
SUCCESS "Compile success 0 Errors 10 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_audio_v2_0_1)
==============================================================================


compile_simlib: 0 error(s), 10 warning(s), 48.21 % complete
ALIB: Library `v_uhdsdi_vidgen_v1_0_1' attached.
v_uhdsdi_vidgen_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_uhdsdi_vidgen_v1_0_1\v_uhdsdi_vidgen_v1_0_1.lib

Compiling verilog library 'v_uhdsdi_vidgen_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_vidgen_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_uhdsdi_vidgen_v1_0_1."
MESSAGE "$root top modules: v_uhdsdi_vidgen_v1_0_1."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_uhdsdi_vidgen_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 48.44 % complete
ALIB: Library `v_vcresampler_v1_0_14' attached.
v_vcresampler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_vcresampler_v1_0_14\v_vcresampler_v1_0_14.lib

Compiling verilog library 'v_vcresampler_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_vcresampler_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_vcresampler_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 48.66 % complete
ALIB: Library `v_vid_in_axi4s_v4_0_9' attached.
v_vid_in_axi4s_v4_0_9 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_vid_in_axi4s_v4_0_9\v_vid_in_axi4s_v4_0_9.lib

Compiling verilog library 'v_vid_in_axi4s_v4_0_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_vid_in_axi4s_v4_0_9)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_vid_in_axi4s_v4_0/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" 131  3
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_vid_in_axi4s_v4_0/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" 203  3
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_vid_in_axi4s_v4_0/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v" 225  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_vid_in_axi4s_v4_0_9."
MESSAGE "$root top modules: v_vid_in_axi4s_v4_0_9."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_vid_in_axi4s_v4_0_9)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 48.88 % complete
ALIB: Library `v_vscaler_v1_0_14' attached.
v_vscaler_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_vscaler_v1_0_14\v_vscaler_v1_0_14.lib

Compiling verilog library 'v_vscaler_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_vscaler_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_vscaler_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.11 % complete
ALIB: Library `xbip_dsp48_wrapper_v3_0_4' attached.
xbip_dsp48_wrapper_v3_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_wrapper_v3_0_4\xbip_dsp48_wrapper_v3_0_4.lib

Compiling vhdl library 'xbip_dsp48_wrapper_v3_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_wrapper_v3_0_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_dsp48_wrapper_v3_0\hdl\xbip_dsp48_wrapper_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_wrapper_v3_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.33 % complete
ALIB: Library `xbip_utils_v3_0_10' attached.
xbip_utils_v3_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_utils_v3_0_10\xbip_utils_v3_0_10.lib

Compiling vhdl library 'xbip_utils_v3_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_utils_v3_0_10)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_utils_v3_0\hdl\xbip_utils_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_utils_v3_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.55 % complete
ALIB: Library `xdma_v4_1_4' attached.
xdma_v4_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xdma_v4_1_4\xdma_v4_1_4.lib

Compiling verilog library 'xdma_v4_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xdma_v4_1_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: xdma_v4_1_4_BufferMem xdma_v4_1_4_GenericFIFO1R2W."
MESSAGE "$root top modules: xdma_v4_1_4_BufferMem xdma_v4_1_4_GenericFIFO1R2W."
SUCCESS "Compile success 0 Errors 27 Warnings  Analysis time: 4[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xdma_v4_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 49.78 % complete
ALIB: Library `xhmc_v1_0_10' attached.
xhmc_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xhmc_v1_0_10\xhmc_v1_0_10.lib

Compiling verilog library 'xhmc_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xhmc_v1_0_10)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 10 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xhmc_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.00 % complete
ALIB: Library `xlconcat_v2_1_3' attached.
xlconcat_v2_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xlconcat_v2_1_3\xlconcat_v2_1_3.lib

Compiling verilog library 'xlconcat_v2_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xlconcat_v2_1_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: xlconcat_v2_1_3_xlconcat."
MESSAGE "$root top modules: xlconcat_v2_1_3_xlconcat."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xlconcat_v2_1_3)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.22 % complete
ALIB: Library `xlconstant_v1_1_6' attached.
xlconstant_v1_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xlconstant_v1_1_6\xlconstant_v1_1_6.lib

Compiling verilog library 'xlconstant_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xlconstant_v1_1_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: xlconstant_v1_1_6_xlconstant."
MESSAGE "$root top modules: xlconstant_v1_1_6_xlconstant."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xlconstant_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.45 % complete
ALIB: Library `xlslice_v1_0_2' attached.
xlslice_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xlslice_v1_0_2\xlslice_v1_0_2.lib

Compiling verilog library 'xlslice_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xlslice_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: xlslice_v1_0_2_xlslice."
MESSAGE "$root top modules: xlslice_v1_0_2_xlslice."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xlslice_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 50.67 % complete
ALIB: Library `xsdbm_v2_0_0' attached.
xsdbm_v2_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xsdbm_v2_0_0\xsdbm_v2_0_0.lib

Compiling verilog library 'xsdbm_v2_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xsdbm_v2_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 77 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xsdbm_v2_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 50.89 % complete
ALIB: Library `xsdbm_v3_0_0' attached.
xsdbm_v3_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xsdbm_v3_0_0\xsdbm_v3_0_0.lib

Compiling verilog library 'xsdbm_v3_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xsdbm_v3_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 40 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xsdbm_v3_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.12 % complete
ALIB: Library `xxv_ethernet_v3_1_0' attached.
xxv_ethernet_v3_1_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xxv_ethernet_v3_1_0\xxv_ethernet_v3_1_0.lib

Compiling verilog library 'xxv_ethernet_v3_1_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:xxv_ethernet_v3_1_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 232 Warnings  Analysis time: 27[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:xxv_ethernet_v3_1_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.34 % complete
ALIB: Library `lib_srl_fifo_v1_0_2' attached.
lib_srl_fifo_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_srl_fifo_v1_0_2\lib_srl_fifo_v1_0_2.lib

Compiling vhdl library 'lib_srl_fifo_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:lib_srl_fifo_v1_0_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lib_srl_fifo_v1_0\hdl\lib_srl_fifo_v1_0_rfs.vhd
COMP96 Compile Entity "cntr_incr_decr_addn_f"
COMP96 Compile Architecture "imp" of Entity "cntr_incr_decr_addn_f"
COMP96 Compile Entity "dynshreg_f"
COMP96 Compile Architecture "behavioral" of Entity "dynshreg_f"
COMP96 Compile Entity "srl_fifo_rbu_f"
COMP96 Compile Architecture "imp" of Entity "srl_fifo_rbu_f"
COMP96 Compile Entity "srl_fifo_f"
COMP96 Compile Architecture "imp" of Entity "srl_fifo_f"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:lib_srl_fifo_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.56 % complete
ALIB: Library `lib_fifo_v1_0_14' attached.
lib_fifo_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_fifo_v1_0_14\lib_fifo_v1_0_14.lib

Compiling vhdl library 'lib_fifo_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:lib_fifo_v1_0_14)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lib_fifo_v1_0\hdl\lib_fifo_v1_0_rfs.vhd
COMP96 Compile Entity "async_fifo_fg"
COMP96 Compile Architecture "implementation" of Entity "async_fifo_fg"
COMP96 Compile Entity "sync_fifo_fg"
COMP96 Compile Architecture "implementation" of Entity "sync_fifo_fg"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:lib_fifo_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 51.79 % complete
ALIB: Library `axi_datamover_v5_1_22' attached.
axi_datamover_v5_1_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_datamover_v5_1_22\axi_datamover_v5_1_22.lib

Compiling vhdl library 'axi_datamover_v5_1_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_datamover_v5_1_22)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_datamover_v5_1\hdl\axi_datamover_v5_1_vh_rfs.vhd
COMP96 Compile Entity "axi_datamover_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_reset"
COMP96 Compile Entity "axi_datamover_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_datamover_afifo_autord"
COMP96 Compile Entity "axi_datamover_sfifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_datamover_sfifo_autord"
COMP96 Compile Entity "axi_datamover_fifo"
COMP96 Compile Architecture "imp" of Entity "axi_datamover_fifo"
COMP96 Compile Entity "axi_datamover_cmd_status"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_cmd_status"
COMP96 Compile Entity "axi_datamover_scc"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_scc"
COMP96 Compile Entity "axi_datamover_strb_gen2"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_strb_gen2"
COMP96 Compile Entity "axi_datamover_pcc"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_pcc"
COMP96 Compile Entity "axi_datamover_addr_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_addr_cntl"
COMP96 Compile Entity "axi_datamover_rdmux"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_rdmux"
COMP96 Compile Entity "axi_datamover_rddata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_rddata_cntl"
COMP96 Compile Entity "axi_datamover_rd_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_rd_status_cntl"
COMP96 Compile Entity "axi_datamover_wr_demux"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_wr_demux"
COMP96 Compile Entity "axi_datamover_wrdata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_wrdata_cntl"
COMP96 Compile Entity "axi_datamover_wr_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_wr_status_cntl"
COMP96 Compile Entity "axi_datamover_skid2mm_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_skid2mm_buf"
COMP96 Compile Entity "axi_datamover_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_skid_buf"
COMP96 Compile Entity "axi_datamover_rd_sf"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_rd_sf"
COMP96 Compile Entity "axi_datamover_wr_sf"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_wr_sf"
COMP96 Compile Entity "axi_datamover_stbs_set"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_stbs_set"
COMP96 Compile Entity "axi_datamover_stbs_set_nodre"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_stbs_set_nodre"
COMP96 Compile Entity "axi_datamover_ibttcc"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_ibttcc"
COMP96 Compile Entity "axi_datamover_indet_btt"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_indet_btt"
COMP96 Compile Entity "axi_datamover_dre_mux2_1_x_n"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_dre_mux2_1_x_n"
COMP96 Compile Entity "axi_datamover_dre_mux4_1_x_n"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_dre_mux4_1_x_n"
COMP96 Compile Entity "axi_datamover_dre_mux8_1_x_n"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_dre_mux8_1_x_n"
COMP96 Compile Entity "axi_datamover_mm2s_dre"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_mm2s_dre"
COMP96 Compile Entity "axi_datamover_s2mm_dre"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_s2mm_dre"
COMP96 Compile Entity "axi_datamover_ms_strb_set"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_ms_strb_set"
COMP96 Compile Entity "axi_datamover_mssai_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_mssai_skid_buf"
COMP96 Compile Entity "axi_datamover_slice"
COMP96 Compile Architecture "working" of Entity "axi_datamover_slice"
COMP96 Compile Entity "axi_datamover_s2mm_scatter"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_s2mm_scatter"
COMP96 Compile Entity "axi_datamover_s2mm_realign"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_s2mm_realign"
COMP96 Compile Entity "axi_datamover_s2mm_basic_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_s2mm_basic_wrap"
COMP96 Compile Entity "axi_datamover_s2mm_omit_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_s2mm_omit_wrap"
COMP96 Compile Entity "axi_datamover_s2mm_full_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_s2mm_full_wrap"
COMP96 Compile Entity "axi_datamover_mm2s_basic_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_mm2s_basic_wrap"
COMP96 Compile Entity "axi_datamover_mm2s_omit_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_mm2s_omit_wrap"
COMP96 Compile Entity "axi_datamover_mm2s_full_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover_mm2s_full_wrap"
COMP96 Compile Entity "axi_datamover"
COMP96 Compile Architecture "implementation" of Entity "axi_datamover"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_datamover_v5_1_22)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 52.01 % complete
ALIB: Library `amm_axi_bridge_v1_0_6' attached.
amm_axi_bridge_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\amm_axi_bridge_v1_0_6\amm_axi_bridge_v1_0_6.lib

Compiling verilog library 'amm_axi_bridge_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:amm_axi_bridge_v1_0_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axi_datamover was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/amm_axi_bridge_v1_0/hdl/amm_axi_bridge_v1_0_rfs.v" 1862  7
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/amm_axi_bridge_v1_0/hdl/amm_axi_bridge_v1_0_rfs.v" 1986  9
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol mm2s_err has not been declared in module amm_axi_bridge_v1_0_6_top." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/amm_axi_bridge_v1_0/hdl/amm_axi_bridge_v1_0_rfs.v" 1738  56
MESSAGE_SP VCP2876 "Implicit net declaration, symbol s2mm_err has not been declared in module amm_axi_bridge_v1_0_6_top." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/amm_axi_bridge_v1_0/hdl/amm_axi_bridge_v1_0_rfs.v" 1802  56
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: amm_axi_bridge_v1_0_6_top."
MESSAGE "$root top modules: amm_axi_bridge_v1_0_6_top."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:amm_axi_bridge_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 52.23 % complete
ALIB: Library `axis_interconnect_v1_1_18' attached.
axis_interconnect_v1_1_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_interconnect_v1_1_18\axis_interconnect_v1_1_18.lib

Compiling verilog library 'axis_interconnect_v1_1_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_interconnect_v1_1_18)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 1840  7
WARNING VCP2515 "Undefined module: MUXF7 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 4130  15
WARNING VCP2515 "Undefined module: MUXF8 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 4151  15
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_priority_encoder detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 3140  58
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
WARNING VCP2507 "Potentially recursive instantiation of module axis_interconnect_v1_1_18_dynamic_datapath detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_interconnect_v1_1/hdl/axis_interconnect_v1_1_vl_rfs.v" 7026  50
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_interconnect_v1_1_18_axis_interconnect_16x16_top."
MESSAGE "$root top modules: axis_interconnect_v1_1_18_axis_interconnect_16x16_top."
SUCCESS "Compile success 0 Errors 35 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_interconnect_v1_1_18)
==============================================================================


compile_simlib: 0 error(s), 35 warning(s), 52.46 % complete
ALIB: Library `ats_switch_v1_0_3' attached.
ats_switch_v1_0_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ats_switch_v1_0_3\ats_switch_v1_0_3.lib

Compiling verilog library 'ats_switch_v1_0_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ats_switch_v1_0_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol two_dest has not been declared in module ats_switch_v1_0_3_tdest_rc_straddle." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ats_switch_v1_0/hdl/ats_switch_v1_0_rfs.v" 6899  18
MESSAGE_SP VCP2876 "Implicit net declaration, symbol single_dest has not been declared in module ats_switch_v1_0_3_tdest_rc_straddle." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ats_switch_v1_0/hdl/ats_switch_v1_0_rfs.v" 6901  21
WARNING VCP2515 "Undefined module: axis_interconnect_v1_1_18_axis_interconnect_16x16_top was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/ats_switch_v1_0/hdl/ats_switch_v1_0_rfs.v" 1363  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: ats_switch_v1_0_3_top."
MESSAGE "$root top modules: ats_switch_v1_0_3_top."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ats_switch_v1_0_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 52.68 % complete
ALIB: Library `audio_formatter_v1_0_2' attached.
audio_formatter_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\audio_formatter_v1_0_2\audio_formatter_v1_0_2.lib

Compiling verilog library 'audio_formatter_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:audio_formatter_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_async_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_formatter_v1_0/hdl/audio_formatter_v1_0_rfs.v" 384  7
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_formatter_v1_0/hdl/audio_formatter_v1_0_rfs.v" 698  3
WARNING VCP2515 "Undefined module: xpm_cdc_pulse was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_formatter_v1_0/hdl/audio_formatter_v1_0_rfs.v" 728  3
WARNING VCP2515 "Undefined module: axi_datamover was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_formatter_v1_0/hdl/audio_formatter_v1_0_rfs.v" 2426  7
WARNING VCP2515 "Undefined module: xpm_cdc_array_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_formatter_v1_0/hdl/audio_formatter_v1_0_rfs.v" 2511  5
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_formatter_v1_0/hdl/audio_formatter_v1_0_rfs.v" 2836  6
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: reset_mm2s. Module audio_formatter_v1_0_2_reset has unconnected  port(s) : soft_reset_proc." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/audio_formatter_v1_0/hdl/audio_formatter_v1_0_rfs.v" 3739  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: audio_formatter_v1_0_2."
MESSAGE "$root top modules: audio_formatter_v1_0_2."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:audio_formatter_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 52.90 % complete
ALIB: Library `axi4stream_vip_v1_1_6' attached.
axi4stream_vip_v1_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi4stream_vip_v1_1_6\axi4stream_vip_v1_1_6.lib

Compiling verilog library 'axi4stream_vip_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi4stream_vip_v1_1_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2110 "Module axi4stream_vip_if found in library xilinx_vip."
MESSAGE_SP VCP2124 "Package axi4stream_vip_pkg found in library xilinx_vip."
MESSAGE_SP VCP2124 "Package xil_common_vip_pkg found in library xilinx_vip."
MESSAGE_SP VCP2110 "Module axi4stream_vip_axi4streampc found in library xilinx_vip."
MESSAGE_SP VCP2110 "Module axi4stream_vip_axi4streampc found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi4stream_vip_pkg::axi4stream_transaction found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class xil_common_vip_pkg::xil_sequence_item found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class xil_common_vip_pkg::xil_object found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class xil_common_vip_pkg::xil_void found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi4stream_vip_pkg::axi4stream_monitor_transaction found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi4stream_vip_pkg::axi4stream_ready_gen found in library xilinx_vip."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi4stream_vip_v1_1_6_top."
MESSAGE "$root top modules: axi4stream_vip_v1_1_6_top."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi4stream_vip_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 53.13 % complete
ALIB: Library `v_tc_v6_2_0' attached.
v_tc_v6_2_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tc_v6_2_0\v_tc_v6_2_0.lib

Compiling vhdl library 'v_tc_v6_2_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:v_tc_v6_2_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_tc_v6_2\hdl\v_tc_v6_2_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:v_tc_v6_2_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 53.35 % complete
ALIB: Library `v_dp_axi4s_vid_out_v1_0_0' attached.
v_dp_axi4s_vid_out_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_dp_axi4s_vid_out_v1_0_0\v_dp_axi4s_vid_out_v1_0_0.lib

Compiling verilog library 'v_dp_axi4s_vid_out_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_dp_axi4s_vid_out_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_dp_axi4s_vid_out_v1_0/hdl/v_dp_axi4s_vid_out_v1_0_vl_rfs.v" 131  3
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_dp_axi4s_vid_out_v1_0/hdl/v_dp_axi4s_vid_out_v1_0_vl_rfs.v" 203  3
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_dp_axi4s_vid_out_v1_0/hdl/v_dp_axi4s_vid_out_v1_0_vl_rfs.v" 224  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_dp_axi4s_vid_out_v1_0_0."
MESSAGE "$root top modules: v_dp_axi4s_vid_out_v1_0_0."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_dp_axi4s_vid_out_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 53.57 % complete
ALIB: Library `v_tc_v6_1_13' attached.
v_tc_v6_1_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_tc_v6_1_13\v_tc_v6_1_13.lib

Compiling vhdl library 'v_tc_v6_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:v_tc_v6_1_13)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\v_tc_v6_1\hdl\v_tc_v6_1_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:v_tc_v6_1_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 53.79 % complete
ALIB: Library `v_axi4s_vid_out_v4_0_10' attached.
v_axi4s_vid_out_v4_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\v_axi4s_vid_out_v4_0_10\v_axi4s_vid_out_v4_0_10.lib

Compiling verilog library 'v_axi4s_vid_out_v4_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:v_axi4s_vid_out_v4_0_10)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_axi4s_vid_out_v4_0/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" 131  3
WARNING VCP2515 "Undefined module: xpm_fifo_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_axi4s_vid_out_v4_0/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" 203  3
WARNING VCP2515 "Undefined module: xpm_cdc_single was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/v_axi4s_vid_out_v4_0/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v" 224  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: v_axi4s_vid_out_v4_0_10."
MESSAGE "$root top modules: v_axi4s_vid_out_v4_0_10."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:v_axi4s_vid_out_v4_0_10)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 54.02 % complete
ALIB: Library `axi4svideo_bridge_v1_0_10' attached.
axi4svideo_bridge_v1_0_10 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi4svideo_bridge_v1_0_10\axi4svideo_bridge_v1_0_10.lib

Compiling verilog library 'axi4svideo_bridge_v1_0_10'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi4svideo_bridge_v1_0_10)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_aresetn has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 208  25
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_rst has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 209  21
WARNING VCP2515 "Undefined module: v_axi4s_vid_out_v4_0_10 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 256  5
WARNING VCP2515 "Undefined module: v_dp_axi4s_vid_out_v1_0_0 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 307  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_soft_reset_aclk has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 203  102
MESSAGE_SP VCP2876 "Implicit net declaration, symbol i_sync_soft_reset_vidclk has not been declared in module axi4svideo_bridge_v1_0_10." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi4svideo_bridge_v1_0/hdl/axi4svideo_bridge_v1_0_rfs.v" 206  114
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi4svideo_bridge_v1_0_10."
MESSAGE "$root top modules: axi4svideo_bridge_v1_0_10."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi4svideo_bridge_v1_0_10)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 54.24 % complete
ALIB: Library `axis_accelerator_adapter_v2_1_16' attached.
axis_accelerator_adapter_v2_1_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_accelerator_adapter_v2_1_16\axis_accelerator_adapter_v2_1_16.lib

Compiling vhdl library 'axis_accelerator_adapter_v2_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axis_accelerator_adapter_v2_1_16)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd
COMP96 Compile Package "xd_adapter_pkg"
COMP96 Compile Package Body "xd_adapter_pkg"
COMP96 Compile Entity "synchronizer_ff"
COMP96 Compile Architecture "xilinx" of Entity "synchronizer_ff"
COMP96 Compile Entity "clk_x_pntrs"
COMP96 Compile Architecture "xilinx" of Entity "clk_x_pntrs"
COMP96 Compile Entity "axis_acc_adapter_cdc_sync"
COMP96 Compile Architecture "implementation" of Entity "axis_acc_adapter_cdc_sync"
COMP96 Compile Entity "symmetric_dp_bank_v6"
COMP96 Compile Architecture "rtl" of Entity "symmetric_dp_bank_v6"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd" 2124 0
COMP96 Compile Entity "dp_bank_sdp_v6"
COMP96 Compile Architecture "rtl" of Entity "dp_bank_sdp_v6"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_sdpram". (No entity named "xpm_memory_sdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd" 3089 0
COMP96 Compile Entity "asymmetric_dp_bank_v6"
COMP96 Compile Architecture "rtl" of Entity "asymmetric_dp_bank_v6"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd" 3648 0
COMP96 Compile Entity "arg_mem_bank_v6"
COMP96 Compile Architecture "rtl" of Entity "arg_mem_bank_v6"
COMP96 Compile Entity "arg_mem_bank"
COMP96 Compile Architecture "rtl" of Entity "arg_mem_bank"
COMP96 Compile Entity "srl_fifo_32_wt"
COMP96 Compile Architecture "rtl" of Entity "srl_fifo_32_wt"
COMP96 Compile Entity "oarg_columnized_mem_bank"
COMP96 Compile Architecture "rtl" of Entity "oarg_columnized_mem_bank"
COMP96 Compile Entity "iarg_columnized_mem_bank"
COMP96 Compile Architecture "rtl" of Entity "iarg_columnized_mem_bank"
COMP96 Compile Entity "xd_s2m_memory_dc"
COMP96 Compile Architecture "rtl" of Entity "xd_s2m_memory_dc"
COMP96 Compile Entity "xd_s2m_converter"
COMP96 Compile Architecture "rtl" of Entity "xd_s2m_converter"
COMP96 Compile Entity "xd_m2s_memory_dc"
COMP96 Compile Architecture "rtl" of Entity "xd_m2s_memory_dc"
COMP96 Compile Entity "xd_m2s_converter"
COMP96 Compile Architecture "rtl" of Entity "xd_m2s_converter"
COMP96 Compile Entity "s2s_async_fifo_wt"
COMP96 Compile Architecture "rtl" of Entity "s2s_async_fifo_wt"
COMP96 Compile Entity "xd_s2m_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_s2m_adapter"
COMP96 Compile Entity "xd_output_scalars_fifo"
COMP96 Compile Architecture "rtl" of Entity "xd_output_scalars_fifo"
COMP96 Compile Entity "xd_oarg_s2s_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_oarg_s2s_adapter"
COMP96 Compile Entity "xd_m2s_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_m2s_adapter"
COMP96 Compile Entity "xd_input_scalars_fifo"
COMP96 Compile Architecture "rtl" of Entity "xd_input_scalars_fifo"
COMP96 Compile Entity "xd_iarg_s2s_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_iarg_s2s_adapter"
COMP96 Compile Entity "sync_ap_status"
COMP96 Compile Architecture "rtl" of Entity "sync_ap_status"
COMP96 Compile Entity "async_fifo_dist_wt"
COMP96 Compile Architecture "rtl" of Entity "async_fifo_dist_wt"
COMP96 Compile Entity "async_fifo_dist_inst"
COMP96 Compile Architecture "rtl" of Entity "async_fifo_dist_inst"
COMP96 Compile Entity "xd_sync_module"
COMP96 Compile Architecture "rtl" of Entity "xd_sync_module"
COMP96 Compile Entity "xd_output_scalars_module"
COMP96 Compile Architecture "rtl" of Entity "xd_output_scalars_module"
COMP96 Compile Entity "xd_output_args_module"
COMP96 Compile Architecture "rtl" of Entity "xd_output_args_module"
COMP96 Compile Entity "xd_input_scalars_module"
COMP96 Compile Architecture "rtl" of Entity "xd_input_scalars_module"
COMP96 Compile Entity "xd_input_args_module"
COMP96 Compile Architecture "rtl" of Entity "xd_input_args_module"
COMP96 Compile Entity "axi_lite_adapter"
COMP96 Compile Architecture "rtl" of Entity "axi_lite_adapter"
COMP96 Compile Entity "axis_accelerator_adapter_core"
COMP96 Compile Architecture "rtl" of Entity "axis_accelerator_adapter_core"
COMP96 Compile Entity "axis_accelerator_adapter"
COMP96 Compile Architecture "rtl" of Entity "axis_accelerator_adapter"
COMP96 Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axis_accelerator_adapter_v2_1_16)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 54.46 % complete
ALIB: Library `axis_broadcaster_v1_1_19' attached.
axis_broadcaster_v1_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_broadcaster_v1_1_19\axis_broadcaster_v1_1_19.lib

Compiling verilog library 'axis_broadcaster_v1_1_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_broadcaster_v1_1_19)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_axis2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_broadcaster_v1_1/hdl/axis_broadcaster_v1_1_vl_rfs.v" 148  3
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_vector2axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_broadcaster_v1_1/hdl/axis_broadcaster_v1_1_vl_rfs.v" 188  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_broadcaster_v1_1_19_core."
MESSAGE "$root top modules: axis_broadcaster_v1_1_19_core."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_broadcaster_v1_1_19)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 54.69 % complete
ALIB: Library `axis_clock_converter_v1_1_21' attached.
axis_clock_converter_v1_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_clock_converter_v1_1_21\axis_clock_converter_v1_1_21.lib

Compiling verilog library 'axis_clock_converter_v1_1_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_clock_converter_v1_1_21)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_sync_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v" 398  3
WARNING VCP2515 "Undefined module: xpm_fifo_async was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v" 701  3
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_axis2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v" 1054  3
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_aclken_converter was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v" 1074  7
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_vector2axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_clock_converter_v1_1/hdl/axis_clock_converter_v1_1_vl_rfs.v" 1192  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_clock_converter_v1_1_21_axis_clock_converter."
MESSAGE "$root top modules: axis_clock_converter_v1_1_21_axis_clock_converter."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_clock_converter_v1_1_21)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 54.91 % complete
ALIB: Library `axis_combiner_v1_1_18' attached.
axis_combiner_v1_1_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_combiner_v1_1_18\axis_combiner_v1_1_18.lib

Compiling verilog library 'axis_combiner_v1_1_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_combiner_v1_1_18)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_axis2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_combiner_v1_1/hdl/axis_combiner_v1_1_vl_rfs.v" 139  3
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_vector2axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_combiner_v1_1/hdl/axis_combiner_v1_1_vl_rfs.v" 186  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_combiner_v1_1_18_top."
MESSAGE "$root top modules: axis_combiner_v1_1_18_top."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_combiner_v1_1_18)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 55.13 % complete
ALIB: Library `axis_data_fifo_v1_1_21' attached.
axis_data_fifo_v1_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_data_fifo_v1_1_21\axis_data_fifo_v1_1_21.lib

Compiling verilog library 'axis_data_fifo_v1_1_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_data_fifo_v1_1_21)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_sync_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v1_1/hdl/axis_data_fifo_v1_1_vl_rfs.v" 562  7
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_aclken_converter_wrapper was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v1_1/hdl/axis_data_fifo_v1_1_vl_rfs.v" 613  7
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v1_1/hdl/axis_data_fifo_v1_1_vl_rfs.v" 1051  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_data_fifo_v1_1_21_axis_data_fifo."
MESSAGE "$root top modules: axis_data_fifo_v1_1_21_axis_data_fifo."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_data_fifo_v1_1_21)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 55.36 % complete
ALIB: Library `axis_data_fifo_v2_0_2' attached.
axis_data_fifo_v2_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_data_fifo_v2_0_2\axis_data_fifo_v2_0_2.lib

Compiling verilog library 'axis_data_fifo_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_data_fifo_v2_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_sync_rst was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" 325  7
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_aclken_converter_wrapper was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" 368  6
WARNING VCP2515 "Undefined module: xpm_fifo_axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_data_fifo_v2_0/hdl/axis_data_fifo_v2_0_vl_rfs.v" 602  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_data_fifo_v2_0_2_top."
MESSAGE "$root top modules: axis_data_fifo_v2_0_2_top."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_data_fifo_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 55.58 % complete
ALIB: Library `axis_register_slice_v1_1_20' attached.
axis_register_slice_v1_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_register_slice_v1_1_20\axis_register_slice_v1_1_20.lib

Compiling verilog library 'axis_register_slice_v1_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_register_slice_v1_1_20)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_register_slice_v1_1/hdl/axis_register_slice_v1_1_vl_rfs.v" 727  10
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_axis2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_register_slice_v1_1/hdl/axis_register_slice_v1_1_vl_rfs.v" 2961  5
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_vector2axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_register_slice_v1_1/hdl/axis_register_slice_v1_1_vl_rfs.v" 3003  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_register_slice_v1_1_20_axis_register_slice."
MESSAGE "$root top modules: axis_register_slice_v1_1_20_axis_register_slice."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_register_slice_v1_1_20)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 55.80 % complete
ALIB: Library `axis_dwidth_converter_v1_1_19' attached.
axis_dwidth_converter_v1_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_dwidth_converter_v1_1_19\axis_dwidth_converter_v1_1_19.lib

Compiling verilog library 'axis_dwidth_converter_v1_1_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_dwidth_converter_v1_1_19)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_register_slice_v1_1_20_axis_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_dwidth_converter_v1_1/hdl/axis_dwidth_converter_v1_1_vl_rfs.v" 1030  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_dwidth_converter_v1_1_19_axis_dwidth_converter."
MESSAGE "$root top modules: axis_dwidth_converter_v1_1_19_axis_dwidth_converter."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_dwidth_converter_v1_1_19)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 56.03 % complete
ALIB: Library `axis_subset_converter_v1_1_20' attached.
axis_subset_converter_v1_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_subset_converter_v1_1_20\axis_subset_converter_v1_1_20.lib

Compiling verilog library 'axis_subset_converter_v1_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_subset_converter_v1_1_20)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_register_slice_v1_1_20_axis_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_subset_converter_v1_1/hdl/axis_subset_converter_v1_1_vl_rfs.v" 257  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_subset_converter_v1_1_20_core."
MESSAGE "$root top modules: axis_subset_converter_v1_1_20_core."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_subset_converter_v1_1_20)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 56.25 % complete
ALIB: Library `axis_switch_v1_1_20' attached.
axis_switch_v1_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_switch_v1_1_20\axis_switch_v1_1_20.lib

Compiling verilog library 'axis_switch_v1_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_switch_v1_1_20)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_register_slice_v1_1_20_axisc_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 630  9
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_vector2axis was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 713  5
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_mux_enc was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 979  5
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_util_axis2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 3344  7
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_clock_synchronizer was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 3546  9
WARNING VCP2515 "Undefined module: axis_infrastructure_v1_1_0_cdc_handshake was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 3560  9
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2507 "Potentially recursive instantiation of module axis_switch_v1_1_20_dynamic_priority_encoder detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axis_switch_v1_1/hdl/axis_switch_v1_1_vl_rfs.v" 1536  52
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axis_switch_v1_1_20_axis_switch."
MESSAGE "$root top modules: axis_switch_v1_1_20_axis_switch."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_switch_v1_1_20)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 56.47 % complete
ALIB: Library `axis_vio_v1_0_0' attached.
axis_vio_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axis_vio_v1_0_0\axis_vio_v1_0_0.lib

Compiling verilog library 'axis_vio_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axis_vio_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axis_vio_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 56.70 % complete
ALIB: Library `axi_apb_bridge_v3_0_16' attached.
axi_apb_bridge_v3_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_apb_bridge_v3_0_16\axi_apb_bridge_v3_0_16.lib

Compiling vhdl library 'axi_apb_bridge_v3_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_apb_bridge_v3_0_16)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_apb_bridge_v3_0\hdl\axi_apb_bridge_v3_0_vh_rfs.vhd
COMP96 Compile Entity "pselect_f"
COMP96 Compile Architecture "imp" of Entity "pselect_f"
COMP96 Compile Entity "counter_f"
COMP96 Compile Architecture "imp" of Entity "counter_f"
COMP96 Compile Entity "psel_decoder"
COMP96 Compile Architecture "RTL" of Entity "psel_decoder"
COMP96 Compile Entity "multiplexor"
COMP96 Compile Architecture "RTL" of Entity "multiplexor"
COMP96 Compile Entity "axilite_sif"
COMP96 Compile Architecture "RTL" of Entity "axilite_sif"
COMP96 Compile Entity "apb_mif"
COMP96 Compile Architecture "RTL" of Entity "apb_mif"
COMP96 Compile Entity "axi_apb_bridge"
COMP96 Compile Architecture "RTL" of Entity "axi_apb_bridge"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_apb_bridge_v3_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 56.92 % complete
ALIB: Library `axi_bram_ctrl_v4_0_14' attached.
axi_bram_ctrl_v4_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_bram_ctrl_v4_0_14\axi_bram_ctrl_v4_0_14.lib

Compiling vhdl library 'axi_bram_ctrl_v4_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_bram_ctrl_v4_0_14)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd
COMP96 Compile Entity "SRL_FIFO"
COMP96 Compile Architecture "IMP" of Entity "SRL_FIFO"
COMP96 Compile Package "axi_bram_ctrl_funcs"
COMP96 Compile Package Body "axi_bram_ctrl_funcs"
COMP96 Compile Package "coregen_comp_defs"
COMP96 Compile Entity "axi_lite_if"
COMP96 Compile Architecture "IMP" of Entity "axi_lite_if"
COMP96 Compile Entity "checkbit_handler_64"
COMP96 Compile Architecture "IMP" of Entity "checkbit_handler_64"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "Parity". (No entity named "Parity" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd" 2243 0
COMP96 Compile Entity "checkbit_handler"
COMP96 Compile Architecture "IMP" of Entity "checkbit_handler"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "XOR18". (No entity named "XOR18" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd" 3577 0
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "Parity". (No entity named "Parity" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_bram_ctrl_v4_0\hdl\axi_bram_ctrl_v4_0_rfs.vhd" 3631 0
COMP96 Compile Entity "Correct_One_Bit_64"
COMP96 Compile Architecture "IMP" of Entity "Correct_One_Bit_64"
COMP96 Compile Entity "Correct_One_Bit"
COMP96 Compile Architecture "IMP" of Entity "Correct_One_Bit"
COMP96 Compile Entity "XOR18"
COMP96 Compile Architecture "IMP" of Entity "XOR18"
COMP96 Compile Entity "Parity"
COMP96 Compile Architecture "IMP" of Entity "Parity"
COMP96 Compile Entity "ecc_gen"
COMP96 Compile Architecture "trans" of Entity "ecc_gen"
COMP96 Compile Entity "lite_ecc_reg"
COMP96 Compile Architecture "implementation" of Entity "lite_ecc_reg"
COMP96 Compile Entity "axi_lite"
COMP96 Compile Architecture "implementation" of Entity "axi_lite"
COMP96 Compile Entity "sng_port_arb"
COMP96 Compile Architecture "implementation" of Entity "sng_port_arb"
COMP96 Compile Entity "ua_narrow"
COMP96 Compile Architecture "implementation" of Entity "ua_narrow"
COMP96 Compile Entity "wrap_brst"
COMP96 Compile Architecture "implementation" of Entity "wrap_brst"
COMP96 Compile Entity "rd_chnl"
COMP96 Compile Architecture "implementation" of Entity "rd_chnl"
COMP96 Compile Entity "wr_chnl"
COMP96 Compile Architecture "implementation" of Entity "wr_chnl"
COMP96 Compile Entity "full_axi"
COMP96 Compile Architecture "implementation" of Entity "full_axi"
COMP96 Compile Entity "axi_bram_ctrl_top"
COMP96 Compile Architecture "implementation" of Entity "axi_bram_ctrl_top"
COMP96 Compile Entity "axi_bram_ctrl"
COMP96 Compile Architecture "implementation" of Entity "axi_bram_ctrl"
COMP96 Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_bram_ctrl_v4_0_14)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 57.14 % complete
ALIB: Library `axi_sg_v4_1_13' attached.
axi_sg_v4_1_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_sg_v4_1_13\axi_sg_v4_1_13.lib

Compiling vhdl library 'axi_sg_v4_1_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_sg_v4_1_13)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_sg_v4_1\hdl\axi_sg_v4_1_rfs.vhd
COMP96 Compile Package "axi_sg_pkg"
COMP96 Compile Package Body "axi_sg_pkg"
COMP96 Compile Entity "axi_sg_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_reset"
COMP96 Compile Entity "axi_sg_sfifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_sg_sfifo_autord"
COMP96 Compile Entity "axi_sg_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_sg_afifo_autord"
COMP96 Compile Entity "axi_sg_fifo"
COMP96 Compile Architecture "imp" of Entity "axi_sg_fifo"
COMP96 Compile Entity "axi_sg_cmd_status"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_cmd_status"
COMP96 Compile Entity "axi_sg_rdmux"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_rdmux"
COMP96 Compile Entity "axi_sg_addr_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_addr_cntl"
COMP96 Compile Entity "axi_sg_rddata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_rddata_cntl"
COMP96 Compile Entity "axi_sg_rd_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_rd_status_cntl"
COMP96 Compile Entity "axi_sg_scc"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_scc"
COMP96 Compile Entity "axi_sg_wr_demux"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_wr_demux"
COMP96 Compile Entity "axi_sg_scc_wr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_scc_wr"
COMP96 Compile Entity "axi_sg_skid2mm_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_skid2mm_buf"
COMP96 Compile Entity "axi_sg_wrdata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_wrdata_cntl"
COMP96 Compile Entity "axi_sg_wr_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_wr_status_cntl"
COMP96 Compile Entity "axi_sg_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_skid_buf"
COMP96 Compile Entity "axi_sg_mm2s_basic_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_mm2s_basic_wrap"
COMP96 Compile Entity "axi_sg_s2mm_basic_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_s2mm_basic_wrap"
COMP96 Compile Entity "axi_sg_datamover"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_datamover"
COMP96 Compile Entity "axi_sg_ftch_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_sm"
COMP96 Compile Entity "axi_sg_ftch_pntr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_pntr"
COMP96 Compile Entity "axi_sg_ftch_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_cmdsts_if"
COMP96 Compile Entity "axi_sg_ftch_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_mngr"
COMP96 Compile Entity "axi_sg_cntrl_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_cntrl_strm"
COMP96 Compile Entity "axi_sg_ftch_queue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_queue"
COMP96 Compile Entity "axi_sg_ftch_noqueue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_noqueue"
COMP96 Compile Entity "axi_sg_ftch_q_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_q_mngr"
COMP96 Compile Entity "axi_sg_updt_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_cmdsts_if"
COMP96 Compile Entity "axi_sg_updt_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_sm"
COMP96 Compile Entity "axi_sg_updt_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_mngr"
COMP96 Compile Entity "axi_sg_updt_queue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_queue"
COMP96 Compile Entity "axi_sg_updt_noqueue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_noqueue"
COMP96 Compile Entity "axi_sg_updt_q_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_q_mngr"
COMP96 Compile Entity "axi_sg_intrpt"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_intrpt"
COMP96 Compile Entity "axi_sg"
COMP96 Compile Architecture "implementation" of Entity "axi_sg"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_sg_v4_1_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 57.37 % complete
ALIB: Library `axi_cdma_v4_1_20' attached.
axi_cdma_v4_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_cdma_v4_1_20\axi_cdma_v4_1_20.lib

Compiling vhdl library 'axi_cdma_v4_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_cdma_v4_1_20)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_cdma_v4_1\hdl\axi_cdma_v4_1_vh_rfs.vhd
COMP96 Compile Package "axi_cdma_pkg"
COMP96 Compile Package Body "axi_cdma_pkg"
COMP96 Compile Entity "axi_cdma_pulse_gen"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_pulse_gen"
COMP96 Compile Entity "axi_cdma_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_reset"
COMP96 Compile Entity "axi_cdma_lite_if"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_lite_if"
COMP96 Compile Entity "axi_cdma_register"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_register"
COMP96 Compile Entity "axi_cdma_reg_module"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_reg_module"
COMP96 Compile Entity "axi_cdma_sfifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_cdma_sfifo_autord"
COMP96 Compile Entity "axi_cdma_sf"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_sf"
COMP96 Compile Entity "axi_cdma_simple_cntlr"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_simple_cntlr"
COMP96 Compile Entity "axi_cdma_simple_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_simple_wrap"
COMP96 Compile Entity "axi_cdma_sg_cntlr"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_sg_cntlr"
COMP96 Compile Entity "axi_cdma_sg_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma_sg_wrap"
COMP96 Compile Entity "axi_cdma"
COMP96 Compile Architecture "implementation" of Entity "axi_cdma"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_cdma_v4_1_20)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 57.59 % complete
ALIB: Library `axi_clock_converter_v2_1_19' attached.
axi_clock_converter_v2_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_clock_converter_v2_1_19\axi_clock_converter_v2_1_19.lib

Compiling verilog library 'axi_clock_converter_v2_1_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_clock_converter_v2_1_19)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: xpm_cdc_handshake was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" 647  3
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" 1616  11
WARNING VCP2515 "Undefined module: axi_infrastructure_v1_1_0_axi2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" 1691  11
WARNING VCP2515 "Undefined module: axi_infrastructure_v1_1_0_vector2axi was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_clock_converter_v2_1/hdl/axi_clock_converter_v2_1_vl_rfs.v" 1837  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_clock_converter_v2_1_19_axi_clock_converter."
MESSAGE "$root top modules: axi_clock_converter_v2_1_19_axi_clock_converter."
SUCCESS "Compile success 0 Errors 4 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_clock_converter_v2_1_19)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 57.81 % complete
ALIB: Library `axi_data_fifo_v2_1_19' attached.
axi_data_fifo_v2_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_data_fifo_v2_1_19\axi_data_fifo_v2_1_19.lib

Compiling verilog library 'axi_data_fifo_v2_1_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_data_fifo_v2_1_19)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_data_fifo_v2_1/hdl/axi_data_fifo_v2_1_vl_rfs.v" 632  5
WARNING VCP2515 "Undefined module: SRLC32E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_data_fifo_v2_1/hdl/axi_data_fifo_v2_1_vl_rfs.v" 1190  16
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_nto1_mux was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_data_fifo_v2_1/hdl/axi_data_fifo_v2_1_vl_rfs.v" 1207  11
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_data_fifo_v2_1_19_axic_fifo axi_data_fifo_v2_1_19_axic_srl_fifo axi_data_fifo_v2_1_19_axic_reg_srl_fifo axi_data_fifo_v2_1_19_axi_data_fifo."
MESSAGE "$root top modules: axi_data_fifo_v2_1_19_axic_fifo axi_data_fifo_v2_1_19_axic_srl_fifo axi_data_fifo_v2_1_19_axic_reg_srl_fifo axi_data_fifo_v2_1_19_axi_data_fifo."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_data_fifo_v2_1_19)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 58.04 % complete
ALIB: Library `axi_register_slice_v2_1_20' attached.
axi_register_slice_v2_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_register_slice_v2_1_20\axi_register_slice_v2_1_20.lib

Compiling verilog library 'axi_register_slice_v2_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_register_slice_v2_1_20)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: FDCE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" 1272  8
WARNING VCP2515 "Undefined module: axi_infrastructure_v1_1_0_axi2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" 4123  7
WARNING VCP2515 "Undefined module: axi_infrastructure_v1_1_0_vector2axi was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_register_slice_v2_1/hdl/axi_register_slice_v2_1_vl_rfs.v" 4184  7
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_register_slice_v2_1_20_axi_register_slice."
MESSAGE "$root top modules: axi_register_slice_v2_1_20_axi_register_slice."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_register_slice_v2_1_20)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 58.26 % complete
ALIB: Library `axi_crossbar_v2_1_21' attached.
axi_crossbar_v2_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_crossbar_v2_1_21\axi_crossbar_v2_1_21.lib

Compiling verilog library 'axi_crossbar_v2_1_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_crossbar_v2_1_21)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_mux_enc was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" 306  11
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_comparator_static was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" 899  15
WARNING VCP2515 "Undefined module: axi_register_slice_v2_1_20_axic_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" 1984  10
WARNING VCP2515 "Undefined module: axi_data_fifo_v2_1_19_axic_srl_fifo was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" 3027  17
WARNING VCP2515 "Undefined module: axi_register_slice_v2_1_20_axi_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" 3216  11
WARNING VCP2515 "Undefined module: axi_data_fifo_v2_1_19_axic_reg_srl_fifo was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v" 4630  14
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_crossbar_v2_1_21_axi_crossbar."
MESSAGE "$root top modules: axi_crossbar_v2_1_21_axi_crossbar."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_crossbar_v2_1_21)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 58.48 % complete
ALIB: Library `axi_dma_v7_1_21' attached.
axi_dma_v7_1_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_dma_v7_1_21\axi_dma_v7_1_21.lib

Compiling vhdl library 'axi_dma_v7_1_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_dma_v7_1_21)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_dma_v7_1\hdl\axi_dma_v7_1_vh_rfs.vhd
COMP96 Compile Package "axi_dma_pkg"
COMP96 Compile Package Body "axi_dma_pkg"
COMP96 Compile Entity "axi_dma_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_reset"
COMP96 Compile Entity "axi_dma_rst_module"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_rst_module"
COMP96 Compile Entity "axi_dma_lite_if"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_lite_if"
COMP96 Compile Entity "axi_dma_register"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_register"
COMP96 Compile Entity "axi_dma_register_s2mm"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_register_s2mm"
COMP96 Compile Entity "axi_dma_reg_module"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_reg_module"
COMP96 Compile Entity "axi_dma_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_skid_buf"
COMP96 Compile Entity "axi_dma_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_dma_afifo_autord"
COMP96 Compile Entity "axi_dma_s2mm"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_s2mm"
COMP96 Compile Entity "axi_dma_sofeof_gen"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_sofeof_gen"
COMP96 Compile Entity "axi_dma_smple_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_smple_sm"
COMP96 Compile Entity "axi_dma_mm2s_sg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_mm2s_sg_if"
COMP96 Compile Entity "axi_dma_mm2s_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_mm2s_sm"
COMP96 Compile Entity "axi_dma_mm2s_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_mm2s_cmdsts_if"
COMP96 Compile Entity "axi_dma_mm2s_sts_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_mm2s_sts_mngr"
COMP96 Compile Entity "axi_dma_mm2s_cntrl_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_mm2s_cntrl_strm"
COMP96 Compile Entity "axi_dma_mm2s_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_mm2s_mngr"
COMP96 Compile Entity "axi_dma_s2mm_sg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_s2mm_sg_if"
COMP96 Compile Entity "axi_dma_s2mm_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_s2mm_sm"
COMP96 Compile Entity "axi_dma_s2mm_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_s2mm_cmdsts_if"
COMP96 Compile Entity "axi_dma_s2mm_sts_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_s2mm_sts_mngr"
COMP96 Compile Entity "axi_dma_s2mm_sts_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_s2mm_sts_strm"
COMP96 Compile Entity "axi_dma_s2mm_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_s2mm_mngr"
COMP96 Compile Entity "axi_dma_cmd_split"
COMP96 Compile Architecture "implementation" of Entity "axi_dma_cmd_split"
COMP96 Compile Entity "axi_dma"
COMP96 Compile Architecture "implementation" of Entity "axi_dma"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_dma_v7_1_21)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 58.71 % complete
ALIB: Library `axi_protocol_converter_v2_1_20' attached.
axi_protocol_converter_v2_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_protocol_converter_v2_1_20\axi_protocol_converter_v2_1_20.lib

Compiling verilog library 'axi_protocol_converter_v2_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_protocol_converter_v2_1_20)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axi_data_fifo_v2_1_19_axic_fifo was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" 701  10
WARNING VCP2515 "Undefined module: axi_register_slice_v2_1_20_axi_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v" 4485  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_protocol_converter_v2_1_20_axi_protocol_converter."
MESSAGE "$root top modules: axi_protocol_converter_v2_1_20_axi_protocol_converter."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_protocol_converter_v2_1_20)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 58.93 % complete
ALIB: Library `axi_dwidth_converter_v2_1_20' attached.
axi_dwidth_converter_v2_1_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_dwidth_converter_v2_1_20\axi_dwidth_converter_v2_1_20.lib

Compiling verilog library 'axi_dwidth_converter_v2_1_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_dwidth_converter_v2_1_20)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axi_data_fifo_v2_1_19_axic_fifo was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 1045  6
WARNING VCP2515 "Undefined module: MUXCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 4150  11
WARNING VCP2515 "Undefined module: XORCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 4181  11
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_carry_latch_and was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 4191  14
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_carry_and was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 4226  12
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_command_fifo was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 4387  10
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_comparator_sel_static was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 4882  12
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_carry_or was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 4942  12
WARNING VCP2515 "Undefined module: LUT6_2 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5092  11
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5226  12
WARNING VCP2515 "Undefined module: LUT6 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5241  9
WARNING VCP2515 "Undefined module: FDSE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5251  10
WARNING VCP2515 "Undefined module: comparator_sel_static was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5284  12
WARNING VCP2515 "Undefined module: carry_and was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5302  14
WARNING VCP2515 "Undefined module: carry_or was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5312  14
WARNING VCP2515 "Undefined module: comparator_sel was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 5331  12
WARNING VCP2515 "Undefined module: LUT4 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 6336  11
WARNING VCP2515 "Undefined module: generic_baseblocks_v2_1_0_comparator_sel was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 6414  12
WARNING VCP2515 "Undefined module: carry_latch_and was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 6484  12
WARNING VCP2515 "Undefined module: blk_mem_gen_v8_4_4 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 8565  5
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 8994  5
WARNING VCP2515 "Undefined module: axi_register_slice_v2_1_20_axi_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 9106  5
WARNING VCP2515 "Undefined module: RAMB18E1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 11016  7
WARNING VCP2515 "Undefined module: axi_clock_converter_v2_1_19_axic_sample_cycle_ratio was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 13125  11
WARNING VCP2515 "Undefined module: axi_clock_converter_v2_1_19_axic_sync_clock_converter was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 13527  13
WARNING VCP2515 "Undefined module: axi_protocol_converter_v2_1_20_axi_protocol_converter was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 15091  13
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 3163  14
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_dwidth_converter_v2_1/hdl/axi_dwidth_converter_v2_1_vl_rfs.v" 3255  14
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_dwidth_converter_v2_1_20_top."
MESSAGE "$root top modules: axi_dwidth_converter_v2_1_20_top."
SUCCESS "Compile success 0 Errors 28 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_dwidth_converter_v2_1_20)
==============================================================================


compile_simlib: 0 error(s), 28 warning(s), 59.15 % complete
ALIB: Library `axi_emc_v3_0_20' attached.
axi_emc_v3_0_20 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_emc_v3_0_20\axi_emc_v3_0_20.lib

Compiling vhdl library 'axi_emc_v3_0_20'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_emc_v3_0_20)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_emc_v3_0\hdl\axi_emc_v3_0_vh_rfs.vhd
COMP96 Compile Package "emc_pkg"
COMP96 Compile Package Body "emc_pkg"
COMP96 Compile Entity "counter_f"
COMP96 Compile Architecture "imp" of Entity "counter_f"
COMP96 Compile Entity "pselect_f"
COMP96 Compile Architecture "imp" of Entity "pselect_f"
COMP96 Compile Entity "axi_emc_addr_gen"
COMP96 Compile Architecture "imp" of Entity "axi_emc_addr_gen"
COMP96 Compile Entity "axi_emc_address_decode"
COMP96 Compile Architecture "imp" of Entity "axi_emc_address_decode"
COMP96 Compile Entity "axi_emc_native_interface"
COMP96 Compile Architecture "imp" of Entity "axi_emc_native_interface"
COMP96 Compile Entity "startup_wrapper"
COMP96 Compile Architecture "startup_arch" of Entity "startup_wrapper"
COMP96 Compile Entity "axi_emc"
COMP96 Compile Architecture "imp" of Entity "axi_emc"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_emc_v3_0_20)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.38 % complete
ALIB: Library `axi_epc_v2_0_23' attached.
axi_epc_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_epc_v2_0_23\axi_epc_v2_0_23.lib

Compiling vhdl library 'axi_epc_v2_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_epc_v2_0_23)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_epc_v2_0\hdl\axi_epc_v2_0_vh_rfs.vhd
COMP96 Compile Entity "ld_arith_reg"
COMP96 Compile Architecture "imp" of Entity "ld_arith_reg"
COMP96 Compile Entity "async_statemachine"
COMP96 Compile Architecture "imp" of Entity "async_statemachine"
COMP96 Compile Entity "async_counters"
COMP96 Compile Architecture "imp" of Entity "async_counters"
COMP96 Compile Entity "sync_cntl"
COMP96 Compile Architecture "imp" of Entity "sync_cntl"
COMP96 Compile Entity "ipic_if_decode"
COMP96 Compile Architecture "imp" of Entity "ipic_if_decode"
COMP96 Compile Entity "data_steer"
COMP96 Compile Architecture "imp" of Entity "data_steer"
COMP96 Compile Entity "async_cntl"
COMP96 Compile Architecture "imp" of Entity "async_cntl"
COMP96 Compile Entity "address_gen"
COMP96 Compile Architecture "imp" of Entity "address_gen"
COMP96 Compile Entity "access_mux"
COMP96 Compile Architecture "imp" of Entity "access_mux"
COMP96 Compile Entity "epc_core"
COMP96 Compile Architecture "imp" of Entity "epc_core"
COMP96 Compile Entity "axi_epc"
COMP96 Compile Architecture "imp" of Entity "axi_epc"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_epc_v2_0_23)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.60 % complete
ALIB: Library `lib_bmg_v1_0_13' attached.
lib_bmg_v1_0_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\lib_bmg_v1_0_13\lib_bmg_v1_0_13.lib

Compiling vhdl library 'lib_bmg_v1_0_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:lib_bmg_v1_0_13)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\lib_bmg_v1_0\hdl\lib_bmg_v1_0_rfs.vhd
COMP96 Compile Entity "blk_mem_gen_wrapper"
COMP96 Compile Architecture "implementation" of Entity "blk_mem_gen_wrapper"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:lib_bmg_v1_0_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 59.82 % complete
ALIB: Library `axi_ethernetlite_v3_0_18' attached.
axi_ethernetlite_v3_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_ethernetlite_v3_0_18\axi_ethernetlite_v3_0_18.lib

Compiling vhdl library 'axi_ethernetlite_v3_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_ethernetlite_v3_0_18)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_ethernetlite_v3_0\hdl\axi_ethernetlite_v3_0_vh_rfs.vhd
COMP96 Compile Entity "ld_arith_reg"
COMP96 Compile Architecture "imp" of Entity "ld_arith_reg"
COMP96 Compile Entity "mux_onehot_f"
COMP96 Compile Architecture "imp" of Entity "mux_onehot_f"
COMP96 Compile Package "mac_pkg"
COMP96 Compile Package Body "mac_pkg"
COMP96 Compile Entity "lfsr16"
COMP96 Compile Architecture "imp" of Entity "lfsr16"
COMP96 Compile Entity "defer_state"
COMP96 Compile Architecture "implementation" of Entity "defer_state"
COMP96 Compile Entity "crcnibshiftreg"
COMP96 Compile Architecture "implementation" of Entity "crcnibshiftreg"
COMP96 Compile Entity "cntr5bit"
COMP96 Compile Architecture "implementation" of Entity "cntr5bit"
COMP96 Compile Entity "tx_statemachine"
COMP96 Compile Architecture "implementation" of Entity "tx_statemachine"
COMP96 Compile Entity "tx_intrfce"
COMP96 Compile Architecture "implementation" of Entity "tx_intrfce"
COMP96 Compile Entity "rx_statemachine"
COMP96 Compile Architecture "imp" of Entity "rx_statemachine"
COMP96 Compile Entity "rx_intrfce"
COMP96 Compile Architecture "implementation" of Entity "rx_intrfce"
COMP96 Compile Entity "ram16x4"
COMP96 Compile Architecture "imp" of Entity "ram16x4"
COMP96 Compile Entity "msh_cnt"
COMP96 Compile Architecture "imp" of Entity "msh_cnt"
COMP96 Compile Entity "deferral"
COMP96 Compile Architecture "implementation" of Entity "deferral"
COMP96 Compile Entity "crcgentx"
COMP96 Compile Architecture "arch1" of Entity "crcgentx"
COMP96 Compile Entity "crcgenrx"
COMP96 Compile Architecture "arch1" of Entity "crcgenrx"
COMP96 Compile Entity "bocntr"
COMP96 Compile Architecture "implementation" of Entity "bocntr"
COMP96 Compile Entity "transmit"
COMP96 Compile Architecture "imp" of Entity "transmit"
COMP96 Compile Entity "receive"
COMP96 Compile Architecture "imp" of Entity "receive"
COMP96 Compile Entity "MacAddrRAM"
COMP96 Compile Architecture "imp" of Entity "MacAddrRAM"
COMP96 Compile Entity "mdio_if"
COMP96 Compile Architecture "imp" of Entity "mdio_if"
COMP96 Compile Entity "emac_dpram"
COMP96 Compile Architecture "imp" of Entity "emac_dpram"
COMP96 Compile Entity "emac"
COMP96 Compile Architecture "imp" of Entity "emac"
COMP96 Compile Entity "xemac"
COMP96 Compile Architecture "imp" of Entity "xemac"
COMP96 Compile Entity "axi_interface"
COMP96 Compile Architecture "rtl" of Entity "axi_interface"
COMP96 Compile Entity "axi_ethernetlite"
COMP96 Compile Architecture "imp" of Entity "axi_ethernetlite"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_ethernetlite_v3_0_18)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.04 % complete
ALIB: Library `axi_ethernet_buffer_v2_0_21' attached.
axi_ethernet_buffer_v2_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_ethernet_buffer_v2_0_21\axi_ethernet_buffer_v2_0_21.lib

Compiling vhdl library 'axi_ethernet_buffer_v2_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_ethernet_buffer_v2_0_21)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_ethernet_buffer_v2_0\hdl\axi_ethernet_buffer_v2_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_ethernet_buffer_v2_0_21)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.27 % complete
ALIB: Library `axi_fifo_mm_s_v4_1_17' attached.
axi_fifo_mm_s_v4_1_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_fifo_mm_s_v4_1_17\axi_fifo_mm_s_v4_1_17.lib

Compiling vhdl library 'axi_fifo_mm_s_v4_1_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_fifo_mm_s_v4_1_17)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_fifo_mm_s_v4_1\hdl\axi_fifo_mm_s_v4_1_rfs.vhd
COMP96 Compile Package "axi_fifo_mm_s_pkg"
COMP96 Compile Package Body "axi_fifo_mm_s_pkg"
COMP96 Compile Entity "axi_write_fsm"
COMP96 Compile Architecture "axi_write_fsm_arch" of Entity "axi_write_fsm"
COMP96 Compile Entity "axi_write_wrapper"
COMP96 Compile Architecture "axi_write_wrap_arch" of Entity "axi_write_wrapper"
COMP96 Compile Entity "axi_read_fsm"
COMP96 Compile Architecture "axi_read_fsm_arch" of Entity "axi_read_fsm"
COMP96 Compile Entity "axi_read_wrapper"
COMP96 Compile Architecture "axi_read_wrapper_arch" of Entity "axi_read_wrapper"
COMP96 Compile Entity "axi_wrapper"
COMP96 Compile Architecture "xilinx" of Entity "axi_wrapper"
COMP96 Compile Entity "axis_fg"
COMP96 Compile Architecture "structure" of Entity "axis_fg"
COMP96 Compile Entity "fifo"
COMP96 Compile Architecture "structure" of Entity "fifo"
COMP96 Compile Entity "ipic2axi_s"
COMP96 Compile Architecture "beh" of Entity "ipic2axi_s"
COMP96 Compile Entity "axi_fifo_mm_s"
COMP96 Compile Architecture "structure" of Entity "axi_fifo_mm_s"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_fifo_mm_s_v4_1_17)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.49 % complete
ALIB: Library `axi_fifo_mm_s_v4_2_2' attached.
axi_fifo_mm_s_v4_2_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_fifo_mm_s_v4_2_2\axi_fifo_mm_s_v4_2_2.lib

Compiling vhdl library 'axi_fifo_mm_s_v4_2_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_fifo_mm_s_v4_2_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_fifo_mm_s_v4_2\hdl\axi_fifo_mm_s_v4_2_rfs.vhd
COMP96 Compile Package "axi_fifo_mm_s_pkg"
COMP96 Compile Package Body "axi_fifo_mm_s_pkg"
COMP96 Compile Entity "axi_write_fsm"
COMP96 Compile Architecture "axi_write_fsm_arch" of Entity "axi_write_fsm"
COMP96 Compile Entity "axi_write_wrapper"
COMP96 Compile Architecture "axi_write_wrap_arch" of Entity "axi_write_wrapper"
COMP96 Compile Entity "axi_read_fsm"
COMP96 Compile Architecture "axi_read_fsm_arch" of Entity "axi_read_fsm"
COMP96 Compile Entity "axi_read_wrapper"
COMP96 Compile Architecture "axi_read_wrapper_arch" of Entity "axi_read_wrapper"
COMP96 Compile Entity "axi_wrapper"
COMP96 Compile Architecture "xilinx" of Entity "axi_wrapper"
COMP96 Compile Entity "axis_fg"
COMP96 Compile Architecture "structure" of Entity "axis_fg"
COMP96 Compile Entity "fifo"
COMP96 Compile Architecture "structure" of Entity "fifo"
COMP96 Compile Entity "ipic2axi_s"
COMP96 Compile Architecture "beh" of Entity "ipic2axi_s"
COMP96 Compile Entity "axi_fifo_mm_s"
COMP96 Compile Architecture "structure" of Entity "axi_fifo_mm_s"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_fifo_mm_s_v4_2_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 60.71 % complete
ALIB: Library `axi_firewall_v1_0_8' attached.
axi_firewall_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_firewall_v1_0_8\axi_firewall_v1_0_8.lib

Compiling verilog library 'axi_firewall_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_firewall_v1_0_8)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2124 "Package sc_util_v1_0_4_pkg found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_axic_reg_srl_fifo found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_axi_reg_stall found in library smartconnect_v1_0."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE_SP VCP2876 "Implicit net declaration, symbol awid_index has not been declared in module axi_firewall_v1_0_8_top in generate block gen_no_write." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_firewall_v1_0/hdl/axi_firewall_v1_0_vl_rfs.sv" 1656  23
MESSAGE_SP VCP2876 "Implicit net declaration, symbol bid_index has not been declared in module axi_firewall_v1_0_8_top in generate block gen_no_write." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_firewall_v1_0/hdl/axi_firewall_v1_0_vl_rfs.sv" 1657  22
MESSAGE_SP VCP2876 "Implicit net declaration, symbol wrev_id has not been declared in module axi_firewall_v1_0_8_top in generate block gen_no_write." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_firewall_v1_0/hdl/axi_firewall_v1_0_vl_rfs.sv" 1660  20
MESSAGE_SP VCP2876 "Implicit net declaration, symbol arid_index has not been declared in module axi_firewall_v1_0_8_top in generate block gen_no_read." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_firewall_v1_0/hdl/axi_firewall_v1_0_vl_rfs.sv" 1693  23
MESSAGE_SP VCP2876 "Implicit net declaration, symbol rid_index has not been declared in module axi_firewall_v1_0_8_top in generate block gen_no_read." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_firewall_v1_0/hdl/axi_firewall_v1_0_vl_rfs.sv" 1694  22
MESSAGE_SP VCP2876 "Implicit net declaration, symbol rrev_id has not been declared in module axi_firewall_v1_0_8_top in generate block gen_no_read." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_firewall_v1_0/hdl/axi_firewall_v1_0_vl_rfs.sv" 1697  20
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_firewall_v1_0_8_top."
MESSAGE "$root top modules: axi_firewall_v1_0_8_top."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_firewall_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 60.94 % complete
ALIB: Library `interrupt_control_v3_1_4' attached.
interrupt_control_v3_1_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\interrupt_control_v3_1_4\interrupt_control_v3_1_4.lib

Compiling vhdl library 'interrupt_control_v3_1_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:interrupt_control_v3_1_4)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\interrupt_control_v3_1\hdl\interrupt_control_v3_1_vh_rfs.vhd
COMP96 Compile Entity "interrupt_control"
COMP96 Compile Architecture "implementation" of Entity "interrupt_control"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:interrupt_control_v3_1_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.16 % complete
ALIB: Library `axi_gpio_v2_0_22' attached.
axi_gpio_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_gpio_v2_0_22\axi_gpio_v2_0_22.lib

Compiling vhdl library 'axi_gpio_v2_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_gpio_v2_0_22)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_gpio_v2_0\hdl\axi_gpio_v2_0_vh_rfs.vhd
COMP96 Compile Entity "GPIO_Core"
COMP96 Compile Architecture "IMP" of Entity "GPIO_Core"
COMP96 Compile Entity "axi_gpio"
COMP96 Compile Architecture "imp" of Entity "axi_gpio"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_gpio_v2_0_22)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.38 % complete
ALIB: Library `axi_hbicap_v1_0_0' attached.
axi_hbicap_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_hbicap_v1_0_0\axi_hbicap_v1_0_0.lib

Compiling vhdl library 'axi_hbicap_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_hbicap_v1_0_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_hbicap_v1_0\hdl\axi_hbicap_v1_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_hbicap_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.61 % complete
ALIB: Library `axi_hwicap_v3_0_24' attached.
axi_hwicap_v3_0_24 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_hwicap_v3_0_24\axi_hwicap_v3_0_24.lib

Compiling vhdl library 'axi_hwicap_v3_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_hwicap_v3_0_24)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_hwicap_v3_0\hdl\axi_hwicap_v3_0_vh_rfs.vhd
COMP96 Compile Entity "ipic_if"
COMP96 Compile Architecture "imp" of Entity "ipic_if"
COMP96 Compile Entity "icap_statemachine"
COMP96 Compile Architecture "imp" of Entity "icap_statemachine"
COMP96 Compile Entity "icap_statemachine_shared"
COMP96 Compile Architecture "imp" of Entity "icap_statemachine_shared"
COMP96 Compile Entity "hwicap"
COMP96 Compile Architecture "imp" of Entity "hwicap"
COMP96 Compile Entity "hwicap_shared"
COMP96 Compile Architecture "imp" of Entity "hwicap_shared"
COMP96 Compile Entity "axi_hwicap"
COMP96 Compile Architecture "implementation" of Entity "axi_hwicap"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_hwicap_v3_0_24)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 61.83 % complete
ALIB: Library `axi_iic_v2_0_23' attached.
axi_iic_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_iic_v2_0_23\axi_iic_v2_0_23.lib

Compiling vhdl library 'axi_iic_v2_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_iic_v2_0_23)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd
COMP96 Compile Entity "soft_reset"
COMP96 Compile Architecture "implementation" of Entity "soft_reset"
COMP96 Compile Entity "SRL_FIFO"
COMP96 Compile Architecture "IMP" of Entity "SRL_FIFO"
COMP96 Compile Entity "upcnt_n"
COMP96 Compile Architecture "RTL" of Entity "upcnt_n"
COMP96 Compile Entity "shift8"
COMP96 Compile Architecture "RTL" of Entity "shift8"
COMP96 Compile Package "iic_pkg"
COMP96 Compile Package Body "iic_pkg"
COMP96 WARNING COMP96_0048: "This function may complete without return statement." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_iic_v2_0\hdl\axi_iic_v2_0_vh_rfs.vhd" 1139 4
COMP96 Compile Entity "debounce"
COMP96 Compile Architecture "RTL" of Entity "debounce"
COMP96 Compile Entity "reg_interface"
COMP96 Compile Architecture "RTL" of Entity "reg_interface"
COMP96 Compile Entity "iic_control"
COMP96 Compile Architecture "RTL" of Entity "iic_control"
COMP96 Compile Entity "filter"
COMP96 Compile Architecture "RTL" of Entity "filter"
COMP96 Compile Entity "dynamic_master"
COMP96 Compile Architecture "RTL" of Entity "dynamic_master"
COMP96 Compile Entity "axi_ipif_ssp1"
COMP96 Compile Architecture "RTL" of Entity "axi_ipif_ssp1"
COMP96 Compile Entity "iic"
COMP96 Compile Architecture "RTL" of Entity "iic"
COMP96 Compile Entity "axi_iic"
COMP96 Compile Architecture "RTL" of Entity "axi_iic"
COMP96 Compile success 0 Errors 1 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_iic_v2_0_23)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 62.05 % complete
ALIB: Library `axi_intc_v4_1_14' attached.
axi_intc_v4_1_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_intc_v4_1_14\axi_intc_v4_1_14.lib

Compiling vhdl library 'axi_intc_v4_1_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_intc_v4_1_14)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_intc_v4_1\hdl\axi_intc_v4_1_vh_rfs.vhd
COMP96 Compile Entity "double_synchronizer"
COMP96 Compile Architecture "RTL" of Entity "double_synchronizer"
COMP96 Compile Entity "shared_ram_ivar"
COMP96 Compile Architecture "byte_data_ram_a" of Entity "shared_ram_ivar"
COMP96 Compile Entity "pulse_synchronizer"
COMP96 Compile Architecture "RTL" of Entity "pulse_synchronizer"
COMP96 Compile Entity "intc_core"
COMP96 Compile Architecture "imp" of Entity "intc_core"
COMP96 Compile Entity "axi_intc"
COMP96 Compile Architecture "imp" of Entity "axi_intc"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_intc_v4_1_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 62.28 % complete
ALIB: Library `axi_interconnect_v1_7_17' attached.
axi_interconnect_v1_7_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_interconnect_v1_7_17\axi_interconnect_v1_7_17.lib

Compiling verilog library 'axi_interconnect_v1_7_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_interconnect_v1_7_17)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: MUXCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 3885  11
WARNING VCP2515 "Undefined module: XORCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 3916  11
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 6044  9
WARNING VCP2515 "Undefined module: AND2B1L was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 13215  11
WARNING VCP2515 "Undefined module: OR2L was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 13332  11
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 13839  10
WARNING VCP2515 "Undefined module: SRLC32E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 13944  15
WARNING VCP2515 "Undefined module: SRLC16E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 13958  15
WARNING VCP2515 "Undefined module: MUXF7 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 20356  15
WARNING VCP2515 "Undefined module: MUXF8 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 20377  15
WARNING VCP2515 "Undefined module: LUT6_2 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 22909  11
WARNING VCP2515 "Undefined module: LUT6 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 23058  9
WARNING VCP2515 "Undefined module: FDSE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 23068  10
WARNING VCP2515 "Undefined module: LUT4 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 26091  11
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2605 "Port connection for port S_AXI_RDATA violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 15990  1
WARNING VCP2605 "Port connection for port M_AXI_WDATA violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 16010  1
WARNING VCP2605 "Port connection for port M_AXI_WSTRB violates IEEE 1364. Only net expression can be connected to output/inout port." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 16011  1
WARNING VCP2507 "Potentially recursive instantiation of module axi_interconnect_v1_7_17_mux detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 20510  36
WARNING VCP2507 "Potentially recursive instantiation of module axi_interconnect_v1_7_17_mux detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 20510  36
WARNING VCP2507 "Potentially recursive instantiation of module axi_interconnect_v1_7_17_mux detected." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_interconnect_v1_7/hdl/axi_interconnect_v1_7_vl_rfs.v" 20510  36
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_interconnect_v1_7_17_carry axi_interconnect_v1_7_17_comparator_mask_static axi_interconnect_v1_7_17_comparator_mask axi_interconnect_v1_7_17_comparator_sel_mask_static axi_interconnect_v1_7_17_comparator_sel_mask axi_interconnect_v1_7_17_top."
MESSAGE "$root top modules: axi_interconnect_v1_7_17_carry axi_interconnect_v1_7_17_comparator_mask_static axi_interconnect_v1_7_17_comparator_mask axi_interconnect_v1_7_17_comparator_sel_mask_static axi_interconnect_v1_7_17_comparator_sel_mask axi_interconnect_v1_7_17_top."
SUCCESS "Compile success 0 Errors 20 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_interconnect_v1_7_17)
==============================================================================


compile_simlib: 0 error(s), 20 warning(s), 62.50 % complete
ALIB: Library `axi_master_burst_v2_0_7' attached.
axi_master_burst_v2_0_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_master_burst_v2_0_7\axi_master_burst_v2_0_7.lib

Compiling vhdl library 'axi_master_burst_v2_0_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_master_burst_v2_0_7)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_master_burst_v2_0\hdl\axi_master_burst_v2_0_vh_rfs.vhd
COMP96 Compile Entity "axi_master_burst_wr_demux"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_wr_demux"
COMP96 Compile Entity "axi_master_burst_strb_gen"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_strb_gen"
COMP96 Compile Entity "axi_master_burst_rdmux"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_rdmux"
COMP96 Compile Entity "axi_master_burst_fifo"
COMP96 Compile Architecture "imp" of Entity "axi_master_burst_fifo"
COMP96 Compile Entity "axi_master_burst_wr_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_wr_status_cntl"
COMP96 Compile Entity "axi_master_burst_wrdata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_wrdata_cntl"
COMP96 Compile Entity "axi_master_burst_stbs_set"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_stbs_set"
COMP96 Compile Entity "axi_master_burst_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_skid_buf"
COMP96 Compile Entity "axi_master_burst_skid2mm_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_skid2mm_buf"
COMP96 Compile Entity "axi_master_burst_rd_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_rd_status_cntl"
COMP96 Compile Entity "axi_master_burst_rddata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_rddata_cntl"
COMP96 Compile Entity "axi_master_burst_pcc"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_pcc"
COMP96 Compile Entity "axi_master_burst_first_stb_offset"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_first_stb_offset"
COMP96 Compile Entity "axi_master_burst_addr_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_addr_cntl"
COMP96 Compile Entity "axi_master_burst_wr_llink"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_wr_llink"
COMP96 Compile Entity "axi_master_burst_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_reset"
COMP96 Compile Entity "axi_master_burst_rd_wr_cntlr"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_rd_wr_cntlr"
COMP96 Compile Entity "axi_master_burst_rd_llink"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_rd_llink"
COMP96 Compile Entity "axi_master_burst_cmd_status"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst_cmd_status"
COMP96 Compile Entity "axi_master_burst"
COMP96 Compile Architecture "implementation" of Entity "axi_master_burst"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_master_burst_v2_0_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 62.72 % complete
ALIB: Library `axi_msg_v1_0_6' attached.
axi_msg_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_msg_v1_0_6\axi_msg_v1_0_6.lib

Compiling vhdl library 'axi_msg_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_msg_v1_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_msg_v1_0\hdl\axi_msg_v1_0_rfs.vhd
COMP96 Compile Package "axi_msg_pkg"
COMP96 Compile Package Body "axi_msg_pkg"
COMP96 Compile Entity "axi_msg_bmg_ctrl"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_bmg_ctrl"
COMP96 Compile Entity "axi_msg_bmg"
COMP96 Compile Architecture "blk_mem_gen_0_arch" of Entity "axi_msg_bmg"
COMP96 Compile Entity "axi_msg_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_reset"
COMP96 Compile Entity "axi_msg_sfifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_msg_sfifo_autord"
COMP96 Compile Entity "axi_msg_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_msg_afifo_autord"
COMP96 Compile Entity "axi_msg_fifo"
COMP96 Compile Architecture "imp" of Entity "axi_msg_fifo"
COMP96 Compile Entity "axi_msg_cmd_status"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_cmd_status"
COMP96 Compile Entity "axi_msg_rdmux"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_rdmux"
COMP96 Compile Entity "axi_msg_addr_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_addr_cntl"
COMP96 Compile Entity "axi_msg_rddata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_rddata_cntl"
COMP96 Compile Entity "axi_msg_rd_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_rd_status_cntl"
COMP96 Compile Entity "axi_msg_scc"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_scc"
COMP96 Compile Entity "axi_msg_wr_demux"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_wr_demux"
COMP96 Compile Entity "axi_msg_scc_wr"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_scc_wr"
COMP96 Compile Entity "axi_msg_skid2mm_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_skid2mm_buf"
COMP96 Compile Entity "axi_msg_wrdata_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_wrdata_cntl"
COMP96 Compile Entity "axi_msg_wr_status_cntl"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_wr_status_cntl"
COMP96 Compile Entity "axi_msg_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_skid_buf"
COMP96 Compile Entity "axi_msg_mm2s_basic_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_mm2s_basic_wrap"
COMP96 Compile Entity "axi_msg_s2mm_basic_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_s2mm_basic_wrap"
COMP96 Compile Entity "axi_msg_datamover"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_datamover"
COMP96 Compile Entity "axi_msg_ftch_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_ftch_sm"
COMP96 Compile Entity "axi_msg_channel_pntr"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_channel_pntr"
COMP96 Compile Entity "axi_msg_ftch_pntr"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_ftch_pntr"
COMP96 Compile Entity "axi_msg_ftch_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_ftch_cmdsts_if"
COMP96 Compile Entity "axi_msg_ftch_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_ftch_mngr"
COMP96 Compile Entity "axi_msg_cntrl_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_cntrl_strm"
COMP96 Compile Entity "axi_msg_ftch_fifo"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_ftch_fifo"
COMP96 Compile Entity "axi_msg_ftch_queue"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_ftch_queue"
COMP96 Compile Entity "axi_msg_ftch_q_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_ftch_q_mngr"
COMP96 Compile Entity "axi_msg_updt_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_updt_cmdsts_if"
COMP96 Compile Entity "axi_msg_updt_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_updt_sm"
COMP96 Compile Entity "axi_msg_updt_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_updt_mngr"
COMP96 Compile Entity "axi_msg_updt_queue"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_updt_queue"
COMP96 Compile Entity "axi_msg_updt_q_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_updt_q_mngr"
COMP96 Compile Entity "axi_msg_intrpt"
COMP96 Compile Architecture "implementation" of Entity "axi_msg_intrpt"
COMP96 Compile Entity "axi_msg"
COMP96 Compile Architecture "implementation" of Entity "axi_msg"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_msg_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 62.95 % complete
ALIB: Library `axi_mcdma_v1_0_6' attached.
axi_mcdma_v1_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mcdma_v1_0_6\axi_mcdma_v1_0_6.lib

Compiling vhdl library 'axi_mcdma_v1_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_mcdma_v1_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_mcdma_v1_0\hdl\axi_mcdma_v1_0_vh_rfs.vhd
COMP96 Compile Package "axi_mcdma_pkg"
COMP96 Compile Package Body "axi_mcdma_pkg"
COMP96 Compile Entity "axi_mcdma_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_reset"
COMP96 Compile Entity "axi_mcdma_rst_module"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_rst_module"
COMP96 Compile Entity "axi_mcdma_lite_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_lite_if"
COMP96 Compile Entity "axi_mcdma_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_register"
COMP96 Compile Entity "axi_mcdma_common_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_common_register"
COMP96 Compile Entity "axi_mcdma_s2mm_common_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_common_register"
COMP96 Compile Entity "axi_mcdma_mm2s_common_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_common_register"
COMP96 Compile Entity "axi_mcdma_read_mux"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_read_mux"
COMP96 Compile Entity "axi_mcdma_reg_module"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_reg_module"
COMP96 Compile Entity "axi_mcdma_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_skid_buf"
COMP96 Compile Entity "axi_mcdma_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_mcdma_afifo_autord"
COMP96 Compile Entity "axi_mcdma_pkt_drop"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_pkt_drop"
COMP96 Compile Entity "axi_mcdma_s2mm_tdest"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_tdest"
COMP96 Compile Entity "axi_mcdma_sofeof_gen"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_sofeof_gen"
COMP96 Compile Entity "axi_mcdma_smple_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_smple_sm"
COMP96 Compile Entity "axi_mcdma_mm2s_tdest"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_tdest"
COMP96 Compile Entity "axi_mcdma_mm2s_priority"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_priority"
COMP96 Compile Entity "axi_mcdma_mm2s_wrr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_wrr"
COMP96 Compile Entity "axi_mcdma_mm2s_sg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_sg_if"
COMP96 Compile Entity "axi_mcdma_mm2s_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_sm"
COMP96 Compile Entity "axi_mcdma_mm2s_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_cmdsts_if"
COMP96 Compile Entity "axi_mcdma_mm2s_sts_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_sts_mngr"
COMP96 Compile Entity "axi_mcdma_mm2s_cntrl_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_cntrl_strm"
COMP96 Compile Entity "axi_mcdma_mm2s_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_mngr"
COMP96 Compile Entity "axi_mcdma_stbs_set"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_stbs_set"
COMP96 Compile Entity "axi_mcdma_s2mm_sg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sg_if"
COMP96 Compile Entity "axi_mcdma_s2mm_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sm"
COMP96 Compile Entity "axi_mcdma_s2mm_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_cmdsts_if"
COMP96 Compile Entity "axi_mcdma_s2mm_sts_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sts_mngr"
COMP96 Compile Entity "axi_mcdma_s2mm_sts_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sts_strm"
COMP96 Compile Entity "axi_mcdma_s2mm_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_mngr"
COMP96 Compile Entity "axi_mcdma_cmd_split"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_cmd_split"
COMP96 Compile Entity "axi_mcdma"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_mcdma_v1_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.17 % complete
ALIB: Library `axi_mcdma_v1_1_1' attached.
axi_mcdma_v1_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mcdma_v1_1_1\axi_mcdma_v1_1_1.lib

Compiling vhdl library 'axi_mcdma_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_mcdma_v1_1_1)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_mcdma_v1_1\hdl\axi_mcdma_v1_1_vh_rfs.vhd
COMP96 Compile Package "axi_mcdma_pkg"
COMP96 Compile Package Body "axi_mcdma_pkg"
COMP96 Compile Entity "axi_mcdma_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_reset"
COMP96 Compile Entity "axi_mcdma_rst_module"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_rst_module"
COMP96 Compile Entity "axi_mcdma_lite_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_lite_if"
COMP96 Compile Entity "axi_mcdma_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_register"
COMP96 Compile Entity "axi_mcdma_common_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_common_register"
COMP96 Compile Entity "axi_mcdma_s2mm_common_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_common_register"
COMP96 Compile Entity "axi_mcdma_mm2s_common_register"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_common_register"
COMP96 Compile Entity "axi_mcdma_read_mux"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_read_mux"
COMP96 Compile Entity "axi_mcdma_reg_module"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_reg_module"
COMP96 Compile Entity "axi_mcdma_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_skid_buf"
COMP96 Compile Entity "axi_mcdma_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_mcdma_afifo_autord"
COMP96 Compile Entity "axi_mcdma_pkt_drop"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_pkt_drop"
COMP96 Compile Entity "axi_mcdma_s2mm_tdest"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_tdest"
COMP96 Compile Entity "axi_mcdma_sofeof_gen"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_sofeof_gen"
COMP96 Compile Entity "axi_mcdma_smple_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_smple_sm"
COMP96 Compile Entity "axi_mcdma_mm2s_tdest"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_tdest"
COMP96 Compile Entity "axi_mcdma_mm2s_priority"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_priority"
COMP96 Compile Entity "axi_mcdma_mm2s_wrr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_wrr"
COMP96 Compile Entity "axi_mcdma_mm2s_sg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_sg_if"
COMP96 Compile Entity "axi_mcdma_mm2s_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_sm"
COMP96 Compile Entity "axi_mcdma_mm2s_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_cmdsts_if"
COMP96 Compile Entity "axi_mcdma_mm2s_sts_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_sts_mngr"
COMP96 Compile Entity "axi_mcdma_mm2s_cntrl_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_cntrl_strm"
COMP96 Compile Entity "axi_mcdma_mm2s_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_mm2s_mngr"
COMP96 Compile Entity "axi_mcdma_stbs_set"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_stbs_set"
COMP96 Compile Entity "axi_mcdma_s2mm_sg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sg_if"
COMP96 Compile Entity "axi_mcdma_s2mm_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sm"
COMP96 Compile Entity "axi_mcdma_s2mm_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_cmdsts_if"
COMP96 Compile Entity "axi_mcdma_s2mm_sts_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sts_mngr"
COMP96 Compile Entity "axi_mcdma_s2mm_sts_strm"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_sts_strm"
COMP96 Compile Entity "axi_mcdma_s2mm_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_s2mm_mngr"
COMP96 Compile Entity "axi_mcdma_cmd_split"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma_cmd_split"
COMP96 Compile Entity "axi_mcdma"
COMP96 Compile Architecture "implementation" of Entity "axi_mcdma"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_mcdma_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 63.39 % complete
ALIB: Library `axi_memory_init_v1_0_1' attached.
axi_memory_init_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_memory_init_v1_0_1\axi_memory_init_v1_0_1.lib

Compiling verilog library 'axi_memory_init_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_memory_init_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2124 "Package sc_util_v1_0_4_pkg found in library smartconnect_v1_0."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_memory_init_v1_0_1_top."
MESSAGE "$root top modules: axi_memory_init_v1_0_1_top."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_memory_init_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 63.62 % complete
ALIB: Library `axi_mm2s_mapper_v1_1_19' attached.
axi_mm2s_mapper_v1_1_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mm2s_mapper_v1_1_19\axi_mm2s_mapper_v1_1_19.lib

Compiling verilog library 'axi_mm2s_mapper_v1_1_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_mm2s_mapper_v1_1_19)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axis_dwidth_converter_v1_1_19_axis_dwidth_converter was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_mm2s_mapper_v1_1/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v" 158  5
WARNING VCP2515 "Undefined module: axi_infrastructure_v1_1_0_axi2vector was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_mm2s_mapper_v1_1/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v" 935  3
WARNING VCP2515 "Undefined module: axi_infrastructure_v1_1_0_vector2axi was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_mm2s_mapper_v1_1/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v" 996  3
WARNING VCP2515 "Undefined module: axi_infrastructure_v1_1_0_axic_srl_fifo was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_mm2s_mapper_v1_1/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v" 1054  3
WARNING VCP2515 "Undefined module: axis_switch_v1_1_20_axis_switch was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_mm2s_mapper_v1_1/hdl/axi_mm2s_mapper_v1_1_vl_rfs.v" 1175  3
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_mm2s_mapper_v1_1_19_top."
MESSAGE "$root top modules: axi_mm2s_mapper_v1_1_19_top."
SUCCESS "Compile success 0 Errors 5 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_mm2s_mapper_v1_1_19)
==============================================================================


compile_simlib: 0 error(s), 5 warning(s), 63.84 % complete
ALIB: Library `axi_mmu_v2_1_18' attached.
axi_mmu_v2_1_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_mmu_v2_1_18\axi_mmu_v2_1_18.lib

Compiling verilog library 'axi_mmu_v2_1_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_mmu_v2_1_18)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: axi_register_slice_v2_1_20_axi_register_slice was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v" 1265  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_mmu_v2_1_18_top."
MESSAGE "$root top modules: axi_mmu_v2_1_18_top."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_mmu_v2_1_18)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 64.06 % complete
ALIB: Library `axi_pcie_v2_9_2' attached.
axi_pcie_v2_9_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pcie_v2_9_2\axi_pcie_v2_9_2.lib

Compiling vhdl library 'axi_pcie_v2_9_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_pcie_v2_9_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd
COMP96 Compile Entity "axi_enhanced_pcie"
COMP96 Compile Architecture "structure" of Entity "axi_enhanced_pcie"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "axi_pcie_v2_9_2_enhanced_core_top_wrap". (No entity named "axi_pcie_v2_9_2_enhanced_core_top_wrap" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd" 1677 0
COMP96 Compile Package "axi_pcie_mm_s_pkg"
COMP96 Compile Entity "axi_mm_masterbridge_rd"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_masterbridge_rd"
COMP96 Compile Entity "axi_mm_masterbridge_wr"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_masterbridge_wr"
COMP96 Compile Entity "array_arith"
COMP96 Compile Architecture "rtl" of Entity "array_arith"
COMP96 Compile Entity "axi_s_masterbridge_rd"
COMP96 Compile Architecture "behavioral" of Entity "axi_s_masterbridge_rd"
COMP96 Compile Entity "axi_s_masterbridge_wr"
COMP96 Compile Architecture "behavioral" of Entity "axi_s_masterbridge_wr"
COMP96 Compile Entity "axi_mm_s_masterbridge_rd"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_s_masterbridge_rd"
COMP96 Compile Entity "axi_mm_s_masterbridge_wr"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_s_masterbridge_wr"
COMP96 Compile Entity "axi_mm_s_masterbridge"
COMP96 Compile Architecture "behavioral" of Entity "axi_mm_s_masterbridge"
COMP96 Compile Entity "register_block"
COMP96 Compile Architecture "structure" of Entity "register_block"
COMP96 Compile Entity "slave_read_cpl_tlp"
COMP96 Compile Architecture "structure" of Entity "slave_read_cpl_tlp"
COMP96 Compile Entity "slave_read_req_tlp"
COMP96 Compile Architecture "structure" of Entity "slave_read_req_tlp"
COMP96 Compile Entity "slave_write_req_tlp"
COMP96 Compile Architecture "structure" of Entity "slave_write_req_tlp"
COMP96 Compile Entity "axi_slave_read"
COMP96 Compile Architecture "structure" of Entity "axi_slave_read"
COMP96 Compile Entity "axi_slave_write"
COMP96 Compile Architecture "structure" of Entity "axi_slave_write"
COMP96 Compile Entity "slave_bridge"
COMP96 Compile Architecture "structure" of Entity "slave_bridge"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "axi_pcie_v2_9_2_axi_upsizer". (No entity named "axi_pcie_v2_9_2_axi_upsizer" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd" 17446 0
COMP96 Compile Entity "axi_pcie_mm_s"
COMP96 Compile Architecture "structure" of Entity "axi_pcie_mm_s"
COMP96 Compile Package "axi_pcie_msi_irq_pkg"
COMP96 Compile Entity "axi_pcie_msi_irq"
COMP96 Compile Architecture "behavior" of Entity "axi_pcie_msi_irq"
COMP96 Compile Entity "axi_pcie"
COMP96 Compile Architecture "structure" of Entity "axi_pcie"
COMP96 WARNING COMP96_0196: "Expression in the attribute specification must be locally static for this named entity." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_pcie_v2_9\hdl\axi_pcie_v2_9_rfs.vhd" 19020 65
COMP96 Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_pcie_v2_9_2)
==============================================================================


compile_simlib: 0 error(s), 4 warning(s), 64.29 % complete
ALIB: Library `axi_pcie_v2_9_2' attached.
axi_pcie_v2_9_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_pcie_v2_9_2\axi_pcie_v2_9_2.lib

Compiling verilog library 'axi_pcie_v2_9_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_pcie_v2_9_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: MUXCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 618  11
WARNING VCP2515 "Undefined module: XORCY was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 649  11
MESSAGE_SP VCP2113 "Module axi_pcie_msi_irq found in current working library."
WARNING VCP2515 "Undefined module: axi_pcie_v2_9_2_pcie_7x_v2_0_2 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 13425  3
WARNING VCP2515 "Undefined module: AND2B1L was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 15875  11
WARNING VCP2515 "Undefined module: OR2L was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 15991  11
WARNING VCP2515 "Undefined module: FDRE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 16376  10
WARNING VCP2515 "Undefined module: SRLC32E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 16481  15
WARNING VCP2515 "Undefined module: SRLC16E was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 16495  15
WARNING VCP2515 "Undefined module: fifo_gen was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 18835  24
WARNING VCP2515 "Undefined module: GTPA1_DUAL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 19962  8
WARNING VCP2515 "Undefined module: BUFG was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 22184  20
WARNING VCP2515 "Undefined module: GTPE2_CHANNEL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 22829  8
WARNING VCP2515 "Undefined module: GTHE2_CHANNEL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 23537  7
WARNING VCP2515 "Undefined module: GTXE2_CHANNEL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 24108  7
WARNING VCP2515 "Undefined module: PCIE_2_1 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 28717  5
WARNING VCP2515 "Undefined module: BRAM_SDP_MACRO was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 28895  18
WARNING VCP2515 "Undefined module: BRAM_TDP_MACRO was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 28928  18
WARNING VCP2515 "Undefined module: MMCME2_ADV was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 33407  3
WARNING VCP2515 "Undefined module: BUFGCTRL was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 33429  7
WARNING VCP2515 "Undefined module: axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_clock was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 41771  11
WARNING VCP2515 "Undefined module: pipe_jtag_m was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 42011  11
WARNING VCP2515 "Undefined module: pipe_jtag_s was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 42432  12
WARNING VCP2515 "Undefined module: axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_common was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 42578  15
WARNING VCP2515 "Undefined module: GTHE2_COMMON was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 45474  7
WARNING VCP2515 "Undefined module: GTXE2_COMMON was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 45563  7
WARNING VCP2515 "Undefined module: LUT6_2 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 46557  11
WARNING VCP2515 "Undefined module: LUT6 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 46706  9
WARNING VCP2515 "Undefined module: FDSE was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 46716  10
WARNING VCP2515 "Undefined module: LUT4 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 48248  11
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: pipe_reset_i. Module axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_reset has unconnected  port(s) : RST_DRP_DONE, RST_RXPMARESETDONE, RST_DRP_START, RST_DRP_X16X20_MODE, RST_DRP_X16." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 43605  1
WARNING VCP2597 "Some unconnected ports remain at instance: pipe_drp_i. Module axi_pcie_v2_9_2_pcie_7x_v2_0_2_pipe_drp has unconnected  port(s) : DRP_X16X20_MODE, DRP_X16." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 43890  1
WARNING VCP2597 "Some unconnected ports remain at instance: rxeq_scan_i. Module axi_pcie_v2_9_2_pcie_7x_v2_0_2_rxeq_scan has unconnected  port(s) : RXEQSCAN_CONTROL." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_pcie_v2_9/hdl/axi_pcie_v2_9_rfs.v" 35992  1
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_pcie_v2_9_2_axi_upsizer axi_pcie_v2_9_2_enhanced_core_top_wrap axi_pcie_v2_9_2_fifo axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_top axi_pcie_v2_9_2_pcie_7x_v1_6_gt_top_ies axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_top axi_pcie_v2_9_2_pcie_7x_v2_0_2_sys_clk_gen_ps."
MESSAGE "$root top modules: axi_pcie_v2_9_2_axi_upsizer axi_pcie_v2_9_2_enhanced_core_top_wrap axi_pcie_v2_9_2_fifo axi_pcie_v2_9_2_GTPA1_DUAL_WRAPPER axi_pcie_v2_9_2_pcie_7x_v2_0_2_gt_top axi_pcie_v2_9_2_pcie_7x_v1_6_gt_top_ies axi_pcie_v2_9_2_pcie_7x_v2_0_2_pcie_top axi_pcie_v2_9_2_pcie_7x_v2_0_2_sys_clk_gen_ps."
SUCCESS "Compile success 0 Errors 32 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_pcie_v2_9_2)
==============================================================================


compile_simlib: 0 error(s), 32 warning(s), 64.51 % complete
ALIB: Library `axi_protocol_checker_v2_0_6' attached.
axi_protocol_checker_v2_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_protocol_checker_v2_0_6\axi_protocol_checker_v2_0_6.lib

Compiling verilog library 'axi_protocol_checker_v2_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_protocol_checker_v2_0_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2124 "Package sc_util_v1_0_4_pkg found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_onehot_to_binary found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_axic_reg_srl_fifo found in library smartconnect_v1_0."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 3635  12
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 3636  12
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 3957  12
WARNING VCP2910 "Conditional expression 1==1 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5450  1
WARNING VCP2910 "Conditional expression 1==0 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5450  1
WARNING VCP2900 "Conditional expression 1==3 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5450  1
WARNING VCP2900 "Conditional expression 1==4 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5450  1
WARNING VCP2910 "Conditional expression 1==1 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5452  1
WARNING VCP2910 "Conditional expression 1==0 at ?: operator is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5452  1
WARNING VCP2900 "Conditional expression 1==3 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5452  1
WARNING VCP2900 "Conditional expression 1==4 at 'if' statement is constant." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_protocol_checker_v2_0/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" 5452  1
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_protocol_checker_v2_0_6_top."
MESSAGE "$root top modules: axi_protocol_checker_v2_0_6_top."
SUCCESS "Compile success 0 Errors 11 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_protocol_checker_v2_0_6)
==============================================================================


compile_simlib: 0 error(s), 11 warning(s), 64.73 % complete
ALIB: Library `axi_quad_spi_v3_2_19' attached.
axi_quad_spi_v3_2_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_quad_spi_v3_2_19\axi_quad_spi_v3_2_19.lib

Compiling vhdl library 'axi_quad_spi_v3_2_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_quad_spi_v3_2_19)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd
COMP96 Compile Package "comp_defs"
COMP96 Compile Entity "pselect_f"
COMP96 Compile Architecture "imp" of Entity "pselect_f"
COMP96 Compile Entity "counter_f"
COMP96 Compile Architecture "imp" of Entity "counter_f"
COMP96 Compile Entity "soft_reset"
COMP96 Compile Architecture "implementation" of Entity "soft_reset"
COMP96 Compile Entity "xip_cross_clk_sync"
COMP96 Compile Architecture "imp" of Entity "xip_cross_clk_sync"
COMP96 Compile Entity "reset_sync_module"
COMP96 Compile Architecture "imp" of Entity "reset_sync_module"
COMP96 Compile Entity "qspi_status_slave_sel_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_status_slave_sel_reg"
COMP96 Compile Entity "qspi_startup_block"
COMP96 Compile Architecture "imp" of Entity "qspi_startup_block"
COMP96 Compile Entity "qspi_receive_transmit_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_receive_transmit_reg"
COMP96 Compile Entity "qspi_occupancy_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_occupancy_reg"
COMP96 Compile Entity "qspi_mode_control_logic"
COMP96 Compile Architecture "imp" of Entity "qspi_mode_control_logic"
COMP96 Compile Entity "qspi_mode_0_module"
COMP96 Compile Architecture "imp" of Entity "qspi_mode_0_module"
COMP96 Compile Entity "qspi_look_up_logic"
COMP96 Compile Architecture "imp" of Entity "qspi_look_up_logic"
COMP96 Compile Entity "qspi_fifo_ifmodule"
COMP96 Compile Architecture "imp" of Entity "qspi_fifo_ifmodule"
COMP96 Compile Entity "qspi_cntrl_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_cntrl_reg"
COMP96 Compile Entity "qspi_address_decoder"
COMP96 Compile Architecture "imp" of Entity "qspi_address_decoder"
COMP96 Compile Entity "qspi_dual_quad_mode"
COMP96 Compile Architecture "work" of Entity "qspi_dual_quad_mode"
COMP96 Compile Entity "cross_clk_sync_fifo_1"
COMP96 Compile Architecture "imp" of Entity "cross_clk_sync_fifo_1"
COMP96 Compile Entity "cross_clk_sync_fifo_0"
COMP96 Compile Architecture "imp" of Entity "cross_clk_sync_fifo_0"
COMP96 Compile Entity "xip_status_reg"
COMP96 Compile Architecture "imp" of Entity "xip_status_reg"
COMP96 Compile Entity "xip_cntrl_reg"
COMP96 Compile Architecture "imp" of Entity "xip_cntrl_reg"
COMP96 Compile Entity "qspi_core_interface"
COMP96 Compile Architecture "imp" of Entity "qspi_core_interface"
COMP96 Compile Entity "axi_qspi_xip_if"
COMP96 Compile Architecture "imp" of Entity "axi_qspi_xip_if"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "imp" of Entity "axi_qspi_xip_if"
COMP96 Compile Entity "axi_qspi_enhanced_mode"
COMP96 Compile Architecture "imp" of Entity "axi_qspi_enhanced_mode"
COMP96 Compile Entity "axi_quad_spi_top"
COMP96 Compile Architecture "imp" of Entity "axi_quad_spi_top"
COMP96 Compile Entity "axi_quad_spi"
COMP96 Compile Architecture "imp" of Entity "axi_quad_spi"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_quad_spi_v3_2_19)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 64.96 % complete
ALIB: Library `axi_sideband_util_v1_0_4' attached.
axi_sideband_util_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_sideband_util_v1_0_4\axi_sideband_util_v1_0_4.lib

Compiling verilog library 'axi_sideband_util_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_sideband_util_v1_0_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2124 "Package sc_util_v1_0_4_pkg found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_axic_reg_srl_fifo found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_axi2vector found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_vector2axi found in library smartconnect_v1_0."
MESSAGE_SP VCP2110 "Module sc_util_v1_0_4_axi_reg_stall found in library smartconnect_v1_0."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_sideband_util_v1_0/hdl/axi_sideband_util_v1_0_vl_rfs.sv" 729  14
WARNING VCP3005 "The implicit event expression list (@*) is empty; the process will never be executed." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_sideband_util_v1_0/hdl/axi_sideband_util_v1_0_vl_rfs.sv" 730  14
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_sideband_util_v1_0_4_top."
MESSAGE "$root top modules: axi_sideband_util_v1_0_4_top."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_sideband_util_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 65.18 % complete
ALIB: Library `axi_tft_v2_0_23' attached.
axi_tft_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_tft_v2_0_23\axi_tft_v2_0_23.lib

Compiling vhdl library 'axi_tft_v2_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_tft_v2_0_23)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_tft_v2_0\hdl\axi_tft_v2_0_rfs.vhd
COMP96 Compile Entity "axi_tft"
COMP96 Compile Architecture "imp" of Entity "axi_tft"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "axi_tft_v2_0_23_tft_controller". (No entity named "axi_tft_v2_0_23_tft_controller" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_tft_v2_0\hdl\axi_tft_v2_0_rfs.vhd" 874 0
COMP96 Compile success 0 Errors 1 Warnings  Analysis time :  94.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_tft_v2_0_23)
==============================================================================


compile_simlib: 0 error(s), 2 warning(s), 65.40 % complete
ALIB: Library `axi_tft_v2_0_23' attached.
axi_tft_v2_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_tft_v2_0_23\axi_tft_v2_0_23.lib

Compiling verilog library 'axi_tft_v2_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_tft_v2_0_23)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: FDS was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1021  31
WARNING VCP2515 "Undefined module: FDR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1034  28
WARNING VCP2515 "Undefined module: ODDR was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1091  45
WARNING VCP2515 "Undefined module: OSERDESE3 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 1135  31
WARNING VCP2515 "Undefined module: async_fifo_fg was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 2276  7
WARNING VCP2515 "Undefined module: cdc_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_tft_v2_0/hdl/axi_tft_v2_0_rfs.v" 3103  33
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_tft_v2_0_23_tft_controller."
MESSAGE "$root top modules: axi_tft_v2_0_23_tft_controller."
SUCCESS "Compile success 0 Errors 6 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_tft_v2_0_23)
==============================================================================


compile_simlib: 0 error(s), 6 warning(s), 65.63 % complete
ALIB: Library `axi_timebase_wdt_v3_0_12' attached.
axi_timebase_wdt_v3_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_timebase_wdt_v3_0_12\axi_timebase_wdt_v3_0_12.lib

Compiling vhdl library 'axi_timebase_wdt_v3_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_timebase_wdt_v3_0_12)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_timebase_wdt_v3_0\hdl\axi_timebase_wdt_v3_0_vh_rfs.vhd
COMP96 Compile Entity "window_wdt_counter"
COMP96 Compile Architecture "wc_imp" of Entity "window_wdt_counter"
COMP96 Compile Entity "window_wdt_fail_cnt"
COMP96 Compile Architecture "fc_imp" of Entity "window_wdt_fail_cnt"
COMP96 Compile Entity "timebase_wdt_core"
COMP96 Compile Architecture "imp" of Entity "timebase_wdt_core"
COMP96 Compile Entity "axi_timebase_wdt"
COMP96 Compile Architecture "imp" of Entity "axi_timebase_wdt"
COMP96 Compile Entity "axi_window_wdt"
COMP96 Compile Architecture "imp" of Entity "axi_window_wdt"
COMP96 Compile Entity "axi_timebase_wdt_top"
COMP96 Compile Architecture "top_arch" of Entity "axi_timebase_wdt_top"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_timebase_wdt_v3_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 65.85 % complete
ALIB: Library `axi_timer_v2_0_22' attached.
axi_timer_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_timer_v2_0_22\axi_timer_v2_0_22.lib

Compiling vhdl library 'axi_timer_v2_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_timer_v2_0_22)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_timer_v2_0\hdl\axi_timer_v2_0_vh_rfs.vhd
COMP96 Compile Entity "counter_f"
COMP96 Compile Architecture "imp" of Entity "counter_f"
COMP96 Compile Entity "mux_onehot_f"
COMP96 Compile Architecture "imp" of Entity "mux_onehot_f"
COMP96 Compile Package "TC_Types"
COMP96 Compile Entity "timer_control"
COMP96 Compile Architecture "imp" of Entity "timer_control"
COMP96 Compile Entity "count_module"
COMP96 Compile Architecture "imp" of Entity "count_module"
COMP96 Compile Entity "tc_core"
COMP96 Compile Architecture "imp" of Entity "tc_core"
COMP96 Compile Entity "axi_timer"
COMP96 Compile Architecture "imp" of Entity "axi_timer"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_timer_v2_0_22)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.07 % complete
ALIB: Library `axi_traffic_gen_v2_0_21' attached.
axi_traffic_gen_v2_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v2_0_21\axi_traffic_gen_v2_0_21.lib

Compiling vhdl library 'axi_traffic_gen_v2_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_traffic_gen_v2_0_21)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_traffic_gen_v2_0\hdl\axi_traffic_gen_v2_0_rfs.vhd
COMP96 Compile Entity "axi_traffic_gen_v2_0_21_bmg_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_traffic_gen_v2_0_21_bmg_wrap"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_traffic_gen_v2_0_21)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.29 % complete
ALIB: Library `axi_traffic_gen_v2_0_21' attached.
axi_traffic_gen_v2_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v2_0_21\axi_traffic_gen_v2_0_21.lib

Compiling verilog library 'axi_traffic_gen_v2_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_traffic_gen_v2_0_21)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module axi_traffic_gen_v2_0_21_bmg_wrap found in current working library."
WARNING VCP2515 "Undefined module: xpm_memory_spram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v" 13176  3
WARNING VCP2515 "Undefined module: dist_mem_gen_v8_0_13 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v" 13236  5
WARNING VCP2515 "Undefined module: cdc_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v" 14909  3
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: slv_wr. Module axi_traffic_gen_v2_0_21_s_w_channel has unconnected  port(s) : reg1_disallow_excl, reg1_sgl_slv_wr, reg1_wrs_block_rds, err_new_slv, wr_reg_decode, wr_reg_data, aw_agen_addr, aw_agen_valid_out, cmdram_we, slvram_wr_data, awfifo_valid, awfifo_out, wfifo_valid, wfifo_out." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v" 10854  1
WARNING VCP2597 "Some unconnected ports remain at instance: slv_rd. Module axi_traffic_gen_v2_0_21_s_r_channel has unconnected  port(s) : reg1_sgl_slv_rd, rd_reg_decode, rd_reg_data_raw, reg1_disallow_excl, rddec6_valid_ff, addrram_rd_out, ar_agen0_addr, ar_agen0_valid_out, arfifo_valid, arfifo_out, cmd_out_mr_i." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v" 10907  1
WARNING VCP2597 "Some unconnected ports remain at instance: sharedram_blk. Module axi_traffic_gen_v2_0_21_sharedram_wrap has unconnected  port(s) : mram_out." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v" 10957  1
WARNING VCP2958 "Parameter C_RAMINIT_ADDRRAM0_F not found." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v2_0/hdl/axi_traffic_gen_v2_0_rfs.v" 15082  51
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_traffic_gen_v2_0_21_top."
MESSAGE "$root top modules: axi_traffic_gen_v2_0_21_top."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_traffic_gen_v2_0_21)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 66.52 % complete
ALIB: Library `axi_traffic_gen_v3_0_6' attached.
axi_traffic_gen_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v3_0_6\axi_traffic_gen_v3_0_6.lib

Compiling vhdl library 'axi_traffic_gen_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_traffic_gen_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_traffic_gen_v3_0\hdl\axi_traffic_gen_v3_0_rfs.vhd
COMP96 Compile Entity "axi_traffic_gen_v3_0_6_bmg_wrap"
COMP96 Compile Architecture "implementation" of Entity "axi_traffic_gen_v3_0_6_bmg_wrap"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_traffic_gen_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 66.74 % complete
ALIB: Library `axi_traffic_gen_v3_0_6' attached.
axi_traffic_gen_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_traffic_gen_v3_0_6\axi_traffic_gen_v3_0_6.lib

Compiling verilog library 'axi_traffic_gen_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_traffic_gen_v3_0_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2113 "Module axi_traffic_gen_v3_0_6_bmg_wrap found in current working library."
WARNING VCP2515 "Undefined module: xpm_memory_spram was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v" 13465  3
WARNING VCP2515 "Undefined module: dist_mem_gen_v8_0_13 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v" 13525  5
WARNING VCP2515 "Undefined module: cdc_sync was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v" 15203  3
MESSAGE "Pass 2. Processing instantiations."
WARNING VCP2597 "Some unconnected ports remain at instance: slv_wr. Module axi_traffic_gen_v3_0_6_s_w_channel has unconnected  port(s) : reg1_disallow_excl, reg1_sgl_slv_wr, reg1_wrs_block_rds, err_new_slv, wr_reg_decode, wr_reg_data, aw_agen_addr, aw_agen_valid_out, cmdram_we, slvram_wr_data, awfifo_valid, awfifo_out, wfifo_valid, wfifo_out." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v" 10860  1
WARNING VCP2597 "Some unconnected ports remain at instance: slv_rd. Module axi_traffic_gen_v3_0_6_s_r_channel has unconnected  port(s) : reg1_sgl_slv_rd, rd_reg_decode, rd_reg_data_raw, reg1_disallow_excl, rddec6_valid_ff, addrram_rd_out, ar_agen0_addr, ar_agen0_valid_out, arfifo_valid, arfifo_out, cmd_out_mr_i." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v" 10913  1
WARNING VCP2597 "Some unconnected ports remain at instance: sharedram_blk. Module axi_traffic_gen_v3_0_6_sharedram_wrap has unconnected  port(s) : mram_out." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v" 10963  1
WARNING VCP2958 "Parameter C_RAMINIT_ADDRRAM0_F not found." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_traffic_gen_v3_0/hdl/axi_traffic_gen_v3_0_rfs.v" 15384  51
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_traffic_gen_v3_0_6_top."
MESSAGE "$root top modules: axi_traffic_gen_v3_0_6_top."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_traffic_gen_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 7 warning(s), 66.96 % complete
ALIB: Library `axi_uart16550_v2_0_22' attached.
axi_uart16550_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_uart16550_v2_0_22\axi_uart16550_v2_0_22.lib

Compiling vhdl library 'axi_uart16550_v2_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_uart16550_v2_0_22)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_uart16550_v2_0\hdl\axi_uart16550_v2_0_vh_rfs.vhd
COMP96 Compile Entity "rx_fifo_control"
COMP96 Compile Architecture "implementation" of Entity "rx_fifo_control"
COMP96 Compile Entity "xuart_tx_load_sm"
COMP96 Compile Architecture "implementation" of Entity "xuart_tx_load_sm"
COMP96 Compile Entity "tx_fifo_block"
COMP96 Compile Architecture "implementation" of Entity "tx_fifo_block"
COMP96 Compile Entity "tx16550"
COMP96 Compile Architecture "implementation" of Entity "tx16550"
COMP96 Compile Entity "rx_fifo_block"
COMP96 Compile Architecture "implementation" of Entity "rx_fifo_block"
COMP96 Compile Entity "rx16550"
COMP96 Compile Architecture "implementation" of Entity "rx16550"
COMP96 Compile Entity "uart16550"
COMP96 Compile Architecture "implementation" of Entity "uart16550"
COMP96 Compile Entity "ipic_if"
COMP96 Compile Architecture "imp" of Entity "ipic_if"
COMP96 Compile Entity "xuart"
COMP96 Compile Architecture "imp" of Entity "xuart"
COMP96 Compile Entity "axi_uart16550"
COMP96 Compile Architecture "rtl" of Entity "axi_uart16550"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_uart16550_v2_0_22)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 67.19 % complete
ALIB: Library `axi_uartlite_v2_0_24' attached.
axi_uartlite_v2_0_24 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_uartlite_v2_0_24\axi_uartlite_v2_0_24.lib

Compiling vhdl library 'axi_uartlite_v2_0_24'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_uartlite_v2_0_24)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd
COMP96 Compile Entity "dynshreg_i_f"
COMP96 Compile Architecture "behavioral" of Entity "dynshreg_i_f"
COMP96 Compile Entity "uartlite_tx"
COMP96 Compile Architecture "RTL" of Entity "uartlite_tx"
COMP96 Compile Entity "uartlite_rx"
COMP96 Compile Architecture "RTL" of Entity "uartlite_rx"
COMP96 Compile Entity "baudrate"
COMP96 Compile Architecture "RTL" of Entity "baudrate"
COMP96 Compile Entity "uartlite_core"
COMP96 Compile Architecture "RTL" of Entity "uartlite_core"
COMP96 Compile Entity "axi_uartlite"
COMP96 Compile Architecture "RTL" of Entity "axi_uartlite"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_uartlite_v2_0_24)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 67.41 % complete
ALIB: Library `axi_usb2_device_v5_0_21' attached.
axi_usb2_device_v5_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_usb2_device_v5_0_21\axi_usb2_device_v5_0_21.lib

Compiling vhdl library 'axi_usb2_device_v5_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_usb2_device_v5_0_21)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_usb2_device_v5_0\hdl\axi_usb2_device_v5_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_usb2_device_v5_0_21)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 67.63 % complete
ALIB: Library `axi_usb2_device_v5_0_21' attached.
axi_usb2_device_v5_0_21 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_usb2_device_v5_0_21\axi_usb2_device_v5_0_21.lib

Compiling verilog library 'axi_usb2_device_v5_0_21'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_usb2_device_v5_0_21)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 15 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_usb2_device_v5_0_21)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 67.86 % complete
ALIB: Library `axi_utils_v2_0_6' attached.
axi_utils_v2_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_utils_v2_0_6\axi_utils_v2_0_6.lib

Compiling vhdl library 'axi_utils_v2_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_utils_v2_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_utils_v2_0\hdl\axi_utils_v2_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_utils_v2_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 68.08 % complete
ALIB: Library `axi_vdma_v6_3_8' attached.
axi_vdma_v6_3_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vdma_v6_3_8\axi_vdma_v6_3_8.lib

Compiling vhdl library 'axi_vdma_v6_3_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_vdma_v6_3_8)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd
COMP96 Compile Package "axi_sg_pkg"
COMP96 Compile Package Body "axi_sg_pkg"
COMP96 Compile Entity "axi_sg_ftch_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_sm"
COMP96 Compile Entity "axi_sg_ftch_pntr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_pntr"
COMP96 Compile Entity "axi_sg_ftch_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_cmdsts_if"
COMP96 Compile Entity "axi_sg_ftch_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_mngr"
COMP96 Compile Entity "axi_sg_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_sg_afifo_autord"
COMP96 Compile Entity "axi_sg_ftch_queue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_queue"
COMP96 Compile Entity "axi_sg_ftch_noqueue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_noqueue"
COMP96 Compile Entity "axi_sg_ftch_q_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_ftch_q_mngr"
COMP96 Compile Entity "axi_sg_updt_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_cmdsts_if"
COMP96 Compile Entity "axi_sg_updt_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_sm"
COMP96 Compile Entity "axi_sg_updt_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_mngr"
COMP96 Compile Entity "axi_sg_updt_queue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_queue"
COMP96 Compile Entity "axi_sg_updt_noqueue"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_noqueue"
COMP96 Compile Entity "axi_sg_updt_q_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_updt_q_mngr"
COMP96 Compile Entity "axi_sg_intrpt"
COMP96 Compile Architecture "implementation" of Entity "axi_sg_intrpt"
COMP96 Compile Entity "axi_sg"
COMP96 Compile Architecture "implementation" of Entity "axi_sg"
COMP96 Compile Package "axi_vdma_pkg"
COMP96 Compile Package Body "axi_vdma_pkg"
COMP96 Compile Entity "axi_vdma_cdc"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_cdc"
COMP96 Compile Entity "axi_vdma_vid_cdc"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_vid_cdc"
COMP96 Compile Entity "axi_vdma_sg_cdc"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_sg_cdc"
COMP96 Compile Entity "axi_vdma_reset"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_reset"
COMP96 Compile Entity "axi_vdma_rst_module"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_rst_module"
COMP96 Compile Entity "axi_vdma_lite_if"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_lite_if"
COMP96 Compile Entity "axi_vdma_register"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_register"
COMP96 Compile Entity "axi_vdma_regdirect"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_regdirect"
COMP96 Compile Entity "axi_vdma_reg_mux"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_reg_mux"
COMP96 Compile Entity "axi_vdma_reg_module"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_reg_module"
COMP96 Compile Entity "axi_vdma_reg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_reg_if"
COMP96 Compile Entity "axi_vdma_intrpt"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_intrpt"
COMP96 Compile Entity "axi_vdma_sof_gen"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_sof_gen"
COMP96 Compile Entity "axi_vdma_skid_buf"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_skid_buf"
COMP96 Compile Entity "axi_vdma_sfifo"
COMP96 Compile Architecture "xilinx" of Entity "axi_vdma_sfifo"
COMP96 Compile Entity "axi_vdma_sfifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_vdma_sfifo_autord"
COMP96 Compile Entity "axi_vdma_afifo_builtin"
COMP96 Compile Architecture "xilinx" of Entity "axi_vdma_afifo_builtin"
COMP96 Compile Entity "axi_vdma_afifo"
COMP96 Compile Architecture "xilinx" of Entity "axi_vdma_afifo"
COMP96 Compile Entity "axi_vdma_afifo_autord"
COMP96 Compile Architecture "imp" of Entity "axi_vdma_afifo_autord"
COMP96 Compile Entity "axi_vdma_mm2s_linebuf"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_mm2s_linebuf"
COMP96 Compile Entity "axi_vdma_s2mm_linebuf"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_s2mm_linebuf"
COMP96 Compile Entity "axi_vdma_blkmem"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_blkmem"
COMP96 Compile Entity "axi_vdma_fsync_gen"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_fsync_gen"
COMP96 Compile Entity "axi_vdma_vregister"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_vregister"
COMP96 Compile Entity "axi_vdma_vregister_64"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_vregister_64"
COMP96 Compile Entity "axi_vdma_sgregister"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_sgregister"
COMP96 Compile Entity "axi_vdma_vaddrreg_mux"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_vaddrreg_mux"
COMP96 Compile Entity "axi_vdma_vaddrreg_mux_64"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_vaddrreg_mux_64"
COMP96 Compile Entity "axi_vdma_vidreg_module"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_vidreg_module"
COMP96 Compile Entity "axi_vdma_vidreg_module_64"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_vidreg_module_64"
COMP96 Compile Entity "axi_vdma_genlock_mux"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_genlock_mux"
COMP96 Compile Entity "axi_vdma_greycoder"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_greycoder"
COMP96 Compile Entity "axi_vdma_genlock_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_genlock_mngr"
COMP96 Compile Entity "axi_vdma_sg_if"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_sg_if"
COMP96 Compile Entity "axi_vdma_sm"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_sm"
COMP96 Compile Entity "axi_vdma_cmdsts_if"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_cmdsts_if"
COMP96 Compile Entity "axi_vdma_sts_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_sts_mngr"
COMP96 Compile Entity "axi_vdma_mngr"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_mngr"
COMP96 Compile Entity "axi_vdma_mngr_64"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_mngr_64"
COMP96 Compile Entity "axi_vdma_mm2s_axis_dwidth_converter"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_mm2s_axis_dwidth_converter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter". (No entity named "axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd" 68826 0
COMP96 Compile Entity "axi_vdma_s2mm_axis_dwidth_converter"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma_s2mm_axis_dwidth_converter"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter". (No entity named "axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_vdma_v6_3\hdl\axi_vdma_v6_3_rfs.vhd" 69317 0
COMP96 Compile Entity "axi_vdma"
COMP96 Compile Architecture "implementation" of Entity "axi_vdma"
COMP96 Compile success 0 Errors 2 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_vdma_v6_3_8)
==============================================================================


compile_simlib: 0 error(s), 3 warning(s), 68.30 % complete
ALIB: Library `axi_vdma_v6_3_8' attached.
axi_vdma_v6_3_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vdma_v6_3_8\axi_vdma_v6_3_8.lib

Compiling verilog library 'axi_vdma_v6_3_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_vdma_v6_3_8)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter."
MESSAGE "$root top modules: axi_vdma_v6_3_8_axis_dwidth_converter_v1_0_axis_dwidth_converter."
SUCCESS "Compile success 0 Errors 0 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_vdma_v6_3_8)
==============================================================================


compile_simlib: 0 error(s), 0 warning(s), 68.53 % complete
ALIB: Library `xbip_pipe_v3_0_6' attached.
xbip_pipe_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_pipe_v3_0_6\xbip_pipe_v3_0_6.lib

Compiling vhdl library 'xbip_pipe_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_pipe_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_pipe_v3_0\hdl\xbip_pipe_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_pipe_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 68.75 % complete
ALIB: Library `xbip_dsp48_addsub_v3_0_6' attached.
xbip_dsp48_addsub_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_addsub_v3_0_6\xbip_dsp48_addsub_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_addsub_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_addsub_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_dsp48_addsub_v3_0\hdl\xbip_dsp48_addsub_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_addsub_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 68.97 % complete
ALIB: Library `xbip_addsub_v3_0_6' attached.
xbip_addsub_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_addsub_v3_0_6\xbip_addsub_v3_0_6.lib

Compiling vhdl library 'xbip_addsub_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_addsub_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_addsub_v3_0\hdl\xbip_addsub_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_addsub_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.20 % complete
ALIB: Library `c_reg_fd_v12_0_6' attached.
c_reg_fd_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_reg_fd_v12_0_6\c_reg_fd_v12_0_6.lib

Compiling vhdl library 'c_reg_fd_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_reg_fd_v12_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_reg_fd_v12_0\hdl\c_reg_fd_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_reg_fd_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.42 % complete
ALIB: Library `c_addsub_v12_0_14' attached.
c_addsub_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_addsub_v12_0_14\c_addsub_v12_0_14.lib

Compiling vhdl library 'c_addsub_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_addsub_v12_0_14)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_addsub_v12_0\hdl\c_addsub_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_addsub_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.64 % complete
ALIB: Library `axi_vfifo_ctrl_v2_0_22' attached.
axi_vfifo_ctrl_v2_0_22 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vfifo_ctrl_v2_0_22\axi_vfifo_ctrl_v2_0_22.lib

Compiling vhdl library 'axi_vfifo_ctrl_v2_0_22'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:axi_vfifo_ctrl_v2_0_22)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_vfifo_ctrl_v2_0\hdl\axi_vfifo_ctrl_v2_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:axi_vfifo_ctrl_v2_0_22)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 69.87 % complete
ALIB: Library `axi_vip_v1_1_6' attached.
axi_vip_v1_1_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\axi_vip_v1_1_6\axi_vip_v1_1_6.lib

Compiling verilog library 'axi_vip_v1_1_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:axi_vip_v1_1_6)
MESSAGE "Pass 1. Scanning modules hierarchy."
MESSAGE_SP VCP2110 "Module axi_vip_if found in library xilinx_vip."
MESSAGE_SP VCP2124 "Package axi4stream_vip_pkg found in library xilinx_vip."
MESSAGE_SP VCP2124 "Package xil_common_vip_pkg found in library xilinx_vip."
MESSAGE_SP VCP2124 "Package axi_vip_pkg found in library xilinx_vip."
WARNING VCP2127 "Unable to map port type: xil_axi_uint for port: xil_clog2 in library module: axi_vip_if. Connection rules will not be checked for such port." 849  4
MESSAGE_SP VCP2110 "Module axi_vip_axi4pc found in library xilinx_vip."
MESSAGE_SP VCP2110 "Module axi_vip_axi4pc found in library xilinx_vip."
MESSAGE_SP VCP9201 "All structure members are packed, this structure is being treated as packed."
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: PROTOCOL!=3'b010." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 3  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: PROTOCOL!=3'b010." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 10  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: PROTOCOL!=3'b010." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 17  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: PROTOCOL!=3'b010." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 23  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 29  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 43  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 71  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 88  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 95  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 103  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 111  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 119  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 127  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 135  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 143  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 151  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 159  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 167  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 175  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 182  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 188  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 194  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 200  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 206  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 212  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 218  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 224  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 230  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 236  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 242  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 322  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 329  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 337  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 345  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 358  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 364  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 370  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 418  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 474  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 553  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 632  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 671  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 725  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 741  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 765  21
WARNING ACOMP2548 "Constant value was specified as disable iff condition expression: (PROTOCOL==3'b011)||(PROTOCOL==3'b100)." "C:\Aldec\Active-HDL-Student-Edition\vlib\xilinx_vivado\xilinx_vip\0xilinx_vip.mgf" 777  21
MESSAGE_SP VCP2129 "Class axi4stream_vip_pkg::axi4stream_transaction found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class xil_common_vip_pkg::xil_sequence_item found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class xil_common_vip_pkg::xil_object found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class xil_common_vip_pkg::xil_void found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi4stream_vip_pkg::axi4stream_monitor_transaction found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi4stream_vip_pkg::axi4stream_ready_gen found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::axi_transaction found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::axi_monitor_transaction found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::axi_scoreboard_transaction found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::axi_ready_gen found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::xil_axi_rnd_uint found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::xil_axi_write_beat found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::xil_axi_data_channel_beat_base found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::xil_axi_channel_beat_base found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::xil_axi_cmd_beat found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::xil_axi_read_beat found in library xilinx_vip."
MESSAGE_SP VCP2129 "Class axi_vip_pkg::xil_axi_resp_beat found in library xilinx_vip."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: axi_vip_v1_1_6_top."
MESSAGE "$root top modules: axi_vip_v1_1_6_top."
SUCCESS "Compile success 0 Errors 47 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:axi_vip_v1_1_6)
==============================================================================


compile_simlib: 0 error(s), 47 warning(s), 70.09 % complete
ALIB: Library `bs_switch_v1_0_0' attached.
bs_switch_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\bs_switch_v1_0_0\bs_switch_v1_0_0.lib

Compiling verilog library 'bs_switch_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:bs_switch_v1_0_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 2 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:bs_switch_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 70.31 % complete
ALIB: Library `canfd_v2_0_2' attached.
canfd_v2_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\canfd_v2_0_2\canfd_v2_0_2.lib

Compiling verilog library 'canfd_v2_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:canfd_v2_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:canfd_v2_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 70.54 % complete
ALIB: Library `can_v5_0_23' attached.
can_v5_0_23 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\can_v5_0_23\can_v5_0_23.lib

Compiling vhdl library 'can_v5_0_23'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:can_v5_0_23)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\can_v5_0\hdl\can_v5_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:can_v5_0_23)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 70.76 % complete
ALIB: Library `cic_compiler_v4_0_15' attached.
cic_compiler_v4_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cic_compiler_v4_0_15\cic_compiler_v4_0_15.lib

Compiling vhdl library 'cic_compiler_v4_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:cic_compiler_v4_0_15)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\cic_compiler_v4_0\hdl\cic_compiler_v4_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:cic_compiler_v4_0_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 70.98 % complete
ALIB: Library `xbip_bram18k_v3_0_6' attached.
xbip_bram18k_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_bram18k_v3_0_6\xbip_bram18k_v3_0_6.lib

Compiling vhdl library 'xbip_bram18k_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_bram18k_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_bram18k_v3_0\hdl\xbip_bram18k_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_bram18k_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.21 % complete
ALIB: Library `mult_gen_v12_0_16' attached.
mult_gen_v12_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\mult_gen_v12_0_16\mult_gen_v12_0_16.lib

Compiling vhdl library 'mult_gen_v12_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:mult_gen_v12_0_16)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:mult_gen_v12_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.43 % complete
ALIB: Library `cmpy_v6_0_18' attached.
cmpy_v6_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cmpy_v6_0_18\cmpy_v6_0_18.lib

Compiling vhdl library 'cmpy_v6_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:cmpy_v6_0_18)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\cmpy_v6_0\hdl\cmpy_v6_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:cmpy_v6_0_18)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.65 % complete
ALIB: Library `c_mux_bit_v12_0_6' attached.
c_mux_bit_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_mux_bit_v12_0_6\c_mux_bit_v12_0_6.lib

Compiling vhdl library 'c_mux_bit_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_mux_bit_v12_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_mux_bit_v12_0\hdl\c_mux_bit_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_mux_bit_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 71.88 % complete
ALIB: Library `c_shift_ram_v12_0_14' attached.
c_shift_ram_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_shift_ram_v12_0_14\c_shift_ram_v12_0_14.lib

Compiling vhdl library 'c_shift_ram_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_shift_ram_v12_0_14)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_shift_ram_v12_0\hdl\c_shift_ram_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_shift_ram_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.10 % complete
ALIB: Library `c_mux_bus_v12_0_6' attached.
c_mux_bus_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_mux_bus_v12_0_6\c_mux_bus_v12_0_6.lib

Compiling vhdl library 'c_mux_bus_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_mux_bus_v12_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_mux_bus_v12_0\hdl\c_mux_bus_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_mux_bus_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.32 % complete
ALIB: Library `c_gate_bit_v12_0_6' attached.
c_gate_bit_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_gate_bit_v12_0_6\c_gate_bit_v12_0_6.lib

Compiling vhdl library 'c_gate_bit_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_gate_bit_v12_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_gate_bit_v12_0\hdl\c_gate_bit_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_gate_bit_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.54 % complete
ALIB: Library `xbip_counter_v3_0_6' attached.
xbip_counter_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_counter_v3_0_6\xbip_counter_v3_0_6.lib

Compiling vhdl library 'xbip_counter_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_counter_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_counter_v3_0\hdl\xbip_counter_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_counter_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.77 % complete
ALIB: Library `c_counter_binary_v12_0_14' attached.
c_counter_binary_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_counter_binary_v12_0_14\c_counter_binary_v12_0_14.lib

Compiling vhdl library 'c_counter_binary_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_counter_binary_v12_0_14)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_counter_binary_v12_0\hdl\c_counter_binary_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_counter_binary_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 72.99 % complete
ALIB: Library `c_compare_v12_0_6' attached.
c_compare_v12_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_compare_v12_0_6\c_compare_v12_0_6.lib

Compiling vhdl library 'c_compare_v12_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_compare_v12_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_compare_v12_0\hdl\c_compare_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_compare_v12_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.21 % complete
ALIB: Library `convolution_v9_0_15' attached.
convolution_v9_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\convolution_v9_0_15\convolution_v9_0_15.lib

Compiling vhdl library 'convolution_v9_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:convolution_v9_0_15)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\convolution_v9_0\hdl\convolution_v9_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:convolution_v9_0_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.44 % complete
ALIB: Library `cordic_v6_0_16' attached.
cordic_v6_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cordic_v6_0_16\cordic_v6_0_16.lib

Compiling vhdl library 'cordic_v6_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:cordic_v6_0_16)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\cordic_v6_0\hdl\cordic_v6_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:cordic_v6_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.66 % complete
ALIB: Library `cpri_v8_11_0' attached.
cpri_v8_11_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cpri_v8_11_0\cpri_v8_11_0.lib

Compiling vhdl library 'cpri_v8_11_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:cpri_v8_11_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\cpri_v8_11\hdl\cpri_v8_11_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:cpri_v8_11_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 73.88 % complete
ALIB: Library `cpri_v8_11_0' attached.
cpri_v8_11_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\cpri_v8_11_0\cpri_v8_11_0.lib

Compiling verilog library 'cpri_v8_11_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:cpri_v8_11_0)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 8 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:cpri_v8_11_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.11 % complete
ALIB: Library `xbip_dsp48_acc_v3_0_6' attached.
xbip_dsp48_acc_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_acc_v3_0_6\xbip_dsp48_acc_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_acc_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_acc_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_dsp48_acc_v3_0\hdl\xbip_dsp48_acc_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_acc_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.33 % complete
ALIB: Library `xbip_accum_v3_0_6' attached.
xbip_accum_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_accum_v3_0_6\xbip_accum_v3_0_6.lib

Compiling vhdl library 'xbip_accum_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_accum_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_accum_v3_0\hdl\xbip_accum_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_accum_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.55 % complete
ALIB: Library `c_accum_v12_0_14' attached.
c_accum_v12_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\c_accum_v12_0_14\c_accum_v12_0_14.lib

Compiling vhdl library 'c_accum_v12_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:c_accum_v12_0_14)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\c_accum_v12_0\hdl\c_accum_v12_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:c_accum_v12_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 74.78 % complete
ALIB: Library `xbip_dsp48_multadd_v3_0_6' attached.
xbip_dsp48_multadd_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_multadd_v3_0_6\xbip_dsp48_multadd_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_multadd_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_multadd_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_dsp48_multadd_v3_0\hdl\xbip_dsp48_multadd_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_multadd_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.00 % complete
ALIB: Library `dds_compiler_v6_0_19' attached.
dds_compiler_v6_0_19 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dds_compiler_v6_0_19\dds_compiler_v6_0_19.lib

Compiling vhdl library 'dds_compiler_v6_0_19'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:dds_compiler_v6_0_19)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\dds_compiler_v6_0\hdl\dds_compiler_v6_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:dds_compiler_v6_0_19)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.22 % complete
ALIB: Library `dft_v4_0_16' attached.
dft_v4_0_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dft_v4_0_16\dft_v4_0_16.lib

Compiling vhdl library 'dft_v4_0_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:dft_v4_0_16)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\dft_v4_0\hdl\dft_v4_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:dft_v4_0_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.45 % complete
ALIB: Library `dft_v4_1_1' attached.
dft_v4_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dft_v4_1_1\dft_v4_1_1.lib

Compiling vhdl library 'dft_v4_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:dft_v4_1_1)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\dft_v4_1\hdl\dft_v4_1_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:dft_v4_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.67 % complete
ALIB: Library `displayport_v7_0_12' attached.
displayport_v7_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v7_0_12\displayport_v7_0_12.lib

Compiling vhdl library 'displayport_v7_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:displayport_v7_0_12)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\displayport_v7_0\hdl\displayport_v7_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:displayport_v7_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 75.89 % complete
ALIB: Library `displayport_v7_0_12' attached.
displayport_v7_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v7_0_12\displayport_v7_0_12.lib

Compiling verilog library 'displayport_v7_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:displayport_v7_0_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 24 Warnings  Analysis time: 3[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:displayport_v7_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.12 % complete
ALIB: Library `displayport_v8_1_2' attached.
displayport_v8_1_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v8_1_2\displayport_v8_1_2.lib

Compiling vhdl library 'displayport_v8_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:displayport_v8_1_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\displayport_v8_1\hdl\displayport_v8_1_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:displayport_v8_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.34 % complete
ALIB: Library `displayport_v8_1_2' attached.
displayport_v8_1_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v8_1_2\displayport_v8_1_2.lib

Compiling verilog library 'displayport_v8_1_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:displayport_v8_1_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 32 Warnings  Analysis time: 4[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:displayport_v8_1_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.56 % complete
ALIB: Library `displayport_v9_0_2' attached.
displayport_v9_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v9_0_2\displayport_v9_0_2.lib

Compiling vhdl library 'displayport_v9_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:displayport_v9_0_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\displayport_v9_0\hdl\displayport_v9_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:displayport_v9_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 76.79 % complete
ALIB: Library `displayport_v9_0_2' attached.
displayport_v9_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\displayport_v9_0_2\displayport_v9_0_2.lib

Compiling verilog library 'displayport_v9_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:displayport_v9_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 29 Warnings  Analysis time: 3[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:displayport_v9_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.01 % complete
ALIB: Library `xbip_dsp48_mult_v3_0_6' attached.
xbip_dsp48_mult_v3_0_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\xbip_dsp48_mult_v3_0_6\xbip_dsp48_mult_v3_0_6.lib

Compiling vhdl library 'xbip_dsp48_mult_v3_0_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_mult_v3_0_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\xbip_dsp48_mult_v3_0\hdl\xbip_dsp48_mult_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:xbip_dsp48_mult_v3_0_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.23 % complete
ALIB: Library `floating_point_v7_0_17' attached.
floating_point_v7_0_17 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\floating_point_v7_0_17\floating_point_v7_0_17.lib

Compiling vhdl library 'floating_point_v7_0_17'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:floating_point_v7_0_17)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\floating_point_v7_0\hdl\floating_point_v7_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  11.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:floating_point_v7_0_17)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.46 % complete
ALIB: Library `div_gen_v5_1_16' attached.
div_gen_v5_1_16 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\div_gen_v5_1_16\div_gen_v5_1_16.lib

Compiling vhdl library 'div_gen_v5_1_16'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:div_gen_v5_1_16)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\div_gen_v5_1\hdl\div_gen_v5_1_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:div_gen_v5_1_16)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.68 % complete
ALIB: Library `dp_videoaxi4s_bridge_v1_0_1' attached.
dp_videoaxi4s_bridge_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dp_videoaxi4s_bridge_v1_0_1\dp_videoaxi4s_bridge_v1_0_1.lib

Compiling verilog library 'dp_videoaxi4s_bridge_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:dp_videoaxi4s_bridge_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP2515 "Undefined module: fifo_generator_v13_2_5 was used. Port connection rules will not be checked at such instantiations." "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/dp_videoaxi4s_bridge_v1_0/hdl/dp_videoaxi4s_bridge_v1_0_rfs.v" 626  5
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "Unit top modules: dp_videoaxi4s_bridge_v1_0_1."
MESSAGE "$root top modules: dp_videoaxi4s_bridge_v1_0_1."
SUCCESS "Compile success 0 Errors 1 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:dp_videoaxi4s_bridge_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 77.90 % complete
ALIB: Library `dsp_macro_v1_0_0' attached.
dsp_macro_v1_0_0 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\dsp_macro_v1_0_0\dsp_macro_v1_0_0.lib

Compiling vhdl library 'dsp_macro_v1_0_0'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:dsp_macro_v1_0_0)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\dsp_macro_v1_0\hdl\dsp_macro_v1_0_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:dsp_macro_v1_0_0)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 78.13 % complete
ALIB: Library `fir_compiler_v5_2_6' attached.
fir_compiler_v5_2_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fir_compiler_v5_2_6\fir_compiler_v5_2_6.lib

Compiling vhdl library 'fir_compiler_v5_2_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:fir_compiler_v5_2_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fir_compiler_v5_2\hdl\fir_compiler_v5_2_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:fir_compiler_v5_2_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 78.35 % complete
ALIB: Library `duc_ddc_compiler_v3_0_15' attached.
duc_ddc_compiler_v3_0_15 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\duc_ddc_compiler_v3_0_15\duc_ddc_compiler_v3_0_15.lib

Compiling vhdl library 'duc_ddc_compiler_v3_0_15'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:duc_ddc_compiler_v3_0_15)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\duc_ddc_compiler_v3_0\hdl\duc_ddc_compiler_v3_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:duc_ddc_compiler_v3_0_15)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 78.57 % complete
ALIB: Library `ernic_v1_0_2' attached.
ernic_v1_0_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ernic_v1_0_2\ernic_v1_0_2.lib

Compiling verilog library 'ernic_v1_0_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ernic_v1_0_2)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 14 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ernic_v1_0_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 78.79 % complete
ALIB: Library `etrnic_v1_0_4' attached.
etrnic_v1_0_4 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\etrnic_v1_0_4\etrnic_v1_0_4.lib

Compiling verilog library 'etrnic_v1_0_4'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:etrnic_v1_0_4)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 16 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:etrnic_v1_0_4)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.02 % complete
ALIB: Library `etrnic_v1_1_3' attached.
etrnic_v1_1_3 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\etrnic_v1_1_3\etrnic_v1_1_3.lib

Compiling verilog library 'etrnic_v1_1_3'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:etrnic_v1_1_3)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 15 Warnings  Analysis time: 2[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:etrnic_v1_1_3)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.24 % complete
ALIB: Library `fc32_rs_fec_v1_0_12' attached.
fc32_rs_fec_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fc32_rs_fec_v1_0_12\fc32_rs_fec_v1_0_12.lib

Compiling verilog library 'fc32_rs_fec_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:fc32_rs_fec_v1_0_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 37 Warnings  Analysis time: 3[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:fc32_rs_fec_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.46 % complete
ALIB: Library `fec_5g_common_v1_0_1' attached.
fec_5g_common_v1_0_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fec_5g_common_v1_0_1\fec_5g_common_v1_0_1.lib

Compiling verilog library 'fec_5g_common_v1_0_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:fec_5g_common_v1_0_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 0[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:fec_5g_common_v1_0_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.69 % complete
ALIB: Library `fec_5g_common_v1_1_1' attached.
fec_5g_common_v1_1_1 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fec_5g_common_v1_1_1\fec_5g_common_v1_1_1.lib

Compiling verilog library 'fec_5g_common_v1_1_1'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:fec_5g_common_v1_1_1)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Assertions Compiler."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 3 Warnings  Analysis time: 1[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:fec_5g_common_v1_1_1)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 79.91 % complete
ALIB: Library `fir_compiler_v7_2_13' attached.
fir_compiler_v7_2_13 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\fir_compiler_v7_2_13\fir_compiler_v7_2_13.lib

Compiling vhdl library 'fir_compiler_v7_2_13'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:fir_compiler_v7_2_13)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\fir_compiler_v7_2\hdl\fir_compiler_v7_2_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:fir_compiler_v7_2_13)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.13 % complete
ALIB: Library `flexo_100g_rs_fec_v1_0_12' attached.
flexo_100g_rs_fec_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\flexo_100g_rs_fec_v1_0_12\flexo_100g_rs_fec_v1_0_12.lib

Compiling verilog library 'flexo_100g_rs_fec_v1_0_12'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:flexo_100g_rs_fec_v1_0_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 49 Warnings  Analysis time: 6[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:flexo_100g_rs_fec_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.36 % complete
ALIB: Library `floating_point_v7_1_9' attached.
floating_point_v7_1_9 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\floating_point_v7_1_9\floating_point_v7_1_9.lib

Compiling vhdl library 'floating_point_v7_1_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:floating_point_v7_1_9)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\floating_point_v7_1\hdl\floating_point_v7_1_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  14.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:floating_point_v7_1_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.58 % complete
ALIB: Library `g709_rs_encoder_v2_2_7' attached.
g709_rs_encoder_v2_2_7 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_rs_encoder_v2_2_7\g709_rs_encoder_v2_2_7.lib

Compiling vhdl library 'g709_rs_encoder_v2_2_7'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:g709_rs_encoder_v2_2_7)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\g709_rs_encoder_v2_2\hdl\g709_rs_encoder_v2_2_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  5.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:g709_rs_encoder_v2_2_7)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 80.80 % complete
ALIB: Library `rs_toolbox_v9_0_8' attached.
rs_toolbox_v9_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\rs_toolbox_v9_0_8\rs_toolbox_v9_0_8.lib

Compiling vhdl library 'rs_toolbox_v9_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:rs_toolbox_v9_0_8)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\rs_toolbox_v9_0\hdl\rs_toolbox_v9_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:rs_toolbox_v9_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.03 % complete
ALIB: Library `g709_rs_decoder_v2_2_9' attached.
g709_rs_decoder_v2_2_9 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_rs_decoder_v2_2_9\g709_rs_decoder_v2_2_9.lib

Compiling vhdl library 'g709_rs_decoder_v2_2_9'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:g709_rs_decoder_v2_2_9)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\g709_rs_decoder_v2_2\hdl\g709_rs_decoder_v2_2_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  4.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:g709_rs_decoder_v2_2_9)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.25 % complete
ALIB: Library `g709_fec_v2_3_6' attached.
g709_fec_v2_3_6 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_fec_v2_3_6\g709_fec_v2_3_6.lib

Compiling vhdl library 'g709_fec_v2_3_6'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:g709_fec_v2_3_6)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\g709_fec_v2_3\hdl\g709_fec_v2_3_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:g709_fec_v2_3_6)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.47 % complete
ALIB: Library `g709_fec_v2_4_2' attached.
g709_fec_v2_4_2 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g709_fec_v2_4_2\g709_fec_v2_4_2.lib

Compiling vhdl library 'g709_fec_v2_4_2'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:g709_fec_v2_4_2)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\g709_fec_v2_4\hdl\g709_fec_v2_4_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:g709_fec_v2_4_2)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.70 % complete
ALIB: Library `g975_efec_i4_v1_0_18' attached.
g975_efec_i4_v1_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g975_efec_i4_v1_0_18\g975_efec_i4_v1_0_18.lib

Compiling vhdl library 'g975_efec_i4_v1_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:g975_efec_i4_v1_0_18)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\g975_efec_i4_v1_0\hdl\g975_efec_i4_v1_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:g975_efec_i4_v1_0_18)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 81.92 % complete
ALIB: Library `g975_efec_i7_v2_0_18' attached.
g975_efec_i7_v2_0_18 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\g975_efec_i7_v2_0_18\g975_efec_i7_v2_0_18.lib

Compiling vhdl library 'g975_efec_i7_v2_0_18'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:vhdl:g975_efec_i7_v2_0_18)
Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\g975_efec_i7_v2_0\hdl\g975_efec_i7_v2_0_vh_rfs.vhd
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile encrypted unit
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  3.0 [s]

END_COMPILATION_MESSAGES(active_hdl:vhdl:g975_efec_i7_v2_0_18)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 82.14 % complete
ALIB: Library `ieee802d3_200g_rs_fec_v1_0_8' attached.
ieee802d3_200g_rs_fec_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_200g_rs_fec_v1_0_8\ieee802d3_200g_rs_fec_v1_0_8.lib

Compiling verilog library 'ieee802d3_200g_rs_fec_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_200g_rs_fec_v1_0_8)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 60 Warnings  Analysis time: 7[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_200g_rs_fec_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 82.37 % complete
ALIB: Library `ieee802d3_25g_rs_fec_v1_0_14' attached.
ieee802d3_25g_rs_fec_v1_0_14 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_25g_rs_fec_v1_0_14\ieee802d3_25g_rs_fec_v1_0_14.lib

Compiling verilog library 'ieee802d3_25g_rs_fec_v1_0_14'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_25g_rs_fec_v1_0_14)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 45 Warnings  Analysis time: 3[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_25g_rs_fec_v1_0_14)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 82.59 % complete
ALIB: Library `ieee802d3_400g_rs_fec_v1_0_8' attached.
ieee802d3_400g_rs_fec_v1_0_8 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_400g_rs_fec_v1_0_8\ieee802d3_400g_rs_fec_v1_0_8.lib

Compiling verilog library 'ieee802d3_400g_rs_fec_v1_0_8'...
==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_400g_rs_fec_v1_0_8)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 48 Warnings  Analysis time: 11[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_400g_rs_fec_v1_0_8)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 82.81 % complete
ALIB: Library `ieee802d3_50g_rs_fec_v1_0_12' attached.
ieee802d3_50g_rs_fec_v1_0_12 = C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\ieee802d3_50g_rs_fec_v1_0_12\ieee802d3_50g_rs_fec_v1_0_12.lib

Compiling verilog library 'ieee802d3_50g_rs_fec_v1_0_12'...INFO: [Common 17-41] Interrupt caught. Command should exit soon.

==============================================================================
BEGIN_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_50g_rs_fec_v1_0_12)
MESSAGE "Pass 1. Scanning modules hierarchy."
WARNING VCP1251 "The warning message cannot be shown because a protected code block was seen in the current compilation session. Any further warnings will be disregarded."
MESSAGE "Pass 2. Processing instantiations."
MESSAGE "Pass 3. Processing behavioral statements."
MESSAGE "Running Optimizer."
MESSAGE "ELB/DAG code generating."
MESSAGE "$root top modules: *none*."
SUCCESS "Compile success 0 Errors 7 Warnings  Analysis time: 3[s]."
ALOG: Warning: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
done

END_COMPILATION_MESSAGES(active_hdl:verilog:ieee802d3_50g_rs_fec_v1_0_12)
==============================================================================


compile_simlib: 0 error(s), 1 warning(s), 83.04 % complete
INFO: [Vivado 12-7167] Writing compiled library information...
INFO: [Vivado 12-7165] Finished writing compiled library information.
