# ğŸš€ VLSI Tool Setup Guide: Yosys, Iverilog & GTKWave

<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-Tool%20Setup-blue?style=for-the-badge&logo=chip)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)
![Ubuntu](https://img.shields.io/badge/Ubuntu-20.04+-orange?style=for-the-badge&logo=ubuntu)

</div>

Welcome to the **VLSI Tool Setup Guide**! This README documents the complete installation process of essential open-source VLSI design tools: **Yosys**, **Iverilog**, and **GTKWave**. Follow this guide to set up your digital design environment with detailed troubleshooting steps.

---

## ğŸ“‹ **Table of Contents**

- [ğŸ¯ Overview](#-overview)
- [âš™ï¸ System Requirements](#ï¸-system-requirements)  
- [ğŸ§  Yosys Installation](#-yosys-installation---rtl-synthesis-tool)
- [ğŸ“Ÿ Iverilog Installation](#-iverilog-installation---verilog-simulator)
- [ğŸ“Š GTKWave Installation](#-gtkwave-installation---waveform-viewer)
- [ğŸ”§ Troubleshooting](#-troubleshooting-guide)
- [âœ… Installing Verification](#-installation-verification)

---

## ğŸ¯ **Overview**

This repository contains step-by-step instructions for installing the essential VLSI design toolchain:

Each tool serves a specific purpose in the digital design flow:
- **Yosys**: RTL synthesis and optimization
- **Iverilog**: Verilog simulation and compilation  
- **GTKWave**: Waveform visualization and analysis

---

## âš™ï¸ **System Requirements**

<div align="center">

| **Specification** | **Minimum Requirement** | **My System** |
|-------------------|-------------------------|---------------|
| **OS** | Ubuntu 20.04+ (or compatible Linux) | Ubuntu 24.04.3 LTS |
| **RAM** | 4GB+ recommended | 16GB DDR5 RAM |
| **Storage** | 2GB+ free space | 100GB NVMe SSD |
| **CPU** | Dual-core processor | 12 cores, 16 threads |
| **Internet** | Required for package downloads | âœ… Available |

</div>

---

## ğŸ§  **Yosys Installation - RTL Synthesis Tool**

### ğŸ“– **About Yosys**
Yosys is a framework for RTL synthesis that converts Verilog HDL designs into gate-level netlists with various optimization capabilities.

### ğŸ› ï¸ **Installation Steps**

```bash
# Step 1: Update system packages
sudo apt-get update

# Step 2: Clone Yosys repository
git clone https://github.com/YosysHQ/yosys.git
cd yosys

# Step 3: Install make (if not present)
sudo apt install make

# Step 4: Install required dependencies
sudo apt-get install build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev

# Step 5: Configure for GCC
make config-gcc

# Step 6: Build Yosys
make

# Step 7: Install system-wide
sudo make install
```

### âš ï¸ **Common Error & Solution**

**Error Encountered:**
```
make: *** [Makefile:811: check-git-abc] Error 1
```

<img width="1112" height="151" alt="Screenshot from 2025-09-20 14-19-31" src="https://github.com/user-attachments/assets/2edd3a18-f019-400d-b5b7-c996b7e8a8e6" />


**Solution:**
```bash
# Initialize Git submodules
git submodule update --init
```

<img width="1123" height="223" alt="Screenshot from 2025-09-20 14-20-50" src="https://github.com/user-attachments/assets/a5b4d18e-a0fd-427c-8e0d-14c6e62b5aab" />


**Then continue with:**
```bash
make
sudo make install
```

### âœ… **Verification**

```bash
yosys
```

<img width="1123" height="281" alt="Screenshot from 2025-09-20 14-51-16" src="https://github.com/user-attachments/assets/91ef666a-4185-44aa-88dc-5aaa466759d5" />


**Expected Output:** Yosys command prompt with version information.

---

## ğŸ“Ÿ **Iverilog Installation - Verilog Simulator**

### ğŸ“– **About Iverilog**
Icarus Verilog is an IEEE-1364 compliant Verilog simulator that supports both behavioral and synthesizable Verilog designs.

### ğŸ› ï¸ **Installation Steps**

```bash
# Step 1: Update system packages
sudo apt-get update

# Step 2: Install Iverilog
sudo apt-get install iverilog
```

### âœ… **Verification**

```bash
iverilog
```

<img width="920" height="495" alt="image" src="https://github.com/user-attachments/assets/e7ce01f8-fdef-4600-bde5-ee833aa979b5" />



**Expected Output:** Command usage information confirming successful installation.

---

## ğŸ“Š **GTKWave Installation - Waveform Viewer**

### ğŸ“– **About GTKWave**
GTKWave is a fully-featured waveform viewer for analyzing digital simulation results with support for multiple file formats.

### ğŸ› ï¸ **Installation Steps**

```bash
# Step 1: Update system packages
sudo apt-get update

# Step 2: Install GTKWave
sudo apt install gtkwave
```

### âœ… **Verification**

```bash
gtkwave
```

<img width="1166" height="816" alt="Screenshot from 2025-09-20 14-55-12" src="https://github.com/user-attachments/assets/1f6e2f4e-d5ba-41c3-9738-43d6e8d34011" />


**Expected Output:** GTKWave GUI opens successfully.

---

## ğŸ”§ **Troubleshooting Guide**

### Common Issues & Solutions

<div align="center">

| **Issue** | **Tool** | **Solution** | **Status** |
|-----------|----------|--------------|------------|
| Git submodule error | ğŸ§  Yosys | `git submodule update --init` | âœ… Resolved |
| Missing dependencies | ğŸ§  Yosys | Install build-essential packages | âœ… Resolved |
| Permission denied | All | Use `sudo` for system installation | âœ… Resolved |
| Package not found | All | Run `sudo apt-get update` first | âœ… Resolved |

</div>

### ğŸ’¡ **Pro Tips**

- **Always update packages** before installation: `sudo apt-get update`
- **Check dependencies** before building from source
- **Use Git submodules** for projects with external dependencies  
- **Verify installations** after each tool setup

---

## âœ… **Installation Verification**

### Quick Verification Commands

```bash
# Test Yosys
yosys --version

# Test Iverilog  
iverilog -v

# Test GTKWave
gtkwave --version
```

### ğŸ¯ **Tool Installation Status**

<div align="center">

| **Tool** | **Version** | **Installation** | **Primary Purpose** |
|----------|-------------|------------------|---------------------|
| ğŸ§  **Yosys** | 0.57+153 | âœ… **Completed** | RTL Synthesis & Optimization |
| ğŸ“Ÿ **Iverilog** | Latest Stable | âœ… **Completed** | Verilog HDL Simulation |
| ğŸ“Š **GTKWave** | v3.3.116 | âœ… **Completed** | Digital Waveform Analysis |

### âœ… **VLSI Toolchain Successfully Installed!**

</div>

---

## ğŸ“ **Repository Structure**

```
â”œâ”€â”€ README.md                 # This installation guide
â”œâ”€â”€ files/                    # Screenshots and documentation
â”‚   â”œâ”€â”€ yosys_make_error.png
â”‚   â”œâ”€â”€ git_submodule_update.png
â”‚   â”œâ”€â”€ yosys_installed.png
â”‚   â”œâ”€â”€ iverilog_installed.png
â”‚   â””â”€â”€ gtkwave_installed.png
â””â”€â”€ scripts/                  # Installation scripts
    â””â”€â”€ install_tools.sh
```
