{"Source Block": ["hdl/library/axi_dmac/dest_fifo_inf.v@109:127@HdlStmProcess", "  end else if (fifo_last_beat == 1'b1) begin\n    data_id <= inc_id(data_id);\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1) begin\n    active <= 1'b1;\n  end else if (fifo_eot_beat == 1'b1) begin\n    active <= 1'b0;\n  end\nend\n\nresponse_generator # (\n  .ID_WIDTH(ID_WIDTH)\n) i_response_generator (\n  .clk(clk),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[114, "always @(posedge clk) begin\n"], [115, "  if (resetn == 1'b0) begin\n"], [116, "    active <= 1'b0;\n"], [117, "  end else if (req_valid == 1'b1) begin\n"], [118, "    active <= 1'b1;\n"], [119, "  end else if (fifo_eot_beat == 1'b1) begin\n"], [120, "    active <= 1'b0;\n"], [122, "end\n"]], "Add": [[120, "  always @(posedge clk) begin\n"], [120, "    if (resetn == 1'b0) begin\n"], [120, "      active <= 1'b0;\n"], [120, "    end else if (req_valid == 1'b1) begin\n"], [120, "      active <= 1'b1;\n"], [120, "    end else if (fifo_eot_beat == 1'b1) begin\n"], [120, "      active <= 1'b0;\n"], [120, "    end\n"]]}}