$date
	Tue Dec 20 10:43:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_main $end
$var wire 1 ! e $end
$var wire 1 " z $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$var reg 1 ' v $end
$var reg 1 ( w $end
$var reg 1 ) x $end
$var reg 1 * y $end
$scope module setterInstance $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 - c $end
$var wire 1 . d $end
$var wire 1 ! e $end
$upscope $end
$scope module guesserInstance $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 1 c $end
$var wire 1 2 d $end
$var wire 1 " e $end
$upscope $end
$upscope $end
$scope module tb_main $end
$scope module setterInstance $end
$upscope $end
$scope module guesserInstance $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1"
1!
1*
12
1&
1.
#2
0"
0!
0*
02
1)
11
0&
0.
1%
1-
#3
1"
1!
1*
12
1&
1.
#4
0"
0!
0*
02
0)
01
1(
10
0&
0.
0%
0-
1$
1,
#5
1"
1!
1*
12
1&
1.
#6
0"
0!
0*
02
1)
11
0&
0.
1%
1-
#7
1"
1!
1*
12
1&
1.
#8
0"
0!
0*
02
0)
01
0(
00
1'
1/
0&
0.
0%
0-
0$
0,
1#
1+
#9
1*
12
1&
1.
#10
0*
02
1)
11
0&
0.
1%
1-
#11
1*
12
1&
1.
#12
0*
02
0)
01
1(
10
0&
0.
0%
0-
1$
1,
#13
1*
12
1&
1.
#14
0*
02
1)
11
0&
0.
1%
1-
#15
1*
12
1&
1.
#16
