module forward_dataflow_in_loop_VITIS_LOOP_4165_1_Loop_VITIS_LOOP_4020_1_proc122 (ap_clk,ap_rst,ap_start,ap_done,ap_continue,ap_idle,ap_ready,v3354_address0,v3354_ce0,v3354_we0,v3354_d0,v3354_1_address0,v3354_1_ce0,v3354_1_we0,v3354_1_d0,v3354_2_address0,v3354_2_ce0,v3354_2_we0,v3354_2_d0,v3354_3_address0,v3354_3_ce0,v3354_3_we0,v3354_3_d0,v3354_4_address0,v3354_4_ce0,v3354_4_we0,v3354_4_d0,v3354_5_address0,v3354_5_ce0,v3354_5_we0,v3354_5_d0,v3354_6_address0,v3354_6_ce0,v3354_6_we0,v3354_6_d0,v3354_7_address0,v3354_7_ce0,v3354_7_we0,v3354_7_d0,v3354_8_address0,v3354_8_ce0,v3354_8_we0,v3354_8_d0,v3354_9_address0,v3354_9_ce0,v3354_9_we0,v3354_9_d0,v3354_10_address0,v3354_10_ce0,v3354_10_we0,v3354_10_d0,v3354_11_address0,v3354_11_ce0,v3354_11_we0,v3354_11_d0,v3354_12_address0,v3354_12_ce0,v3354_12_we0,v3354_12_d0,v3354_13_address0,v3354_13_ce0,v3354_13_we0,v3354_13_d0,v3354_14_address0,v3354_14_ce0,v3354_14_we0,v3354_14_d0,v3354_15_address0,v3354_15_ce0,v3354_15_we0,v3354_15_d0,v3354_16_address0,v3354_16_ce0,v3354_16_we0,v3354_16_d0,v3354_17_address0,v3354_17_ce0,v3354_17_we0,v3354_17_d0,v3354_18_address0,v3354_18_ce0,v3354_18_we0,v3354_18_d0,v3354_19_address0,v3354_19_ce0,v3354_19_we0,v3354_19_d0,v3354_20_address0,v3354_20_ce0,v3354_20_we0,v3354_20_d0,v3354_21_address0,v3354_21_ce0,v3354_21_we0,v3354_21_d0,v3354_22_address0,v3354_22_ce0,v3354_22_we0,v3354_22_d0,v3354_23_address0,v3354_23_ce0,v3354_23_we0,v3354_23_d0,v3354_24_address0,v3354_24_ce0,v3354_24_we0,v3354_24_d0,v3354_25_address0,v3354_25_ce0,v3354_25_we0,v3354_25_d0,v3354_26_address0,v3354_26_ce0,v3354_26_we0,v3354_26_d0,v3354_27_address0,v3354_27_ce0,v3354_27_we0,v3354_27_d0,v3354_28_address0,v3354_28_ce0,v3354_28_we0,v3354_28_d0,v3354_29_address0,v3354_29_ce0,v3354_29_we0,v3354_29_d0,v3354_30_address0,v3354_30_ce0,v3354_30_we0,v3354_30_d0,v3354_31_address0,v3354_31_ce0,v3354_31_we0,v3354_31_d0,v3345_0,v13740_0_0_address0,v13740_0_0_ce0,v13740_0_0_q0,v13740_0_1_address0,v13740_0_1_ce0,v13740_0_1_q0,v13740_1_0_address0,v13740_1_0_ce0,v13740_1_0_q0,v13740_1_1_address0,v13740_1_1_ce0,v13740_1_1_q0,v13740_2_0_address0,v13740_2_0_ce0,v13740_2_0_q0,v13740_2_1_address0,v13740_2_1_ce0,v13740_2_1_q0,v13740_3_0_address0,v13740_3_0_ce0,v13740_3_0_q0,v13740_3_1_address0,v13740_3_1_ce0,v13740_3_1_q0,v13740_4_0_address0,v13740_4_0_ce0,v13740_4_0_q0,v13740_4_1_address0,v13740_4_1_ce0,v13740_4_1_q0,v13740_5_0_address0,v13740_5_0_ce0,v13740_5_0_q0,v13740_5_1_address0,v13740_5_1_ce0,v13740_5_1_q0,v13740_6_0_address0,v13740_6_0_ce0,v13740_6_0_q0,v13740_6_1_address0,v13740_6_1_ce0,v13740_6_1_q0,v13740_7_0_address0,v13740_7_0_ce0,v13740_7_0_q0,v13740_7_1_address0,v13740_7_1_ce0,v13740_7_1_q0,v13740_8_0_address0,v13740_8_0_ce0,v13740_8_0_q0,v13740_8_1_address0,v13740_8_1_ce0,v13740_8_1_q0,v13740_9_0_address0,v13740_9_0_ce0,v13740_9_0_q0,v13740_9_1_address0,v13740_9_1_ce0,v13740_9_1_q0,v13740_10_0_address0,v13740_10_0_ce0,v13740_10_0_q0,v13740_10_1_address0,v13740_10_1_ce0,v13740_10_1_q0,v13740_11_0_address0,v13740_11_0_ce0,v13740_11_0_q0,v13740_11_1_address0,v13740_11_1_ce0,v13740_11_1_q0,v13740_12_0_address0,v13740_12_0_ce0,v13740_12_0_q0,v13740_12_1_address0,v13740_12_1_ce0,v13740_12_1_q0,v13740_13_0_address0,v13740_13_0_ce0,v13740_13_0_q0,v13740_13_1_address0,v13740_13_1_ce0,v13740_13_1_q0,v13740_14_0_address0,v13740_14_0_ce0,v13740_14_0_q0,v13740_14_1_address0,v13740_14_1_ce0,v13740_14_1_q0,v13740_15_0_address0,v13740_15_0_ce0,v13740_15_0_q0,v13740_15_1_address0,v13740_15_1_ce0,v13740_15_1_q0); 
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [4:0] v3354_address0;
output   v3354_ce0;
output   v3354_we0;
output  [7:0] v3354_d0;
output  [4:0] v3354_1_address0;
output   v3354_1_ce0;
output   v3354_1_we0;
output  [7:0] v3354_1_d0;
output  [4:0] v3354_2_address0;
output   v3354_2_ce0;
output   v3354_2_we0;
output  [7:0] v3354_2_d0;
output  [4:0] v3354_3_address0;
output   v3354_3_ce0;
output   v3354_3_we0;
output  [7:0] v3354_3_d0;
output  [4:0] v3354_4_address0;
output   v3354_4_ce0;
output   v3354_4_we0;
output  [7:0] v3354_4_d0;
output  [4:0] v3354_5_address0;
output   v3354_5_ce0;
output   v3354_5_we0;
output  [7:0] v3354_5_d0;
output  [4:0] v3354_6_address0;
output   v3354_6_ce0;
output   v3354_6_we0;
output  [7:0] v3354_6_d0;
output  [4:0] v3354_7_address0;
output   v3354_7_ce0;
output   v3354_7_we0;
output  [7:0] v3354_7_d0;
output  [4:0] v3354_8_address0;
output   v3354_8_ce0;
output   v3354_8_we0;
output  [7:0] v3354_8_d0;
output  [4:0] v3354_9_address0;
output   v3354_9_ce0;
output   v3354_9_we0;
output  [7:0] v3354_9_d0;
output  [4:0] v3354_10_address0;
output   v3354_10_ce0;
output   v3354_10_we0;
output  [7:0] v3354_10_d0;
output  [4:0] v3354_11_address0;
output   v3354_11_ce0;
output   v3354_11_we0;
output  [7:0] v3354_11_d0;
output  [4:0] v3354_12_address0;
output   v3354_12_ce0;
output   v3354_12_we0;
output  [7:0] v3354_12_d0;
output  [4:0] v3354_13_address0;
output   v3354_13_ce0;
output   v3354_13_we0;
output  [7:0] v3354_13_d0;
output  [4:0] v3354_14_address0;
output   v3354_14_ce0;
output   v3354_14_we0;
output  [7:0] v3354_14_d0;
output  [4:0] v3354_15_address0;
output   v3354_15_ce0;
output   v3354_15_we0;
output  [7:0] v3354_15_d0;
output  [4:0] v3354_16_address0;
output   v3354_16_ce0;
output   v3354_16_we0;
output  [7:0] v3354_16_d0;
output  [4:0] v3354_17_address0;
output   v3354_17_ce0;
output   v3354_17_we0;
output  [7:0] v3354_17_d0;
output  [4:0] v3354_18_address0;
output   v3354_18_ce0;
output   v3354_18_we0;
output  [7:0] v3354_18_d0;
output  [4:0] v3354_19_address0;
output   v3354_19_ce0;
output   v3354_19_we0;
output  [7:0] v3354_19_d0;
output  [4:0] v3354_20_address0;
output   v3354_20_ce0;
output   v3354_20_we0;
output  [7:0] v3354_20_d0;
output  [4:0] v3354_21_address0;
output   v3354_21_ce0;
output   v3354_21_we0;
output  [7:0] v3354_21_d0;
output  [4:0] v3354_22_address0;
output   v3354_22_ce0;
output   v3354_22_we0;
output  [7:0] v3354_22_d0;
output  [4:0] v3354_23_address0;
output   v3354_23_ce0;
output   v3354_23_we0;
output  [7:0] v3354_23_d0;
output  [4:0] v3354_24_address0;
output   v3354_24_ce0;
output   v3354_24_we0;
output  [7:0] v3354_24_d0;
output  [4:0] v3354_25_address0;
output   v3354_25_ce0;
output   v3354_25_we0;
output  [7:0] v3354_25_d0;
output  [4:0] v3354_26_address0;
output   v3354_26_ce0;
output   v3354_26_we0;
output  [7:0] v3354_26_d0;
output  [4:0] v3354_27_address0;
output   v3354_27_ce0;
output   v3354_27_we0;
output  [7:0] v3354_27_d0;
output  [4:0] v3354_28_address0;
output   v3354_28_ce0;
output   v3354_28_we0;
output  [7:0] v3354_28_d0;
output  [4:0] v3354_29_address0;
output   v3354_29_ce0;
output   v3354_29_we0;
output  [7:0] v3354_29_d0;
output  [4:0] v3354_30_address0;
output   v3354_30_ce0;
output   v3354_30_we0;
output  [7:0] v3354_30_d0;
output  [4:0] v3354_31_address0;
output   v3354_31_ce0;
output   v3354_31_we0;
output  [7:0] v3354_31_d0;
input  [15:0] v3345_0;
output  [11:0] v13740_0_0_address0;
output   v13740_0_0_ce0;
input  [7:0] v13740_0_0_q0;
output  [11:0] v13740_0_1_address0;
output   v13740_0_1_ce0;
input  [7:0] v13740_0_1_q0;
output  [11:0] v13740_1_0_address0;
output   v13740_1_0_ce0;
input  [7:0] v13740_1_0_q0;
output  [11:0] v13740_1_1_address0;
output   v13740_1_1_ce0;
input  [7:0] v13740_1_1_q0;
output  [11:0] v13740_2_0_address0;
output   v13740_2_0_ce0;
input  [7:0] v13740_2_0_q0;
output  [11:0] v13740_2_1_address0;
output   v13740_2_1_ce0;
input  [7:0] v13740_2_1_q0;
output  [11:0] v13740_3_0_address0;
output   v13740_3_0_ce0;
input  [7:0] v13740_3_0_q0;
output  [11:0] v13740_3_1_address0;
output   v13740_3_1_ce0;
input  [7:0] v13740_3_1_q0;
output  [11:0] v13740_4_0_address0;
output   v13740_4_0_ce0;
input  [7:0] v13740_4_0_q0;
output  [11:0] v13740_4_1_address0;
output   v13740_4_1_ce0;
input  [7:0] v13740_4_1_q0;
output  [11:0] v13740_5_0_address0;
output   v13740_5_0_ce0;
input  [7:0] v13740_5_0_q0;
output  [11:0] v13740_5_1_address0;
output   v13740_5_1_ce0;
input  [7:0] v13740_5_1_q0;
output  [11:0] v13740_6_0_address0;
output   v13740_6_0_ce0;
input  [7:0] v13740_6_0_q0;
output  [11:0] v13740_6_1_address0;
output   v13740_6_1_ce0;
input  [7:0] v13740_6_1_q0;
output  [11:0] v13740_7_0_address0;
output   v13740_7_0_ce0;
input  [7:0] v13740_7_0_q0;
output  [11:0] v13740_7_1_address0;
output   v13740_7_1_ce0;
input  [7:0] v13740_7_1_q0;
output  [11:0] v13740_8_0_address0;
output   v13740_8_0_ce0;
input  [7:0] v13740_8_0_q0;
output  [11:0] v13740_8_1_address0;
output   v13740_8_1_ce0;
input  [7:0] v13740_8_1_q0;
output  [11:0] v13740_9_0_address0;
output   v13740_9_0_ce0;
input  [7:0] v13740_9_0_q0;
output  [11:0] v13740_9_1_address0;
output   v13740_9_1_ce0;
input  [7:0] v13740_9_1_q0;
output  [11:0] v13740_10_0_address0;
output   v13740_10_0_ce0;
input  [7:0] v13740_10_0_q0;
output  [11:0] v13740_10_1_address0;
output   v13740_10_1_ce0;
input  [7:0] v13740_10_1_q0;
output  [11:0] v13740_11_0_address0;
output   v13740_11_0_ce0;
input  [7:0] v13740_11_0_q0;
output  [11:0] v13740_11_1_address0;
output   v13740_11_1_ce0;
input  [7:0] v13740_11_1_q0;
output  [11:0] v13740_12_0_address0;
output   v13740_12_0_ce0;
input  [7:0] v13740_12_0_q0;
output  [11:0] v13740_12_1_address0;
output   v13740_12_1_ce0;
input  [7:0] v13740_12_1_q0;
output  [11:0] v13740_13_0_address0;
output   v13740_13_0_ce0;
input  [7:0] v13740_13_0_q0;
output  [11:0] v13740_13_1_address0;
output   v13740_13_1_ce0;
input  [7:0] v13740_13_1_q0;
output  [11:0] v13740_14_0_address0;
output   v13740_14_0_ce0;
input  [7:0] v13740_14_0_q0;
output  [11:0] v13740_14_1_address0;
output   v13740_14_1_ce0;
input  [7:0] v13740_14_1_q0;
output  [11:0] v13740_15_0_address0;
output   v13740_15_0_ce0;
input  [7:0] v13740_15_0_q0;
output  [11:0] v13740_15_1_address0;
output   v13740_15_1_ce0;
input  [7:0] v13740_15_1_q0;
reg ap_idle;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln4020_fu_1492_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg;
reg    ap_block_pp0_stage0_11001;
reg    ap_loop_exit_ready_delayed;
wire   [2:0] zext_ln4020_cast_cast_cast_cast_fu_1204_p3;
reg   [2:0] zext_ln4020_cast_cast_cast_cast_reg_1863;
wire   [1:0] v3285_mid2_fu_1298_p3;
reg   [1:0] v3285_mid2_reg_1868;
wire   [1:0] lshr_ln_fu_1318_p4;
reg   [1:0] lshr_ln_reg_1874;
wire   [9:0] add_ln4025_2_fu_1368_p2;
reg   [9:0] add_ln4025_2_reg_1880;
wire   [9:0] add_ln4029_2_fu_1408_p2;
reg   [9:0] add_ln4029_2_reg_1886;
wire   [2:0] lshr_ln27_fu_1418_p4;
reg   [2:0] lshr_ln27_reg_1892;
wire   [3:0] empty_294_fu_1438_p2;
reg   [3:0] empty_294_reg_1897;
reg   [3:0] tmp_s_reg_1902;
wire   [0:0] icmp_ln4022_fu_1480_p2;
reg   [0:0] icmp_ln4022_reg_1907;
wire   [0:0] icmp_ln4021_fu_1486_p2;
reg   [0:0] icmp_ln4021_reg_1912;
reg   [0:0] icmp_ln4020_reg_1917;
wire   [4:0] add_ln4087_1_fu_1703_p2;
reg   [4:0] add_ln4087_1_reg_1921;
reg   [0:0] ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_icmp_ln4022386_phi_fu_1143_p4;
wire   [63:0] zext_ln4025_5_fu_1727_p1;
wire   [63:0] zext_ln4027_2_fu_1738_p1;
wire   [63:0] zext_ln4029_3_fu_1749_p1;
wire   [63:0] zext_ln4031_1_fu_1774_p1;
wire   [63:0] zext_ln4087_3_fu_1793_p1;
reg   [4:0] indvar_flatten12381_fu_240;
wire   [4:0] add_ln4020_1_fu_1474_p2;
reg   [4:0] ap_sig_allocacmp_indvar_flatten12381_load;
reg   [5:0] v3283382_fu_244;
wire   [5:0] v3283_fu_1278_p3;
reg   [5:0] ap_sig_allocacmp_v3283382_load;
reg   [4:0] indvar_flatten383_fu_248;
wire   [4:0] select_ln4021_1_fu_1466_p3;
reg   [4:0] ap_sig_allocacmp_indvar_flatten383_load;
reg   [3:0] v3284384_fu_252;
wire   [3:0] v3284_fu_1306_p3;
reg   [3:0] ap_sig_allocacmp_v3284384_load;
reg   [1:0] v3285385_fu_256;
wire   [1:0] v3285_fu_1454_p2;
reg   [1:0] ap_sig_allocacmp_v3285385_load;
reg    v13740_0_0_ce0_local;
reg    v13740_0_1_ce0_local;
reg    v13740_1_0_ce0_local;
reg    v13740_1_1_ce0_local;
reg    v13740_2_0_ce0_local;
reg    v13740_2_1_ce0_local;
reg    v13740_3_0_ce0_local;
reg    v13740_3_1_ce0_local;
reg    v13740_4_0_ce0_local;
reg    v13740_4_1_ce0_local;
reg    v13740_5_0_ce0_local;
reg    v13740_5_1_ce0_local;
reg    v13740_6_0_ce0_local;
reg    v13740_6_1_ce0_local;
reg    v13740_7_0_ce0_local;
reg    v13740_7_1_ce0_local;
reg    v13740_8_0_ce0_local;
reg    v13740_8_1_ce0_local;
reg    v13740_9_0_ce0_local;
reg    v13740_9_1_ce0_local;
reg    v13740_10_0_ce0_local;
reg    v13740_10_1_ce0_local;
reg    v13740_11_0_ce0_local;
reg    v13740_11_1_ce0_local;
reg    v13740_12_0_ce0_local;
reg    v13740_12_1_ce0_local;
reg    v13740_13_0_ce0_local;
reg    v13740_13_1_ce0_local;
reg    v13740_14_0_ce0_local;
reg    v13740_14_1_ce0_local;
reg    v13740_15_0_ce0_local;
reg    v13740_15_1_ce0_local;
reg    v3354_31_we0_local;
reg    v3354_31_ce0_local;
reg    v3354_30_we0_local;
reg    v3354_30_ce0_local;
reg    v3354_29_we0_local;
reg    v3354_29_ce0_local;
reg    v3354_28_we0_local;
reg    v3354_28_ce0_local;
reg    v3354_27_we0_local;
reg    v3354_27_ce0_local;
reg    v3354_26_we0_local;
reg    v3354_26_ce0_local;
reg    v3354_25_we0_local;
reg    v3354_25_ce0_local;
reg    v3354_24_we0_local;
reg    v3354_24_ce0_local;
reg    v3354_23_we0_local;
reg    v3354_23_ce0_local;
reg    v3354_22_we0_local;
reg    v3354_22_ce0_local;
reg    v3354_21_we0_local;
reg    v3354_21_ce0_local;
reg    v3354_20_we0_local;
reg    v3354_20_ce0_local;
reg    v3354_19_we0_local;
reg    v3354_19_ce0_local;
reg    v3354_18_we0_local;
reg    v3354_18_ce0_local;
reg    v3354_17_we0_local;
reg    v3354_17_ce0_local;
reg    v3354_16_we0_local;
reg    v3354_16_ce0_local;
reg    v3354_15_we0_local;
reg    v3354_15_ce0_local;
reg    v3354_14_we0_local;
reg    v3354_14_ce0_local;
reg    v3354_13_we0_local;
reg    v3354_13_ce0_local;
reg    v3354_12_we0_local;
reg    v3354_12_ce0_local;
reg    v3354_11_we0_local;
reg    v3354_11_ce0_local;
reg    v3354_10_we0_local;
reg    v3354_10_ce0_local;
reg    v3354_9_we0_local;
reg    v3354_9_ce0_local;
reg    v3354_8_we0_local;
reg    v3354_8_ce0_local;
reg    v3354_7_we0_local;
reg    v3354_7_ce0_local;
reg    v3354_6_we0_local;
reg    v3354_6_ce0_local;
reg    v3354_5_we0_local;
reg    v3354_5_ce0_local;
reg    v3354_4_we0_local;
reg    v3354_4_ce0_local;
reg    v3354_3_we0_local;
reg    v3354_3_ce0_local;
reg    v3354_2_we0_local;
reg    v3354_2_ce0_local;
reg    v3354_1_we0_local;
reg    v3354_1_ce0_local;
reg    v3354_we0_local;
reg    v3354_ce0_local;
wire   [4:0] tmp_fu_1150_p4;
wire   [0:0] tmp_298_fu_1176_p3;
wire   [0:0] empty_fu_1200_p1;
wire   [0:0] xor_ln4020_fu_1266_p2;
wire   [5:0] add_ln4020_fu_1252_p2;
wire   [3:0] select_ln4020_fu_1258_p3;
wire   [0:0] and_ln4020_fu_1272_p2;
wire   [0:0] empty_290_fu_1292_p2;
wire   [3:0] add_ln4021_fu_1286_p2;
wire   [9:0] mul_i_fu_1160_p3;
wire   [9:0] zext_ln4020_fu_1314_p1;
wire   [5:0] zext_ln4020_1_fu_1328_p1;
wire   [5:0] trunc_ln_fu_1168_p3;
wire   [5:0] empty_292_fu_1338_p2;
wire   [8:0] tmp_300_fu_1344_p3;
wire   [6:0] tmp_301_fu_1356_p3;
wire   [9:0] zext_ln4025_fu_1352_p1;
wire   [9:0] zext_ln4025_1_fu_1364_p1;
wire   [9:0] empty_291_fu_1332_p2;
wire   [5:0] tmp_302_fu_1374_p4;
wire   [8:0] tmp_303_fu_1384_p3;
wire   [6:0] tmp_304_fu_1396_p3;
wire   [9:0] zext_ln4029_fu_1392_p1;
wire   [9:0] zext_ln4029_1_fu_1404_p1;
wire   [4:0] mul9_i_cast_cast_cast_fu_1184_p3;
wire   [4:0] zext_ln4021_fu_1414_p1;
wire   [3:0] zext_ln4021_1_fu_1428_p1;
wire   [3:0] p_udiv86_cast_cast_fu_1192_p3;
wire   [4:0] empty_293_fu_1432_p2;
wire   [4:0] add_ln4021_1_fu_1460_p2;
wire   [3:0] tmp_299_fu_1523_p3;
wire   [4:0] zext_ln4087_fu_1529_p1;
wire   [4:0] zext_ln4087_1_fu_1533_p1;
wire   [4:0] add_ln4087_fu_1536_p2;
wire   [4:0] shl_ln4087_fu_1542_p2;
wire   [9:0] zext_ln4025_2_fu_1554_p1;
wire   [9:0] add_ln4025_fu_1557_p2;
wire   [8:0] trunc_ln4025_fu_1562_p1;
wire   [10:0] tmp_305_fu_1566_p3;
wire   [11:0] tmp_306_fu_1574_p3;
wire   [11:0] zext_ln4025_3_fu_1582_p1;
wire   [9:0] add_ln4029_fu_1592_p2;
wire   [8:0] trunc_ln4029_fu_1597_p1;
wire   [10:0] tmp_307_fu_1601_p3;
wire   [11:0] tmp_308_fu_1609_p3;
wire   [11:0] zext_ln4029_2_fu_1617_p1;
wire   [9:0] zext_ln4027_fu_1627_p1;
wire   [9:0] add_ln4027_fu_1630_p2;
wire   [8:0] trunc_ln4027_fu_1635_p1;
wire   [10:0] tmp_309_fu_1639_p3;
wire   [11:0] tmp_310_fu_1647_p3;
wire   [11:0] zext_ln4027_1_fu_1655_p1;
wire   [9:0] add_ln4031_fu_1665_p2;
wire   [8:0] trunc_ln4031_fu_1670_p1;
wire   [10:0] tmp_311_fu_1674_p3;
wire   [11:0] tmp_312_fu_1682_p3;
wire   [11:0] zext_ln4031_fu_1690_p1;
wire   [4:0] sub_ln4087_fu_1548_p2;
wire   [4:0] zext_ln4087_2_fu_1700_p1;
wire   [2:0] zext_ln4022_fu_1709_p1;
wire   [2:0] add_ln4024_fu_1712_p2;
wire   [11:0] sub_ln4029_fu_1586_p2;
wire   [11:0] zext_ln4025_4_fu_1717_p1;
wire   [11:0] add_ln4025_1_fu_1721_p2;
wire   [11:0] sub_ln4031_fu_1659_p2;
wire   [11:0] add_ln4027_1_fu_1732_p2;
wire   [11:0] sub_ln4029_1_fu_1621_p2;
wire   [11:0] add_ln4029_1_fu_1743_p2;
wire   [11:0] sub_ln4022_fu_1694_p2;
wire   [11:0] add_ln4031_1_fu_1768_p2;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_1273;
reg    ap_condition_502;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 indvar_flatten12381_fu_240 = 5'd0;
#0 v3283382_fu_244 = 6'd0;
#0 indvar_flatten383_fu_248 = 5'd0;
#0 v3284384_fu_252 = 4'd0;
#0 v3285385_fu_256 = 2'd0;
end
forward_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int),.ap_continue(ap_continue),.ap_loop_exit_ready_delayed(ap_loop_exit_ready_delayed));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end
always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_502)) begin
        indvar_flatten12381_fu_240 <= add_ln4020_1_fu_1474_p2;
    end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_502)) begin
    indvar_flatten383_fu_248 <= select_ln4021_1_fu_1466_p3;
end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_502)) begin
    v3283382_fu_244 <= v3283_fu_1278_p3;
end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_502)) begin
    v3284384_fu_252 <= v3284_fu_1306_p3;
end
end
always @ (posedge ap_clk) begin
if ((1'b1 == ap_condition_502)) begin
    v3285385_fu_256 <= v3285_fu_1454_p2;
end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln4025_2_reg_1880[9 : 1] <= add_ln4025_2_fu_1368_p2[9 : 1];
        add_ln4029_2_reg_1886[9 : 1] <= add_ln4029_2_fu_1408_p2[9 : 1];
        add_ln4087_1_reg_1921 <= add_ln4087_1_fu_1703_p2;
        ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        empty_294_reg_1897 <= empty_294_fu_1438_p2;
        icmp_ln4020_reg_1917 <= icmp_ln4020_fu_1492_p2;
        lshr_ln27_reg_1892 <= {{v3284_fu_1306_p3[3:1]}};
        lshr_ln_reg_1874 <= {{v3283_fu_1278_p3[5:4]}};
        tmp_s_reg_1902 <= {{empty_293_fu_1432_p2[4:1]}};
        v3285_mid2_reg_1868 <= v3285_mid2_fu_1298_p3;
        zext_ln4020_cast_cast_cast_cast_reg_1863[1 : 0] <= zext_ln4020_cast_cast_cast_cast_fu_1204_p3[1 : 0];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln4021_reg_1912 <= icmp_ln4021_fu_1486_p2;
        icmp_ln4022_reg_1907 <= icmp_ln4022_fu_1480_p2;
    end
end
always @ (*) begin
    if (((icmp_ln4020_fu_1492_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_delayed = 1'b1;
    end else begin
        ap_loop_exit_ready_delayed = 1'b0;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1273)) begin
            ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4 = icmp_ln4021_reg_1912;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4 = 1'd0;
        end else begin
            ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4 = icmp_ln4021_reg_1912;
        end
    end else begin
        ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4 = icmp_ln4021_reg_1912;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_1273)) begin
            ap_phi_mux_icmp_ln4022386_phi_fu_1143_p4 = icmp_ln4022_reg_1907;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_icmp_ln4022386_phi_fu_1143_p4 = 1'd0;
        end else begin
            ap_phi_mux_icmp_ln4022386_phi_fu_1143_p4 = icmp_ln4022_reg_1907;
        end
    end else begin
        ap_phi_mux_icmp_ln4022386_phi_fu_1143_p4 = icmp_ln4022_reg_1907;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten12381_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten12381_load = indvar_flatten12381_fu_240;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten383_load = 5'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten383_load = indvar_flatten383_fu_248;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v3283382_load = 6'd0;
    end else begin
        ap_sig_allocacmp_v3283382_load = v3283382_fu_244;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v3284384_load = 4'd0;
    end else begin
        ap_sig_allocacmp_v3284384_load = v3284384_fu_252;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v3285385_load = 2'd0;
    end else begin
        ap_sig_allocacmp_v3285385_load = v3285385_fu_256;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_0_0_ce0_local = 1'b1;
    end else begin
        v13740_0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_0_1_ce0_local = 1'b1;
    end else begin
        v13740_0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_10_0_ce0_local = 1'b1;
    end else begin
        v13740_10_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_10_1_ce0_local = 1'b1;
    end else begin
        v13740_10_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_11_0_ce0_local = 1'b1;
    end else begin
        v13740_11_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_11_1_ce0_local = 1'b1;
    end else begin
        v13740_11_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_12_0_ce0_local = 1'b1;
    end else begin
        v13740_12_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_12_1_ce0_local = 1'b1;
    end else begin
        v13740_12_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_13_0_ce0_local = 1'b1;
    end else begin
        v13740_13_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_13_1_ce0_local = 1'b1;
    end else begin
        v13740_13_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_14_0_ce0_local = 1'b1;
    end else begin
        v13740_14_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_14_1_ce0_local = 1'b1;
    end else begin
        v13740_14_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_15_0_ce0_local = 1'b1;
    end else begin
        v13740_15_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_15_1_ce0_local = 1'b1;
    end else begin
        v13740_15_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_1_0_ce0_local = 1'b1;
    end else begin
        v13740_1_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_1_1_ce0_local = 1'b1;
    end else begin
        v13740_1_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_2_0_ce0_local = 1'b1;
    end else begin
        v13740_2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_2_1_ce0_local = 1'b1;
    end else begin
        v13740_2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_3_0_ce0_local = 1'b1;
    end else begin
        v13740_3_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_3_1_ce0_local = 1'b1;
    end else begin
        v13740_3_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_4_0_ce0_local = 1'b1;
    end else begin
        v13740_4_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_4_1_ce0_local = 1'b1;
    end else begin
        v13740_4_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_5_0_ce0_local = 1'b1;
    end else begin
        v13740_5_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_5_1_ce0_local = 1'b1;
    end else begin
        v13740_5_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_6_0_ce0_local = 1'b1;
    end else begin
        v13740_6_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_6_1_ce0_local = 1'b1;
    end else begin
        v13740_6_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_7_0_ce0_local = 1'b1;
    end else begin
        v13740_7_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_7_1_ce0_local = 1'b1;
    end else begin
        v13740_7_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_8_0_ce0_local = 1'b1;
    end else begin
        v13740_8_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_8_1_ce0_local = 1'b1;
    end else begin
        v13740_8_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_9_0_ce0_local = 1'b1;
    end else begin
        v13740_9_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v13740_9_1_ce0_local = 1'b1;
    end else begin
        v13740_9_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_10_ce0_local = 1'b1;
    end else begin
        v3354_10_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_10_we0_local = 1'b1;
    end else begin
        v3354_10_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_11_ce0_local = 1'b1;
    end else begin
        v3354_11_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_11_we0_local = 1'b1;
    end else begin
        v3354_11_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_12_ce0_local = 1'b1;
    end else begin
        v3354_12_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_12_we0_local = 1'b1;
    end else begin
        v3354_12_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_13_ce0_local = 1'b1;
    end else begin
        v3354_13_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_13_we0_local = 1'b1;
    end else begin
        v3354_13_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_14_ce0_local = 1'b1;
    end else begin
        v3354_14_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_14_we0_local = 1'b1;
    end else begin
        v3354_14_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_15_ce0_local = 1'b1;
    end else begin
        v3354_15_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_15_we0_local = 1'b1;
    end else begin
        v3354_15_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_16_ce0_local = 1'b1;
    end else begin
        v3354_16_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_16_we0_local = 1'b1;
    end else begin
        v3354_16_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_17_ce0_local = 1'b1;
    end else begin
        v3354_17_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_17_we0_local = 1'b1;
    end else begin
        v3354_17_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_18_ce0_local = 1'b1;
    end else begin
        v3354_18_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_18_we0_local = 1'b1;
    end else begin
        v3354_18_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_19_ce0_local = 1'b1;
    end else begin
        v3354_19_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_19_we0_local = 1'b1;
    end else begin
        v3354_19_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_1_ce0_local = 1'b1;
    end else begin
        v3354_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_1_we0_local = 1'b1;
    end else begin
        v3354_1_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_20_ce0_local = 1'b1;
    end else begin
        v3354_20_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_20_we0_local = 1'b1;
    end else begin
        v3354_20_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_21_ce0_local = 1'b1;
    end else begin
        v3354_21_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_21_we0_local = 1'b1;
    end else begin
        v3354_21_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_22_ce0_local = 1'b1;
    end else begin
        v3354_22_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_22_we0_local = 1'b1;
    end else begin
        v3354_22_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_23_ce0_local = 1'b1;
    end else begin
        v3354_23_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_23_we0_local = 1'b1;
    end else begin
        v3354_23_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_24_ce0_local = 1'b1;
    end else begin
        v3354_24_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_24_we0_local = 1'b1;
    end else begin
        v3354_24_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_25_ce0_local = 1'b1;
    end else begin
        v3354_25_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_25_we0_local = 1'b1;
    end else begin
        v3354_25_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_26_ce0_local = 1'b1;
    end else begin
        v3354_26_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_26_we0_local = 1'b1;
    end else begin
        v3354_26_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_27_ce0_local = 1'b1;
    end else begin
        v3354_27_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_27_we0_local = 1'b1;
    end else begin
        v3354_27_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_28_ce0_local = 1'b1;
    end else begin
        v3354_28_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_28_we0_local = 1'b1;
    end else begin
        v3354_28_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_29_ce0_local = 1'b1;
    end else begin
        v3354_29_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_29_we0_local = 1'b1;
    end else begin
        v3354_29_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_2_ce0_local = 1'b1;
    end else begin
        v3354_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_2_we0_local = 1'b1;
    end else begin
        v3354_2_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_30_ce0_local = 1'b1;
    end else begin
        v3354_30_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_30_we0_local = 1'b1;
    end else begin
        v3354_30_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_31_ce0_local = 1'b1;
    end else begin
        v3354_31_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_31_we0_local = 1'b1;
    end else begin
        v3354_31_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_3_ce0_local = 1'b1;
    end else begin
        v3354_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_3_we0_local = 1'b1;
    end else begin
        v3354_3_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_4_ce0_local = 1'b1;
    end else begin
        v3354_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_4_we0_local = 1'b1;
    end else begin
        v3354_4_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_5_ce0_local = 1'b1;
    end else begin
        v3354_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_5_we0_local = 1'b1;
    end else begin
        v3354_5_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_6_ce0_local = 1'b1;
    end else begin
        v3354_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_6_we0_local = 1'b1;
    end else begin
        v3354_6_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_7_ce0_local = 1'b1;
    end else begin
        v3354_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_7_we0_local = 1'b1;
    end else begin
        v3354_7_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_8_ce0_local = 1'b1;
    end else begin
        v3354_8_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_8_we0_local = 1'b1;
    end else begin
        v3354_8_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_9_ce0_local = 1'b1;
    end else begin
        v3354_9_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_9_we0_local = 1'b1;
    end else begin
        v3354_9_we0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_ce0_local = 1'b1;
    end else begin
        v3354_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        v3354_we0_local = 1'b1;
    end else begin
        v3354_we0_local = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln4020_1_fu_1474_p2 = (ap_sig_allocacmp_indvar_flatten12381_load + 5'd1);
assign add_ln4020_fu_1252_p2 = (ap_sig_allocacmp_v3283382_load + 6'd16);
assign add_ln4021_1_fu_1460_p2 = (ap_sig_allocacmp_indvar_flatten383_load + 5'd1);
assign add_ln4021_fu_1286_p2 = (select_ln4020_fu_1258_p3 + 4'd2);
assign add_ln4024_fu_1712_p2 = (zext_ln4020_cast_cast_cast_cast_reg_1863 + zext_ln4022_fu_1709_p1);
assign add_ln4025_1_fu_1721_p2 = (sub_ln4029_fu_1586_p2 + zext_ln4025_4_fu_1717_p1);
assign add_ln4025_2_fu_1368_p2 = (zext_ln4025_fu_1352_p1 + zext_ln4025_1_fu_1364_p1);
assign add_ln4025_fu_1557_p2 = (add_ln4025_2_reg_1880 + zext_ln4025_2_fu_1554_p1);
assign add_ln4027_1_fu_1732_p2 = (sub_ln4031_fu_1659_p2 + zext_ln4025_4_fu_1717_p1);
assign add_ln4027_fu_1630_p2 = (add_ln4025_2_reg_1880 + zext_ln4027_fu_1627_p1);
assign add_ln4029_1_fu_1743_p2 = (sub_ln4029_1_fu_1621_p2 + zext_ln4025_4_fu_1717_p1);
assign add_ln4029_2_fu_1408_p2 = (zext_ln4029_fu_1392_p1 + zext_ln4029_1_fu_1404_p1);
assign add_ln4029_fu_1592_p2 = (add_ln4029_2_reg_1886 + zext_ln4025_2_fu_1554_p1);
assign add_ln4031_1_fu_1768_p2 = (sub_ln4022_fu_1694_p2 + zext_ln4025_4_fu_1717_p1);
assign add_ln4031_fu_1665_p2 = (add_ln4029_2_reg_1886 + zext_ln4027_fu_1627_p1);
assign add_ln4087_1_fu_1703_p2 = (sub_ln4087_fu_1548_p2 + zext_ln4087_2_fu_1700_p1);
assign add_ln4087_fu_1536_p2 = (zext_ln4087_fu_1529_p1 + zext_ln4087_1_fu_1533_p1);
assign and_ln4020_fu_1272_p2 = (xor_ln4020_fu_1266_p2 & ap_phi_mux_icmp_ln4022386_phi_fu_1143_p4);
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end
always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end
always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end
always @ (*) begin
    ap_condition_1273 = ((icmp_ln4020_reg_1917 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end
always @ (*) begin
    ap_condition_502 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
assign ap_ready = ap_ready_sig;
assign empty_290_fu_1292_p2 = (ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4 | and_ln4020_fu_1272_p2);
assign empty_291_fu_1332_p2 = (mul_i_fu_1160_p3 + zext_ln4020_fu_1314_p1);
assign empty_292_fu_1338_p2 = (zext_ln4020_1_fu_1328_p1 + trunc_ln_fu_1168_p3);
assign empty_293_fu_1432_p2 = (mul9_i_cast_cast_cast_fu_1184_p3 + zext_ln4021_fu_1414_p1);
assign empty_294_fu_1438_p2 = (zext_ln4021_1_fu_1428_p1 + p_udiv86_cast_cast_fu_1192_p3);
assign empty_fu_1200_p1 = v3345_0[0:0];
assign icmp_ln4020_fu_1492_p2 = ((ap_sig_allocacmp_indvar_flatten12381_load == 5'd29) ? 1'b1 : 1'b0);
assign icmp_ln4021_fu_1486_p2 = ((select_ln4021_1_fu_1466_p3 == 5'd15) ? 1'b1 : 1'b0);
assign icmp_ln4022_fu_1480_p2 = ((v3285_fu_1454_p2 == 2'd3) ? 1'b1 : 1'b0);
assign lshr_ln27_fu_1418_p4 = {{v3284_fu_1306_p3[3:1]}};
assign lshr_ln_fu_1318_p4 = {{v3283_fu_1278_p3[5:4]}};
assign mul9_i_cast_cast_cast_fu_1184_p3 = ((tmp_298_fu_1176_p3[0:0] == 1'b1) ? 5'd10 : 5'd0);
assign mul_i_fu_1160_p3 = {{tmp_fu_1150_p4}, {5'd0}};
assign p_udiv86_cast_cast_fu_1192_p3 = ((tmp_298_fu_1176_p3[0:0] == 1'b1) ? 4'd5 : 4'd0);
assign select_ln4020_fu_1258_p3 = ((ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_v3284384_load);
assign select_ln4021_1_fu_1466_p3 = ((ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4[0:0] == 1'b1) ? 5'd1 : add_ln4021_1_fu_1460_p2);
assign shl_ln4087_fu_1542_p2 = add_ln4087_fu_1536_p2 << 5'd2;
assign sub_ln4022_fu_1694_p2 = (tmp_312_fu_1682_p3 - zext_ln4031_fu_1690_p1);
assign sub_ln4029_1_fu_1621_p2 = (tmp_308_fu_1609_p3 - zext_ln4029_2_fu_1617_p1);
assign sub_ln4029_fu_1586_p2 = (tmp_306_fu_1574_p3 - zext_ln4025_3_fu_1582_p1);
assign sub_ln4031_fu_1659_p2 = (tmp_310_fu_1647_p3 - zext_ln4027_1_fu_1655_p1);
assign sub_ln4087_fu_1548_p2 = (shl_ln4087_fu_1542_p2 - add_ln4087_fu_1536_p2);
assign tmp_298_fu_1176_p3 = v3345_0[32'd1];
assign tmp_299_fu_1523_p3 = {{lshr_ln_reg_1874}, {lshr_ln_reg_1874}};
assign tmp_300_fu_1344_p3 = {{empty_292_fu_1338_p2}, {3'd0}};
assign tmp_301_fu_1356_p3 = {{empty_292_fu_1338_p2}, {1'd0}};
assign tmp_302_fu_1374_p4 = {{empty_291_fu_1332_p2[9:4]}};
assign tmp_303_fu_1384_p3 = {{tmp_302_fu_1374_p4}, {3'd0}};
assign tmp_304_fu_1396_p3 = {{tmp_302_fu_1374_p4}, {1'd0}};
assign tmp_305_fu_1566_p3 = {{add_ln4025_fu_1557_p2}, {1'd0}};
assign tmp_306_fu_1574_p3 = {{trunc_ln4025_fu_1562_p1}, {3'd0}};
assign tmp_307_fu_1601_p3 = {{add_ln4029_fu_1592_p2}, {1'd0}};
assign tmp_308_fu_1609_p3 = {{trunc_ln4029_fu_1597_p1}, {3'd0}};
assign tmp_309_fu_1639_p3 = {{add_ln4027_fu_1630_p2}, {1'd0}};
assign tmp_310_fu_1647_p3 = {{trunc_ln4027_fu_1635_p1}, {3'd0}};
assign tmp_311_fu_1674_p3 = {{add_ln4031_fu_1665_p2}, {1'd0}};
assign tmp_312_fu_1682_p3 = {{trunc_ln4031_fu_1670_p1}, {3'd0}};
assign tmp_fu_1150_p4 = {{v3345_0[6:2]}};
assign trunc_ln4025_fu_1562_p1 = add_ln4025_fu_1557_p2[8:0];
assign trunc_ln4027_fu_1635_p1 = add_ln4027_fu_1630_p2[8:0];
assign trunc_ln4029_fu_1597_p1 = add_ln4029_fu_1592_p2[8:0];
assign trunc_ln4031_fu_1670_p1 = add_ln4031_fu_1665_p2[8:0];
assign trunc_ln_fu_1168_p3 = {{tmp_fu_1150_p4}, {1'd0}};
assign v13740_0_0_address0 = zext_ln4025_5_fu_1727_p1;
assign v13740_0_0_ce0 = v13740_0_0_ce0_local;
assign v13740_0_1_address0 = zext_ln4027_2_fu_1738_p1;
assign v13740_0_1_ce0 = v13740_0_1_ce0_local;
assign v13740_10_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_10_0_ce0 = v13740_10_0_ce0_local;
assign v13740_10_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_10_1_ce0 = v13740_10_1_ce0_local;
assign v13740_11_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_11_0_ce0 = v13740_11_0_ce0_local;
assign v13740_11_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_11_1_ce0 = v13740_11_1_ce0_local;
assign v13740_12_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_12_0_ce0 = v13740_12_0_ce0_local;
assign v13740_12_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_12_1_ce0 = v13740_12_1_ce0_local;
assign v13740_13_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_13_0_ce0 = v13740_13_0_ce0_local;
assign v13740_13_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_13_1_ce0 = v13740_13_1_ce0_local;
assign v13740_14_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_14_0_ce0 = v13740_14_0_ce0_local;
assign v13740_14_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_14_1_ce0 = v13740_14_1_ce0_local;
assign v13740_15_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_15_0_ce0 = v13740_15_0_ce0_local;
assign v13740_15_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_15_1_ce0 = v13740_15_1_ce0_local;
assign v13740_1_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_1_0_ce0 = v13740_1_0_ce0_local;
assign v13740_1_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_1_1_ce0 = v13740_1_1_ce0_local;
assign v13740_2_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_2_0_ce0 = v13740_2_0_ce0_local;
assign v13740_2_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_2_1_ce0 = v13740_2_1_ce0_local;
assign v13740_3_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_3_0_ce0 = v13740_3_0_ce0_local;
assign v13740_3_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_3_1_ce0 = v13740_3_1_ce0_local;
assign v13740_4_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_4_0_ce0 = v13740_4_0_ce0_local;
assign v13740_4_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_4_1_ce0 = v13740_4_1_ce0_local;
assign v13740_5_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_5_0_ce0 = v13740_5_0_ce0_local;
assign v13740_5_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_5_1_ce0 = v13740_5_1_ce0_local;
assign v13740_6_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_6_0_ce0 = v13740_6_0_ce0_local;
assign v13740_6_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_6_1_ce0 = v13740_6_1_ce0_local;
assign v13740_7_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_7_0_ce0 = v13740_7_0_ce0_local;
assign v13740_7_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_7_1_ce0 = v13740_7_1_ce0_local;
assign v13740_8_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_8_0_ce0 = v13740_8_0_ce0_local;
assign v13740_8_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_8_1_ce0 = v13740_8_1_ce0_local;
assign v13740_9_0_address0 = zext_ln4029_3_fu_1749_p1;
assign v13740_9_0_ce0 = v13740_9_0_ce0_local;
assign v13740_9_1_address0 = zext_ln4031_1_fu_1774_p1;
assign v13740_9_1_ce0 = v13740_9_1_ce0_local;
assign v3283_fu_1278_p3 = ((ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4[0:0] == 1'b1) ? add_ln4020_fu_1252_p2 : ap_sig_allocacmp_v3283382_load);
assign v3284_fu_1306_p3 = ((and_ln4020_fu_1272_p2[0:0] == 1'b1) ? add_ln4021_fu_1286_p2 : select_ln4020_fu_1258_p3);
assign v3285_fu_1454_p2 = (v3285_mid2_fu_1298_p3 + 2'd1);
assign v3285_mid2_fu_1298_p3 = ((empty_290_fu_1292_p2[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_v3285385_load);
assign v3354_10_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_10_ce0 = v3354_10_ce0_local;
assign v3354_10_d0 = v13740_10_1_q0;
assign v3354_10_we0 = v3354_10_we0_local;
assign v3354_11_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_11_ce0 = v3354_11_ce0_local;
assign v3354_11_d0 = v13740_10_0_q0;
assign v3354_11_we0 = v3354_11_we0_local;
assign v3354_12_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_12_ce0 = v3354_12_ce0_local;
assign v3354_12_d0 = v13740_9_1_q0;
assign v3354_12_we0 = v3354_12_we0_local;
assign v3354_13_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_13_ce0 = v3354_13_ce0_local;
assign v3354_13_d0 = v13740_9_0_q0;
assign v3354_13_we0 = v3354_13_we0_local;
assign v3354_14_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_14_ce0 = v3354_14_ce0_local;
assign v3354_14_d0 = v13740_8_1_q0;
assign v3354_14_we0 = v3354_14_we0_local;
assign v3354_15_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_15_ce0 = v3354_15_ce0_local;
assign v3354_15_d0 = v13740_8_0_q0;
assign v3354_15_we0 = v3354_15_we0_local;
assign v3354_16_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_16_ce0 = v3354_16_ce0_local;
assign v3354_16_d0 = v13740_7_1_q0;
assign v3354_16_we0 = v3354_16_we0_local;
assign v3354_17_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_17_ce0 = v3354_17_ce0_local;
assign v3354_17_d0 = v13740_7_0_q0;
assign v3354_17_we0 = v3354_17_we0_local;
assign v3354_18_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_18_ce0 = v3354_18_ce0_local;
assign v3354_18_d0 = v13740_6_1_q0;
assign v3354_18_we0 = v3354_18_we0_local;
assign v3354_19_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_19_ce0 = v3354_19_ce0_local;
assign v3354_19_d0 = v13740_6_0_q0;
assign v3354_19_we0 = v3354_19_we0_local;
assign v3354_1_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_1_ce0 = v3354_1_ce0_local;
assign v3354_1_d0 = v13740_15_0_q0;
assign v3354_1_we0 = v3354_1_we0_local;
assign v3354_20_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_20_ce0 = v3354_20_ce0_local;
assign v3354_20_d0 = v13740_5_1_q0;
assign v3354_20_we0 = v3354_20_we0_local;
assign v3354_21_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_21_ce0 = v3354_21_ce0_local;
assign v3354_21_d0 = v13740_5_0_q0;
assign v3354_21_we0 = v3354_21_we0_local;
assign v3354_22_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_22_ce0 = v3354_22_ce0_local;
assign v3354_22_d0 = v13740_4_1_q0;
assign v3354_22_we0 = v3354_22_we0_local;
assign v3354_23_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_23_ce0 = v3354_23_ce0_local;
assign v3354_23_d0 = v13740_4_0_q0;
assign v3354_23_we0 = v3354_23_we0_local;
assign v3354_24_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_24_ce0 = v3354_24_ce0_local;
assign v3354_24_d0 = v13740_3_1_q0;
assign v3354_24_we0 = v3354_24_we0_local;
assign v3354_25_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_25_ce0 = v3354_25_ce0_local;
assign v3354_25_d0 = v13740_3_0_q0;
assign v3354_25_we0 = v3354_25_we0_local;
assign v3354_26_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_26_ce0 = v3354_26_ce0_local;
assign v3354_26_d0 = v13740_2_1_q0;
assign v3354_26_we0 = v3354_26_we0_local;
assign v3354_27_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_27_ce0 = v3354_27_ce0_local;
assign v3354_27_d0 = v13740_2_0_q0;
assign v3354_27_we0 = v3354_27_we0_local;
assign v3354_28_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_28_ce0 = v3354_28_ce0_local;
assign v3354_28_d0 = v13740_1_1_q0;
assign v3354_28_we0 = v3354_28_we0_local;
assign v3354_29_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_29_ce0 = v3354_29_ce0_local;
assign v3354_29_d0 = v13740_1_0_q0;
assign v3354_29_we0 = v3354_29_we0_local;
assign v3354_2_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_2_ce0 = v3354_2_ce0_local;
assign v3354_2_d0 = v13740_14_1_q0;
assign v3354_2_we0 = v3354_2_we0_local;
assign v3354_30_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_30_ce0 = v3354_30_ce0_local;
assign v3354_30_d0 = v13740_0_1_q0;
assign v3354_30_we0 = v3354_30_we0_local;
assign v3354_31_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_31_ce0 = v3354_31_ce0_local;
assign v3354_31_d0 = v13740_0_0_q0;
assign v3354_31_we0 = v3354_31_we0_local;
assign v3354_3_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_3_ce0 = v3354_3_ce0_local;
assign v3354_3_d0 = v13740_14_0_q0;
assign v3354_3_we0 = v3354_3_we0_local;
assign v3354_4_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_4_ce0 = v3354_4_ce0_local;
assign v3354_4_d0 = v13740_13_1_q0;
assign v3354_4_we0 = v3354_4_we0_local;
assign v3354_5_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_5_ce0 = v3354_5_ce0_local;
assign v3354_5_d0 = v13740_13_0_q0;
assign v3354_5_we0 = v3354_5_we0_local;
assign v3354_6_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_6_ce0 = v3354_6_ce0_local;
assign v3354_6_d0 = v13740_12_1_q0;
assign v3354_6_we0 = v3354_6_we0_local;
assign v3354_7_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_7_ce0 = v3354_7_ce0_local;
assign v3354_7_d0 = v13740_12_0_q0;
assign v3354_7_we0 = v3354_7_we0_local;
assign v3354_8_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_8_ce0 = v3354_8_ce0_local;
assign v3354_8_d0 = v13740_11_1_q0;
assign v3354_8_we0 = v3354_8_we0_local;
assign v3354_9_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_9_ce0 = v3354_9_ce0_local;
assign v3354_9_d0 = v13740_11_0_q0;
assign v3354_9_we0 = v3354_9_we0_local;
assign v3354_address0 = zext_ln4087_3_fu_1793_p1;
assign v3354_ce0 = v3354_ce0_local;
assign v3354_d0 = v13740_15_1_q0;
assign v3354_we0 = v3354_we0_local;
assign xor_ln4020_fu_1266_p2 = (ap_phi_mux_icmp_ln4021387_phi_fu_1133_p4 ^ 1'd1);
assign zext_ln4020_1_fu_1328_p1 = lshr_ln_fu_1318_p4;
assign zext_ln4020_cast_cast_cast_cast_fu_1204_p3 = ((empty_fu_1200_p1[0:0] == 1'b1) ? 3'd3 : 3'd0);
assign zext_ln4020_fu_1314_p1 = v3283_fu_1278_p3;
assign zext_ln4021_1_fu_1428_p1 = lshr_ln27_fu_1418_p4;
assign zext_ln4021_fu_1414_p1 = v3284_fu_1306_p3;
assign zext_ln4022_fu_1709_p1 = v3285_mid2_reg_1868;
assign zext_ln4025_1_fu_1364_p1 = tmp_301_fu_1356_p3;
assign zext_ln4025_2_fu_1554_p1 = empty_294_reg_1897;
assign zext_ln4025_3_fu_1582_p1 = tmp_305_fu_1566_p3;
assign zext_ln4025_4_fu_1717_p1 = add_ln4024_fu_1712_p2;
assign zext_ln4025_5_fu_1727_p1 = add_ln4025_1_fu_1721_p2;
assign zext_ln4025_fu_1352_p1 = tmp_300_fu_1344_p3;
assign zext_ln4027_1_fu_1655_p1 = tmp_309_fu_1639_p3;
assign zext_ln4027_2_fu_1738_p1 = add_ln4027_1_fu_1732_p2;
assign zext_ln4027_fu_1627_p1 = tmp_s_reg_1902;
assign zext_ln4029_1_fu_1404_p1 = tmp_304_fu_1396_p3;
assign zext_ln4029_2_fu_1617_p1 = tmp_307_fu_1601_p3;
assign zext_ln4029_3_fu_1749_p1 = add_ln4029_1_fu_1743_p2;
assign zext_ln4029_fu_1392_p1 = tmp_303_fu_1384_p3;
assign zext_ln4031_1_fu_1774_p1 = add_ln4031_1_fu_1768_p2;
assign zext_ln4031_fu_1690_p1 = tmp_311_fu_1674_p3;
assign zext_ln4087_1_fu_1533_p1 = lshr_ln27_reg_1892;
assign zext_ln4087_2_fu_1700_p1 = v3285_mid2_reg_1868;
assign zext_ln4087_3_fu_1793_p1 = add_ln4087_1_reg_1921;
assign zext_ln4087_fu_1529_p1 = tmp_299_fu_1523_p3;
always @ (posedge ap_clk) begin
    zext_ln4020_cast_cast_cast_cast_reg_1863[2] <= 1'b0;
    add_ln4025_2_reg_1880[0] <= 1'b0;
    add_ln4029_2_reg_1886[0] <= 1'b0;
end
endmodule 