// Seed: 3090172915
module module_0 ();
endmodule
module module_1 #(
    parameter id_16 = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17
);
  output wire id_17;
  inout wire _id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  wire id_18;
  wire ['d0 : -1] id_19;
  module_0 modCall_1 ();
  assign id_3[id_16] = -1;
endmodule
