{
  "design": {
    "design_info": {
      "boundary_crc": "0xE1B68624F5A6ABAC",
      "device": "xc7a200tsbg484-1",
      "gen_directory": "../../../../riscv_pipeline.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "CPUTop_0": ""
    },
    "ports": {
      "sysclk": {
        "direction": "I"
      },
      "cpu_resetn": {
        "direction": "I"
      },
      "uart_rx_out": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "631.442"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "346.848"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "32.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "128.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "CPUTop_0": {
        "vlnv": "xilinx.com:module_ref:CPUTop:1.0",
        "xci_name": "design_1_CPUTop_0_0",
        "xci_path": "ip/design_1_CPUTop_0_0/design_1_CPUTop_0_0.xci",
        "inst_hier_path": "CPUTop_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CPUTop",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sysclk": {
            "direction": "I"
          },
          "nrst": {
            "direction": "I"
          },
          "uart_tx": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "CPUTop_0/sysclk"
        ]
      },
      "sysclk_1": {
        "ports": [
          "sysclk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "nrst_1": {
        "ports": [
          "cpu_resetn",
          "CPUTop_0/nrst"
        ]
      },
      "CPUTop_0_uart_tx": {
        "ports": [
          "CPUTop_0/uart_tx",
          "uart_rx_out"
        ]
      }
    }
  }
}