INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aidan/Portfolio/FPGA Designs/trigger_test/trigger_test.srcs/sources_1/new/record_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'record_control'
