{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1699675066538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1699675066538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 11:57:46 2023 " "Processing started: Sat Nov 11 11:57:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1699675066538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1699675066538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RF8_16bits -c RF8_16bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off RF8_16bits -c RF8_16bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1699675066538 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1699675066648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/mux8to1_16bits/mux8to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/mux8to1_16bits/mux8to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8to1_16bits " "Found entity 1: Mux8to1_16bits" {  } { { "../Mux8to1_16bits/Mux8to1_16bits.v" "" { Text "X:/altera/13.1/quartus/Mux8to1_16bits/Mux8to1_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699675066665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699675066665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/dff_16bits/dff_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/dff_16bits/dff_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_16bits " "Found entity 1: DFF_16bits" {  } { { "../DFF_16bits/DFF_16bits.v" "" { Text "X:/altera/13.1/quartus/DFF_16bits/DFF_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699675066669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699675066669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/quartus/decoder3to8/decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/quartus/decoder3to8/decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "../Decoder3to8/Decoder3to8.v" "" { Text "X:/altera/13.1/quartus/Decoder3to8/Decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699675066670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699675066670 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs Rs RF8_16bits.v(5) " "Verilog HDL Declaration information at RF8_16bits.v(5): object \"rs\" differs only in case from object \"Rs\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rt Rt RF8_16bits.v(5) " "Verilog HDL Declaration information at RF8_16bits.v(5): object \"rt\" differs only in case from object \"Rt\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0 R0 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r0\" differs only in case from object \"R0\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r6 R6 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r6\" differs only in case from object \"R6\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r7 R7 RF8_16bits.v(7) " "Verilog HDL Declaration information at RF8_16bits.v(7): object \"r7\" differs only in case from object \"R7\" in the same scope" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf8_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file rf8_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF8_16bits " "Found entity 1: RF8_16bits" {  } { { "RF8_16bits.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699675066671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699675066671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf8_16bits_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rf8_16bits_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF8_16bits_tb " "Found entity 1: RF8_16bits_tb" {  } { { "RF8_16bits_tb.v" "" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1699675066672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1699675066672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RF8_16bits " "Elaborating entity \"RF8_16bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1699675066682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8to1_16bits Mux8to1_16bits:Rs " "Elaborating entity \"Mux8to1_16bits\" for hierarchy \"Mux8to1_16bits:Rs\"" {  } { { "RF8_16bits.v" "Rs" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699675066683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:D0 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:D0\"" {  } { { "RF8_16bits.v" "D0" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699675066684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16bits DFF_16bits:R0 " "Elaborating entity \"DFF_16bits\" for hierarchy \"DFF_16bits:R0\"" {  } { { "RF8_16bits.v" "R0" { Text "X:/altera/13.1/quartus/RF8_16bits/RF8_16bits.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1699675066685 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1699675066956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/altera/13.1/quartus/RF8_16bits/output_files/RF8_16bits.map.smsg " "Generated suppressed messages file X:/altera/13.1/quartus/RF8_16bits/output_files/RF8_16bits.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1699675067108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1699675067158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1699675067158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1699675067184 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1699675067184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1699675067184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1699675067184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1699675067190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 11:57:47 2023 " "Processing ended: Sat Nov 11 11:57:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1699675067190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1699675067190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1699675067190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1699675067190 ""}
