
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DAYALAN1

Implementation : impl1

# Written on Mon May  2 07:49:25 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\counter.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start     Requested     Requested     Clock        Clock                Clock
Level     Clock     Frequency     Period        Type         Group                Load 
---------------------------------------------------------------------------------------
0 -       ipClk     50.0 MHz      20.000        declared     default_clkgroup     61   
=======================================================================================


Clock Load Summary
******************

          Clock     Source          Clock Pin         Non-clock Pin     Non-clock Pin
Clock     Load      Pin             Seq Example       Seq Example       Comb Example 
-------------------------------------------------------------------------------------
ipClk     61        ipClk(port)     UART_TxSend.C     -                 -            
=====================================================================================
