DECL|ACLK_CTL|member|__OM uint32_t ACLK_CTL; /*!< 0x0000003C MPCON clock */
DECL|ANA_CTL0|member|__IOM uint32_t ANA_CTL0; /*!< 0x00000018 Analog control 0 */
DECL|ANA_CTL1|member|__IOM uint32_t ANA_CTL1; /*!< 0x0000001C Analog control 1 */
DECL|BIST_ADDR_START|member|__IOM uint32_t BIST_ADDR_START; /*!< 0x00000208 BIST address start register */
DECL|BIST_ADDR_STOP|member|__IOM uint32_t BIST_ADDR_STOP; /*!< 0x00000294 BIST address stop register */
DECL|BIST_CMD|member|__IOM uint32_t BIST_CMD; /*!< 0x00000204 BIST command */
DECL|BIST_CTL|member|__IOM uint32_t BIST_CTL; /*!< 0x00000200 BIST control */
DECL|BIST_DATA|member|__IOM uint32_t BIST_DATA[8]; /*!< 0x0000020C BIST data register(s) */
DECL|BIST_MAIN_ADDR|member|__IM uint32_t BIST_MAIN_ADDR; /*!< 0x00000274 BIST (main) address register */
DECL|BIST_MAIN_DATA_ACT|member|__IM uint32_t BIST_MAIN_DATA_ACT[8]; /*!< 0x0000022C BIST (main) data actual register(s) */
DECL|BIST_MAIN_DATA_ECC_ACT|member|__IM uint32_t BIST_MAIN_DATA_ECC_ACT; /*!< 0x0000026C BIST (main) ECC data actual register */
DECL|BIST_MAIN_DATA_ECC_EXP|member|__IM uint32_t BIST_MAIN_DATA_ECC_EXP; /*!< 0x00000270 BIST (main) ECC data expected register */
DECL|BIST_MAIN_DATA_EXP|member|__IM uint32_t BIST_MAIN_DATA_EXP[8]; /*!< 0x0000024C BIST (main) data expected register(s) */
DECL|BIST_MAIN_STATUS|member|__IOM uint32_t BIST_MAIN_STATUS; /*!< 0x00000278 BIST (main) status register */
DECL|BIST_WORK_ADDR|member|__IM uint32_t BIST_WORK_ADDR; /*!< 0x0000028C BIST (work) address register */
DECL|BIST_WORK_DATA_ACT|member|__IM uint32_t BIST_WORK_DATA_ACT; /*!< 0x0000027C BIST (work) data actual register */
DECL|BIST_WORK_DATA_ECC_ACT|member|__IM uint32_t BIST_WORK_DATA_ECC_ACT; /*!< 0x00000284 BIST (work) ECC data actual register */
DECL|BIST_WORK_DATA_ECC_EXP|member|__IM uint32_t BIST_WORK_DATA_ECC_EXP; /*!< 0x00000288 BIST (work) ECC data expected register */
DECL|BIST_WORK_DATA_EXP|member|__IM uint32_t BIST_WORK_DATA_EXP; /*!< 0x00000280 BIST (work) data expected register */
DECL|BIST_WORK_STATUS|member|__IOM uint32_t BIST_WORK_STATUS; /*!< 0x00000290 BIST (work) status register */
DECL|BOOKMARK|member|__IOM uint32_t BOOKMARK; /*!< 0x0000000C Bookmark register - keeps the current FW HV seq */
DECL|CAL_CTL0|member|__IOM uint32_t CAL_CTL0; /*!< 0x00000050 Cal control BG LO trim bits */
DECL|CAL_CTL1|member|__IOM uint32_t CAL_CTL1; /*!< 0x00000054 Cal control BG HI trim bits */
DECL|CAL_CTL2|member|__IOM uint32_t CAL_CTL2; /*!< 0x00000058 Cal control BG LO&HI trim bits */
DECL|CAL_CTL3|member|__IOM uint32_t CAL_CTL3; /*!< 0x0000005C Cal control osc trim bits, idac, sdac, itim */
DECL|CAL_CTL4|member|__IOM uint32_t CAL_CTL4; /*!< 0x00000060 Cal Control Vlim, SA, fdiv, reg_act */
DECL|CAL_CTL5|member|__IOM uint32_t CAL_CTL5; /*!< 0x00000064 Cal control */
DECL|CAL_CTL6|member|__IOM uint32_t CAL_CTL6; /*!< 0x00000068 SA trim LP/ULP */
DECL|CAL_CTL7|member|__IOM uint32_t CAL_CTL7; /*!< 0x0000006C Cal control */
DECL|CM0_CA_CTL0|member|__IOM uint32_t CM0_CA_CTL0; /*!< 0x00000400 CM0+ cache control */
DECL|CM0_CA_CTL1|member|__IOM uint32_t CM0_CA_CTL1; /*!< 0x00000404 CM0+ cache control */
DECL|CM0_CA_CTL2|member|__IOM uint32_t CM0_CA_CTL2; /*!< 0x00000408 CM0+ cache control */
DECL|CM0_CA_STATUS0|member|__IM uint32_t CM0_CA_STATUS0; /*!< 0x00000440 CM0+ cache status 0 */
DECL|CM0_CA_STATUS1|member|__IM uint32_t CM0_CA_STATUS1; /*!< 0x00000444 CM0+ cache status 1 */
DECL|CM0_CA_STATUS2|member|__IM uint32_t CM0_CA_STATUS2; /*!< 0x00000448 CM0+ cache status 2 */
DECL|CM0_STATUS|member|__IOM uint32_t CM0_STATUS; /*!< 0x00000460 CM0+ interface status */
DECL|CM4_CA_CTL0|member|__IOM uint32_t CM4_CA_CTL0; /*!< 0x00000480 CM4 cache control */
DECL|CM4_CA_CTL1|member|__IOM uint32_t CM4_CA_CTL1; /*!< 0x00000484 CM4 cache control */
DECL|CM4_CA_CTL2|member|__IOM uint32_t CM4_CA_CTL2; /*!< 0x00000488 CM4 cache control */
DECL|CM4_CA_STATUS0|member|__IM uint32_t CM4_CA_STATUS0; /*!< 0x000004C0 CM4 cache status 0 */
DECL|CM4_CA_STATUS1|member|__IM uint32_t CM4_CA_STATUS1; /*!< 0x000004C4 CM4 cache status 1 */
DECL|CM4_CA_STATUS2|member|__IM uint32_t CM4_CA_STATUS2; /*!< 0x000004C8 CM4 cache status 2 */
DECL|CM4_STATUS|member|__IOM uint32_t CM4_STATUS; /*!< 0x000004E0 CM4 interface status */
DECL|CRYPTO_BUFF_CTL|member|__IOM uint32_t CRYPTO_BUFF_CTL; /*!< 0x00000500 Cryptography buffer control */
DECL|DMAC_BUFF_CTL|member|__IOM uint32_t DMAC_BUFF_CTL; /*!< 0x00000680 DMA controller buffer control */
DECL|DW0_BUFF_CTL|member|__IOM uint32_t DW0_BUFF_CTL; /*!< 0x00000580 Datawire 0 buffer control */
DECL|DW1_BUFF_CTL|member|__IOM uint32_t DW1_BUFF_CTL; /*!< 0x00000600 Datawire 1 buffer control */
DECL|ECC_CTL|member|__IOM uint32_t ECC_CTL; /*!< 0x000002A0 ECC control */
DECL|EXT_MS0_BUFF_CTL|member|__IOM uint32_t EXT_MS0_BUFF_CTL; /*!< 0x00000700 External master 0 buffer control */
DECL|EXT_MS1_BUFF_CTL|member|__IOM uint32_t EXT_MS1_BUFF_CTL; /*!< 0x00000780 External master 1 buffer control */
DECL|FLASHC_FM_CTL_V2_ACLK_CTL_ACLK_GEN_Msk|macro|FLASHC_FM_CTL_V2_ACLK_CTL_ACLK_GEN_Msk
DECL|FLASHC_FM_CTL_V2_ACLK_CTL_ACLK_GEN_Pos|macro|FLASHC_FM_CTL_V2_ACLK_CTL_ACLK_GEN_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_CSLDAC_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_CSLDAC_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_CSLDAC_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_CSLDAC_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_FLIP_AMUXBUS_AB_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_FLIP_AMUXBUS_AB_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_FLIP_AMUXBUS_AB_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_FLIP_AMUXBUS_AB_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_MDAC_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_MDAC_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_MDAC_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_MDAC_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_NDAC_MIN_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_NDAC_MIN_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_NDAC_MIN_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_NDAC_MIN_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_PDAC_MIN_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_PDAC_MIN_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_PDAC_MIN_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_PDAC_MIN_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEOFF_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEOFF_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEOFF_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEOFF_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEON_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEON_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEON_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_PEON_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ01_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ01_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ01_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ01_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ12_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ12_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ12_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ12_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ23_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ23_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ23_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ23_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ30_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ30_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ30_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL0_SCALE_SEQ30_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_MAX_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_MAX_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_MAX_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_MAX_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_STEP_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_STEP_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_STEP_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NDAC_STEP_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_STEP_TIME_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_STEP_TIME_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_STEP_TIME_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_STEP_TIME_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_ZERO_TIME_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_ZERO_TIME_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_ZERO_TIME_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL1_NPDAC_ZERO_TIME_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_MAX_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_MAX_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_MAX_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_MAX_Pos
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_STEP_Msk|macro|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_STEP_Msk
DECL|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_STEP_Pos|macro|FLASHC_FM_CTL_V2_ANA_CTL1_PDAC_STEP_Pos
DECL|FLASHC_FM_CTL_V2_BOOKMARK_BOOKMARK_Msk|macro|FLASHC_FM_CTL_V2_BOOKMARK_BOOKMARK_Msk
DECL|FLASHC_FM_CTL_V2_BOOKMARK_BOOKMARK_Pos|macro|FLASHC_FM_CTL_V2_BOOKMARK_BOOKMARK_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_CDAC_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL0_CDAC_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_CDAC_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL0_CDAC_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_ICREF_TC_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL0_ICREF_TC_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_ICREF_TC_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL0_ICREF_TC_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_IPREF_TRIMA_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL0_IPREF_TRIMA_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_IPREF_TRIMA_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL0_IPREF_TRIMA_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TC_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TC_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TC_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TC_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL0_VBG_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_VCT_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL0_VCT_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL0_VCT_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL0_VCT_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_CDAC_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL1_CDAC_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_CDAC_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL1_CDAC_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_ICREF_TC_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL1_ICREF_TC_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_ICREF_TC_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL1_ICREF_TC_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_IPREF_TRIMA_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL1_IPREF_TRIMA_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_IPREF_TRIMA_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL1_IPREF_TRIMA_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TC_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TC_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TC_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TC_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL1_VBG_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_VCT_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL1_VCT_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL1_VCT_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL1_VCT_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL2_ICREF_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_HI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_HI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_HI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_HI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_LO_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_LO_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_LO_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL2_IPREF_TRIM_LO_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_BGHI_EN_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_BGHI_EN_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_BGHI_EN_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_BGHI_EN_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_BGLO_EN_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_BGLO_EN_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_BGLO_EN_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_BGLO_EN_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_CL_ISO_DIS_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_CL_ISO_DIS_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_CL_ISO_DIS_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_CL_ISO_DIS_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_FDIV_TRIM_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_FDIV_TRIM_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_FDIV_TRIM_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_FDIV_TRIM_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_IPREF_TC_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_IPREF_TC_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_IPREF_TC_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_IPREF_TC_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_IREF_SEL_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_IREF_SEL_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_IREF_SEL_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_IREF_SEL_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_LP_ULP_SW_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_LP_ULP_SW_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_LP_ULP_SW_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_LP_ULP_SW_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_RANGE_TRIM_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_RANGE_TRIM_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_RANGE_TRIM_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_RANGE_TRIM_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_TRIM_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_TRIM_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_TRIM_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_OSC_TRIM_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_REG_ACT_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_REG_ACT_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_REG_ACT_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_REG_ACT_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_R_GRANT_EN_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_R_GRANT_EN_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_R_GRANT_EN_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_R_GRANT_EN_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_TURBO_PULSEW_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_TURBO_PULSEW_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_TURBO_PULSEW_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_TURBO_PULSEW_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_VDDHI_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_VDDHI_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_VDDHI_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_VDDHI_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_VPROT_ACT_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_VPROT_ACT_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_VPROT_ACT_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_VPROT_ACT_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_VREF_SEL_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL3_VREF_SEL_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL3_VREF_SEL_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL3_VREF_SEL_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_AUTO_HVPULSE_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_AUTO_HVPULSE_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_AUTO_HVPULSE_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_AUTO_HVPULSE_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_FM_READY_DEL_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_FM_READY_DEL_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_FM_READY_DEL_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_FM_READY_DEL_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_IDAC_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_IDAC_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_IDAC_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_IDAC_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_ITIM_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_ITIM_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_ITIM_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_ITIM_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_READY_RESTART_N_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_READY_RESTART_N_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_READY_RESTART_N_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_READY_RESTART_N_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_SDAC_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_SDAC_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_SDAC_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_SDAC_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE41_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE41_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE41_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE41_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE451_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE451_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE451_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_SPARE451_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_UGB_EN_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_UGB_EN_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_UGB_EN_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_UGB_EN_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_VLIM_TRIM_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL4_VLIM_TRIM_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL4_VLIM_TRIM_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL4_VLIM_TRIM_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_AMUX_SEL_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_AMUX_SEL_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_AMUX_SEL_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_AMUX_SEL_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_FM_READY_DEL_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_FM_READY_DEL_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_FM_READY_DEL_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_FM_READY_DEL_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_IDAC_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_IDAC_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_IDAC_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_IDAC_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_ITIM_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_ITIM_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_ITIM_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_ITIM_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_SDAC_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_SDAC_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_SDAC_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_SDAC_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE451_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE451_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE451_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE451_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE52_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE52_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE52_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_SPARE52_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_VLIM_TRIM_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL5_VLIM_TRIM_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL5_VLIM_TRIM_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL5_VLIM_TRIM_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T1_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T4_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T5_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T6_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL6_SA_CTL_TRIM_T8_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_CLK_SEL_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_CLK_SEL_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_CLK_SEL_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_CLK_SEL_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_EN_ALL_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_EN_ALL_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_EN_ALL_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_ERSX8_EN_ALL_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_FM_ACTIVE_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_FM_ACTIVE_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_FM_ACTIVE_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_FM_ACTIVE_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_FM_READY_DIS_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_FM_READY_DIS_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_FM_READY_DIS_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_FM_READY_DIS_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_NPDAC_HWCTL_DIS_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_NPDAC_HWCTL_DIS_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_NPDAC_HWCTL_DIS_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_NPDAC_HWCTL_DIS_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_LP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_LP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_LP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_LP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_ULP_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_ULP_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_ULP_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_SPARE7_ULP_HV_Pos
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_TURBO_EXT_HV_Msk|macro|FLASHC_FM_CTL_V2_CAL_CTL7_TURBO_EXT_HV_Msk
DECL|FLASHC_FM_CTL_V2_CAL_CTL7_TURBO_EXT_HV_Pos|macro|FLASHC_FM_CTL_V2_CAL_CTL7_TURBO_EXT_HV_Pos
DECL|FLASHC_FM_CTL_V2_FM_ADDR_AXA_Msk|macro|FLASHC_FM_CTL_V2_FM_ADDR_AXA_Msk
DECL|FLASHC_FM_CTL_V2_FM_ADDR_AXA_Pos|macro|FLASHC_FM_CTL_V2_FM_ADDR_AXA_Pos
DECL|FLASHC_FM_CTL_V2_FM_ADDR_BA_Msk|macro|FLASHC_FM_CTL_V2_FM_ADDR_BA_Msk
DECL|FLASHC_FM_CTL_V2_FM_ADDR_BA_Pos|macro|FLASHC_FM_CTL_V2_FM_ADDR_BA_Pos
DECL|FLASHC_FM_CTL_V2_FM_ADDR_RA_Msk|macro|FLASHC_FM_CTL_V2_FM_ADDR_RA_Msk
DECL|FLASHC_FM_CTL_V2_FM_ADDR_RA_Pos|macro|FLASHC_FM_CTL_V2_FM_ADDR_RA_Pos
DECL|FLASHC_FM_CTL_V2_FM_CTL_DAA_MUX_SEL_Msk|macro|FLASHC_FM_CTL_V2_FM_CTL_DAA_MUX_SEL_Msk
DECL|FLASHC_FM_CTL_V2_FM_CTL_DAA_MUX_SEL_Pos|macro|FLASHC_FM_CTL_V2_FM_CTL_DAA_MUX_SEL_Pos
DECL|FLASHC_FM_CTL_V2_FM_CTL_FM_MODE_Msk|macro|FLASHC_FM_CTL_V2_FM_CTL_FM_MODE_Msk
DECL|FLASHC_FM_CTL_V2_FM_CTL_FM_MODE_Pos|macro|FLASHC_FM_CTL_V2_FM_CTL_FM_MODE_Pos
DECL|FLASHC_FM_CTL_V2_FM_CTL_FM_SEQ_Msk|macro|FLASHC_FM_CTL_V2_FM_CTL_FM_SEQ_Msk
DECL|FLASHC_FM_CTL_V2_FM_CTL_FM_SEQ_Pos|macro|FLASHC_FM_CTL_V2_FM_CTL_FM_SEQ_Pos
DECL|FLASHC_FM_CTL_V2_FM_CTL_IF_SEL_Msk|macro|FLASHC_FM_CTL_V2_FM_CTL_IF_SEL_Msk
DECL|FLASHC_FM_CTL_V2_FM_CTL_IF_SEL_Pos|macro|FLASHC_FM_CTL_V2_FM_CTL_IF_SEL_Pos
DECL|FLASHC_FM_CTL_V2_FM_CTL_WR_EN_Msk|macro|FLASHC_FM_CTL_V2_FM_CTL_WR_EN_Msk
DECL|FLASHC_FM_CTL_V2_FM_CTL_WR_EN_Pos|macro|FLASHC_FM_CTL_V2_FM_CTL_WR_EN_Pos
DECL|FLASHC_FM_CTL_V2_FM_MEM_DATA_DATA32_Msk|macro|FLASHC_FM_CTL_V2_FM_MEM_DATA_DATA32_Msk
DECL|FLASHC_FM_CTL_V2_FM_MEM_DATA_DATA32_Pos|macro|FLASHC_FM_CTL_V2_FM_MEM_DATA_DATA32_Pos
DECL|FLASHC_FM_CTL_V2_FM_PL_DATA_DATA32_Msk|macro|FLASHC_FM_CTL_V2_FM_PL_DATA_DATA32_Msk
DECL|FLASHC_FM_CTL_V2_FM_PL_DATA_DATA32_Pos|macro|FLASHC_FM_CTL_V2_FM_PL_DATA_DATA32_Pos
DECL|FLASHC_FM_CTL_V2_FM_PL_WRDATA_ALL_DATA32_Msk|macro|FLASHC_FM_CTL_V2_FM_PL_WRDATA_ALL_DATA32_Msk
DECL|FLASHC_FM_CTL_V2_FM_PL_WRDATA_ALL_DATA32_Pos|macro|FLASHC_FM_CTL_V2_FM_PL_WRDATA_ALL_DATA32_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_BANK_COUNT_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_BANK_COUNT_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_BANK_COUNT_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_BANK_COUNT_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_PAGE_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_PAGE_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_PAGE_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_PAGE_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_ROW_COUNT_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_ROW_COUNT_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_ROW_COUNT_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_ROW_COUNT_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_BANK_COUNT_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_BANK_COUNT_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_BANK_COUNT_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_BANK_COUNT_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_PAGE_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_ROW_COUNT_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_ROW_COUNT_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_ROW_COUNT_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_ROW_COUNT_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_SUPERVISORY_WORD_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_V2_GEOMETRY_WORD_SIZE_LOG2_Msk|macro|FLASHC_FM_CTL_V2_GEOMETRY_WORD_SIZE_LOG2_Msk
DECL|FLASHC_FM_CTL_V2_GEOMETRY_WORD_SIZE_LOG2_Pos|macro|FLASHC_FM_CTL_V2_GEOMETRY_WORD_SIZE_LOG2_Pos
DECL|FLASHC_FM_CTL_V2_INTR_MASKED_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_V2_INTR_MASKED_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_V2_INTR_MASKED_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_V2_INTR_MASKED_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_V2_INTR_MASK_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_V2_INTR_MASK_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_V2_INTR_MASK_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_V2_INTR_MASK_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_V2_INTR_SET_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_V2_INTR_SET_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_V2_INTR_SET_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_V2_INTR_SET_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_V2_INTR_TIMER_EXPIRED_Msk|macro|FLASHC_FM_CTL_V2_INTR_TIMER_EXPIRED_Msk
DECL|FLASHC_FM_CTL_V2_INTR_TIMER_EXPIRED_Pos|macro|FLASHC_FM_CTL_V2_INTR_TIMER_EXPIRED_Pos
DECL|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ1_Msk|macro|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ1_Msk
DECL|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ1_Pos|macro|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ1_Pos
DECL|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ2_PRE_Msk|macro|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ2_PRE_Msk
DECL|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ2_PRE_Pos|macro|FLASHC_FM_CTL_V2_PW_SEQ12_PW_SEQ2_PRE_Pos
DECL|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ2_POST_Msk|macro|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ2_POST_Msk
DECL|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ2_POST_Pos|macro|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ2_POST_Pos
DECL|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ3_Msk|macro|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ3_Msk
DECL|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ3_Pos|macro|FLASHC_FM_CTL_V2_PW_SEQ23_PW_SEQ3_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_0_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_0_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_0_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_0_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_1_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_1_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_1_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_ADDR_1_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_0_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_0_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_0_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_0_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_1_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_1_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_1_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL01_RED_EN_1_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_2_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_2_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_2_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_2_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_3_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_3_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_3_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_ADDR_3_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_2_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_2_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_2_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_2_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_3_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_3_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_3_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL23_RED_EN_3_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_4_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_4_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_4_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_4_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_5_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_5_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_5_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_ADDR_5_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_4_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_4_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_4_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_4_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_5_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_5_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_5_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL45_RED_EN_5_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_6_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_6_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_6_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_6_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_7_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_7_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_7_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_ADDR_7_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_6_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_6_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_6_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_6_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_7_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_7_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_7_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL67_RED_EN_7_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM0_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM0_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM0_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM0_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM1_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM1_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM1_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_ADDR_SM1_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM0_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM0_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM0_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM0_Pos
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM1_Msk|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM1_Msk
DECL|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM1_Pos|macro|FLASHC_FM_CTL_V2_RED_CTL_SM01_RED_EN_SM1_Pos
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_HV_PARAMS_LOADED_Msk|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_HV_PARAMS_LOADED_Msk
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_HV_PARAMS_LOADED_Pos|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_HV_PARAMS_LOADED_Pos
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_CLK_Msk|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_CLK_Msk
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_CLK_Pos|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_CLK_Pos
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ12_Msk|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ12_Msk
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ12_Pos|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ12_Pos
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ23_Msk|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ23_Msk
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ23_Pos|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ23_Pos
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ30_Msk|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ30_Msk
DECL|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ30_Pos|macro|FLASHC_FM_CTL_V2_RGRANT_DELAY_RGRANT_DELAY_SEQ30_Pos
DECL|FLASHC_FM_CTL_V2_SECTION_SIZE|macro|FLASHC_FM_CTL_V2_SECTION_SIZE
DECL|FLASHC_FM_CTL_V2_STATUS_CBUS_RA_MATCH_Msk|macro|FLASHC_FM_CTL_V2_STATUS_CBUS_RA_MATCH_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_CBUS_RA_MATCH_Pos|macro|FLASHC_FM_CTL_V2_STATUS_CBUS_RA_MATCH_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_CBUS_RED_ROW_EN_Msk|macro|FLASHC_FM_CTL_V2_STATUS_CBUS_RED_ROW_EN_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_CBUS_RED_ROW_EN_Pos|macro|FLASHC_FM_CTL_V2_STATUS_CBUS_RED_ROW_EN_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_FM_BUSY_Msk|macro|FLASHC_FM_CTL_V2_STATUS_FM_BUSY_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_FM_BUSY_Pos|macro|FLASHC_FM_CTL_V2_STATUS_FM_BUSY_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_FM_READY_Msk|macro|FLASHC_FM_CTL_V2_STATUS_FM_READY_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_FM_READY_Pos|macro|FLASHC_FM_CTL_V2_STATUS_FM_READY_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_HVOP_BULK_ALL_Msk|macro|FLASHC_FM_CTL_V2_STATUS_HVOP_BULK_ALL_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_HVOP_BULK_ALL_Pos|macro|FLASHC_FM_CTL_V2_STATUS_HVOP_BULK_ALL_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_HVOP_SECTOR_Msk|macro|FLASHC_FM_CTL_V2_STATUS_HVOP_SECTOR_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_HVOP_SECTOR_Pos|macro|FLASHC_FM_CTL_V2_STATUS_HVOP_SECTOR_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_HVOP_SUB_SECTOR_N_Msk|macro|FLASHC_FM_CTL_V2_STATUS_HVOP_SUB_SECTOR_N_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_HVOP_SUB_SECTOR_N_Pos|macro|FLASHC_FM_CTL_V2_STATUS_HVOP_SUB_SECTOR_N_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_HV_REGS_ISOLATED_Msk|macro|FLASHC_FM_CTL_V2_STATUS_HV_REGS_ISOLATED_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_HV_REGS_ISOLATED_Pos|macro|FLASHC_FM_CTL_V2_STATUS_HV_REGS_ISOLATED_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_IF_SEL_MON_Msk|macro|FLASHC_FM_CTL_V2_STATUS_IF_SEL_MON_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_IF_SEL_MON_Pos|macro|FLASHC_FM_CTL_V2_STATUS_IF_SEL_MON_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_ILLEGAL_HVOP_Msk|macro|FLASHC_FM_CTL_V2_STATUS_ILLEGAL_HVOP_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_ILLEGAL_HVOP_Pos|macro|FLASHC_FM_CTL_V2_STATUS_ILLEGAL_HVOP_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_MAX_DOUT_WIDTH_Msk|macro|FLASHC_FM_CTL_V2_STATUS_MAX_DOUT_WIDTH_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_MAX_DOUT_WIDTH_Pos|macro|FLASHC_FM_CTL_V2_STATUS_MAX_DOUT_WIDTH_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_NEG_PUMP_VHI_Msk|macro|FLASHC_FM_CTL_V2_STATUS_NEG_PUMP_VHI_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_NEG_PUMP_VHI_Pos|macro|FLASHC_FM_CTL_V2_STATUS_NEG_PUMP_VHI_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_POS_PUMP_VLO_Msk|macro|FLASHC_FM_CTL_V2_STATUS_POS_PUMP_VLO_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_POS_PUMP_VLO_Pos|macro|FLASHC_FM_CTL_V2_STATUS_POS_PUMP_VLO_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_PUMP_NDAC_Msk|macro|FLASHC_FM_CTL_V2_STATUS_PUMP_NDAC_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_PUMP_NDAC_Pos|macro|FLASHC_FM_CTL_V2_STATUS_PUMP_NDAC_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_PUMP_PDAC_Msk|macro|FLASHC_FM_CTL_V2_STATUS_PUMP_PDAC_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_PUMP_PDAC_Pos|macro|FLASHC_FM_CTL_V2_STATUS_PUMP_PDAC_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_RESET_MM_Msk|macro|FLASHC_FM_CTL_V2_STATUS_RESET_MM_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_RESET_MM_Pos|macro|FLASHC_FM_CTL_V2_STATUS_RESET_MM_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_ROW_EVEN_Msk|macro|FLASHC_FM_CTL_V2_STATUS_ROW_EVEN_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_ROW_EVEN_Pos|macro|FLASHC_FM_CTL_V2_STATUS_ROW_EVEN_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_ROW_ODD_Msk|macro|FLASHC_FM_CTL_V2_STATUS_ROW_ODD_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_ROW_ODD_Pos|macro|FLASHC_FM_CTL_V2_STATUS_ROW_ODD_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_RQ_ERROR_Msk|macro|FLASHC_FM_CTL_V2_STATUS_RQ_ERROR_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_RQ_ERROR_Pos|macro|FLASHC_FM_CTL_V2_STATUS_RQ_ERROR_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_RWW_Msk|macro|FLASHC_FM_CTL_V2_STATUS_RWW_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_RWW_Pos|macro|FLASHC_FM_CTL_V2_STATUS_RWW_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_R_GRANT_DELAY_STATUS_Msk|macro|FLASHC_FM_CTL_V2_STATUS_R_GRANT_DELAY_STATUS_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_R_GRANT_DELAY_STATUS_Pos|macro|FLASHC_FM_CTL_V2_STATUS_R_GRANT_DELAY_STATUS_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_SECTOR0_SR_Msk|macro|FLASHC_FM_CTL_V2_STATUS_SECTOR0_SR_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_SECTOR0_SR_Pos|macro|FLASHC_FM_CTL_V2_STATUS_SECTOR0_SR_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_TIMER_ENABLED_Msk|macro|FLASHC_FM_CTL_V2_STATUS_TIMER_ENABLED_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_TIMER_ENABLED_Pos|macro|FLASHC_FM_CTL_V2_STATUS_TIMER_ENABLED_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_TIMER_STATUS_Msk|macro|FLASHC_FM_CTL_V2_STATUS_TIMER_STATUS_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_TIMER_STATUS_Pos|macro|FLASHC_FM_CTL_V2_STATUS_TIMER_STATUS_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_TURBO_N_Msk|macro|FLASHC_FM_CTL_V2_STATUS_TURBO_N_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_TURBO_N_Pos|macro|FLASHC_FM_CTL_V2_STATUS_TURBO_N_Pos
DECL|FLASHC_FM_CTL_V2_STATUS_WR_EN_MON_Msk|macro|FLASHC_FM_CTL_V2_STATUS_WR_EN_MON_Msk
DECL|FLASHC_FM_CTL_V2_STATUS_WR_EN_MON_Pos|macro|FLASHC_FM_CTL_V2_STATUS_WR_EN_MON_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEOFF_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEOFF_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEOFF_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEOFF_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEON_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEON_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEON_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_PEON_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_SEQ01_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_SEQ01_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_SEQ01_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_RGRANT_DELAY_SEQ01_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_TIMER_CLOCK_FREQ_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_TIMER_CLOCK_FREQ_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_TIMER_CLOCK_FREQ_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CLK_CTL_TIMER_CLOCK_FREQ_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_ACLK_EN_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_ACLK_EN_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_ACLK_EN_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_ACLK_EN_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_AUTO_SEQUENCE_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_AUTO_SEQUENCE_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_AUTO_SEQUENCE_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_AUTO_SEQUENCE_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PERIOD_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PERIOD_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PERIOD_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PERIOD_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_CSL_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_CSL_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_CSL_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_CSL_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PRE_PROG_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PUMP_EN_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PUMP_EN_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_PUMP_EN_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_PUMP_EN_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_SCALE_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_SCALE_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_SCALE_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_SCALE_Pos
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_TIMER_EN_Msk|macro|FLASHC_FM_CTL_V2_TIMER_CTL_TIMER_EN_Msk
DECL|FLASHC_FM_CTL_V2_TIMER_CTL_TIMER_EN_Pos|macro|FLASHC_FM_CTL_V2_TIMER_CTL_TIMER_EN_Pos
DECL|FLASHC_FM_CTL_V2_Type|typedef|} FLASHC_FM_CTL_V2_Type; /*!< Size = 4096 (0x1000) */
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_LV_SPARE_1_Msk|macro|FLASHC_FM_CTL_V2_WAIT_CTL_LV_SPARE_1_Msk
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_LV_SPARE_1_Pos|macro|FLASHC_FM_CTL_V2_WAIT_CTL_LV_SPARE_1_Pos
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_RD_Msk|macro|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_RD_Msk
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_RD_Pos|macro|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_RD_Pos
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_WR_Msk|macro|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_WR_Msk
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_WR_Pos|macro|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_HV_WR_Pos
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_MEM_RD_Msk|macro|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_MEM_RD_Msk
DECL|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_MEM_RD_Pos|macro|FLASHC_FM_CTL_V2_WAIT_CTL_WAIT_FM_MEM_RD_Pos
DECL|FLASHC_V2_BIST_ADDR_START_COL_ADDR_START_Msk|macro|FLASHC_V2_BIST_ADDR_START_COL_ADDR_START_Msk
DECL|FLASHC_V2_BIST_ADDR_START_COL_ADDR_START_Pos|macro|FLASHC_V2_BIST_ADDR_START_COL_ADDR_START_Pos
DECL|FLASHC_V2_BIST_ADDR_START_ROW_ADDR_START_Msk|macro|FLASHC_V2_BIST_ADDR_START_ROW_ADDR_START_Msk
DECL|FLASHC_V2_BIST_ADDR_START_ROW_ADDR_START_Pos|macro|FLASHC_V2_BIST_ADDR_START_ROW_ADDR_START_Pos
DECL|FLASHC_V2_BIST_ADDR_STOP_COL_ADDR_STOP_Msk|macro|FLASHC_V2_BIST_ADDR_STOP_COL_ADDR_STOP_Msk
DECL|FLASHC_V2_BIST_ADDR_STOP_COL_ADDR_STOP_Pos|macro|FLASHC_V2_BIST_ADDR_STOP_COL_ADDR_STOP_Pos
DECL|FLASHC_V2_BIST_ADDR_STOP_ROW_ADDR_STOP_Msk|macro|FLASHC_V2_BIST_ADDR_STOP_ROW_ADDR_STOP_Msk
DECL|FLASHC_V2_BIST_ADDR_STOP_ROW_ADDR_STOP_Pos|macro|FLASHC_V2_BIST_ADDR_STOP_ROW_ADDR_STOP_Pos
DECL|FLASHC_V2_BIST_CMD_MAIN_START_Msk|macro|FLASHC_V2_BIST_CMD_MAIN_START_Msk
DECL|FLASHC_V2_BIST_CMD_MAIN_START_Pos|macro|FLASHC_V2_BIST_CMD_MAIN_START_Pos
DECL|FLASHC_V2_BIST_CMD_WORK_START_Msk|macro|FLASHC_V2_BIST_CMD_WORK_START_Msk
DECL|FLASHC_V2_BIST_CMD_WORK_START_Pos|macro|FLASHC_V2_BIST_CMD_WORK_START_Pos
DECL|FLASHC_V2_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Msk|macro|FLASHC_V2_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Msk
DECL|FLASHC_V2_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Pos|macro|FLASHC_V2_BIST_CTL_ADDR_COMPLIMENT_ENABLED_Pos
DECL|FLASHC_V2_BIST_CTL_ADDR_START_ENABLED_Msk|macro|FLASHC_V2_BIST_CTL_ADDR_START_ENABLED_Msk
DECL|FLASHC_V2_BIST_CTL_ADDR_START_ENABLED_Pos|macro|FLASHC_V2_BIST_CTL_ADDR_START_ENABLED_Pos
DECL|FLASHC_V2_BIST_CTL_ADDR_STOP_ENABLED_Msk|macro|FLASHC_V2_BIST_CTL_ADDR_STOP_ENABLED_Msk
DECL|FLASHC_V2_BIST_CTL_ADDR_STOP_ENABLED_Pos|macro|FLASHC_V2_BIST_CTL_ADDR_STOP_ENABLED_Pos
DECL|FLASHC_V2_BIST_CTL_ECC_EN_Msk|macro|FLASHC_V2_BIST_CTL_ECC_EN_Msk
DECL|FLASHC_V2_BIST_CTL_ECC_EN_Pos|macro|FLASHC_V2_BIST_CTL_ECC_EN_Pos
DECL|FLASHC_V2_BIST_CTL_FM_REGION_TYPE_Msk|macro|FLASHC_V2_BIST_CTL_FM_REGION_TYPE_Msk
DECL|FLASHC_V2_BIST_CTL_FM_REGION_TYPE_Pos|macro|FLASHC_V2_BIST_CTL_FM_REGION_TYPE_Pos
DECL|FLASHC_V2_BIST_CTL_INCR_DECR_BOTH_Msk|macro|FLASHC_V2_BIST_CTL_INCR_DECR_BOTH_Msk
DECL|FLASHC_V2_BIST_CTL_INCR_DECR_BOTH_Pos|macro|FLASHC_V2_BIST_CTL_INCR_DECR_BOTH_Pos
DECL|FLASHC_V2_BIST_CTL_OPCODE_Msk|macro|FLASHC_V2_BIST_CTL_OPCODE_Msk
DECL|FLASHC_V2_BIST_CTL_OPCODE_Pos|macro|FLASHC_V2_BIST_CTL_OPCODE_Pos
DECL|FLASHC_V2_BIST_CTL_ROW_FIRST_Msk|macro|FLASHC_V2_BIST_CTL_ROW_FIRST_Msk
DECL|FLASHC_V2_BIST_CTL_ROW_FIRST_Pos|macro|FLASHC_V2_BIST_CTL_ROW_FIRST_Pos
DECL|FLASHC_V2_BIST_CTL_STOP_ON_ERROR_Msk|macro|FLASHC_V2_BIST_CTL_STOP_ON_ERROR_Msk
DECL|FLASHC_V2_BIST_CTL_STOP_ON_ERROR_Pos|macro|FLASHC_V2_BIST_CTL_STOP_ON_ERROR_Pos
DECL|FLASHC_V2_BIST_CTL_UP_Msk|macro|FLASHC_V2_BIST_CTL_UP_Msk
DECL|FLASHC_V2_BIST_CTL_UP_Pos|macro|FLASHC_V2_BIST_CTL_UP_Pos
DECL|FLASHC_V2_BIST_DATA_DATA_Msk|macro|FLASHC_V2_BIST_DATA_DATA_Msk
DECL|FLASHC_V2_BIST_DATA_DATA_Pos|macro|FLASHC_V2_BIST_DATA_DATA_Pos
DECL|FLASHC_V2_BIST_MAIN_ADDR_COL_ADDR_Msk|macro|FLASHC_V2_BIST_MAIN_ADDR_COL_ADDR_Msk
DECL|FLASHC_V2_BIST_MAIN_ADDR_COL_ADDR_Pos|macro|FLASHC_V2_BIST_MAIN_ADDR_COL_ADDR_Pos
DECL|FLASHC_V2_BIST_MAIN_ADDR_ROW_ADDR_Msk|macro|FLASHC_V2_BIST_MAIN_ADDR_ROW_ADDR_Msk
DECL|FLASHC_V2_BIST_MAIN_ADDR_ROW_ADDR_Pos|macro|FLASHC_V2_BIST_MAIN_ADDR_ROW_ADDR_Pos
DECL|FLASHC_V2_BIST_MAIN_DATA_ACT_DATA_Msk|macro|FLASHC_V2_BIST_MAIN_DATA_ACT_DATA_Msk
DECL|FLASHC_V2_BIST_MAIN_DATA_ACT_DATA_Pos|macro|FLASHC_V2_BIST_MAIN_DATA_ACT_DATA_Pos
DECL|FLASHC_V2_BIST_MAIN_DATA_ECC_ACT_DATA_Msk|macro|FLASHC_V2_BIST_MAIN_DATA_ECC_ACT_DATA_Msk
DECL|FLASHC_V2_BIST_MAIN_DATA_ECC_ACT_DATA_Pos|macro|FLASHC_V2_BIST_MAIN_DATA_ECC_ACT_DATA_Pos
DECL|FLASHC_V2_BIST_MAIN_DATA_ECC_EXP_DATA_Msk|macro|FLASHC_V2_BIST_MAIN_DATA_ECC_EXP_DATA_Msk
DECL|FLASHC_V2_BIST_MAIN_DATA_ECC_EXP_DATA_Pos|macro|FLASHC_V2_BIST_MAIN_DATA_ECC_EXP_DATA_Pos
DECL|FLASHC_V2_BIST_MAIN_DATA_EXP_DATA_Msk|macro|FLASHC_V2_BIST_MAIN_DATA_EXP_DATA_Msk
DECL|FLASHC_V2_BIST_MAIN_DATA_EXP_DATA_Pos|macro|FLASHC_V2_BIST_MAIN_DATA_EXP_DATA_Pos
DECL|FLASHC_V2_BIST_MAIN_STATUS_FAIL_Msk|macro|FLASHC_V2_BIST_MAIN_STATUS_FAIL_Msk
DECL|FLASHC_V2_BIST_MAIN_STATUS_FAIL_Pos|macro|FLASHC_V2_BIST_MAIN_STATUS_FAIL_Pos
DECL|FLASHC_V2_BIST_WORK_ADDR_COL_ADDR_Msk|macro|FLASHC_V2_BIST_WORK_ADDR_COL_ADDR_Msk
DECL|FLASHC_V2_BIST_WORK_ADDR_COL_ADDR_Pos|macro|FLASHC_V2_BIST_WORK_ADDR_COL_ADDR_Pos
DECL|FLASHC_V2_BIST_WORK_ADDR_ROW_ADDR_Msk|macro|FLASHC_V2_BIST_WORK_ADDR_ROW_ADDR_Msk
DECL|FLASHC_V2_BIST_WORK_ADDR_ROW_ADDR_Pos|macro|FLASHC_V2_BIST_WORK_ADDR_ROW_ADDR_Pos
DECL|FLASHC_V2_BIST_WORK_DATA_ACT_DATA_Msk|macro|FLASHC_V2_BIST_WORK_DATA_ACT_DATA_Msk
DECL|FLASHC_V2_BIST_WORK_DATA_ACT_DATA_Pos|macro|FLASHC_V2_BIST_WORK_DATA_ACT_DATA_Pos
DECL|FLASHC_V2_BIST_WORK_DATA_ECC_ACT_DATA_ECC_Msk|macro|FLASHC_V2_BIST_WORK_DATA_ECC_ACT_DATA_ECC_Msk
DECL|FLASHC_V2_BIST_WORK_DATA_ECC_ACT_DATA_ECC_Pos|macro|FLASHC_V2_BIST_WORK_DATA_ECC_ACT_DATA_ECC_Pos
DECL|FLASHC_V2_BIST_WORK_DATA_ECC_EXP_DATA_ECC_Msk|macro|FLASHC_V2_BIST_WORK_DATA_ECC_EXP_DATA_ECC_Msk
DECL|FLASHC_V2_BIST_WORK_DATA_ECC_EXP_DATA_ECC_Pos|macro|FLASHC_V2_BIST_WORK_DATA_ECC_EXP_DATA_ECC_Pos
DECL|FLASHC_V2_BIST_WORK_DATA_EXP_DATA_Msk|macro|FLASHC_V2_BIST_WORK_DATA_EXP_DATA_Msk
DECL|FLASHC_V2_BIST_WORK_DATA_EXP_DATA_Pos|macro|FLASHC_V2_BIST_WORK_DATA_EXP_DATA_Pos
DECL|FLASHC_V2_BIST_WORK_STATUS_FAIL_Msk|macro|FLASHC_V2_BIST_WORK_STATUS_FAIL_Msk
DECL|FLASHC_V2_BIST_WORK_STATUS_FAIL_Pos|macro|FLASHC_V2_BIST_WORK_STATUS_FAIL_Pos
DECL|FLASHC_V2_CM0_CA_CTL0_CA_EN_Msk|macro|FLASHC_V2_CM0_CA_CTL0_CA_EN_Msk
DECL|FLASHC_V2_CM0_CA_CTL0_CA_EN_Pos|macro|FLASHC_V2_CM0_CA_CTL0_CA_EN_Pos
DECL|FLASHC_V2_CM0_CA_CTL0_PREF_EN_Msk|macro|FLASHC_V2_CM0_CA_CTL0_PREF_EN_Msk
DECL|FLASHC_V2_CM0_CA_CTL0_PREF_EN_Pos|macro|FLASHC_V2_CM0_CA_CTL0_PREF_EN_Pos
DECL|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_EN_Msk|macro|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_EN_Msk
DECL|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_EN_Pos|macro|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_EN_Pos
DECL|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_INJ_EN_Msk|macro|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_INJ_EN_Msk
DECL|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_INJ_EN_Pos|macro|FLASHC_V2_CM0_CA_CTL0_RAM_ECC_INJ_EN_Pos
DECL|FLASHC_V2_CM0_CA_CTL0_SET_ADDR_Msk|macro|FLASHC_V2_CM0_CA_CTL0_SET_ADDR_Msk
DECL|FLASHC_V2_CM0_CA_CTL0_SET_ADDR_Pos|macro|FLASHC_V2_CM0_CA_CTL0_SET_ADDR_Pos
DECL|FLASHC_V2_CM0_CA_CTL0_WAY_Msk|macro|FLASHC_V2_CM0_CA_CTL0_WAY_Msk
DECL|FLASHC_V2_CM0_CA_CTL0_WAY_Pos|macro|FLASHC_V2_CM0_CA_CTL0_WAY_Pos
DECL|FLASHC_V2_CM0_CA_CTL1_PWR_MODE_Msk|macro|FLASHC_V2_CM0_CA_CTL1_PWR_MODE_Msk
DECL|FLASHC_V2_CM0_CA_CTL1_PWR_MODE_Pos|macro|FLASHC_V2_CM0_CA_CTL1_PWR_MODE_Pos
DECL|FLASHC_V2_CM0_CA_CTL1_VECTKEYSTAT_Msk|macro|FLASHC_V2_CM0_CA_CTL1_VECTKEYSTAT_Msk
DECL|FLASHC_V2_CM0_CA_CTL1_VECTKEYSTAT_Pos|macro|FLASHC_V2_CM0_CA_CTL1_VECTKEYSTAT_Pos
DECL|FLASHC_V2_CM0_CA_CTL2_PWRUP_DELAY_Msk|macro|FLASHC_V2_CM0_CA_CTL2_PWRUP_DELAY_Msk
DECL|FLASHC_V2_CM0_CA_CTL2_PWRUP_DELAY_Pos|macro|FLASHC_V2_CM0_CA_CTL2_PWRUP_DELAY_Pos
DECL|FLASHC_V2_CM0_CA_STATUS0_VALID32_Msk|macro|FLASHC_V2_CM0_CA_STATUS0_VALID32_Msk
DECL|FLASHC_V2_CM0_CA_STATUS0_VALID32_Pos|macro|FLASHC_V2_CM0_CA_STATUS0_VALID32_Pos
DECL|FLASHC_V2_CM0_CA_STATUS1_TAG_Msk|macro|FLASHC_V2_CM0_CA_STATUS1_TAG_Msk
DECL|FLASHC_V2_CM0_CA_STATUS1_TAG_Pos|macro|FLASHC_V2_CM0_CA_STATUS1_TAG_Pos
DECL|FLASHC_V2_CM0_CA_STATUS2_LRU_Msk|macro|FLASHC_V2_CM0_CA_STATUS2_LRU_Msk
DECL|FLASHC_V2_CM0_CA_STATUS2_LRU_Pos|macro|FLASHC_V2_CM0_CA_STATUS2_LRU_Pos
DECL|FLASHC_V2_CM0_STATUS_MAIN_INTERNAL_ERR_Msk|macro|FLASHC_V2_CM0_STATUS_MAIN_INTERNAL_ERR_Msk
DECL|FLASHC_V2_CM0_STATUS_MAIN_INTERNAL_ERR_Pos|macro|FLASHC_V2_CM0_STATUS_MAIN_INTERNAL_ERR_Pos
DECL|FLASHC_V2_CM0_STATUS_WORK_INTERNAL_ERR_Msk|macro|FLASHC_V2_CM0_STATUS_WORK_INTERNAL_ERR_Msk
DECL|FLASHC_V2_CM0_STATUS_WORK_INTERNAL_ERR_Pos|macro|FLASHC_V2_CM0_STATUS_WORK_INTERNAL_ERR_Pos
DECL|FLASHC_V2_CM4_CA_CTL0_CA_EN_Msk|macro|FLASHC_V2_CM4_CA_CTL0_CA_EN_Msk
DECL|FLASHC_V2_CM4_CA_CTL0_CA_EN_Pos|macro|FLASHC_V2_CM4_CA_CTL0_CA_EN_Pos
DECL|FLASHC_V2_CM4_CA_CTL0_PREF_EN_Msk|macro|FLASHC_V2_CM4_CA_CTL0_PREF_EN_Msk
DECL|FLASHC_V2_CM4_CA_CTL0_PREF_EN_Pos|macro|FLASHC_V2_CM4_CA_CTL0_PREF_EN_Pos
DECL|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_EN_Msk|macro|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_EN_Msk
DECL|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_EN_Pos|macro|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_EN_Pos
DECL|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_INJ_EN_Msk|macro|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_INJ_EN_Msk
DECL|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_INJ_EN_Pos|macro|FLASHC_V2_CM4_CA_CTL0_RAM_ECC_INJ_EN_Pos
DECL|FLASHC_V2_CM4_CA_CTL0_SET_ADDR_Msk|macro|FLASHC_V2_CM4_CA_CTL0_SET_ADDR_Msk
DECL|FLASHC_V2_CM4_CA_CTL0_SET_ADDR_Pos|macro|FLASHC_V2_CM4_CA_CTL0_SET_ADDR_Pos
DECL|FLASHC_V2_CM4_CA_CTL0_WAY_Msk|macro|FLASHC_V2_CM4_CA_CTL0_WAY_Msk
DECL|FLASHC_V2_CM4_CA_CTL0_WAY_Pos|macro|FLASHC_V2_CM4_CA_CTL0_WAY_Pos
DECL|FLASHC_V2_CM4_CA_CTL1_PWR_MODE_Msk|macro|FLASHC_V2_CM4_CA_CTL1_PWR_MODE_Msk
DECL|FLASHC_V2_CM4_CA_CTL1_PWR_MODE_Pos|macro|FLASHC_V2_CM4_CA_CTL1_PWR_MODE_Pos
DECL|FLASHC_V2_CM4_CA_CTL1_VECTKEYSTAT_Msk|macro|FLASHC_V2_CM4_CA_CTL1_VECTKEYSTAT_Msk
DECL|FLASHC_V2_CM4_CA_CTL1_VECTKEYSTAT_Pos|macro|FLASHC_V2_CM4_CA_CTL1_VECTKEYSTAT_Pos
DECL|FLASHC_V2_CM4_CA_CTL2_PWRUP_DELAY_Msk|macro|FLASHC_V2_CM4_CA_CTL2_PWRUP_DELAY_Msk
DECL|FLASHC_V2_CM4_CA_CTL2_PWRUP_DELAY_Pos|macro|FLASHC_V2_CM4_CA_CTL2_PWRUP_DELAY_Pos
DECL|FLASHC_V2_CM4_CA_STATUS0_VALID32_Msk|macro|FLASHC_V2_CM4_CA_STATUS0_VALID32_Msk
DECL|FLASHC_V2_CM4_CA_STATUS0_VALID32_Pos|macro|FLASHC_V2_CM4_CA_STATUS0_VALID32_Pos
DECL|FLASHC_V2_CM4_CA_STATUS1_TAG_Msk|macro|FLASHC_V2_CM4_CA_STATUS1_TAG_Msk
DECL|FLASHC_V2_CM4_CA_STATUS1_TAG_Pos|macro|FLASHC_V2_CM4_CA_STATUS1_TAG_Pos
DECL|FLASHC_V2_CM4_CA_STATUS2_LRU_Msk|macro|FLASHC_V2_CM4_CA_STATUS2_LRU_Msk
DECL|FLASHC_V2_CM4_CA_STATUS2_LRU_Pos|macro|FLASHC_V2_CM4_CA_STATUS2_LRU_Pos
DECL|FLASHC_V2_CM4_STATUS_MAIN_INTERNAL_ERR_Msk|macro|FLASHC_V2_CM4_STATUS_MAIN_INTERNAL_ERR_Msk
DECL|FLASHC_V2_CM4_STATUS_MAIN_INTERNAL_ERR_Pos|macro|FLASHC_V2_CM4_STATUS_MAIN_INTERNAL_ERR_Pos
DECL|FLASHC_V2_CM4_STATUS_WORK_INTERNAL_ERR_Msk|macro|FLASHC_V2_CM4_STATUS_WORK_INTERNAL_ERR_Msk
DECL|FLASHC_V2_CM4_STATUS_WORK_INTERNAL_ERR_Pos|macro|FLASHC_V2_CM4_STATUS_WORK_INTERNAL_ERR_Pos
DECL|FLASHC_V2_CRYPTO_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_V2_CRYPTO_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_V2_CRYPTO_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_V2_CRYPTO_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_V2_DMAC_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_V2_DMAC_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_V2_DMAC_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_V2_DMAC_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_V2_DW0_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_V2_DW0_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_V2_DW0_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_V2_DW0_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_V2_DW1_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_V2_DW1_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_V2_DW1_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_V2_DW1_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_V2_ECC_CTL_PARITY_Msk|macro|FLASHC_V2_ECC_CTL_PARITY_Msk
DECL|FLASHC_V2_ECC_CTL_PARITY_Pos|macro|FLASHC_V2_ECC_CTL_PARITY_Pos
DECL|FLASHC_V2_ECC_CTL_WORD_ADDR_Msk|macro|FLASHC_V2_ECC_CTL_WORD_ADDR_Msk
DECL|FLASHC_V2_ECC_CTL_WORD_ADDR_Pos|macro|FLASHC_V2_ECC_CTL_WORD_ADDR_Pos
DECL|FLASHC_V2_EXT_MS0_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_V2_EXT_MS0_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_V2_EXT_MS0_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_V2_EXT_MS0_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_V2_EXT_MS1_BUFF_CTL_PREF_EN_Msk|macro|FLASHC_V2_EXT_MS1_BUFF_CTL_PREF_EN_Msk
DECL|FLASHC_V2_EXT_MS1_BUFF_CTL_PREF_EN_Pos|macro|FLASHC_V2_EXT_MS1_BUFF_CTL_PREF_EN_Pos
DECL|FLASHC_V2_FLASH_CMD_BUFF_INV_Msk|macro|FLASHC_V2_FLASH_CMD_BUFF_INV_Msk
DECL|FLASHC_V2_FLASH_CMD_BUFF_INV_Pos|macro|FLASHC_V2_FLASH_CMD_BUFF_INV_Pos
DECL|FLASHC_V2_FLASH_CMD_INV_Msk|macro|FLASHC_V2_FLASH_CMD_INV_Msk
DECL|FLASHC_V2_FLASH_CMD_INV_Pos|macro|FLASHC_V2_FLASH_CMD_INV_Pos
DECL|FLASHC_V2_FLASH_CTL_MAIN_BANK_MODE_Msk|macro|FLASHC_V2_FLASH_CTL_MAIN_BANK_MODE_Msk
DECL|FLASHC_V2_FLASH_CTL_MAIN_BANK_MODE_Pos|macro|FLASHC_V2_FLASH_CTL_MAIN_BANK_MODE_Pos
DECL|FLASHC_V2_FLASH_CTL_MAIN_ECC_EN_Msk|macro|FLASHC_V2_FLASH_CTL_MAIN_ECC_EN_Msk
DECL|FLASHC_V2_FLASH_CTL_MAIN_ECC_EN_Pos|macro|FLASHC_V2_FLASH_CTL_MAIN_ECC_EN_Pos
DECL|FLASHC_V2_FLASH_CTL_MAIN_ECC_INJ_EN_Msk|macro|FLASHC_V2_FLASH_CTL_MAIN_ECC_INJ_EN_Msk
DECL|FLASHC_V2_FLASH_CTL_MAIN_ECC_INJ_EN_Pos|macro|FLASHC_V2_FLASH_CTL_MAIN_ECC_INJ_EN_Pos
DECL|FLASHC_V2_FLASH_CTL_MAIN_ERR_SILENT_Msk|macro|FLASHC_V2_FLASH_CTL_MAIN_ERR_SILENT_Msk
DECL|FLASHC_V2_FLASH_CTL_MAIN_ERR_SILENT_Pos|macro|FLASHC_V2_FLASH_CTL_MAIN_ERR_SILENT_Pos
DECL|FLASHC_V2_FLASH_CTL_MAIN_MAP_Msk|macro|FLASHC_V2_FLASH_CTL_MAIN_MAP_Msk
DECL|FLASHC_V2_FLASH_CTL_MAIN_MAP_Pos|macro|FLASHC_V2_FLASH_CTL_MAIN_MAP_Pos
DECL|FLASHC_V2_FLASH_CTL_MAIN_WS_Msk|macro|FLASHC_V2_FLASH_CTL_MAIN_WS_Msk
DECL|FLASHC_V2_FLASH_CTL_MAIN_WS_Pos|macro|FLASHC_V2_FLASH_CTL_MAIN_WS_Pos
DECL|FLASHC_V2_FLASH_CTL_WORK_BANK_MODE_Msk|macro|FLASHC_V2_FLASH_CTL_WORK_BANK_MODE_Msk
DECL|FLASHC_V2_FLASH_CTL_WORK_BANK_MODE_Pos|macro|FLASHC_V2_FLASH_CTL_WORK_BANK_MODE_Pos
DECL|FLASHC_V2_FLASH_CTL_WORK_ECC_EN_Msk|macro|FLASHC_V2_FLASH_CTL_WORK_ECC_EN_Msk
DECL|FLASHC_V2_FLASH_CTL_WORK_ECC_EN_Pos|macro|FLASHC_V2_FLASH_CTL_WORK_ECC_EN_Pos
DECL|FLASHC_V2_FLASH_CTL_WORK_ECC_INJ_EN_Msk|macro|FLASHC_V2_FLASH_CTL_WORK_ECC_INJ_EN_Msk
DECL|FLASHC_V2_FLASH_CTL_WORK_ECC_INJ_EN_Pos|macro|FLASHC_V2_FLASH_CTL_WORK_ECC_INJ_EN_Pos
DECL|FLASHC_V2_FLASH_CTL_WORK_ERR_SILENT_Msk|macro|FLASHC_V2_FLASH_CTL_WORK_ERR_SILENT_Msk
DECL|FLASHC_V2_FLASH_CTL_WORK_ERR_SILENT_Pos|macro|FLASHC_V2_FLASH_CTL_WORK_ERR_SILENT_Pos
DECL|FLASHC_V2_FLASH_CTL_WORK_MAP_Msk|macro|FLASHC_V2_FLASH_CTL_WORK_MAP_Msk
DECL|FLASHC_V2_FLASH_CTL_WORK_MAP_Pos|macro|FLASHC_V2_FLASH_CTL_WORK_MAP_Pos
DECL|FLASHC_V2_FLASH_PWR_CTL_ENABLE_HV_Msk|macro|FLASHC_V2_FLASH_PWR_CTL_ENABLE_HV_Msk
DECL|FLASHC_V2_FLASH_PWR_CTL_ENABLE_HV_Pos|macro|FLASHC_V2_FLASH_PWR_CTL_ENABLE_HV_Pos
DECL|FLASHC_V2_FLASH_PWR_CTL_ENABLE_Msk|macro|FLASHC_V2_FLASH_PWR_CTL_ENABLE_Msk
DECL|FLASHC_V2_FLASH_PWR_CTL_ENABLE_Pos|macro|FLASHC_V2_FLASH_PWR_CTL_ENABLE_Pos
DECL|FLASHC_V2_FM_SRAM_ECC_CTL0_ECC_INJ_DATA_Msk|macro|FLASHC_V2_FM_SRAM_ECC_CTL0_ECC_INJ_DATA_Msk
DECL|FLASHC_V2_FM_SRAM_ECC_CTL0_ECC_INJ_DATA_Pos|macro|FLASHC_V2_FM_SRAM_ECC_CTL0_ECC_INJ_DATA_Pos
DECL|FLASHC_V2_FM_SRAM_ECC_CTL1_ECC_INJ_PARITY_Msk|macro|FLASHC_V2_FM_SRAM_ECC_CTL1_ECC_INJ_PARITY_Msk
DECL|FLASHC_V2_FM_SRAM_ECC_CTL1_ECC_INJ_PARITY_Pos|macro|FLASHC_V2_FM_SRAM_ECC_CTL1_ECC_INJ_PARITY_Pos
DECL|FLASHC_V2_FM_SRAM_ECC_CTL2_CORRECTED_DATA_Msk|macro|FLASHC_V2_FM_SRAM_ECC_CTL2_CORRECTED_DATA_Msk
DECL|FLASHC_V2_FM_SRAM_ECC_CTL2_CORRECTED_DATA_Pos|macro|FLASHC_V2_FM_SRAM_ECC_CTL2_CORRECTED_DATA_Pos
DECL|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_ENABLE_Msk|macro|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_ENABLE_Msk
DECL|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_ENABLE_Pos|macro|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_ENABLE_Pos
DECL|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_INJ_EN_Msk|macro|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_INJ_EN_Msk
DECL|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_INJ_EN_Pos|macro|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_INJ_EN_Pos
DECL|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_TEST_FAIL_Msk|macro|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_TEST_FAIL_Msk
DECL|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_TEST_FAIL_Pos|macro|FLASHC_V2_FM_SRAM_ECC_CTL3_ECC_TEST_FAIL_Pos
DECL|FLASHC_V2_SECTION_SIZE|macro|FLASHC_V2_SECTION_SIZE
DECL|FLASHC_V2_Type|typedef|} FLASHC_V2_Type; /*!< Size = 65536 (0x10000) */
DECL|FLASH_CMD|member|__IOM uint32_t FLASH_CMD; /*!< 0x00000008 Command */
DECL|FLASH_CTL|member|__IOM uint32_t FLASH_CTL; /*!< 0x00000000 Control */
DECL|FLASH_PWR_CTL|member|__IOM uint32_t FLASH_PWR_CTL; /*!< 0x00000004 Flash power control */
DECL|FM_ADDR|member|__IOM uint32_t FM_ADDR; /*!< 0x00000008 Flash macro address */
DECL|FM_CTL|member|FLASHC_FM_CTL_V2_Type FM_CTL; /*!< 0x0000F000 Flash Macro Registers */
DECL|FM_CTL|member|__IOM uint32_t FM_CTL; /*!< 0x00000000 Flash macro control */
DECL|FM_MEM_DATA|member|__IM uint32_t FM_MEM_DATA[256]; /*!< 0x00000C00 Flash macro memory sense amplifier and column decoder data */
DECL|FM_PL_DATA|member|__IOM uint32_t FM_PL_DATA[256]; /*!< 0x00000800 Flash macro Page Latches data */
DECL|FM_PL_WRDATA_ALL|member|__IOM uint32_t FM_PL_WRDATA_ALL; /*!< 0x000007FC Flash macro write page latches all */
DECL|FM_SRAM_ECC_CTL0|member|__IOM uint32_t FM_SRAM_ECC_CTL0; /*!< 0x000002B0 eCT Flash SRAM ECC control 0 */
DECL|FM_SRAM_ECC_CTL1|member|__IOM uint32_t FM_SRAM_ECC_CTL1; /*!< 0x000002B4 eCT Flash SRAM ECC control 1 */
DECL|FM_SRAM_ECC_CTL2|member|__IM uint32_t FM_SRAM_ECC_CTL2; /*!< 0x000002B8 eCT Flash SRAM ECC control 2 */
DECL|FM_SRAM_ECC_CTL3|member|__IOM uint32_t FM_SRAM_ECC_CTL3; /*!< 0x000002BC eCT Flash SRAM ECC control 3 */
DECL|GEOMETRY_SUPERVISORY|member|__IM uint32_t GEOMETRY_SUPERVISORY; /*!< 0x00000014 Supervisory flash geometry */
DECL|GEOMETRY|member|__IM uint32_t GEOMETRY; /*!< 0x00000010 Regular flash geometry */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x0000004C Interrupt masked */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x00000048 Interrupt mask */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x00000044 Interrupt set */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x00000040 Interrupt */
DECL|PW_SEQ12|member|__IOM uint32_t PW_SEQ12; /*!< 0x000000A0 HV Pulse Delay for seq 1&2 pre */
DECL|PW_SEQ23|member|__IOM uint32_t PW_SEQ23; /*!< 0x000000A4 HV Pulse Delay for seq2 post & seq3 */
DECL|RED_CTL01|member|__IOM uint32_t RED_CTL01; /*!< 0x00000080 Redundancy Control normal sectors 0,1 */
DECL|RED_CTL23|member|__IOM uint32_t RED_CTL23; /*!< 0x00000084 Redundancy Control normal sectors 2,3 */
DECL|RED_CTL45|member|__IOM uint32_t RED_CTL45; /*!< 0x00000088 Redundancy Control normal sectors 4,5 */
DECL|RED_CTL67|member|__IOM uint32_t RED_CTL67; /*!< 0x0000008C Redundancy Control normal sectors 6,7 */
DECL|RED_CTL_SM01|member|__IOM uint32_t RED_CTL_SM01; /*!< 0x00000090 Redundancy Control special sectors 0,1 */
DECL|RESERVED10|member|__IM uint32_t RESERVED10[31];
DECL|RESERVED11|member|__IM uint32_t RESERVED11[31];
DECL|RESERVED12|member|__IM uint32_t RESERVED12[31];
DECL|RESERVED13|member|__IM uint32_t RESERVED13[31];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[31];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[14879];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[2];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[2];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[3];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[4];
DECL|RESERVED3|member|__IM uint32_t RESERVED3;
DECL|RESERVED3|member|__IM uint32_t RESERVED3[80];
DECL|RESERVED4|member|__IM uint32_t RESERVED4;
DECL|RESERVED4|member|__IM uint32_t RESERVED4[13];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[469];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[5];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[7];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[13];
DECL|RESERVED8|member|__IM uint32_t RESERVED8[5];
DECL|RESERVED9|member|__IM uint32_t RESERVED9[7];
DECL|RESERVED|member|__IM uint32_t RESERVED[125];
DECL|RESERVED|member|__IM uint32_t RESERVED[2];
DECL|RGRANT_DELAY|member|__IOM uint32_t RGRANT_DELAY; /*!< 0x00000098 R-grant delay */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000004 Status */
DECL|TIMER_CLK_CTL|member|__IOM uint32_t TIMER_CLK_CTL; /*!< 0x00000034 Timer prescaler (clk_t to timer clock frequency divider) */
DECL|TIMER_CTL|member|__IOM uint32_t TIMER_CTL; /*!< 0x00000038 Timer control */
DECL|WAIT_CTL|member|__IOM uint32_t WAIT_CTL; /*!< 0x00000028 Wait State control */
DECL|_CYIP_FLASHC_V2_H_|macro|_CYIP_FLASHC_V2_H_
