<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1084" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1084{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1084{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1084{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_1084{left:69px;bottom:1084px;}
#t5_1084{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t6_1084{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_1084{left:95px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_1084{left:95px;bottom:1037px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t9_1084{left:69px;bottom:1011px;}
#ta_1084{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tb_1084{left:95px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_1084{left:95px;bottom:981px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#td_1084{left:69px;bottom:954px;}
#te_1084{left:95px;bottom:958px;letter-spacing:-0.15px;word-spacing:-1.42px;}
#tf_1084{left:95px;bottom:941px;letter-spacing:-0.16px;word-spacing:-1.24px;}
#tg_1084{left:95px;bottom:924px;letter-spacing:-0.14px;}
#th_1084{left:95px;bottom:900px;}
#ti_1084{left:121px;bottom:900px;letter-spacing:-0.16px;}
#tj_1084{left:276px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_1084{left:121px;bottom:883px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_1084{left:121px;bottom:866px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tm_1084{left:121px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_1084{left:121px;bottom:833px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_1084{left:121px;bottom:816px;letter-spacing:-0.15px;}
#tp_1084{left:95px;bottom:791px;}
#tq_1084{left:121px;bottom:791px;letter-spacing:-0.16px;}
#tr_1084{left:243px;bottom:791px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_1084{left:121px;bottom:774px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tt_1084{left:121px;bottom:758px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_1084{left:121px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_1084{left:95px;bottom:716px;}
#tw_1084{left:121px;bottom:716px;letter-spacing:-0.15px;}
#tx_1084{left:215px;bottom:716px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_1084{left:121px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_1084{left:121px;bottom:683px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t10_1084{left:95px;bottom:658px;}
#t11_1084{left:121px;bottom:658px;letter-spacing:-0.15px;}
#t12_1084{left:381px;bottom:658px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t13_1084{left:121px;bottom:642px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t14_1084{left:121px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#t15_1084{left:121px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#t16_1084{left:362px;bottom:608px;letter-spacing:-0.19px;}
#t17_1084{left:392px;bottom:608px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t18_1084{left:748px;bottom:608px;letter-spacing:-0.15px;}
#t19_1084{left:799px;bottom:608px;letter-spacing:-0.17px;}
#t1a_1084{left:121px;bottom:591px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1b_1084{left:121px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1c_1084{left:95px;bottom:551px;letter-spacing:-0.13px;word-spacing:-0.9px;}
#t1d_1084{left:95px;bottom:535px;letter-spacing:-0.13px;}
#t1e_1084{left:69px;bottom:508px;}
#t1f_1084{left:95px;bottom:512px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t1g_1084{left:95px;bottom:495px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t1h_1084{left:95px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1i_1084{left:95px;bottom:454px;}
#t1j_1084{left:121px;bottom:454px;letter-spacing:-0.16px;}
#t1k_1084{left:242px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t1l_1084{left:121px;bottom:437px;letter-spacing:-0.18px;word-spacing:-0.53px;}
#t1m_1084{left:121px;bottom:420px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t1n_1084{left:121px;bottom:403px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#t1o_1084{left:95px;bottom:379px;}
#t1p_1084{left:121px;bottom:379px;letter-spacing:-0.15px;}
#t1q_1084{left:215px;bottom:379px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1r_1084{left:121px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1s_1084{left:95px;bottom:339px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1t_1084{left:95px;bottom:322px;letter-spacing:-0.13px;}
#t1u_1084{left:69px;bottom:296px;}
#t1v_1084{left:95px;bottom:299px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1w_1084{left:69px;bottom:249px;letter-spacing:-0.09px;}
#t1x_1084{left:154px;bottom:249px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1y_1084{left:69px;bottom:225px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1z_1084{left:69px;bottom:199px;}
#t20_1084{left:95px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t21_1084{left:95px;bottom:185px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t22_1084{left:69px;bottom:159px;}
#t23_1084{left:95px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t24_1084{left:69px;bottom:136px;}
#t25_1084{left:95px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_1084{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1084{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1084{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1084{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1084{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1084{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1084" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1084Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1084" style="-webkit-user-select: none;"><object width="935" height="1210" data="1084/1084.svg" type="image/svg+xml" id="pdf1084" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1084" class="t s1_1084">29-22 </span><span id="t2_1084" class="t s1_1084">Vol. 3C </span>
<span id="t3_1084" class="t s2_1084">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_1084" class="t s3_1084">• </span><span id="t5_1084" class="t s4_1084">An EPT violation invalidates any guest-physical mappings (associated with the current EP4TA) that would be </span>
<span id="t6_1084" class="t s4_1084">used to translate the guest-physical address that caused the EPT violation. If that guest-physical address was </span>
<span id="t7_1084" class="t s4_1084">the translation of a linear address, the EPT violation also invalidates any combined mappings for that linear </span>
<span id="t8_1084" class="t s4_1084">address associated with the current PCID, the current VPID and the current EP4TA. </span>
<span id="t9_1084" class="t s3_1084">• </span><span id="ta_1084" class="t s4_1084">If the “enable VPID” VM-execution control is 0, VM entries and VM exits invalidate linear mappings and </span>
<span id="tb_1084" class="t s4_1084">combined mappings associated with VPID 0000H (for all PCIDs). Combined mappings for VPID 0000H are </span>
<span id="tc_1084" class="t s4_1084">invalidated for all EP4TAs. </span>
<span id="td_1084" class="t s3_1084">• </span><span id="te_1084" class="t s4_1084">Execution of the INVVPID instruction invalidates linear mappings and combined mappings. Invalidation is based </span>
<span id="tf_1084" class="t s4_1084">on instruction operands, called the INVVPID type and the INVVPID descriptor. Four INVVPID types are currently </span>
<span id="tg_1084" class="t s4_1084">defined: </span>
<span id="th_1084" class="t s4_1084">— </span><span id="ti_1084" class="t s5_1084">Individual-address. </span><span id="tj_1084" class="t s4_1084">If the INVVPID type is 0, the logical processor invalidates linear mappings and </span>
<span id="tk_1084" class="t s4_1084">combined mappings associated with the VPID specified in the INVVPID descriptor and that would be used </span>
<span id="tl_1084" class="t s4_1084">to translate the linear address specified in of the INVVPID descriptor. Linear mappings and combined </span>
<span id="tm_1084" class="t s4_1084">mappings for that VPID and linear address are invalidated for all PCIDs and, for combined mappings, all </span>
<span id="tn_1084" class="t s4_1084">EP4TAs. (The instruction may also invalidate mappings associated with other VPIDs and for other linear </span>
<span id="to_1084" class="t s4_1084">addresses.) </span>
<span id="tp_1084" class="t s4_1084">— </span><span id="tq_1084" class="t s5_1084">Single-context. </span><span id="tr_1084" class="t s4_1084">If the INVVPID type is 1, the logical processor invalidates all linear mappings and </span>
<span id="ts_1084" class="t s4_1084">combined mappings associated with the VPID specified in the INVVPID descriptor. Linear mappings and </span>
<span id="tt_1084" class="t s4_1084">combined mappings for that VPID are invalidated for all PCIDs and, for combined mappings, all EP4TAs. </span>
<span id="tu_1084" class="t s4_1084">(The instruction may also invalidate mappings associated with other VPIDs.) </span>
<span id="tv_1084" class="t s4_1084">— </span><span id="tw_1084" class="t s5_1084">All-context. </span><span id="tx_1084" class="t s4_1084">If the INVVPID type is 2, the logical processor invalidates linear mappings and combined </span>
<span id="ty_1084" class="t s4_1084">mappings associated with all VPIDs except VPID 0000H and with all PCIDs. (The instruction may also </span>
<span id="tz_1084" class="t s4_1084">invalidate linear mappings with VPID 0000H.) Combined mappings are invalidated for all EP4TAs. </span>
<span id="t10_1084" class="t s4_1084">— </span><span id="t11_1084" class="t s5_1084">Single-context-retaining-globals. </span><span id="t12_1084" class="t s4_1084">If the INVVPID type is 3, the logical processor invalidates linear </span>
<span id="t13_1084" class="t s4_1084">mappings and combined mappings associated with the VPID specified in the INVVPID descriptor. Linear </span>
<span id="t14_1084" class="t s4_1084">mappings and combined mappings for that VPID are invalidated for all PCIDs and, for combined mappings, </span>
<span id="t15_1084" class="t s4_1084">all EP4TAs. The logical processor is </span><span id="t16_1084" class="t s5_1084">not </span><span id="t17_1084" class="t s4_1084">required to invalidate information that was used for </span><span id="t18_1084" class="t s5_1084">global </span><span id="t19_1084" class="t s4_1084">transla- </span>
<span id="t1a_1084" class="t s4_1084">tions (although it may do so). See Section 4.10, “Caching Translation Information,” for details regarding </span>
<span id="t1b_1084" class="t s4_1084">global translations. (The instruction may also invalidate mappings associated with other VPIDs.) </span>
<span id="t1c_1084" class="t s4_1084">See Chapter 31 for details of the INVVPID instruction. See Section 29.4.3.3 for guidelines regarding use of this </span>
<span id="t1d_1084" class="t s4_1084">instruction. </span>
<span id="t1e_1084" class="t s3_1084">• </span><span id="t1f_1084" class="t s4_1084">Execution of the INVEPT instruction invalidates guest-physical mappings and combined mappings. Invalidation </span>
<span id="t1g_1084" class="t s4_1084">is based on instruction operands, called the INVEPT type and the INVEPT descriptor. Two INVEPT types are </span>
<span id="t1h_1084" class="t s4_1084">currently defined: </span>
<span id="t1i_1084" class="t s4_1084">— </span><span id="t1j_1084" class="t s5_1084">Single-context. </span><span id="t1k_1084" class="t s4_1084">If the INVEPT type is 1, the logical processor invalidates all guest-physical mappings and </span>
<span id="t1l_1084" class="t s4_1084">combined mappings associated with the EP4TA specified in the INVEPT descriptor. Combined mappings for </span>
<span id="t1m_1084" class="t s4_1084">that EP4TA are invalidated for all VPIDs and all PCIDs. (The instruction may invalidate mappings associated </span>
<span id="t1n_1084" class="t s4_1084">with other EP4TAs.) </span>
<span id="t1o_1084" class="t s4_1084">— </span><span id="t1p_1084" class="t s5_1084">All-context. </span><span id="t1q_1084" class="t s4_1084">If the INVEPT type is 2, the logical processor invalidates guest-physical mappings and </span>
<span id="t1r_1084" class="t s4_1084">combined mappings associated with all EP4TAs (and, for combined mappings, for all VPIDs and PCIDs). </span>
<span id="t1s_1084" class="t s4_1084">See Chapter 31 for details of the INVEPT instruction. See Section 29.4.3.4 for guidelines regarding use of this </span>
<span id="t1t_1084" class="t s4_1084">instruction. </span>
<span id="t1u_1084" class="t s3_1084">• </span><span id="t1v_1084" class="t s4_1084">A power-up or a reset invalidates all linear mappings, guest-physical mappings, and combined mappings. </span>
<span id="t1w_1084" class="t s6_1084">29.4.3.2 </span><span id="t1x_1084" class="t s6_1084">Operations that Need Not Invalidate Cached Mappings </span>
<span id="t1y_1084" class="t s4_1084">The following items detail cases of operations that are not required to invalidate certain cached mappings: </span>
<span id="t1z_1084" class="t s3_1084">• </span><span id="t20_1084" class="t s4_1084">Operations that architecturally invalidate entries in the TLBs or paging-structure caches independent of VMX </span>
<span id="t21_1084" class="t s4_1084">operation are not required to invalidate any guest-physical mappings. </span>
<span id="t22_1084" class="t s3_1084">• </span><span id="t23_1084" class="t s4_1084">The INVVPID instruction is not required to invalidate any guest-physical mappings. </span>
<span id="t24_1084" class="t s3_1084">• </span><span id="t25_1084" class="t s4_1084">The INVEPT instruction is not required to invalidate any linear mappings. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
