// Seed: 2208197828
module module_0 (
    input supply0 id_0,
    input wand id_1
    , id_7,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    input tri0 id_5
);
  reg id_8 = -1, id_9;
  assign id_7 = -1;
  always @(negedge id_0 or posedge id_2.id_0 == 1) begin : LABEL_0
    id_9 = ("") - id_8;
  end
  wire [1 : -1 'b0] id_10;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input wor id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output wire id_6,
    input supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0,
      id_5,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
