
MINI_SDV_SYSTEM_MAIN_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001d4  00800100  00002896  0000292a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002896  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000487  008002d4  008002d4  00002afe  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002afe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002b5c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002d8  00000000  00000000  00002b98  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000040a5  00000000  00000000  00002e70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000151d  00000000  00000000  00006f15  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001f1f  00000000  00000000  00008432  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006e4  00000000  00000000  0000a354  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000cae  00000000  00000000  0000aa38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001f8f  00000000  00000000  0000b6e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c8  00000000  00000000  0000d675  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
       2:	00 00       	nop
       4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
       6:	00 00       	nop
       8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
       a:	00 00       	nop
       c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
       e:	00 00       	nop
      10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
      12:	00 00       	nop
      14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
      16:	00 00       	nop
      18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
      22:	00 00       	nop
      24:	57 c0       	rjmp	.+174    	; 0xd4 <__bad_interrupt>
      26:	00 00       	nop
      28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
      32:	00 00       	nop
      34:	4f c0       	rjmp	.+158    	; 0xd4 <__bad_interrupt>
      36:	00 00       	nop
      38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	4b c0       	rjmp	.+150    	; 0xd4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
      42:	00 00       	nop
      44:	47 c0       	rjmp	.+142    	; 0xd4 <__bad_interrupt>
      46:	00 00       	nop
      48:	1f c5       	rjmp	.+2622   	; 0xa88 <__vector_18>
      4a:	00 00       	nop
      4c:	49 c5       	rjmp	.+2706   	; 0xae0 <__vector_19>
      4e:	00 00       	nop
      50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
      52:	00 00       	nop
      54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
      56:	00 00       	nop
      58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
      62:	00 00       	nop
      64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
      66:	00 00       	nop
      68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
      72:	00 00       	nop
      74:	2f c0       	rjmp	.+94     	; 0xd4 <__bad_interrupt>
      76:	00 00       	nop
      78:	8a c3       	rjmp	.+1812   	; 0x78e <__vector_30>
      7a:	00 00       	nop
      7c:	b1 c3       	rjmp	.+1890   	; 0x7e0 <__vector_31>
      7e:	00 00       	nop
      80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
      82:	00 00       	nop
      84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
      86:	00 00       	nop
      88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
	...

0000008c <__trampolines_end>:
      8c:	63 64       	ori	r22, 0x43	; 67
      8e:	69 6e       	ori	r22, 0xE9	; 233
      90:	6f 70       	andi	r22, 0x0F	; 15
      92:	73 75       	andi	r23, 0x53	; 83
      94:	78 58       	subi	r23, 0x88	; 136
      96:	5b 00       	.word	0x005b	; ????

00000098 <__ctors_end>:
      98:	11 24       	eor	r1, r1
      9a:	1f be       	out	0x3f, r1	; 63
      9c:	cf ef       	ldi	r28, 0xFF	; 255
      9e:	d0 e1       	ldi	r29, 0x10	; 16
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
      a4:	12 e0       	ldi	r17, 0x02	; 2
      a6:	a0 e0       	ldi	r26, 0x00	; 0
      a8:	b1 e0       	ldi	r27, 0x01	; 1
      aa:	e6 e9       	ldi	r30, 0x96	; 150
      ac:	f8 e2       	ldi	r31, 0x28	; 40
      ae:	00 e0       	ldi	r16, 0x00	; 0
      b0:	0b bf       	out	0x3b, r16	; 59
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
      b4:	07 90       	elpm	r0, Z+
      b6:	0d 92       	st	X+, r0
      b8:	a4 3d       	cpi	r26, 0xD4	; 212
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
      be:	27 e0       	ldi	r18, 0x07	; 7
      c0:	a4 ed       	ldi	r26, 0xD4	; 212
      c2:	b2 e0       	ldi	r27, 0x02	; 2
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
      c8:	ab 35       	cpi	r26, 0x5B	; 91
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
      ce:	4d d5       	rcall	.+2714   	; 0xb6a <main>
      d0:	0c 94 49 14 	jmp	0x2892	; 0x2892 <_exit>

000000d4 <__bad_interrupt>:
      d4:	95 cf       	rjmp	.-214    	; 0x0 <__vectors>

000000d6 <Control_UpdateFromDistance>:
	
}

void Control_UpdateFromDistance(void)
{
	uint16_t d= sdv_sys.distance_cm;
      d6:	60 91 41 07 	lds	r22, 0x0741	; 0x800741 <sdv_sys+0x4>
      da:	70 91 42 07 	lds	r23, 0x0742	; 0x800742 <sdv_sys+0x5>
      de:	80 91 43 07 	lds	r24, 0x0743	; 0x800743 <sdv_sys+0x6>
      e2:	90 91 44 07 	lds	r25, 0x0744	; 0x800744 <sdv_sys+0x7>
      e6:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <__fixunssfsi>
	
	if(d<=parameter.D_Emergency)
      ea:	80 91 3b 07 	lds	r24, 0x073B	; 0x80073b <parameter+0xa>
      ee:	90 91 3c 07 	lds	r25, 0x073C	; 0x80073c <parameter+0xb>
      f2:	86 17       	cp	r24, r22
      f4:	97 07       	cpc	r25, r23
      f6:	20 f0       	brcs	.+8      	; 0x100 <Control_UpdateFromDistance+0x2a>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;		
      f8:	83 e0       	ldi	r24, 0x03	; 3
      fa:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
      fe:	08 95       	ret
	}
	else if(d<=parameter.D_caution)
     100:	80 91 39 07 	lds	r24, 0x0739	; 0x800739 <parameter+0x8>
     104:	90 91 3a 07 	lds	r25, 0x073A	; 0x80073a <parameter+0x9>
     108:	86 17       	cp	r24, r22
     10a:	97 07       	cpc	r25, r23
     10c:	20 f0       	brcs	.+8      	; 0x116 <Control_UpdateFromDistance+0x40>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
     10e:	82 e0       	ldi	r24, 0x02	; 2
     110:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     114:	08 95       	ret
	}
	else
	{
		
		if(sdv_sys.last_motor_cmd == SPEED_DOWN)
     116:	80 91 3f 07 	lds	r24, 0x073F	; 0x80073f <sdv_sys+0x2>
     11a:	82 30       	cpi	r24, 0x02	; 2
     11c:	21 f4       	brne	.+8      	; 0x126 <Control_UpdateFromDistance+0x50>
			sdv_sys.motor_cmd=SPEED_UP;
     11e:	81 e0       	ldi	r24, 0x01	; 1
     120:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     124:	08 95       	ret
		else if(sdv_sys.last_motor_cmd == MOTOR_STOP)
     126:	83 30       	cpi	r24, 0x03	; 3
     128:	21 f4       	brne	.+8      	; 0x132 <Control_UpdateFromDistance+0x5c>
			sdv_sys.motor_cmd=SPEED_DOWN;
     12a:	82 e0       	ldi	r24, 0x02	; 2
     12c:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     130:	08 95       	ret
		else
			sdv_sys.motor_cmd=SPEED_STAY;
     132:	84 e0       	ldi	r24, 0x04	; 4
     134:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     138:	08 95       	ret

0000013a <Control_UpdateFromFCW>:
	
	
}
void Control_UpdateFromFCW(void)
{
	fcw_states state= sdv_sys.fcw_state;
     13a:	80 91 55 07 	lds	r24, 0x0755	; 0x800755 <sdv_sys+0x18>
	static unsigned int safe_cnt=0;
	static uint8_t restarted = 0; // 재출발 완료 플래그
	if(state != FCW_SAFE){
     13e:	88 23       	and	r24, r24
     140:	31 f0       	breq	.+12     	; 0x14e <Control_UpdateFromFCW+0x14>
		safe_cnt = 0;
     142:	10 92 d6 02 	sts	0x02D6, r1	; 0x8002d6 <safe_cnt.1682+0x1>
     146:	10 92 d5 02 	sts	0x02D5, r1	; 0x8002d5 <safe_cnt.1682>
		restarted = 0;
     14a:	10 92 d4 02 	sts	0x02D4, r1	; 0x8002d4 <__data_end>
	}

	if(state==FCW_DANGER)
     14e:	82 30       	cpi	r24, 0x02	; 2
     150:	21 f4       	brne	.+8      	; 0x15a <Control_UpdateFromFCW+0x20>
	{
		sdv_sys.motor_cmd=MOTOR_STOP;
     152:	83 e0       	ldi	r24, 0x03	; 3
     154:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     158:	08 95       	ret
		//sdv_sys.mode=MODE_EMERGENCY;
	}
	else if(state==FCW_WARNING)
     15a:	81 30       	cpi	r24, 0x01	; 1
     15c:	21 f4       	brne	.+8      	; 0x166 <Control_UpdateFromFCW+0x2c>
	{
		sdv_sys.motor_cmd=SPEED_DOWN;
     15e:	82 e0       	ldi	r24, 0x02	; 2
     160:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     164:	08 95       	ret
		//if(sdv_sys.mode != MODE_EMERGENCY)
			//sdv_sys.mode=MODE_AUTO;
	}
	else if(state== FCW_SAFE)
     166:	81 11       	cpse	r24, r1
     168:	1b c0       	rjmp	.+54     	; 0x1a0 <Control_UpdateFromFCW+0x66>
	{
		if(!restarted){
     16a:	80 91 d4 02 	lds	r24, 0x02D4	; 0x8002d4 <__data_end>
     16e:	81 11       	cpse	r24, r1
     170:	15 c0       	rjmp	.+42     	; 0x19c <Control_UpdateFromFCW+0x62>
			if(safe_cnt < 15){
     172:	80 91 d5 02 	lds	r24, 0x02D5	; 0x8002d5 <safe_cnt.1682>
     176:	90 91 d6 02 	lds	r25, 0x02D6	; 0x8002d6 <safe_cnt.1682+0x1>
     17a:	8f 30       	cpi	r24, 0x0F	; 15
     17c:	91 05       	cpc	r25, r1
     17e:	48 f4       	brcc	.+18     	; 0x192 <Control_UpdateFromFCW+0x58>
				safe_cnt++;
     180:	01 96       	adiw	r24, 0x01	; 1
     182:	90 93 d6 02 	sts	0x02D6, r25	; 0x8002d6 <safe_cnt.1682+0x1>
     186:	80 93 d5 02 	sts	0x02D5, r24	; 0x8002d5 <safe_cnt.1682>
				sdv_sys.motor_cmd = MOTOR_STOP; // 기다리는 동안 정지 유지
     18a:	83 e0       	ldi	r24, 0x03	; 3
     18c:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     190:	08 95       	ret
			}
			else{
				Control_UpdateFromDistance();  // 재출발 1회
     192:	a1 df       	rcall	.-190    	; 0xd6 <Control_UpdateFromDistance>
				restarted = 1;
     194:	81 e0       	ldi	r24, 0x01	; 1
     196:	80 93 d4 02 	sts	0x02D4, r24	; 0x8002d4 <__data_end>
			}
		}
		else{
			Control_UpdateFromDistance();      // 이후는 거리 기반 주행
     19a:	08 95       	ret
     19c:	9c cf       	rjmp	.-200    	; 0xd6 <Control_UpdateFromDistance>
     19e:	08 95       	ret
		}
		
	}
	 else if(state == FCW_ERROR)
     1a0:	83 30       	cpi	r24, 0x03	; 3
     1a2:	11 f4       	brne	.+4      	; 0x1a8 <Control_UpdateFromFCW+0x6e>
	 {
		 sdv_sys.motor_cmd = MOTOR_STOP;  // 안전 기본값
     1a4:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
     1a8:	08 95       	ret

000001aa <corrected_distance>:
		case FCW_ERROR:
		return "ERROR";
		default:
		return "UNKNOWN";
	}
}
     1aa:	cf 92       	push	r12
     1ac:	df 92       	push	r13
     1ae:	ef 92       	push	r14
     1b0:	ff 92       	push	r15
     1b2:	60 91 41 07 	lds	r22, 0x0741	; 0x800741 <sdv_sys+0x4>
     1b6:	70 91 42 07 	lds	r23, 0x0742	; 0x800742 <sdv_sys+0x5>
     1ba:	80 91 43 07 	lds	r24, 0x0743	; 0x800743 <sdv_sys+0x6>
     1be:	90 91 44 07 	lds	r25, 0x0744	; 0x800744 <sdv_sys+0x7>
     1c2:	20 e0       	ldi	r18, 0x00	; 0
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	40 e3       	ldi	r20, 0x30	; 48
     1c8:	51 e4       	ldi	r21, 0x41	; 65
     1ca:	0e 94 0a 0b 	call	0x1614	; 0x1614 <__subsf3>
     1ce:	6b 01       	movw	r12, r22
     1d0:	7c 01       	movw	r14, r24
     1d2:	20 e0       	ldi	r18, 0x00	; 0
     1d4:	30 e0       	ldi	r19, 0x00	; 0
     1d6:	a9 01       	movw	r20, r18
     1d8:	0e 94 6f 0b 	call	0x16de	; 0x16de <__cmpsf2>
     1dc:	88 23       	and	r24, r24
     1de:	1c f4       	brge	.+6      	; 0x1e6 <corrected_distance+0x3c>
     1e0:	c1 2c       	mov	r12, r1
     1e2:	d1 2c       	mov	r13, r1
     1e4:	76 01       	movw	r14, r12
     1e6:	c0 92 41 07 	sts	0x0741, r12	; 0x800741 <sdv_sys+0x4>
     1ea:	d0 92 42 07 	sts	0x0742, r13	; 0x800742 <sdv_sys+0x5>
     1ee:	e0 92 43 07 	sts	0x0743, r14	; 0x800743 <sdv_sys+0x6>
     1f2:	f0 92 44 07 	sts	0x0744, r15	; 0x800744 <sdv_sys+0x7>
     1f6:	ff 90       	pop	r15
     1f8:	ef 90       	pop	r14
     1fa:	df 90       	pop	r13
     1fc:	cf 90       	pop	r12
     1fe:	08 95       	ret

00000200 <fcw_get_relative_speed>:




void fcw_get_relative_speed(void){
     200:	8f 92       	push	r8
     202:	9f 92       	push	r9
     204:	af 92       	push	r10
     206:	bf 92       	push	r11
     208:	cf 92       	push	r12
     20a:	df 92       	push	r13
     20c:	ef 92       	push	r14
     20e:	ff 92       	push	r15
     210:	cf 93       	push	r28
     212:	df 93       	push	r29
	
	// NOTE: distance update period is fixed at 100ms from SUB MCU
	float dt = 0.1;  // seconds
	float delta_distance = sdv_sys.distance_cm - sdv_sys.last_distance_cm;
     214:	cd e3       	ldi	r28, 0x3D	; 61
     216:	d7 e0       	ldi	r29, 0x07	; 7
     218:	cc 80       	ldd	r12, Y+4	; 0x04
     21a:	dd 80       	ldd	r13, Y+5	; 0x05
     21c:	ee 80       	ldd	r14, Y+6	; 0x06
     21e:	ff 80       	ldd	r15, Y+7	; 0x07
     220:	28 85       	ldd	r18, Y+8	; 0x08
     222:	39 85       	ldd	r19, Y+9	; 0x09
     224:	4a 85       	ldd	r20, Y+10	; 0x0a
     226:	5b 85       	ldd	r21, Y+11	; 0x0b
     228:	c7 01       	movw	r24, r14
     22a:	b6 01       	movw	r22, r12
     22c:	0e 94 0a 0b 	call	0x1614	; 0x1614 <__subsf3>
	float v_cms = delta_distance / dt; // cm/s
     230:	2d ec       	ldi	r18, 0xCD	; 205
     232:	3c ec       	ldi	r19, 0xCC	; 204
     234:	4c ec       	ldi	r20, 0xCC	; 204
     236:	5d e3       	ldi	r21, 0x3D	; 61
     238:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__divsf3>
	const float beta = 0.4; // 필터 계수 (0 < beta < 1)
	sdv_sys.speed_cms= beta * v_cms + (1 - beta) *sdv_sys.last_speed_cms;
     23c:	2d ec       	ldi	r18, 0xCD	; 205
     23e:	3c ec       	ldi	r19, 0xCC	; 204
     240:	4c ec       	ldi	r20, 0xCC	; 204
     242:	5e e3       	ldi	r21, 0x3E	; 62
     244:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__mulsf3>
     248:	4b 01       	movw	r8, r22
     24a:	5c 01       	movw	r10, r24
     24c:	68 89       	ldd	r22, Y+16	; 0x10
     24e:	79 89       	ldd	r23, Y+17	; 0x11
     250:	8a 89       	ldd	r24, Y+18	; 0x12
     252:	9b 89       	ldd	r25, Y+19	; 0x13
     254:	2a e9       	ldi	r18, 0x9A	; 154
     256:	39 e9       	ldi	r19, 0x99	; 153
     258:	49 e1       	ldi	r20, 0x19	; 25
     25a:	5f e3       	ldi	r21, 0x3F	; 63
     25c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__mulsf3>
     260:	9b 01       	movw	r18, r22
     262:	ac 01       	movw	r20, r24
     264:	c5 01       	movw	r24, r10
     266:	b4 01       	movw	r22, r8
     268:	0e 94 0b 0b 	call	0x1616	; 0x1616 <__addsf3>
     26c:	6c 87       	std	Y+12, r22	; 0x0c
     26e:	7d 87       	std	Y+13, r23	; 0x0d
     270:	8e 87       	std	Y+14, r24	; 0x0e
     272:	9f 87       	std	Y+15, r25	; 0x0f
	sdv_sys.last_speed_cms = sdv_sys.speed_cms;
     274:	68 8b       	std	Y+16, r22	; 0x10
     276:	79 8b       	std	Y+17, r23	; 0x11
     278:	8a 8b       	std	Y+18, r24	; 0x12
     27a:	9b 8b       	std	Y+19, r25	; 0x13
	sdv_sys.last_distance_cm = sdv_sys.distance_cm;
     27c:	c8 86       	std	Y+8, r12	; 0x08
     27e:	d9 86       	std	Y+9, r13	; 0x09
     280:	ea 86       	std	Y+10, r14	; 0x0a
     282:	fb 86       	std	Y+11, r15	; 0x0b
	

}
     284:	df 91       	pop	r29
     286:	cf 91       	pop	r28
     288:	ff 90       	pop	r15
     28a:	ef 90       	pop	r14
     28c:	df 90       	pop	r13
     28e:	cf 90       	pop	r12
     290:	bf 90       	pop	r11
     292:	af 90       	pop	r10
     294:	9f 90       	pop	r9
     296:	8f 90       	pop	r8
     298:	08 95       	ret

0000029a <fcw_get_ttc>:

float fcw_get_ttc(void){
     29a:	cf 92       	push	r12
     29c:	df 92       	push	r13
     29e:	ef 92       	push	r14
     2a0:	ff 92       	push	r15
	fcw_get_relative_speed();
     2a2:	ae df       	rcall	.-164    	; 0x200 <fcw_get_relative_speed>
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
     2a4:	c0 90 49 07 	lds	r12, 0x0749	; 0x800749 <sdv_sys+0xc>
     2a8:	d0 90 4a 07 	lds	r13, 0x074A	; 0x80074a <sdv_sys+0xd>
     2ac:	e0 90 4b 07 	lds	r14, 0x074B	; 0x80074b <sdv_sys+0xe>
     2b0:	f0 90 4c 07 	lds	r15, 0x074C	; 0x80074c <sdv_sys+0xf>
     2b4:	20 e0       	ldi	r18, 0x00	; 0
     2b6:	30 e0       	ldi	r19, 0x00	; 0
     2b8:	40 e8       	ldi	r20, 0x80	; 128
     2ba:	5f eb       	ldi	r21, 0xBF	; 191
     2bc:	c7 01       	movw	r24, r14
     2be:	b6 01       	movw	r22, r12
     2c0:	0e 94 be 0c 	call	0x197c	; 0x197c <__gesf2>
     2c4:	88 23       	and	r24, r24
     2c6:	94 f4       	brge	.+36     	; 0x2ec <fcw_get_ttc+0x52>
		return 9999.0; // Object is moving away
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
     2c8:	60 91 41 07 	lds	r22, 0x0741	; 0x800741 <sdv_sys+0x4>
     2cc:	70 91 42 07 	lds	r23, 0x0742	; 0x800742 <sdv_sys+0x5>
     2d0:	80 91 43 07 	lds	r24, 0x0743	; 0x800743 <sdv_sys+0x6>
     2d4:	90 91 44 07 	lds	r25, 0x0744	; 0x800744 <sdv_sys+0x7>
     2d8:	a7 01       	movw	r20, r14
     2da:	96 01       	movw	r18, r12
     2dc:	50 58       	subi	r21, 0x80	; 128
     2de:	0e 94 73 0b 	call	0x16e6	; 0x16e6 <__divsf3>
	
	return ttc;
     2e2:	56 2f       	mov	r21, r22
     2e4:	47 2f       	mov	r20, r23
     2e6:	38 2f       	mov	r19, r24
     2e8:	29 2f       	mov	r18, r25
     2ea:	04 c0       	rjmp	.+8      	; 0x2f4 <fcw_get_ttc+0x5a>
float fcw_get_ttc(void){
	fcw_get_relative_speed();
	// sdv_sys.speed_cms = (float)relative_speed; // Convert cm/ss
	int v_min=1.0;
	if (sdv_sys.speed_cms >= -v_min){
		return 9999.0; // Object is moving away
     2ec:	50 e0       	ldi	r21, 0x00	; 0
     2ee:	4c e3       	ldi	r20, 0x3C	; 60
     2f0:	3c e1       	ldi	r19, 0x1C	; 28
     2f2:	26 e4       	ldi	r18, 0x46	; 70
	}
	float ttc = sdv_sys.distance_cm / (-sdv_sys.speed_cms);
	
	return ttc;
     2f4:	65 2f       	mov	r22, r21
     2f6:	74 2f       	mov	r23, r20
     2f8:	83 2f       	mov	r24, r19
     2fa:	92 2f       	mov	r25, r18
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	df 90       	pop	r13
     302:	cf 90       	pop	r12
     304:	08 95       	ret

00000306 <fcw_update>:
	sdv_sys.distance_cm=d;
	
}


void fcw_update(void){
     306:	cf 92       	push	r12
     308:	df 92       	push	r13
     30a:	ef 92       	push	r14
     30c:	ff 92       	push	r15
	
	static uint32_t danger_cnt = 0;
	
	float ttc = fcw_get_ttc();
     30e:	c5 df       	rcall	.-118    	; 0x29a <fcw_get_ttc>
     310:	6b 01       	movw	r12, r22
     312:	7c 01       	movw	r14, r24
	sdv_sys.ttc=ttc;
     314:	ed e3       	ldi	r30, 0x3D	; 61
     316:	f7 e0       	ldi	r31, 0x07	; 7
     318:	64 8b       	std	Z+20, r22	; 0x14
     31a:	75 8b       	std	Z+21, r23	; 0x15
     31c:	86 8b       	std	Z+22, r24	; 0x16
     31e:	97 8b       	std	Z+23, r25	; 0x17
	if(sdv_sys.fcw_state==FCW_DANGER){
     320:	80 8d       	ldd	r24, Z+24	; 0x18
     322:	82 30       	cpi	r24, 0x02	; 2
     324:	79 f5       	brne	.+94     	; 0x384 <fcw_update+0x7e>
		if(danger_cnt > 0){			
     326:	80 91 d7 02 	lds	r24, 0x02D7	; 0x8002d7 <danger_cnt.2504>
     32a:	90 91 d8 02 	lds	r25, 0x02D8	; 0x8002d8 <danger_cnt.2504+0x1>
     32e:	a0 91 d9 02 	lds	r26, 0x02D9	; 0x8002d9 <danger_cnt.2504+0x2>
     332:	b0 91 da 02 	lds	r27, 0x02DA	; 0x8002da <danger_cnt.2504+0x3>
     336:	00 97       	sbiw	r24, 0x00	; 0
     338:	a1 05       	cpc	r26, r1
     33a:	b1 05       	cpc	r27, r1
     33c:	61 f0       	breq	.+24     	; 0x356 <fcw_update+0x50>
			danger_cnt--;
     33e:	01 97       	sbiw	r24, 0x01	; 1
     340:	a1 09       	sbc	r26, r1
     342:	b1 09       	sbc	r27, r1
     344:	80 93 d7 02 	sts	0x02D7, r24	; 0x8002d7 <danger_cnt.2504>
     348:	90 93 d8 02 	sts	0x02D8, r25	; 0x8002d8 <danger_cnt.2504+0x1>
     34c:	a0 93 d9 02 	sts	0x02D9, r26	; 0x8002d9 <danger_cnt.2504+0x2>
     350:	b0 93 da 02 	sts	0x02DA, r27	; 0x8002da <danger_cnt.2504+0x3>
			return;
     354:	52 c0       	rjmp	.+164    	; 0x3fa <fcw_update+0xf4>
		}
	
		 if(ttc < parameter.ttc_danger && ttc > 0){
     356:	20 91 31 07 	lds	r18, 0x0731	; 0x800731 <parameter>
     35a:	30 91 32 07 	lds	r19, 0x0732	; 0x800732 <parameter+0x1>
     35e:	40 91 33 07 	lds	r20, 0x0733	; 0x800733 <parameter+0x2>
     362:	50 91 34 07 	lds	r21, 0x0734	; 0x800734 <parameter+0x3>
     366:	c7 01       	movw	r24, r14
     368:	b6 01       	movw	r22, r12
     36a:	0e 94 6f 0b 	call	0x16de	; 0x16de <__cmpsf2>
     36e:	88 23       	and	r24, r24
     370:	4c f4       	brge	.+18     	; 0x384 <fcw_update+0x7e>
     372:	20 e0       	ldi	r18, 0x00	; 0
     374:	30 e0       	ldi	r19, 0x00	; 0
     376:	a9 01       	movw	r20, r18
     378:	c7 01       	movw	r24, r14
     37a:	b6 01       	movw	r22, r12
     37c:	0e 94 be 0c 	call	0x197c	; 0x197c <__gesf2>
     380:	18 16       	cp	r1, r24
     382:	dc f1       	brlt	.+118    	; 0x3fa <fcw_update+0xf4>
			   return;
		   }
		
	}
	if (ttc < parameter.ttc_danger &&  ttc>0)
     384:	20 91 31 07 	lds	r18, 0x0731	; 0x800731 <parameter>
     388:	30 91 32 07 	lds	r19, 0x0732	; 0x800732 <parameter+0x1>
     38c:	40 91 33 07 	lds	r20, 0x0733	; 0x800733 <parameter+0x2>
     390:	50 91 34 07 	lds	r21, 0x0734	; 0x800734 <parameter+0x3>
     394:	c7 01       	movw	r24, r14
     396:	b6 01       	movw	r22, r12
     398:	0e 94 6f 0b 	call	0x16de	; 0x16de <__cmpsf2>
     39c:	88 23       	and	r24, r24
     39e:	cc f4       	brge	.+50     	; 0x3d2 <fcw_update+0xcc>
     3a0:	20 e0       	ldi	r18, 0x00	; 0
     3a2:	30 e0       	ldi	r19, 0x00	; 0
     3a4:	a9 01       	movw	r20, r18
     3a6:	c7 01       	movw	r24, r14
     3a8:	b6 01       	movw	r22, r12
     3aa:	0e 94 be 0c 	call	0x197c	; 0x197c <__gesf2>
     3ae:	18 16       	cp	r1, r24
     3b0:	84 f4       	brge	.+32     	; 0x3d2 <fcw_update+0xcc>
	{
		sdv_sys.fcw_state=FCW_DANGER;
     3b2:	82 e0       	ldi	r24, 0x02	; 2
     3b4:	80 93 55 07 	sts	0x0755, r24	; 0x800755 <sdv_sys+0x18>
		danger_cnt=DANGER_RELEASE_CNT;
     3b8:	88 e0       	ldi	r24, 0x08	; 8
     3ba:	90 e0       	ldi	r25, 0x00	; 0
     3bc:	a0 e0       	ldi	r26, 0x00	; 0
     3be:	b0 e0       	ldi	r27, 0x00	; 0
     3c0:	80 93 d7 02 	sts	0x02D7, r24	; 0x8002d7 <danger_cnt.2504>
     3c4:	90 93 d8 02 	sts	0x02D8, r25	; 0x8002d8 <danger_cnt.2504+0x1>
     3c8:	a0 93 d9 02 	sts	0x02D9, r26	; 0x8002d9 <danger_cnt.2504+0x2>
     3cc:	b0 93 da 02 	sts	0x02DA, r27	; 0x8002da <danger_cnt.2504+0x3>
		return;
     3d0:	14 c0       	rjmp	.+40     	; 0x3fa <fcw_update+0xf4>
	}
	if(ttc < parameter.ttc_warning){
     3d2:	20 91 35 07 	lds	r18, 0x0735	; 0x800735 <parameter+0x4>
     3d6:	30 91 36 07 	lds	r19, 0x0736	; 0x800736 <parameter+0x5>
     3da:	40 91 37 07 	lds	r20, 0x0737	; 0x800737 <parameter+0x6>
     3de:	50 91 38 07 	lds	r21, 0x0738	; 0x800738 <parameter+0x7>
     3e2:	c7 01       	movw	r24, r14
     3e4:	b6 01       	movw	r22, r12
     3e6:	0e 94 6f 0b 	call	0x16de	; 0x16de <__cmpsf2>
     3ea:	88 23       	and	r24, r24
     3ec:	24 f4       	brge	.+8      	; 0x3f6 <fcw_update+0xf0>
		sdv_sys.fcw_state=FCW_WARNING;
     3ee:	81 e0       	ldi	r24, 0x01	; 1
     3f0:	80 93 55 07 	sts	0x0755, r24	; 0x800755 <sdv_sys+0x18>
     3f4:	02 c0       	rjmp	.+4      	; 0x3fa <fcw_update+0xf4>
	}
	else
		sdv_sys.fcw_state=FCW_SAFE;
     3f6:	10 92 55 07 	sts	0x0755, r1	; 0x800755 <sdv_sys+0x18>
	sdv_sys.ttc=ttc;
	
	
}
     3fa:	ff 90       	pop	r15
     3fc:	ef 90       	pop	r14
     3fe:	df 90       	pop	r13
     400:	cf 90       	pop	r12
     402:	08 95       	ret

00000404 <HAL_USART0_Init>:
 */ 
#include<avr/io.h>
#include "hal_uart.h"
#define F_CPU 14745600UL
void HAL_USART0_Init(uint32_t baud){
	const uint16_t ubrr0 = (F_CPU/(16UL*baud)) - 1;
     404:	dc 01       	movw	r26, r24
     406:	cb 01       	movw	r24, r22
     408:	88 0f       	add	r24, r24
     40a:	99 1f       	adc	r25, r25
     40c:	aa 1f       	adc	r26, r26
     40e:	bb 1f       	adc	r27, r27
     410:	88 0f       	add	r24, r24
     412:	99 1f       	adc	r25, r25
     414:	aa 1f       	adc	r26, r26
     416:	bb 1f       	adc	r27, r27
     418:	9c 01       	movw	r18, r24
     41a:	ad 01       	movw	r20, r26
     41c:	22 0f       	add	r18, r18
     41e:	33 1f       	adc	r19, r19
     420:	44 1f       	adc	r20, r20
     422:	55 1f       	adc	r21, r21
     424:	22 0f       	add	r18, r18
     426:	33 1f       	adc	r19, r19
     428:	44 1f       	adc	r20, r20
     42a:	55 1f       	adc	r21, r21
     42c:	60 e0       	ldi	r22, 0x00	; 0
     42e:	70 e0       	ldi	r23, 0x00	; 0
     430:	81 ee       	ldi	r24, 0xE1	; 225
     432:	90 e0       	ldi	r25, 0x00	; 0
     434:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <__udivmodsi4>
     438:	21 50       	subi	r18, 0x01	; 1
     43a:	31 09       	sbc	r19, r1
	UBRR0H = (uint8_t)(ubrr0 >> 8);
     43c:	30 93 90 00 	sts	0x0090, r19	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
	UBRR0L = (uint8_t)(ubrr0 & 0xFF);
     440:	29 b9       	out	0x09, r18	; 9
	UCSR0A = 0x00;
     442:	1b b8       	out	0x0b, r1	; 11
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
     444:	88 e9       	ldi	r24, 0x98	; 152
     446:	8a b9       	out	0x0a, r24	; 10
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
     448:	86 e0       	ldi	r24, 0x06	; 6
     44a:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
     44e:	08 95       	ret

00000450 <HAL_USART1_Init>:
}
/* ================= UART1 ================= */
void HAL_USART1_Init(uint32_t baud){
	const uint16_t ubrr1 = (F_CPU/(16UL*baud)) - 1;
     450:	dc 01       	movw	r26, r24
     452:	cb 01       	movw	r24, r22
     454:	88 0f       	add	r24, r24
     456:	99 1f       	adc	r25, r25
     458:	aa 1f       	adc	r26, r26
     45a:	bb 1f       	adc	r27, r27
     45c:	88 0f       	add	r24, r24
     45e:	99 1f       	adc	r25, r25
     460:	aa 1f       	adc	r26, r26
     462:	bb 1f       	adc	r27, r27
     464:	9c 01       	movw	r18, r24
     466:	ad 01       	movw	r20, r26
     468:	22 0f       	add	r18, r18
     46a:	33 1f       	adc	r19, r19
     46c:	44 1f       	adc	r20, r20
     46e:	55 1f       	adc	r21, r21
     470:	22 0f       	add	r18, r18
     472:	33 1f       	adc	r19, r19
     474:	44 1f       	adc	r20, r20
     476:	55 1f       	adc	r21, r21
     478:	60 e0       	ldi	r22, 0x00	; 0
     47a:	70 e0       	ldi	r23, 0x00	; 0
     47c:	81 ee       	ldi	r24, 0xE1	; 225
     47e:	90 e0       	ldi	r25, 0x00	; 0
     480:	0e 94 38 0d 	call	0x1a70	; 0x1a70 <__udivmodsi4>
     484:	21 50       	subi	r18, 0x01	; 1
     486:	31 09       	sbc	r19, r1
	UBRR1H = (uint8_t)(ubrr1 >> 8);
     488:	30 93 98 00 	sts	0x0098, r19	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
	UBRR1L = (uint8_t)(ubrr1 & 0xFF);
     48c:	20 93 99 00 	sts	0x0099, r18	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
	UCSR1A = 0x00;
     490:	10 92 9b 00 	sts	0x009B, r1	; 0x80009b <__TEXT_REGION_LENGTH__+0x7e009b>
	UCSR1B = (1<<RXCIE1) | (1<<RXEN1) | (1<<TXEN1);  // RX IRQ, RX/TX enable
     494:	88 e9       	ldi	r24, 0x98	; 152
     496:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);              // 8N1
     49a:	86 e0       	ldi	r24, 0x06	; 6
     49c:	80 93 9d 00 	sts	0x009D, r24	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
     4a0:	08 95       	ret

000004a2 <HAL_USART1_Enable_Tx_Int>:
}

void HAL_USART1_Enable_Tx_Int(void){UCSR1B |= (1<<UDRIE1);}
     4a2:	ea e9       	ldi	r30, 0x9A	; 154
     4a4:	f0 e0       	ldi	r31, 0x00	; 0
     4a6:	80 81       	ld	r24, Z
     4a8:	80 62       	ori	r24, 0x20	; 32
     4aa:	80 83       	st	Z, r24
     4ac:	08 95       	ret

000004ae <HAL_USART1_Disable_Tx_Int>:
void HAL_USART1_Disable_Tx_Int(void){UCSR1B &= ~(1<<UDRIE1);}
     4ae:	ea e9       	ldi	r30, 0x9A	; 154
     4b0:	f0 e0       	ldi	r31, 0x00	; 0
     4b2:	80 81       	ld	r24, Z
     4b4:	8f 7d       	andi	r24, 0xDF	; 223
     4b6:	80 83       	st	Z, r24
     4b8:	08 95       	ret

000004ba <HAL_USART0_Enable_Tx_Int>:
void HAL_USART0_Enable_Tx_Int(void){UCSR0B |= (1<<UDRIE0);}
     4ba:	8a b1       	in	r24, 0x0a	; 10
     4bc:	80 62       	ori	r24, 0x20	; 32
     4be:	8a b9       	out	0x0a, r24	; 10
     4c0:	08 95       	ret

000004c2 <HAL_USART0_Disable_Tx_Int>:
     4c2:	8a b1       	in	r24, 0x0a	; 10
     4c4:	8f 7d       	andi	r24, 0xDF	; 223
     4c6:	8a b9       	out	0x0a, r24	; 10
     4c8:	08 95       	ret

000004ca <PC_Init>:
static volatile uint8_t rx_overflow = 0;


void PC_Init(void)
{
	HAL_USART1_Init(38400);
     4ca:	60 e0       	ldi	r22, 0x00	; 0
     4cc:	76 e9       	ldi	r23, 0x96	; 150
     4ce:	80 e0       	ldi	r24, 0x00	; 0
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	be df       	rcall	.-132    	; 0x450 <HAL_USART1_Init>
	rx_idx = 0;
     4d4:	10 92 5f 03 	sts	0x035F, r1	; 0x80035f <rx_idx>
	tx_idx = 0;
     4d8:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <tx_idx>
	tx_len=0;
     4dc:	10 92 dd 02 	sts	0x02DD, r1	; 0x8002dd <tx_len>
	line_ready = false;
     4e0:	10 92 dc 02 	sts	0x02DC, r1	; 0x8002dc <line_ready>
     4e4:	08 95       	ret

000004e6 <PC_ProcessTx>:
	 rx_idx = 0;
	 line_ready = false;
}

void PC_ProcessTx(void)
{
     4e6:	4f 92       	push	r4
     4e8:	5f 92       	push	r5
     4ea:	6f 92       	push	r6
     4ec:	7f 92       	push	r7
     4ee:	8f 92       	push	r8
     4f0:	9f 92       	push	r9
     4f2:	af 92       	push	r10
     4f4:	bf 92       	push	r11
     4f6:	cf 92       	push	r12
     4f8:	df 92       	push	r13
     4fa:	ef 92       	push	r14
     4fc:	ff 92       	push	r15
     4fe:	0f 93       	push	r16
     500:	1f 93       	push	r17
     502:	cf 93       	push	r28
     504:	df 93       	push	r29
	// TODO: 주기적으로 STATE:MODE=...;MOTOR=...;ULTRA=...
	// 문자열 만들어서 UART0로 전송
	if (sdv_sys.ota_active) return;  
     506:	80 91 58 07 	lds	r24, 0x0758	; 0x800758 <sdv_sys+0x1b>
     50a:	81 11       	cpse	r24, r1
     50c:	71 c0       	rjmp	.+226    	; 0x5f0 <PC_ProcessTx+0x10a>
	uint16_t ttc10;
	if (tx_len != 0) return; // 전송 중이면 무시
     50e:	80 91 dd 02 	lds	r24, 0x02DD	; 0x8002dd <tx_len>
     512:	81 11       	cpse	r24, r1
     514:	6d c0       	rjmp	.+218    	; 0x5f0 <PC_ProcessTx+0x10a>

	
	cli();
     516:	f8 94       	cli
	ttc10=sdv_sys.ttc*10;
     518:	cd e3       	ldi	r28, 0x3D	; 61
     51a:	d7 e0       	ldi	r29, 0x07	; 7
     51c:	6c 89       	ldd	r22, Y+20	; 0x14
     51e:	7d 89       	ldd	r23, Y+21	; 0x15
     520:	8e 89       	ldd	r24, Y+22	; 0x16
     522:	9f 89       	ldd	r25, Y+23	; 0x17
     524:	20 e0       	ldi	r18, 0x00	; 0
     526:	30 e0       	ldi	r19, 0x00	; 0
     528:	40 e2       	ldi	r20, 0x20	; 32
     52a:	51 e4       	ldi	r21, 0x41	; 65
     52c:	0e 94 c2 0c 	call	0x1984	; 0x1984 <__mulsf3>
     530:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <__fixunssfsi>
     534:	6b 01       	movw	r12, r22
     536:	7c 01       	movw	r14, r24
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
	(unsigned int)sdv_sys.fcw_state,
     538:	48 8d       	ldd	r20, Y+24	; 0x18
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
	(int)sdv_sys.speed_cms,
     53a:	4c 84       	ldd	r4, Y+12	; 0x0c
     53c:	5d 84       	ldd	r5, Y+13	; 0x0d
     53e:	6e 84       	ldd	r6, Y+14	; 0x0e
     540:	7f 84       	ldd	r7, Y+15	; 0x0f
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
	sdv_sys.motor_cmd,
     542:	09 81       	ldd	r16, Y+1	; 0x01
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
	sdv_sys.mode,
     544:	18 81       	ld	r17, Y
	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
	"STATE:ULTRA=%3d;MODE=%d;MOTOR=%d;Speed=%d;FCW=%d;TTC=%2u.%1u\n",
	(uint16_t)sdv_sys.distance_cm,
     546:	8c 80       	ldd	r8, Y+4	; 0x04
     548:	9d 80       	ldd	r9, Y+5	; 0x05
     54a:	ae 80       	ldd	r10, Y+6	; 0x06
     54c:	bf 80       	ldd	r11, Y+7	; 0x07
	if (tx_len != 0) return; // 전송 중이면 무시

	
	cli();
	ttc10=sdv_sys.ttc*10;
	tx_len = sprintf(tx_line,
     54e:	9b 01       	movw	r18, r22
     550:	ad ec       	ldi	r26, 0xCD	; 205
     552:	bc ec       	ldi	r27, 0xCC	; 204
     554:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <__umulhisi3>
     558:	96 95       	lsr	r25
     55a:	87 95       	ror	r24
     55c:	96 95       	lsr	r25
     55e:	87 95       	ror	r24
     560:	96 95       	lsr	r25
     562:	87 95       	ror	r24
     564:	9c 01       	movw	r18, r24
     566:	22 0f       	add	r18, r18
     568:	33 1f       	adc	r19, r19
     56a:	88 0f       	add	r24, r24
     56c:	99 1f       	adc	r25, r25
     56e:	88 0f       	add	r24, r24
     570:	99 1f       	adc	r25, r25
     572:	88 0f       	add	r24, r24
     574:	99 1f       	adc	r25, r25
     576:	82 0f       	add	r24, r18
     578:	93 1f       	adc	r25, r19
     57a:	96 01       	movw	r18, r12
     57c:	28 1b       	sub	r18, r24
     57e:	39 0b       	sbc	r19, r25
     580:	c9 01       	movw	r24, r18
     582:	9f 93       	push	r25
     584:	2f 93       	push	r18
     586:	96 01       	movw	r18, r12
     588:	0e 94 5a 0d 	call	0x1ab4	; 0x1ab4 <__umulhisi3>
     58c:	96 95       	lsr	r25
     58e:	87 95       	ror	r24
     590:	96 95       	lsr	r25
     592:	87 95       	ror	r24
     594:	96 95       	lsr	r25
     596:	87 95       	ror	r24
     598:	9f 93       	push	r25
     59a:	8f 93       	push	r24
     59c:	1f 92       	push	r1
     59e:	4f 93       	push	r20
     5a0:	c3 01       	movw	r24, r6
     5a2:	b2 01       	movw	r22, r4
     5a4:	0e 94 db 0b 	call	0x17b6	; 0x17b6 <__fixsfsi>
     5a8:	7f 93       	push	r23
     5aa:	6f 93       	push	r22
     5ac:	1f 92       	push	r1
     5ae:	0f 93       	push	r16
     5b0:	1f 92       	push	r1
     5b2:	1f 93       	push	r17
     5b4:	c5 01       	movw	r24, r10
     5b6:	b4 01       	movw	r22, r8
     5b8:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <__fixunssfsi>
     5bc:	7f 93       	push	r23
     5be:	6f 93       	push	r22
     5c0:	80 e0       	ldi	r24, 0x00	; 0
     5c2:	91 e0       	ldi	r25, 0x01	; 1
     5c4:	9f 93       	push	r25
     5c6:	8f 93       	push	r24
     5c8:	8f ed       	ldi	r24, 0xDF	; 223
     5ca:	92 e0       	ldi	r25, 0x02	; 2
     5cc:	9f 93       	push	r25
     5ce:	8f 93       	push	r24
     5d0:	0e 94 df 0d 	call	0x1bbe	; 0x1bbe <sprintf>
     5d4:	80 93 dd 02 	sts	0x02DD, r24	; 0x8002dd <tx_len>
	(unsigned int)sdv_sys.fcw_state,
	(ttc10/10),
	(ttc10%10));
	

	tx_idx = 0;
     5d8:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     5dc:	62 df       	rcall	.-316    	; 0x4a2 <HAL_USART1_Enable_Tx_Int>

	sei();
     5de:	78 94       	sei
     5e0:	8d b7       	in	r24, 0x3d	; 61
     5e2:	9e b7       	in	r25, 0x3e	; 62
     5e4:	42 96       	adiw	r24, 0x12	; 18
     5e6:	0f b6       	in	r0, 0x3f	; 63
     5e8:	f8 94       	cli
     5ea:	9e bf       	out	0x3e, r25	; 62
     5ec:	0f be       	out	0x3f, r0	; 63
     5ee:	8d bf       	out	0x3d, r24	; 61
}
     5f0:	df 91       	pop	r29
     5f2:	cf 91       	pop	r28
     5f4:	1f 91       	pop	r17
     5f6:	0f 91       	pop	r16
     5f8:	ff 90       	pop	r15
     5fa:	ef 90       	pop	r14
     5fc:	df 90       	pop	r13
     5fe:	cf 90       	pop	r12
     600:	bf 90       	pop	r11
     602:	af 90       	pop	r10
     604:	9f 90       	pop	r9
     606:	8f 90       	pop	r8
     608:	7f 90       	pop	r7
     60a:	6f 90       	pop	r6
     60c:	5f 90       	pop	r5
     60e:	4f 90       	pop	r4
     610:	08 95       	ret

00000612 <PC_OnRxByte>:

// ISR glue
void PC_OnRxByte(uint8_t data)
{
	if (data == '\r') return; // CR 제거
     612:	8d 30       	cpi	r24, 0x0D	; 13
     614:	01 f1       	breq	.+64     	; 0x656 <PC_OnRxByte+0x44>

	if (data == '\n') {
     616:	8a 30       	cpi	r24, 0x0A	; 10
     618:	51 f4       	brne	.+20     	; 0x62e <PC_OnRxByte+0x1c>
		rx_line[rx_idx] = '\0';
     61a:	e0 91 5f 03 	lds	r30, 0x035F	; 0x80035f <rx_idx>
     61e:	f0 e0       	ldi	r31, 0x00	; 0
     620:	e0 5a       	subi	r30, 0xA0	; 160
     622:	fc 4f       	sbci	r31, 0xFC	; 252
     624:	10 82       	st	Z, r1
		line_ready = true;
     626:	81 e0       	ldi	r24, 0x01	; 1
     628:	80 93 dc 02 	sts	0x02DC, r24	; 0x8002dc <line_ready>
		return;
     62c:	08 95       	ret
	}

	if (rx_overflow) {
     62e:	90 91 db 02 	lds	r25, 0x02DB	; 0x8002db <rx_overflow>
     632:	91 11       	cpse	r25, r1
     634:	10 c0       	rjmp	.+32     	; 0x656 <PC_OnRxByte+0x44>
		// overflow 상태면 newline 나올 때까지 버림
		return;
	}

	if (rx_idx < sizeof(rx_line) - 1) {
     636:	e0 91 5f 03 	lds	r30, 0x035F	; 0x80035f <rx_idx>
     63a:	ef 3f       	cpi	r30, 0xFF	; 255
     63c:	49 f0       	breq	.+18     	; 0x650 <PC_OnRxByte+0x3e>
		rx_line[rx_idx++] = data;
     63e:	91 e0       	ldi	r25, 0x01	; 1
     640:	9e 0f       	add	r25, r30
     642:	90 93 5f 03 	sts	0x035F, r25	; 0x80035f <rx_idx>
     646:	f0 e0       	ldi	r31, 0x00	; 0
     648:	e0 5a       	subi	r30, 0xA0	; 160
     64a:	fc 4f       	sbci	r31, 0xFC	; 252
     64c:	80 83       	st	Z, r24
     64e:	08 95       	ret
		} else {
		// 버퍼 꽉 참 → overflow 상태
		rx_overflow = 1;
     650:	81 e0       	ldi	r24, 0x01	; 1
     652:	80 93 db 02 	sts	0x02DB, r24	; 0x8002db <rx_overflow>
     656:	08 95       	ret

00000658 <PC_ONTxEmpty>:
	}
}
void PC_ONTxEmpty(void)
{
	
	if(tx_idx<tx_len)
     658:	e0 91 de 02 	lds	r30, 0x02DE	; 0x8002de <tx_idx>
     65c:	80 91 dd 02 	lds	r24, 0x02DD	; 0x8002dd <tx_len>
     660:	e8 17       	cp	r30, r24
     662:	58 f4       	brcc	.+22     	; 0x67a <PC_ONTxEmpty+0x22>
	{
		UDR1=tx_line[tx_idx++];
     664:	81 e0       	ldi	r24, 0x01	; 1
     666:	8e 0f       	add	r24, r30
     668:	80 93 de 02 	sts	0x02DE, r24	; 0x8002de <tx_idx>
     66c:	f0 e0       	ldi	r31, 0x00	; 0
     66e:	e1 52       	subi	r30, 0x21	; 33
     670:	fd 4f       	sbci	r31, 0xFD	; 253
     672:	80 81       	ld	r24, Z
     674:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
     678:	08 95       	ret
	}
	else{
		HAL_USART1_Disable_Tx_Int();
     67a:	19 df       	rcall	.-462    	; 0x4ae <HAL_USART1_Disable_Tx_Int>
		tx_idx=0;
     67c:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <tx_idx>
		tx_len=0;
     680:	10 92 dd 02 	sts	0x02DD, r1	; 0x8002dd <tx_len>
     684:	08 95       	ret

00000686 <PC_SendLine>:
	}
}

void PC_SendLine(const char *msg)
{
	while (tx_len != 0) { /* wait until previous send done */ }
     686:	20 91 dd 02 	lds	r18, 0x02DD	; 0x8002dd <tx_len>
     68a:	21 11       	cpse	r18, r1
     68c:	fc cf       	rjmp	.-8      	; 0x686 <PC_SendLine>
	tx_len = snprintf(tx_line, sizeof(tx_line), "%s\n", msg);
     68e:	9f 93       	push	r25
     690:	8f 93       	push	r24
     692:	8e e3       	ldi	r24, 0x3E	; 62
     694:	91 e0       	ldi	r25, 0x01	; 1
     696:	9f 93       	push	r25
     698:	8f 93       	push	r24
     69a:	1f 92       	push	r1
     69c:	80 e8       	ldi	r24, 0x80	; 128
     69e:	8f 93       	push	r24
     6a0:	8f ed       	ldi	r24, 0xDF	; 223
     6a2:	92 e0       	ldi	r25, 0x02	; 2
     6a4:	9f 93       	push	r25
     6a6:	8f 93       	push	r24
     6a8:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <snprintf>
     6ac:	80 93 dd 02 	sts	0x02DD, r24	; 0x8002dd <tx_len>
	tx_idx = 0;
     6b0:	10 92 de 02 	sts	0x02DE, r1	; 0x8002de <tx_idx>
	HAL_USART1_Enable_Tx_Int();
     6b4:	f6 de       	rcall	.-532    	; 0x4a2 <HAL_USART1_Enable_Tx_Int>
}
     6b6:	8d b7       	in	r24, 0x3d	; 61
     6b8:	9e b7       	in	r25, 0x3e	; 62
     6ba:	08 96       	adiw	r24, 0x08	; 8
     6bc:	0f b6       	in	r0, 0x3f	; 63
     6be:	f8 94       	cli
     6c0:	9e bf       	out	0x3e, r25	; 62
     6c2:	0f be       	out	0x3f, r0	; 63
     6c4:	8d bf       	out	0x3d, r24	; 61
     6c6:	08 95       	ret

000006c8 <PC_ProcessRx>:
}


void PC_ProcessRx(void)
{
	if (!line_ready) return;
     6c8:	80 91 dc 02 	lds	r24, 0x02DC	; 0x8002dc <line_ready>
     6cc:	88 23       	and	r24, r24
     6ce:	09 f4       	brne	.+2      	; 0x6d2 <PC_ProcessRx+0xa>
     6d0:	5d c0       	rjmp	.+186    	; 0x78c <PC_ProcessRx+0xc4>

	if (rx_overflow) {
     6d2:	80 91 db 02 	lds	r24, 0x02DB	; 0x8002db <rx_overflow>
     6d6:	88 23       	and	r24, r24
     6d8:	51 f0       	breq	.+20     	; 0x6ee <PC_ProcessRx+0x26>
		rx_overflow = 0;
     6da:	10 92 db 02 	sts	0x02DB, r1	; 0x8002db <rx_overflow>
		rx_idx = 0;
     6de:	10 92 5f 03 	sts	0x035F, r1	; 0x80035f <rx_idx>
		line_ready = false;
     6e2:	10 92 dc 02 	sts	0x02DC, r1	; 0x8002dc <line_ready>
		PC_SendLine("OTA:NAK:RX_OVERFLOW");
     6e6:	82 e4       	ldi	r24, 0x42	; 66
     6e8:	91 e0       	ldi	r25, 0x01	; 1
     6ea:	cd cf       	rjmp	.-102    	; 0x686 <PC_SendLine>
		return;
     6ec:	08 95       	ret
	}
	 // \r 제거 (윈도우 터미널 대비)
	size_t n = strlen(rx_line);
     6ee:	e0 e6       	ldi	r30, 0x60	; 96
     6f0:	f3 e0       	ldi	r31, 0x03	; 3
     6f2:	01 90       	ld	r0, Z+
     6f4:	00 20       	and	r0, r0
     6f6:	e9 f7       	brne	.-6      	; 0x6f2 <PC_ProcessRx+0x2a>
     6f8:	31 97       	sbiw	r30, 0x01	; 1
     6fa:	e0 56       	subi	r30, 0x60	; 96
     6fc:	f3 40       	sbci	r31, 0x03	; 3
	if (n > 0 && rx_line[n-1] == '\r') rx_line[n-1] = '\0';
     6fe:	49 f0       	breq	.+18     	; 0x712 <PC_ProcessRx+0x4a>
     700:	31 97       	sbiw	r30, 0x01	; 1
     702:	df 01       	movw	r26, r30
     704:	a0 5a       	subi	r26, 0xA0	; 160
     706:	bc 4f       	sbci	r27, 0xFC	; 252
     708:	8c 91       	ld	r24, X
     70a:	8d 30       	cpi	r24, 0x0D	; 13
     70c:	11 f4       	brne	.+4      	; 0x712 <PC_ProcessRx+0x4a>
     70e:	fd 01       	movw	r30, r26
     710:	10 82       	st	Z, r1

	if (strncmp(rx_line, "OTA:BEGIN:MAIN", 14) == 0) {
     712:	4e e0       	ldi	r20, 0x0E	; 14
     714:	50 e0       	ldi	r21, 0x00	; 0
     716:	66 e5       	ldi	r22, 0x56	; 86
     718:	71 e0       	ldi	r23, 0x01	; 1
     71a:	80 e6       	ldi	r24, 0x60	; 96
     71c:	93 e0       	ldi	r25, 0x03	; 3
     71e:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <strncmp>
     722:	89 2b       	or	r24, r25
     724:	19 f4       	brne	.+6      	; 0x72c <PC_ProcessRx+0x64>
		OTA_Bridge_Begin(OTA_TARGET_MAIN);
     726:	81 e0       	ldi	r24, 0x01	; 1
     728:	01 d5       	rcall	.+2562   	; 0x112c <OTA_Bridge_Begin>
     72a:	2c c0       	rjmp	.+88     	; 0x784 <PC_ProcessRx+0xbc>
	}
	else if (strncmp(rx_line, "OTA:BEGIN:SUB", 13) == 0) {
     72c:	4d e0       	ldi	r20, 0x0D	; 13
     72e:	50 e0       	ldi	r21, 0x00	; 0
     730:	65 e6       	ldi	r22, 0x65	; 101
     732:	71 e0       	ldi	r23, 0x01	; 1
     734:	80 e6       	ldi	r24, 0x60	; 96
     736:	93 e0       	ldi	r25, 0x03	; 3
     738:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <strncmp>
     73c:	89 2b       	or	r24, r25
		OTA_Bridge_Begin(OTA_TARGET_SUB);
     73e:	19 f4       	brne	.+6      	; 0x746 <PC_ProcessRx+0x7e>
     740:	82 e0       	ldi	r24, 0x02	; 2
     742:	f4 d4       	rcall	.+2536   	; 0x112c <OTA_Bridge_Begin>
     744:	1f c0       	rjmp	.+62     	; 0x784 <PC_ProcessRx+0xbc>
	}
	else if (strncmp(rx_line, "OTA:END", 7) == 0) {
     746:	47 e0       	ldi	r20, 0x07	; 7
     748:	50 e0       	ldi	r21, 0x00	; 0
     74a:	63 e7       	ldi	r22, 0x73	; 115
     74c:	71 e0       	ldi	r23, 0x01	; 1
     74e:	80 e6       	ldi	r24, 0x60	; 96
     750:	93 e0       	ldi	r25, 0x03	; 3
     752:	0e 94 86 0d 	call	0x1b0c	; 0x1b0c <strncmp>
     756:	89 2b       	or	r24, r25
		OTA_Bridge_End();
     758:	11 f4       	brne	.+4      	; 0x75e <PC_ProcessRx+0x96>
     75a:	73 d5       	rcall	.+2790   	; 0x1242 <OTA_Bridge_End>
     75c:	13 c0       	rjmp	.+38     	; 0x784 <PC_ProcessRx+0xbc>
	}
	else if (rx_line[0] == ':') {
     75e:	80 91 60 03 	lds	r24, 0x0360	; 0x800360 <rx_line>
     762:	8a 33       	cpi	r24, 0x3A	; 58
     764:	61 f4       	brne	.+24     	; 0x77e <PC_ProcessRx+0xb6>
		 //  "OTA:DATA:" 없이 순수 HEX 라인
		 if (sdv_sys.ota_active) {
     766:	80 91 58 07 	lds	r24, 0x0758	; 0x800758 <sdv_sys+0x1b>
     76a:	88 23       	and	r24, r24
			 OTA_Bridge_Data(rx_line);
     76c:	21 f0       	breq	.+8      	; 0x776 <PC_ProcessRx+0xae>
     76e:	80 e6       	ldi	r24, 0x60	; 96
     770:	93 e0       	ldi	r25, 0x03	; 3
     772:	ff d4       	rcall	.+2558   	; 0x1172 <OTA_Bridge_Data>
			 } 
		else{
			 PC_SendLine("OTA:NAK:NOT_IN_SUB_OTA");
     774:	07 c0       	rjmp	.+14     	; 0x784 <PC_ProcessRx+0xbc>
     776:	8b e7       	ldi	r24, 0x7B	; 123
     778:	91 e0       	ldi	r25, 0x01	; 1
     77a:	85 df       	rcall	.-246    	; 0x686 <PC_SendLine>
		 }
	 }
	
	else {
		// 일반 커맨드 처리(나중에)
		PC_SendLine("DBG:UNKNOWN CMD");
     77c:	03 c0       	rjmp	.+6      	; 0x784 <PC_ProcessRx+0xbc>
     77e:	82 e9       	ldi	r24, 0x92	; 146
     780:	91 e0       	ldi	r25, 0x01	; 1
     782:	81 df       	rcall	.-254    	; 0x686 <PC_SendLine>
	}
	 rx_idx = 0;
     784:	10 92 5f 03 	sts	0x035F, r1	; 0x80035f <rx_idx>
	 line_ready = false;
     788:	10 92 dc 02 	sts	0x02DC, r1	; 0x8002dc <line_ready>
     78c:	08 95       	ret

0000078e <__vector_30>:
	HAL_USART1_Enable_Tx_Int();
}


ISR(USART1_RX_vect)
{
     78e:	1f 92       	push	r1
     790:	0f 92       	push	r0
     792:	0f b6       	in	r0, 0x3f	; 63
     794:	0f 92       	push	r0
     796:	11 24       	eor	r1, r1
     798:	0b b6       	in	r0, 0x3b	; 59
     79a:	0f 92       	push	r0
     79c:	2f 93       	push	r18
     79e:	3f 93       	push	r19
     7a0:	4f 93       	push	r20
     7a2:	5f 93       	push	r21
     7a4:	6f 93       	push	r22
     7a6:	7f 93       	push	r23
     7a8:	8f 93       	push	r24
     7aa:	9f 93       	push	r25
     7ac:	af 93       	push	r26
     7ae:	bf 93       	push	r27
     7b0:	ef 93       	push	r30
     7b2:	ff 93       	push	r31
	uint8_t d = UDR1;
     7b4:	80 91 9c 00 	lds	r24, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	PC_OnRxByte(d);
     7b8:	2c df       	rcall	.-424    	; 0x612 <PC_OnRxByte>
}
     7ba:	ff 91       	pop	r31
     7bc:	ef 91       	pop	r30
     7be:	bf 91       	pop	r27
     7c0:	af 91       	pop	r26
     7c2:	9f 91       	pop	r25
     7c4:	8f 91       	pop	r24
     7c6:	7f 91       	pop	r23
     7c8:	6f 91       	pop	r22
     7ca:	5f 91       	pop	r21
     7cc:	4f 91       	pop	r20
     7ce:	3f 91       	pop	r19
     7d0:	2f 91       	pop	r18
     7d2:	0f 90       	pop	r0
     7d4:	0b be       	out	0x3b, r0	; 59
     7d6:	0f 90       	pop	r0
     7d8:	0f be       	out	0x3f, r0	; 63
     7da:	0f 90       	pop	r0
     7dc:	1f 90       	pop	r1
     7de:	18 95       	reti

000007e0 <__vector_31>:
ISR(USART1_UDRE_vect)
{
     7e0:	1f 92       	push	r1
     7e2:	0f 92       	push	r0
     7e4:	0f b6       	in	r0, 0x3f	; 63
     7e6:	0f 92       	push	r0
     7e8:	11 24       	eor	r1, r1
     7ea:	0b b6       	in	r0, 0x3b	; 59
     7ec:	0f 92       	push	r0
     7ee:	2f 93       	push	r18
     7f0:	3f 93       	push	r19
     7f2:	4f 93       	push	r20
     7f4:	5f 93       	push	r21
     7f6:	6f 93       	push	r22
     7f8:	7f 93       	push	r23
     7fa:	8f 93       	push	r24
     7fc:	9f 93       	push	r25
     7fe:	af 93       	push	r26
     800:	bf 93       	push	r27
     802:	ef 93       	push	r30
     804:	ff 93       	push	r31
	
	PC_ONTxEmpty();
     806:	28 df       	rcall	.-432    	; 0x658 <PC_ONTxEmpty>
	
     808:	ff 91       	pop	r31
     80a:	ef 91       	pop	r30
     80c:	bf 91       	pop	r27
     80e:	af 91       	pop	r26
     810:	9f 91       	pop	r25
     812:	8f 91       	pop	r24
     814:	7f 91       	pop	r23
     816:	6f 91       	pop	r22
     818:	5f 91       	pop	r21
     81a:	4f 91       	pop	r20
     81c:	3f 91       	pop	r19
     81e:	2f 91       	pop	r18
     820:	0f 90       	pop	r0
     822:	0b be       	out	0x3b, r0	; 59
     824:	0f 90       	pop	r0
     826:	0f be       	out	0x3f, r0	; 63
     828:	0f 90       	pop	r0
     82a:	1f 90       	pop	r1
     82c:	18 95       	reti

0000082e <SUB_Init>:
static const char *sub_tx_ptr = NULL;

static volatile uint8_t sub_tx_busy = 0;

void SUB_Init(void){
	HAL_USART0_Init(38400);
     82e:	60 e0       	ldi	r22, 0x00	; 0
     830:	76 e9       	ldi	r23, 0x96	; 150
     832:	80 e0       	ldi	r24, 0x00	; 0
     834:	90 e0       	ldi	r25, 0x00	; 0
     836:	e6 dd       	rcall	.-1076   	; 0x404 <HAL_USART0_Init>
	srf_idx=0;
     838:	10 92 28 05 	sts	0x0528, r1	; 0x800528 <srf_idx>
     83c:	08 95       	ret

0000083e <SUB_TX_motorcmd>:
}

void SUB_TX_motorcmd()
{
     83e:	cf 93       	push	r28
     840:	df 93       	push	r29
	static uint8_t last_fcw_state=FCW_SAFE;
	static uint8_t init = 0;
	if (sdv_sys.sub_link_suspended)
     842:	80 91 59 07 	lds	r24, 0x0759	; 0x800759 <sdv_sys+0x1c>
     846:	81 11       	cpse	r24, r1
     848:	2d c0       	rjmp	.+90     	; 0x8a4 <SUB_TX_motorcmd+0x66>
	 return;
	if (!init) {
     84a:	80 91 61 04 	lds	r24, 0x0461	; 0x800461 <init.2422>
     84e:	81 11       	cpse	r24, r1
     850:	0a c0       	rjmp	.+20     	; 0x866 <SUB_TX_motorcmd+0x28>
		last_fcw_state = sdv_sys.fcw_state;
     852:	ed e3       	ldi	r30, 0x3D	; 61
     854:	f7 e0       	ldi	r31, 0x07	; 7
     856:	80 8d       	ldd	r24, Z+24	; 0x18
     858:	80 93 60 04 	sts	0x0460, r24	; 0x800460 <last_fcw_state.2421>
		sdv_sys.last_motor_cmd = sdv_sys.motor_cmd;
     85c:	81 81       	ldd	r24, Z+1	; 0x01
     85e:	82 83       	std	Z+2, r24	; 0x02
		init = 1;
     860:	81 e0       	ldi	r24, 0x01	; 1
     862:	80 93 61 04 	sts	0x0461, r24	; 0x800461 <init.2422>
		
	}

	if((sdv_sys.motor_cmd != sdv_sys.last_motor_cmd) || sdv_sys.fcw_state !=last_fcw_state || sdv_sys.ota_active==1)
     866:	ed e3       	ldi	r30, 0x3D	; 61
     868:	f7 e0       	ldi	r31, 0x07	; 7
     86a:	81 81       	ldd	r24, Z+1	; 0x01
     86c:	92 81       	ldd	r25, Z+2	; 0x02
     86e:	89 13       	cpse	r24, r25
     870:	0a c0       	rjmp	.+20     	; 0x886 <SUB_TX_motorcmd+0x48>
     872:	20 91 55 07 	lds	r18, 0x0755	; 0x800755 <sdv_sys+0x18>
     876:	90 91 60 04 	lds	r25, 0x0460	; 0x800460 <last_fcw_state.2421>
     87a:	29 13       	cpse	r18, r25
     87c:	04 c0       	rjmp	.+8      	; 0x886 <SUB_TX_motorcmd+0x48>
     87e:	90 91 58 07 	lds	r25, 0x0758	; 0x800758 <sdv_sys+0x1b>
     882:	99 23       	and	r25, r25
     884:	79 f0       	breq	.+30     	; 0x8a4 <SUB_TX_motorcmd+0x66>
	{
		tx_buf[0]=(uint8_t)sdv_sys.motor_cmd;
     886:	e6 e2       	ldi	r30, 0x26	; 38
     888:	f5 e0       	ldi	r31, 0x05	; 5
     88a:	80 83       	st	Z, r24
		tx_buf[1] =(uint8_t)sdv_sys.fcw_state;
     88c:	cd e3       	ldi	r28, 0x3D	; 61
     88e:	d7 e0       	ldi	r29, 0x07	; 7
     890:	88 8d       	ldd	r24, Y+24	; 0x18
     892:	81 83       	std	Z+1, r24	; 0x01
		tx_idx=0;
     894:	10 92 25 05 	sts	0x0525, r1	; 0x800525 <tx_idx>
		HAL_USART0_Enable_Tx_Int();
     898:	10 de       	rcall	.-992    	; 0x4ba <HAL_USART0_Enable_Tx_Int>
		sdv_sys.last_motor_cmd=sdv_sys.motor_cmd;
     89a:	89 81       	ldd	r24, Y+1	; 0x01
     89c:	8a 83       	std	Y+2, r24	; 0x02
		last_fcw_state=sdv_sys.fcw_state;
     89e:	88 8d       	ldd	r24, Y+24	; 0x18
     8a0:	80 93 60 04 	sts	0x0460, r24	; 0x800460 <last_fcw_state.2421>
	}
	
}
     8a4:	df 91       	pop	r29
     8a6:	cf 91       	pop	r28
     8a8:	08 95       	ret

000008aa <SUB_SendMotorCmdNow>:
void SUB_SendMotorCmdNow(uint8_t cmd, uint8_t fcw)
{
	if (sdv_sys.sub_link_suspended) return;
     8aa:	90 91 59 07 	lds	r25, 0x0759	; 0x800759 <sdv_sys+0x1c>
     8ae:	91 11       	cpse	r25, r1
     8b0:	0b c0       	rjmp	.+22     	; 0x8c8 <SUB_SendMotorCmdNow+0x1e>

	tx_buf[0] = cmd;
     8b2:	e6 e2       	ldi	r30, 0x26	; 38
     8b4:	f5 e0       	ldi	r31, 0x05	; 5
     8b6:	80 83       	st	Z, r24
	tx_buf[1] = fcw;
     8b8:	61 83       	std	Z+1, r22	; 0x01
	tx_idx = 0;
     8ba:	10 92 25 05 	sts	0x0525, r1	; 0x800525 <tx_idx>
	sub_proto_mode = SUB_PROTO_BINARY;
     8be:	10 92 30 07 	sts	0x0730, r1	; 0x800730 <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     8c2:	fb dd       	rcall	.-1034   	; 0x4ba <HAL_USART0_Enable_Tx_Int>

	while (UCSR0B & (1<<UDRIE0)) { }  // 완료 대기(선택)
     8c4:	55 99       	sbic	0x0a, 5	; 10
     8c6:	fe cf       	rjmp	.-4      	; 0x8c4 <SUB_SendMotorCmdNow+0x1a>
     8c8:	08 95       	ret

000008ca <SUB_OnRxByte>:
}
void SUB_OnRxByte(uint8_t data){
     8ca:	cf 93       	push	r28
     8cc:	df 93       	push	r29
	
	if (sdv_sys.ota_target == OTA_TARGET_SUB) {
     8ce:	90 91 5a 07 	lds	r25, 0x075A	; 0x80075a <sdv_sys+0x1d>
     8d2:	92 30       	cpi	r25, 0x02	; 2
     8d4:	09 f0       	breq	.+2      	; 0x8d8 <SUB_OnRxByte+0xe>
     8d6:	3e c0       	rjmp	.+124    	; 0x954 <SUB_OnRxByte+0x8a>

		// CR 제거(윈도우)
		if (data == '\r') return;
     8d8:	8d 30       	cpi	r24, 0x0D	; 13
     8da:	09 f4       	brne	.+2      	; 0x8de <SUB_OnRxByte+0x14>
     8dc:	5e c0       	rjmp	.+188    	; 0x99a <SUB_OnRxByte+0xd0>

		// 개행이면 한 줄 완성
		if (data == '\n') {
     8de:	8a 30       	cpi	r24, 0x0A	; 10
     8e0:	21 f5       	brne	.+72     	; 0x92a <SUB_OnRxByte+0x60>
			sub_ota_rx_buf[sub_ota_rx_idx] = '\0';   //문자열 종료
     8e2:	e0 91 2c 06 	lds	r30, 0x062C	; 0x80062c <sub_ota_rx_idx>
     8e6:	f0 e0       	ldi	r31, 0x00	; 0
     8e8:	8d e2       	ldi	r24, 0x2D	; 45
     8ea:	96 e0       	ldi	r25, 0x06	; 6
     8ec:	e3 5d       	subi	r30, 0xD3	; 211
     8ee:	f9 4f       	sbci	r31, 0xF9	; 249
     8f0:	10 82       	st	Z, r1
			snprintf(sub_line_to_pc, sizeof(sub_line_to_pc), "%s", (char*)sub_ota_rx_buf);
     8f2:	9f 93       	push	r25
     8f4:	8f 93       	push	r24
     8f6:	82 ea       	ldi	r24, 0xA2	; 162
     8f8:	91 e0       	ldi	r25, 0x01	; 1
     8fa:	9f 93       	push	r25
     8fc:	8f 93       	push	r24
     8fe:	c1 e0       	ldi	r28, 0x01	; 1
     900:	cf 93       	push	r28
     902:	1f 92       	push	r1
     904:	8b e2       	ldi	r24, 0x2B	; 43
     906:	95 e0       	ldi	r25, 0x05	; 5
     908:	9f 93       	push	r25
     90a:	8f 93       	push	r24
     90c:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <snprintf>
			sub_line_ready = 1;
     910:	c0 93 2b 06 	sts	0x062B, r28	; 0x80062b <sub_line_ready>
			sub_ota_rx_idx = 0;
     914:	10 92 2c 06 	sts	0x062C, r1	; 0x80062c <sub_ota_rx_idx>
			return;
     918:	8d b7       	in	r24, 0x3d	; 61
     91a:	9e b7       	in	r25, 0x3e	; 62
     91c:	08 96       	adiw	r24, 0x08	; 8
     91e:	0f b6       	in	r0, 0x3f	; 63
     920:	f8 94       	cli
     922:	9e bf       	out	0x3e, r25	; 62
     924:	0f be       	out	0x3f, r0	; 63
     926:	8d bf       	out	0x3d, r24	; 61
     928:	38 c0       	rjmp	.+112    	; 0x99a <SUB_OnRxByte+0xd0>
		}

		// 버퍼 저장 (오버플로 방지)
		if (sub_ota_rx_idx < sizeof(sub_ota_rx_buf) - 1) {
     92a:	90 91 2c 06 	lds	r25, 0x062C	; 0x80062c <sub_ota_rx_idx>
     92e:	9f 3f       	cpi	r25, 0xFF	; 255
     930:	59 f0       	breq	.+22     	; 0x948 <SUB_OnRxByte+0x7e>
			sub_ota_rx_buf[sub_ota_rx_idx++] = (char)data;
     932:	e0 91 2c 06 	lds	r30, 0x062C	; 0x80062c <sub_ota_rx_idx>
     936:	91 e0       	ldi	r25, 0x01	; 1
     938:	9e 0f       	add	r25, r30
     93a:	90 93 2c 06 	sts	0x062C, r25	; 0x80062c <sub_ota_rx_idx>
     93e:	f0 e0       	ldi	r31, 0x00	; 0
     940:	e3 5d       	subi	r30, 0xD3	; 211
     942:	f9 4f       	sbci	r31, 0xF9	; 249
     944:	80 83       	st	Z, r24
     946:	29 c0       	rjmp	.+82     	; 0x99a <SUB_OnRxByte+0xd0>
			} 
		else {
			// 너무 길면 리셋(또는 NAK)
			sub_ota_rx_idx = 0;
     948:	10 92 2c 06 	sts	0x062C, r1	; 0x80062c <sub_ota_rx_idx>
			PC_SendLine("OTA:NAK:SUB_RX_OVERFLOW");
     94c:	85 ea       	ldi	r24, 0xA5	; 165
     94e:	91 e0       	ldi	r25, 0x01	; 1
     950:	9a de       	rcall	.-716    	; 0x686 <PC_SendLine>
     952:	23 c0       	rjmp	.+70     	; 0x99a <SUB_OnRxByte+0xd0>
		}
		return;
	}

	// ===== 평상시: 거리값 2바이트 수신 =====
	srf_buf[srf_idx++] = data;
     954:	e0 91 28 05 	lds	r30, 0x0528	; 0x800528 <srf_idx>
     958:	91 e0       	ldi	r25, 0x01	; 1
     95a:	9e 0f       	add	r25, r30
     95c:	90 93 28 05 	sts	0x0528, r25	; 0x800528 <srf_idx>
     960:	f0 e0       	ldi	r31, 0x00	; 0
     962:	e7 5d       	subi	r30, 0xD7	; 215
     964:	fa 4f       	sbci	r31, 0xFA	; 250
     966:	80 83       	st	Z, r24
	if (srf_idx >= 2) {
     968:	80 91 28 05 	lds	r24, 0x0528	; 0x800528 <srf_idx>
     96c:	82 30       	cpi	r24, 0x02	; 2
     96e:	a8 f0       	brcs	.+42     	; 0x99a <SUB_OnRxByte+0xd0>
		srf_idx = 0;
     970:	10 92 28 05 	sts	0x0528, r1	; 0x800528 <srf_idx>
		sdv_sys.distance_cm = ((uint16_t)srf_buf[1] << 8) | srf_buf[0];
     974:	e9 e2       	ldi	r30, 0x29	; 41
     976:	f5 e0       	ldi	r31, 0x05	; 5
     978:	61 81       	ldd	r22, Z+1	; 0x01
     97a:	70 e0       	ldi	r23, 0x00	; 0
     97c:	76 2f       	mov	r23, r22
     97e:	66 27       	eor	r22, r22
     980:	80 81       	ld	r24, Z
     982:	68 2b       	or	r22, r24
     984:	cd e3       	ldi	r28, 0x3D	; 61
     986:	d7 e0       	ldi	r29, 0x07	; 7
     988:	80 e0       	ldi	r24, 0x00	; 0
     98a:	90 e0       	ldi	r25, 0x00	; 0
     98c:	45 d7       	rcall	.+3722   	; 0x1818 <__floatunsisf>
     98e:	6c 83       	std	Y+4, r22	; 0x04
     990:	7d 83       	std	Y+5, r23	; 0x05
     992:	8e 83       	std	Y+6, r24	; 0x06
     994:	9f 83       	std	Y+7, r25	; 0x07
		sdv_sys.distance_flag = true;
     996:	81 e0       	ldi	r24, 0x01	; 1
     998:	89 8f       	std	Y+25, r24	; 0x19
	}
}
     99a:	df 91       	pop	r29
     99c:	cf 91       	pop	r28
     99e:	08 95       	ret

000009a0 <SUB_SendLine>:

void SUB_SendLine(const char *line)
{
     9a0:	bc 01       	movw	r22, r24
	// 송신 중이면 기다림(짧게)
	while (sub_tx_busy) {;}
     9a2:	90 91 62 04 	lds	r25, 0x0462	; 0x800462 <sub_tx_busy>
     9a6:	91 11       	cpse	r25, r1
     9a8:	fc cf       	rjmp	.-8      	; 0x9a2 <SUB_SendLine+0x2>

	// 내부 버퍼에 복사 (깨짐 방지)
	strncpy(sub_tx_buf, line, sizeof(sub_tx_buf)-1);
     9aa:	4f eb       	ldi	r20, 0xBF	; 191
     9ac:	50 e0       	ldi	r21, 0x00	; 0
     9ae:	85 e6       	ldi	r24, 0x65	; 101
     9b0:	94 e0       	ldi	r25, 0x04	; 4
     9b2:	0e 94 94 0d 	call	0x1b28	; 0x1b28 <strncpy>
	sub_tx_buf[sizeof(sub_tx_buf)-1] = '\0';
     9b6:	10 92 24 05 	sts	0x0524, r1	; 0x800524 <sub_tx_buf+0xbf>

	sub_tx_ptr  = sub_tx_buf;
     9ba:	85 e6       	ldi	r24, 0x65	; 101
     9bc:	94 e0       	ldi	r25, 0x04	; 4
     9be:	90 93 64 04 	sts	0x0464, r25	; 0x800464 <sub_tx_ptr+0x1>
     9c2:	80 93 63 04 	sts	0x0463, r24	; 0x800463 <sub_tx_ptr>
	sub_tx_busy = 1;
     9c6:	81 e0       	ldi	r24, 0x01	; 1
     9c8:	80 93 62 04 	sts	0x0462, r24	; 0x800462 <sub_tx_busy>

	sub_proto_mode = SUB_PROTO_OTA_TEXT;   //  텍스트로 보낼 때는 모드 보장
     9cc:	80 93 30 07 	sts	0x0730, r24	; 0x800730 <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     9d0:	74 cd       	rjmp	.-1304   	; 0x4ba <HAL_USART0_Enable_Tx_Int>
     9d2:	08 95       	ret

000009d4 <SUB_OnTxEmpty>:
}

void SUB_OnTxEmpty(void)
{
	if (sub_tx_ptr && *sub_tx_ptr) {
     9d4:	e0 91 63 04 	lds	r30, 0x0463	; 0x800463 <sub_tx_ptr>
     9d8:	f0 91 64 04 	lds	r31, 0x0464	; 0x800464 <sub_tx_ptr+0x1>
     9dc:	30 97       	sbiw	r30, 0x00	; 0
     9de:	51 f0       	breq	.+20     	; 0x9f4 <SUB_OnTxEmpty+0x20>
     9e0:	80 81       	ld	r24, Z
     9e2:	88 23       	and	r24, r24
     9e4:	39 f0       	breq	.+14     	; 0x9f4 <SUB_OnTxEmpty+0x20>
		UDR0 = *sub_tx_ptr++;
     9e6:	31 96       	adiw	r30, 0x01	; 1
     9e8:	f0 93 64 04 	sts	0x0464, r31	; 0x800464 <sub_tx_ptr+0x1>
     9ec:	e0 93 63 04 	sts	0x0463, r30	; 0x800463 <sub_tx_ptr>
     9f0:	8c b9       	out	0x0c, r24	; 12
     9f2:	08 95       	ret
		} 
	else {
		UDR0 = '\n';
     9f4:	8a e0       	ldi	r24, 0x0A	; 10
     9f6:	8c b9       	out	0x0c, r24	; 12
		sub_tx_ptr = NULL;
     9f8:	10 92 64 04 	sts	0x0464, r1	; 0x800464 <sub_tx_ptr+0x1>
     9fc:	10 92 63 04 	sts	0x0463, r1	; 0x800463 <sub_tx_ptr>
		sub_tx_busy = 0;
     a00:	10 92 62 04 	sts	0x0462, r1	; 0x800462 <sub_tx_busy>
		HAL_USART0_Disable_Tx_Int();
     a04:	5e cd       	rjmp	.-1348   	; 0x4c2 <HAL_USART0_Disable_Tx_Int>
     a06:	08 95       	ret

00000a08 <SUB_SendToken2>:
	}
}

void SUB_SendToken2(uint8_t a, uint8_t b)
{
	tx_buf[0] = a;
     a08:	e6 e2       	ldi	r30, 0x26	; 38
     a0a:	f5 e0       	ldi	r31, 0x05	; 5
     a0c:	80 83       	st	Z, r24
	tx_buf[1] = b;
     a0e:	61 83       	std	Z+1, r22	; 0x01
	tx_idx = 0;
     a10:	10 92 25 05 	sts	0x0525, r1	; 0x800525 <tx_idx>
	sub_proto_mode = SUB_PROTO_BINARY;
     a14:	10 92 30 07 	sts	0x0730, r1	; 0x800730 <sub_proto_mode>
	HAL_USART0_Enable_Tx_Int();
     a18:	50 cd       	rjmp	.-1376   	; 0x4ba <HAL_USART0_Enable_Tx_Int>
     a1a:	08 95       	ret

00000a1c <SUB_HasLineToPC>:
}

uint8_t SUB_HasLineToPC(void)
{
	return sub_line_ready;
     a1c:	80 91 2b 06 	lds	r24, 0x062B	; 0x80062b <sub_line_ready>
}
     a20:	08 95       	ret

00000a22 <SUB_PopLineToPC>:

void SUB_PopLineToPC(char *out, uint16_t out_sz)
{
     a22:	df 92       	push	r13
     a24:	ef 92       	push	r14
     a26:	ff 92       	push	r15
     a28:	0f 93       	push	r16
     a2a:	1f 93       	push	r17
     a2c:	cf 93       	push	r28
     a2e:	df 93       	push	r29
	if (!out || out_sz == 0) return;
     a30:	00 97       	sbiw	r24, 0x00	; 0
     a32:	11 f1       	breq	.+68     	; 0xa78 <SUB_PopLineToPC+0x56>
     a34:	61 15       	cp	r22, r1
     a36:	71 05       	cpc	r23, r1
     a38:	f9 f0       	breq	.+62     	; 0xa78 <SUB_PopLineToPC+0x56>
     a3a:	7b 01       	movw	r14, r22
     a3c:	8c 01       	movw	r16, r24

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     a3e:	df b6       	in	r13, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a40:	f8 94       	cli
     a42:	81 e0       	ldi	r24, 0x01	; 1
     a44:	16 c0       	rjmp	.+44     	; 0xa72 <SUB_PopLineToPC+0x50>
		if (!sub_line_ready) { out[0] = '\0'; return; }
     a46:	80 91 2b 06 	lds	r24, 0x062B	; 0x80062b <sub_line_ready>
     a4a:	81 11       	cpse	r24, r1
     a4c:	04 c0       	rjmp	.+8      	; 0xa56 <SUB_PopLineToPC+0x34>
     a4e:	f8 01       	movw	r30, r16
     a50:	10 82       	st	Z, r1
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a52:	df be       	out	0x3f, r13	; 63
    __asm__ volatile ("" ::: "memory");
     a54:	11 c0       	rjmp	.+34     	; 0xa78 <SUB_PopLineToPC+0x56>

		strncpy(out, sub_line_to_pc, out_sz - 1);
     a56:	e7 01       	movw	r28, r14
     a58:	21 97       	sbiw	r28, 0x01	; 1
     a5a:	ae 01       	movw	r20, r28
     a5c:	6b e2       	ldi	r22, 0x2B	; 43
     a5e:	75 e0       	ldi	r23, 0x05	; 5
     a60:	c8 01       	movw	r24, r16
     a62:	0e 94 94 0d 	call	0x1b28	; 0x1b28 <strncpy>
		out[out_sz - 1] = '\0';
     a66:	c0 0f       	add	r28, r16
     a68:	d1 1f       	adc	r29, r17
     a6a:	18 82       	st	Y, r1
		sub_line_ready = 0;
     a6c:	10 92 2b 06 	sts	0x062B, r1	; 0x80062b <sub_line_ready>

void SUB_PopLineToPC(char *out, uint16_t out_sz)
{
	if (!out || out_sz == 0) return;

	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	81 11       	cpse	r24, r1
     a74:	e8 cf       	rjmp	.-48     	; 0xa46 <SUB_PopLineToPC+0x24>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     a76:	df be       	out	0x3f, r13	; 63
		strncpy(out, sub_line_to_pc, out_sz - 1);
		out[out_sz - 1] = '\0';
		sub_line_ready = 0;
	}
	
}
     a78:	df 91       	pop	r29
     a7a:	cf 91       	pop	r28
     a7c:	1f 91       	pop	r17
     a7e:	0f 91       	pop	r16
     a80:	ff 90       	pop	r15
     a82:	ef 90       	pop	r14
     a84:	df 90       	pop	r13
     a86:	08 95       	ret

00000a88 <__vector_18>:

ISR(USART0_RX_vect)
{	
     a88:	1f 92       	push	r1
     a8a:	0f 92       	push	r0
     a8c:	0f b6       	in	r0, 0x3f	; 63
     a8e:	0f 92       	push	r0
     a90:	11 24       	eor	r1, r1
     a92:	0b b6       	in	r0, 0x3b	; 59
     a94:	0f 92       	push	r0
     a96:	2f 93       	push	r18
     a98:	3f 93       	push	r19
     a9a:	4f 93       	push	r20
     a9c:	5f 93       	push	r21
     a9e:	6f 93       	push	r22
     aa0:	7f 93       	push	r23
     aa2:	8f 93       	push	r24
     aa4:	9f 93       	push	r25
     aa6:	af 93       	push	r26
     aa8:	bf 93       	push	r27
     aaa:	ef 93       	push	r30
     aac:	ff 93       	push	r31
	uint8_t data= UDR0;
     aae:	8c b1       	in	r24, 0x0c	; 12
	 if (sdv_sys.sub_link_suspended)
     ab0:	90 91 59 07 	lds	r25, 0x0759	; 0x800759 <sdv_sys+0x1c>
     ab4:	91 11       	cpse	r25, r1
     ab6:	01 c0       	rjmp	.+2      	; 0xaba <__vector_18+0x32>
		return;
	
	SUB_OnRxByte(data);
     ab8:	08 df       	rcall	.-496    	; 0x8ca <SUB_OnRxByte>
}
     aba:	ff 91       	pop	r31
     abc:	ef 91       	pop	r30
     abe:	bf 91       	pop	r27
     ac0:	af 91       	pop	r26
     ac2:	9f 91       	pop	r25
     ac4:	8f 91       	pop	r24
     ac6:	7f 91       	pop	r23
     ac8:	6f 91       	pop	r22
     aca:	5f 91       	pop	r21
     acc:	4f 91       	pop	r20
     ace:	3f 91       	pop	r19
     ad0:	2f 91       	pop	r18
     ad2:	0f 90       	pop	r0
     ad4:	0b be       	out	0x3b, r0	; 59
     ad6:	0f 90       	pop	r0
     ad8:	0f be       	out	0x3f, r0	; 63
     ada:	0f 90       	pop	r0
     adc:	1f 90       	pop	r1
     ade:	18 95       	reti

00000ae0 <__vector_19>:
ISR(USART0_UDRE_vect)
{
     ae0:	1f 92       	push	r1
     ae2:	0f 92       	push	r0
     ae4:	0f b6       	in	r0, 0x3f	; 63
     ae6:	0f 92       	push	r0
     ae8:	11 24       	eor	r1, r1
     aea:	0b b6       	in	r0, 0x3b	; 59
     aec:	0f 92       	push	r0
     aee:	2f 93       	push	r18
     af0:	3f 93       	push	r19
     af2:	4f 93       	push	r20
     af4:	5f 93       	push	r21
     af6:	6f 93       	push	r22
     af8:	7f 93       	push	r23
     afa:	8f 93       	push	r24
     afc:	9f 93       	push	r25
     afe:	af 93       	push	r26
     b00:	bf 93       	push	r27
     b02:	ef 93       	push	r30
     b04:	ff 93       	push	r31
	if (sub_proto_mode == SUB_PROTO_OTA_TEXT) {
     b06:	80 91 30 07 	lds	r24, 0x0730	; 0x800730 <sub_proto_mode>
     b0a:	81 30       	cpi	r24, 0x01	; 1
     b0c:	11 f4       	brne	.+4      	; 0xb12 <__vector_19+0x32>
		SUB_OnTxEmpty();
     b0e:	62 df       	rcall	.-316    	; 0x9d4 <SUB_OnTxEmpty>
     b10:	12 c0       	rjmp	.+36     	; 0xb36 <__vector_19+0x56>
		} 
	else {
		// 기존 2바이트 binary 전송
		UDR0 = tx_buf[tx_idx++];
     b12:	e0 91 25 05 	lds	r30, 0x0525	; 0x800525 <tx_idx>
     b16:	81 e0       	ldi	r24, 0x01	; 1
     b18:	8e 0f       	add	r24, r30
     b1a:	80 93 25 05 	sts	0x0525, r24	; 0x800525 <tx_idx>
     b1e:	f0 e0       	ldi	r31, 0x00	; 0
     b20:	ea 5d       	subi	r30, 0xDA	; 218
     b22:	fa 4f       	sbci	r31, 0xFA	; 250
     b24:	80 81       	ld	r24, Z
     b26:	8c b9       	out	0x0c, r24	; 12
		if (tx_idx >= 2) {
     b28:	80 91 25 05 	lds	r24, 0x0525	; 0x800525 <tx_idx>
     b2c:	82 30       	cpi	r24, 0x02	; 2
     b2e:	18 f0       	brcs	.+6      	; 0xb36 <__vector_19+0x56>
			tx_idx = 0;
     b30:	10 92 25 05 	sts	0x0525, r1	; 0x800525 <tx_idx>
			HAL_USART0_Disable_Tx_Int();
     b34:	c6 dc       	rcall	.-1652   	; 0x4c2 <HAL_USART0_Disable_Tx_Int>
		}
	}
     b36:	ff 91       	pop	r31
     b38:	ef 91       	pop	r30
     b3a:	bf 91       	pop	r27
     b3c:	af 91       	pop	r26
     b3e:	9f 91       	pop	r25
     b40:	8f 91       	pop	r24
     b42:	7f 91       	pop	r23
     b44:	6f 91       	pop	r22
     b46:	5f 91       	pop	r21
     b48:	4f 91       	pop	r20
     b4a:	3f 91       	pop	r19
     b4c:	2f 91       	pop	r18
     b4e:	0f 90       	pop	r0
     b50:	0b be       	out	0x3b, r0	; 59
     b52:	0f 90       	pop	r0
     b54:	0f be       	out	0x3f, r0	; 63
     b56:	0f 90       	pop	r0
     b58:	1f 90       	pop	r1
     b5a:	18 95       	reti

00000b5c <disable_jtag>:

//=================함수 초기화===============
OTA_Bridge_Process(void){}
void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     b5c:	84 b7       	in	r24, 0x34	; 52
     b5e:	80 68       	ori	r24, 0x80	; 128
     b60:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     b62:	84 b7       	in	r24, 0x34	; 52
     b64:	80 68       	ori	r24, 0x80	; 128
     b66:	84 bf       	out	0x34, r24	; 52
     b68:	08 95       	ret

00000b6a <main>:




int main(void)
{
     b6a:	cf 93       	push	r28
     b6c:	df 93       	push	r29
     b6e:	cd b7       	in	r28, 0x3d	; 61
     b70:	de b7       	in	r29, 0x3e	; 62
     b72:	c0 54       	subi	r28, 0x40	; 64
     b74:	d1 40       	sbci	r29, 0x01	; 1
     b76:	0f b6       	in	r0, 0x3f	; 63
     b78:	f8 94       	cli
     b7a:	de bf       	out	0x3e, r29	; 62
     b7c:	0f be       	out	0x3f, r0	; 63
     b7e:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     b80:	ed df       	rcall	.-38     	; 0xb5c <disable_jtag>
	SystemState_Init();
     b82:	22 d5       	rcall	.+2628   	; 0x15c8 <SystemState_Init>
	Parameter_Init();
     b84:	98 d3       	rcall	.+1840   	; 0x12b6 <Parameter_Init>
     b86:	8f ef       	ldi	r24, 0xFF	; 255
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     b88:	8a bb       	out	0x1a, r24	; 26
     b8a:	e4 e6       	ldi	r30, 0x64	; 100
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     b8c:	f0 e0       	ldi	r31, 0x00	; 0
     b8e:	80 81       	ld	r24, Z
     b90:	87 60       	ori	r24, 0x07	; 7
     b92:	80 83       	st	Z, r24
     b94:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b96:	f0 e0       	ldi	r31, 0x00	; 0
     b98:	80 81       	ld	r24, Z
     b9a:	8b 7f       	andi	r24, 0xFB	; 251
     b9c:	80 83       	st	Z, r24
     b9e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     ba0:	8d 7f       	andi	r24, 0xFD	; 253
     ba2:	80 83       	st	Z, r24
     ba4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     ba6:	81 60       	ori	r24, 0x01	; 1
     ba8:	80 83       	st	Z, r24
     baa:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bac:	2a 95       	dec	r18
     bae:	f1 f7       	brne	.-4      	; 0xbac <main+0x42>
     bb0:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     bb2:	8b bb       	out	0x1b, r24	; 27
     bb4:	86 ef       	ldi	r24, 0xF6	; 246
     bb6:	8a 95       	dec	r24
     bb8:	f1 f7       	brne	.-4      	; 0xbb6 <main+0x4c>
     bba:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     bbc:	8e 7f       	andi	r24, 0xFE	; 254
     bbe:	80 83       	st	Z, r24
     bc0:	84 e0       	ldi	r24, 0x04	; 4
     bc2:	06 c0       	rjmp	.+12     	; 0xbd0 <main+0x66>
     bc4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bc6:	fe e0       	ldi	r31, 0x0E	; 14
     bc8:	31 97       	sbiw	r30, 0x01	; 1
     bca:	f1 f7       	brne	.-4      	; 0xbc8 <main+0x5e>
     bcc:	00 00       	nop
     bce:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     bd0:	9f ef       	ldi	r25, 0xFF	; 255
     bd2:	98 0f       	add	r25, r24
     bd4:	81 11       	cpse	r24, r1
     bd6:	f6 cf       	rjmp	.-20     	; 0xbc4 <main+0x5a>
     bd8:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	80 81       	ld	r24, Z
     bde:	8b 7f       	andi	r24, 0xFB	; 251
     be0:	80 83       	st	Z, r24
     be2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     be4:	8d 7f       	andi	r24, 0xFD	; 253
     be6:	80 83       	st	Z, r24
     be8:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bea:	81 60       	ori	r24, 0x01	; 1
     bec:	80 83       	st	Z, r24
     bee:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bf0:	2a 95       	dec	r18
     bf2:	f1 f7       	brne	.-4      	; 0xbf0 <main+0x86>
     bf4:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     bf6:	8b bb       	out	0x1b, r24	; 27
     bf8:	86 ef       	ldi	r24, 0xF6	; 246
     bfa:	8a 95       	dec	r24
     bfc:	f1 f7       	brne	.-4      	; 0xbfa <main+0x90>
     bfe:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c00:	8e 7f       	andi	r24, 0xFE	; 254
     c02:	80 83       	st	Z, r24
     c04:	84 e0       	ldi	r24, 0x04	; 4
     c06:	06 c0       	rjmp	.+12     	; 0xc14 <main+0xaa>
     c08:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c0a:	fe e0       	ldi	r31, 0x0E	; 14
     c0c:	31 97       	sbiw	r30, 0x01	; 1
     c0e:	f1 f7       	brne	.-4      	; 0xc0c <main+0xa2>
     c10:	00 00       	nop
     c12:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c14:	9f ef       	ldi	r25, 0xFF	; 255
     c16:	98 0f       	add	r25, r24
     c18:	81 11       	cpse	r24, r1
     c1a:	f6 cf       	rjmp	.-20     	; 0xc08 <main+0x9e>
     c1c:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	80 81       	ld	r24, Z
     c22:	8b 7f       	andi	r24, 0xFB	; 251
     c24:	80 83       	st	Z, r24
     c26:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c28:	8d 7f       	andi	r24, 0xFD	; 253
     c2a:	80 83       	st	Z, r24
     c2c:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c2e:	81 60       	ori	r24, 0x01	; 1
     c30:	80 83       	st	Z, r24
     c32:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c34:	2a 95       	dec	r18
     c36:	f1 f7       	brne	.-4      	; 0xc34 <main+0xca>
     c38:	88 e3       	ldi	r24, 0x38	; 56
    _delay_us(50);
    LCD_WINST = command;          // put command
     c3a:	8b bb       	out	0x1b, r24	; 27
     c3c:	86 ef       	ldi	r24, 0xF6	; 246
     c3e:	8a 95       	dec	r24
     c40:	f1 f7       	brne	.-4      	; 0xc3e <main+0xd4>
     c42:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c44:	8e 7f       	andi	r24, 0xFE	; 254
     c46:	80 83       	st	Z, r24
     c48:	84 e0       	ldi	r24, 0x04	; 4
     c4a:	06 c0       	rjmp	.+12     	; 0xc58 <main+0xee>
     c4c:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c4e:	fe e0       	ldi	r31, 0x0E	; 14
     c50:	31 97       	sbiw	r30, 0x01	; 1
     c52:	f1 f7       	brne	.-4      	; 0xc50 <main+0xe6>
     c54:	00 00       	nop
     c56:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c58:	9f ef       	ldi	r25, 0xFF	; 255
     c5a:	98 0f       	add	r25, r24
     c5c:	81 11       	cpse	r24, r1
     c5e:	f6 cf       	rjmp	.-20     	; 0xc4c <main+0xe2>
     c60:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c62:	f0 e0       	ldi	r31, 0x00	; 0
     c64:	80 81       	ld	r24, Z
     c66:	8b 7f       	andi	r24, 0xFB	; 251
     c68:	80 83       	st	Z, r24
     c6a:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c6c:	8d 7f       	andi	r24, 0xFD	; 253
     c6e:	80 83       	st	Z, r24
     c70:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c72:	81 60       	ori	r24, 0x01	; 1
     c74:	80 83       	st	Z, r24
     c76:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c78:	2a 95       	dec	r18
     c7a:	f1 f7       	brne	.-4      	; 0xc78 <main+0x10e>
     c7c:	8e e0       	ldi	r24, 0x0E	; 14
    _delay_us(50);
    LCD_WINST = command;          // put command
     c7e:	8b bb       	out	0x1b, r24	; 27
     c80:	86 ef       	ldi	r24, 0xF6	; 246
     c82:	8a 95       	dec	r24
     c84:	f1 f7       	brne	.-4      	; 0xc82 <main+0x118>
     c86:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c88:	8e 7f       	andi	r24, 0xFE	; 254
     c8a:	80 83       	st	Z, r24
     c8c:	82 e0       	ldi	r24, 0x02	; 2
     c8e:	06 c0       	rjmp	.+12     	; 0xc9c <main+0x132>
     c90:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c92:	fe e0       	ldi	r31, 0x0E	; 14
     c94:	31 97       	sbiw	r30, 0x01	; 1
     c96:	f1 f7       	brne	.-4      	; 0xc94 <main+0x12a>
     c98:	00 00       	nop
     c9a:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c9c:	9f ef       	ldi	r25, 0xFF	; 255
     c9e:	98 0f       	add	r25, r24
     ca0:	81 11       	cpse	r24, r1
     ca2:	f6 cf       	rjmp	.-20     	; 0xc90 <main+0x126>
     ca4:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	80 81       	ld	r24, Z
     caa:	8b 7f       	andi	r24, 0xFB	; 251
     cac:	80 83       	st	Z, r24
     cae:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cb0:	8d 7f       	andi	r24, 0xFD	; 253
     cb2:	80 83       	st	Z, r24
     cb4:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cb6:	81 60       	ori	r24, 0x01	; 1
     cb8:	80 83       	st	Z, r24
     cba:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cbc:	2a 95       	dec	r18
     cbe:	f1 f7       	brne	.-4      	; 0xcbc <main+0x152>
     cc0:	86 e0       	ldi	r24, 0x06	; 6
    _delay_us(50);
    LCD_WINST = command;          // put command
     cc2:	8b bb       	out	0x1b, r24	; 27
     cc4:	86 ef       	ldi	r24, 0xF6	; 246
     cc6:	8a 95       	dec	r24
     cc8:	f1 f7       	brne	.-4      	; 0xcc6 <main+0x15c>
     cca:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ccc:	8e 7f       	andi	r24, 0xFE	; 254
     cce:	80 83       	st	Z, r24
     cd0:	82 e0       	ldi	r24, 0x02	; 2
     cd2:	06 c0       	rjmp	.+12     	; 0xce0 <main+0x176>
     cd4:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cd6:	fe e0       	ldi	r31, 0x0E	; 14
     cd8:	31 97       	sbiw	r30, 0x01	; 1
     cda:	f1 f7       	brne	.-4      	; 0xcd8 <main+0x16e>
     cdc:	00 00       	nop
     cde:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ce0:	9f ef       	ldi	r25, 0xFF	; 255
     ce2:	98 0f       	add	r25, r24
     ce4:	81 11       	cpse	r24, r1
     ce6:	f6 cf       	rjmp	.-20     	; 0xcd4 <main+0x16a>
     ce8:	e5 e6       	ldi	r30, 0x65	; 101
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	80 81       	ld	r24, Z
     cee:	8b 7f       	andi	r24, 0xFB	; 251
     cf0:	80 83       	st	Z, r24
     cf2:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cf4:	8d 7f       	andi	r24, 0xFD	; 253
     cf6:	80 83       	st	Z, r24
     cf8:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     cfa:	81 60       	ori	r24, 0x01	; 1
     cfc:	80 83       	st	Z, r24
     cfe:	26 ef       	ldi	r18, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d00:	2a 95       	dec	r18
     d02:	f1 f7       	brne	.-4      	; 0xd00 <main+0x196>
     d04:	81 e0       	ldi	r24, 0x01	; 1
    _delay_us(50);
    LCD_WINST = command;          // put command
     d06:	8b bb       	out	0x1b, r24	; 27
     d08:	86 ef       	ldi	r24, 0xF6	; 246
     d0a:	8a 95       	dec	r24
     d0c:	f1 f7       	brne	.-4      	; 0xd0a <main+0x1a0>
     d0e:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d10:	8e 7f       	andi	r24, 0xFE	; 254
     d12:	80 83       	st	Z, r24
     d14:	82 e0       	ldi	r24, 0x02	; 2
     d16:	06 c0       	rjmp	.+12     	; 0xd24 <main+0x1ba>
     d18:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d1a:	fe e0       	ldi	r31, 0x0E	; 14
     d1c:	31 97       	sbiw	r30, 0x01	; 1
     d1e:	f1 f7       	brne	.-4      	; 0xd1c <main+0x1b2>
     d20:	00 00       	nop
     d22:	89 2f       	mov	r24, r25
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     d24:	9f ef       	ldi	r25, 0xFF	; 255
     d26:	98 0f       	add	r25, r24
     d28:	81 11       	cpse	r24, r1
	LCD_Init();
	SUB_Init();
     d2a:	f6 cf       	rjmp	.-20     	; 0xd18 <main+0x1ae>
	PC_Init();
     d2c:	80 dd       	rcall	.-1280   	; 0x82e <SUB_Init>
     d2e:	cd db       	rcall	.-2150   	; 0x4ca <PC_Init>
	OTA_Bridge_Init();
     d30:	f8 d1       	rcall	.+1008   	; 0x1122 <OTA_Bridge_Init>
     d32:	78 94       	sei
	
	sei();
     d34:	d8 db       	rcall	.-2128   	; 0x4e6 <PC_ProcessTx>
	char v_msg[32];
	char msg[32];
	static uint8_t last_fcw_state=FCW_SAFE;
	PC_ProcessTx();
     d36:	ff ef       	ldi	r31, 0xFF	; 255
     d38:	2f e7       	ldi	r18, 0x7F	; 127
     d3a:	86 e1       	ldi	r24, 0x16	; 22
     d3c:	f1 50       	subi	r31, 0x01	; 1
     d3e:	20 40       	sbci	r18, 0x00	; 0
     d40:	80 40       	sbci	r24, 0x00	; 0
     d42:	e1 f7       	brne	.-8      	; 0xd3c <main+0x1d2>
     d44:	00 c0       	rjmp	.+0      	; 0xd46 <main+0x1dc>
     d46:	00 00       	nop
	uint16_t ttc10;
	
	while (1)
	{
		
		PC_ProcessRx();   
     d48:	bf dc       	rcall	.-1666   	; 0x6c8 <PC_ProcessRx>
     d4a:	80 91 58 07 	lds	r24, 0x0758	; 0x800758 <sdv_sys+0x1b>
		if (sdv_sys.ota_active) {	
     d4e:	88 23       	and	r24, r24
     d50:	e1 f0       	breq	.+56     	; 0xd8a <main+0x220>
     d52:	64 de       	rcall	.-824    	; 0xa1c <SUB_HasLineToPC>
			char line[256];
			if (SUB_HasLineToPC()) {
     d54:	88 23       	and	r24, r24
     d56:	79 f0       	breq	.+30     	; 0xd76 <main+0x20c>
     d58:	60 e0       	ldi	r22, 0x00	; 0
				SUB_PopLineToPC(line, sizeof(line));
     d5a:	71 e0       	ldi	r23, 0x01	; 1
     d5c:	ce 01       	movw	r24, r28
     d5e:	8f 5b       	subi	r24, 0xBF	; 191
     d60:	9f 4f       	sbci	r25, 0xFF	; 255
     d62:	5f de       	rcall	.-834    	; 0xa22 <SUB_PopLineToPC>
     d64:	22 96       	adiw	r28, 0x02	; 2
				if (line[0] != '\0') PC_SendLine(line);
     d66:	8f ad       	ldd	r24, Y+63	; 0x3f
     d68:	22 97       	sbiw	r28, 0x02	; 2
     d6a:	88 23       	and	r24, r24
     d6c:	21 f0       	breq	.+8      	; 0xd76 <main+0x20c>
     d6e:	ce 01       	movw	r24, r28
     d70:	8f 5b       	subi	r24, 0xBF	; 191
     d72:	9f 4f       	sbci	r25, 0xFF	; 255
     d74:	88 dc       	rcall	.-1776   	; 0x686 <PC_SendLine>
     d76:	9f ef       	ldi	r25, 0xFF	; 255
     d78:	ef ef       	ldi	r30, 0xFF	; 255
     d7a:	f8 e0       	ldi	r31, 0x08	; 8
     d7c:	91 50       	subi	r25, 0x01	; 1
     d7e:	e0 40       	sbci	r30, 0x00	; 0
     d80:	f0 40       	sbci	r31, 0x00	; 0
     d82:	e1 f7       	brne	.-8      	; 0xd7c <main+0x212>
     d84:	00 c0       	rjmp	.+0      	; 0xd86 <main+0x21c>
     d86:	00 00       	nop
     d88:	df cf       	rjmp	.-66     	; 0xd48 <main+0x1de>
			}
			_delay_ms(200);
			continue;
		}
		else if(!sdv_sys.ota_active)
     d8a:	81 11       	cpse	r24, r1
		{
			
			if(sdv_sys.distance_flag){
     d8c:	dd cf       	rjmp	.-70     	; 0xd48 <main+0x1de>
     d8e:	80 91 56 07 	lds	r24, 0x0756	; 0x800756 <sdv_sys+0x19>
				//if(sdv_sys.mode==MODE_EMERGENCY && sdv_sys.distance_cm>=100){
					//Control_ClearEmergency();
				//} 
				
				corrected_distance();
     d92:	88 23       	and	r24, r24
     d94:	c9 f2       	breq	.-78     	; 0xd48 <main+0x1de>
				fcw_update();
     d96:	09 da       	rcall	.-3054   	; 0x1aa <corrected_distance>
     d98:	b6 da       	rcall	.-2708   	; 0x306 <fcw_update>
				sdv_sys.distance_flag=false;
     d9a:	0d e3       	ldi	r16, 0x3D	; 61
     d9c:	17 e0       	ldi	r17, 0x07	; 7
     d9e:	f8 01       	movw	r30, r16
				Control_UpdateFromFCW();
     da0:	11 8e       	std	Z+25, r1	; 0x19
     da2:	cb d9       	rcall	.-3178   	; 0x13a <Control_UpdateFromFCW>
				//sub로 모터 명령 전송
				SUB_TX_motorcmd();
     da4:	4c dd       	rcall	.-1384   	; 0x83e <SUB_TX_motorcmd>
     da6:	f8 01       	movw	r30, r16
				
				//lcd 출력===============================================
				ttc10=sdv_sys.ttc*10;
     da8:	64 89       	ldd	r22, Z+20	; 0x14
     daa:	75 89       	ldd	r23, Z+21	; 0x15
     dac:	86 89       	ldd	r24, Z+22	; 0x16
     dae:	97 89       	ldd	r25, Z+23	; 0x17
     db0:	20 e0       	ldi	r18, 0x00	; 0
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	40 e2       	ldi	r20, 0x20	; 32
     db6:	51 e4       	ldi	r21, 0x41	; 65
     db8:	e5 d5       	rcall	.+3018   	; 0x1984 <__mulsf3>
     dba:	02 d5       	rcall	.+2564   	; 0x17c0 <__fixunssfsi>
     dbc:	6b 01       	movw	r12, r22
     dbe:	7c 01       	movw	r14, r24
     dc0:	f8 01       	movw	r30, r16
     dc2:	80 8d       	ldd	r24, Z+24	; 0x18
     dc4:	88 23       	and	r24, r24
				//상태가 바뀌면 바로 출력
				if(sdv_sys.fcw_state != last_fcw_state)
     dc6:	09 f4       	brne	.+2      	; 0xdca <main+0x260>
     dc8:	cf c0       	rjmp	.+414    	; 0xf68 <main+0x3fe>
     dca:	10 92 2e 07 	sts	0x072E, r1	; 0x80072e <lcd_cnt+0x1>
     dce:	10 92 2d 07 	sts	0x072D, r1	; 0x80072d <lcd_cnt>
				{
					lcd_cnt=0;
     dd2:	e5 e6       	ldi	r30, 0x65	; 101
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     dd8:	8b 7f       	andi	r24, 0xFB	; 251
     dda:	80 83       	st	Z, r24
     ddc:	80 81       	ld	r24, Z
     dde:	8d 7f       	andi	r24, 0xFD	; 253
     de0:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     de2:	80 81       	ld	r24, Z
     de4:	81 60       	ori	r24, 0x01	; 1
     de6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     de8:	26 ef       	ldi	r18, 0xF6	; 246
     dea:	2a 95       	dec	r18
     dec:	f1 f7       	brne	.-4      	; 0xdea <main+0x280>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dee:	80 e8       	ldi	r24, 0x80	; 128
     df0:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     df2:	86 ef       	ldi	r24, 0xF6	; 246
     df4:	8a 95       	dec	r24
     df6:	f1 f7       	brne	.-4      	; 0xdf4 <main+0x28a>
     df8:	80 81       	ld	r24, Z
     dfa:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     dfc:	80 83       	st	Z, r24
     dfe:	60 91 49 07 	lds	r22, 0x0749	; 0x800749 <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     e02:	70 91 4a 07 	lds	r23, 0x074A	; 0x80074a <sdv_sys+0xd>
     e06:	80 91 4b 07 	lds	r24, 0x074B	; 0x80074b <sdv_sys+0xe>
     e0a:	90 91 4c 07 	lds	r25, 0x074C	; 0x80074c <sdv_sys+0xf>
     e0e:	d8 d4       	rcall	.+2480   	; 0x17c0 <__fixunssfsi>
     e10:	7f 93       	push	r23
     e12:	6f 93       	push	r22
     e14:	8d eb       	ldi	r24, 0xBD	; 189
     e16:	91 e0       	ldi	r25, 0x01	; 1
     e18:	9f 93       	push	r25
     e1a:	8f 93       	push	r24
     e1c:	8e 01       	movw	r16, r28
     e1e:	0f 5f       	subi	r16, 0xFF	; 255
     e20:	1f 4f       	sbci	r17, 0xFF	; 255
     e22:	1f 93       	push	r17
     e24:	0f 93       	push	r16
     e26:	cb d6       	rcall	.+3478   	; 0x1bbe <sprintf>
     e28:	0f 90       	pop	r0
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	0f 90       	pop	r0
     e30:	0f 90       	pop	r0
     e32:	0f 90       	pop	r0
     e34:	d8 01       	movw	r26, r16
     e36:	22 c0       	rjmp	.+68     	; 0xe7c <main+0x312>
     e38:	11 96       	adiw	r26, 0x01	; 1
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	06 c0       	rjmp	.+12     	; 0xe4a <main+0x2e0>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     e3e:	e6 e6       	ldi	r30, 0x66	; 102
     e40:	fe e0       	ldi	r31, 0x0E	; 14
     e42:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e44:	f1 f7       	brne	.-4      	; 0xe42 <main+0x2d8>
     e46:	00 00       	nop
     e48:	82 2f       	mov	r24, r18
     e4a:	2f ef       	ldi	r18, 0xFF	; 255
     e4c:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     e4e:	81 11       	cpse	r24, r1
     e50:	f6 cf       	rjmp	.-20     	; 0xe3e <main+0x2d4>
     e52:	e5 e6       	ldi	r30, 0x65	; 101
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     e58:	84 60       	ori	r24, 0x04	; 4
     e5a:	80 83       	st	Z, r24
     e5c:	80 81       	ld	r24, Z
     e5e:	8d 7f       	andi	r24, 0xFD	; 253
     e60:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e62:	80 81       	ld	r24, Z
     e64:	81 60       	ori	r24, 0x01	; 1
     e66:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e68:	26 ef       	ldi	r18, 0xF6	; 246
     e6a:	2a 95       	dec	r18
     e6c:	f1 f7       	brne	.-4      	; 0xe6a <main+0x300>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e6e:	9b bb       	out	0x1b, r25	; 27
     e70:	86 ef       	ldi	r24, 0xF6	; 246
     e72:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     e74:	f1 f7       	brne	.-4      	; 0xe72 <main+0x308>
     e76:	80 81       	ld	r24, Z
     e78:	8e 7f       	andi	r24, 0xFE	; 254
     e7a:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e7c:	9c 91       	ld	r25, X
     e7e:	91 11       	cpse	r25, r1
     e80:	db cf       	rjmp	.-74     	; 0xe38 <main+0x2ce>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     e82:	e5 e6       	ldi	r30, 0x65	; 101
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     e88:	8b 7f       	andi	r24, 0xFB	; 251
     e8a:	80 83       	st	Z, r24
     e8c:	80 81       	ld	r24, Z
     e8e:	8d 7f       	andi	r24, 0xFD	; 253
     e90:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e92:	80 81       	ld	r24, Z
     e94:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e96:	80 83       	st	Z, r24
     e98:	96 ef       	ldi	r25, 0xF6	; 246
     e9a:	9a 95       	dec	r25
     e9c:	f1 f7       	brne	.-4      	; 0xe9a <main+0x330>
     e9e:	80 ec       	ldi	r24, 0xC0	; 192
     ea0:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     ea2:	26 ef       	ldi	r18, 0xF6	; 246
     ea4:	2a 95       	dec	r18
     ea6:	f1 f7       	brne	.-4      	; 0xea4 <main+0x33a>
     ea8:	80 81       	ld	r24, Z
     eaa:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     eac:	80 83       	st	Z, r24
     eae:	96 01       	movw	r18, r12
     eb0:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
     eb2:	bc ec       	ldi	r27, 0xCC	; 204
     eb4:	ff d5       	rcall	.+3070   	; 0x1ab4 <__umulhisi3>
     eb6:	ac 01       	movw	r20, r24
     eb8:	56 95       	lsr	r21
     eba:	47 95       	ror	r20
     ebc:	56 95       	lsr	r21
     ebe:	47 95       	ror	r20
     ec0:	56 95       	lsr	r21
     ec2:	47 95       	ror	r20
     ec4:	ca 01       	movw	r24, r20
     ec6:	88 0f       	add	r24, r24
     ec8:	99 1f       	adc	r25, r25
     eca:	44 0f       	add	r20, r20
     ecc:	55 1f       	adc	r21, r21
     ece:	44 0f       	add	r20, r20
     ed0:	55 1f       	adc	r21, r21
     ed2:	44 0f       	add	r20, r20
     ed4:	55 1f       	adc	r21, r21
     ed6:	48 0f       	add	r20, r24
     ed8:	59 1f       	adc	r21, r25
     eda:	c6 01       	movw	r24, r12
     edc:	84 1b       	sub	r24, r20
     ede:	95 0b       	sbc	r25, r21
     ee0:	ac 01       	movw	r20, r24
     ee2:	e8 d5       	rcall	.+3024   	; 0x1ab4 <__umulhisi3>
     ee4:	96 95       	lsr	r25
     ee6:	87 95       	ror	r24
     ee8:	96 95       	lsr	r25
     eea:	87 95       	ror	r24
     eec:	96 95       	lsr	r25
     eee:	87 95       	ror	r24
     ef0:	5f 93       	push	r21
     ef2:	4f 93       	push	r20
     ef4:	9f 93       	push	r25
     ef6:	8f 93       	push	r24
     ef8:	8f ec       	ldi	r24, 0xCF	; 207
     efa:	91 e0       	ldi	r25, 0x01	; 1
     efc:	9f 93       	push	r25
     efe:	8f 93       	push	r24
     f00:	7e 01       	movw	r14, r28
     f02:	91 e2       	ldi	r25, 0x21	; 33
     f04:	e9 0e       	add	r14, r25
     f06:	f1 1c       	adc	r15, r1
     f08:	ff 92       	push	r15
     f0a:	ef 92       	push	r14
     f0c:	58 d6       	rcall	.+3248   	; 0x1bbe <sprintf>
     f0e:	0f b6       	in	r0, 0x3f	; 63
     f10:	f8 94       	cli
     f12:	de bf       	out	0x3e, r29	; 62
     f14:	0f be       	out	0x3f, r0	; 63
     f16:	cd bf       	out	0x3d, r28	; 61
     f18:	d7 01       	movw	r26, r14
     f1a:	22 c0       	rjmp	.+68     	; 0xf60 <main+0x3f6>
     f1c:	11 96       	adiw	r26, 0x01	; 1
     f1e:	81 e0       	ldi	r24, 0x01	; 1
     f20:	06 c0       	rjmp	.+12     	; 0xf2e <main+0x3c4>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     f22:	e6 e6       	ldi	r30, 0x66	; 102
     f24:	fe e0       	ldi	r31, 0x0E	; 14
     f26:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f28:	f1 f7       	brne	.-4      	; 0xf26 <main+0x3bc>
     f2a:	00 00       	nop
     f2c:	82 2f       	mov	r24, r18
     f2e:	2f ef       	ldi	r18, 0xFF	; 255
     f30:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     f32:	81 11       	cpse	r24, r1
     f34:	f6 cf       	rjmp	.-20     	; 0xf22 <main+0x3b8>
     f36:	e5 e6       	ldi	r30, 0x65	; 101
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     f3c:	84 60       	ori	r24, 0x04	; 4
     f3e:	80 83       	st	Z, r24
     f40:	80 81       	ld	r24, Z
     f42:	8d 7f       	andi	r24, 0xFD	; 253
     f44:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f46:	80 81       	ld	r24, Z
     f48:	81 60       	ori	r24, 0x01	; 1
     f4a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f4c:	26 ef       	ldi	r18, 0xF6	; 246
     f4e:	2a 95       	dec	r18
     f50:	f1 f7       	brne	.-4      	; 0xf4e <main+0x3e4>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f52:	9b bb       	out	0x1b, r25	; 27
     f54:	86 ef       	ldi	r24, 0xF6	; 246
     f56:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     f58:	f1 f7       	brne	.-4      	; 0xf56 <main+0x3ec>
     f5a:	80 81       	ld	r24, Z
     f5c:	8e 7f       	andi	r24, 0xFE	; 254
     f5e:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f60:	9c 91       	ld	r25, X
     f62:	91 11       	cpse	r25, r1
     f64:	db cf       	rjmp	.-74     	; 0xf1c <main+0x3b2>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     f66:	db c0       	rjmp	.+438    	; 0x111e <__stack+0x1f>
     f68:	80 91 2d 07 	lds	r24, 0x072D	; 0x80072d <lcd_cnt>
     f6c:	90 91 2e 07 	lds	r25, 0x072E	; 0x80072e <lcd_cnt+0x1>
					LCD_Str(msg);
					
				}
				//상태 유지시 1초에 한번 출력
				else if(lcd_cnt<LCD_UPDATE_CNT){
     f70:	8a 30       	cpi	r24, 0x0A	; 10
     f72:	91 05       	cpc	r25, r1
     f74:	30 f4       	brcc	.+12     	; 0xf82 <main+0x418>
     f76:	01 96       	adiw	r24, 0x01	; 1
     f78:	90 93 2e 07 	sts	0x072E, r25	; 0x80072e <lcd_cnt+0x1>
					lcd_cnt++;
     f7c:	80 93 2d 07 	sts	0x072D, r24	; 0x80072d <lcd_cnt>
     f80:	ce c0       	rjmp	.+412    	; 0x111e <__stack+0x1f>
     f82:	10 92 2e 07 	sts	0x072E, r1	; 0x80072e <lcd_cnt+0x1>
     f86:	10 92 2d 07 	sts	0x072D, r1	; 0x80072d <lcd_cnt>
					
				}
				else{
					lcd_cnt=0;
     f8a:	e5 e6       	ldi	r30, 0x65	; 101
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     f90:	8b 7f       	andi	r24, 0xFB	; 251
     f92:	80 83       	st	Z, r24
     f94:	80 81       	ld	r24, Z
     f96:	8d 7f       	andi	r24, 0xFD	; 253
     f98:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f9a:	80 81       	ld	r24, Z
     f9c:	81 60       	ori	r24, 0x01	; 1
     f9e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     fa0:	96 ef       	ldi	r25, 0xF6	; 246
     fa2:	9a 95       	dec	r25
     fa4:	f1 f7       	brne	.-4      	; 0xfa2 <main+0x438>
     fa6:	80 e8       	ldi	r24, 0x80	; 128
     fa8:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     faa:	26 ef       	ldi	r18, 0xF6	; 246
     fac:	2a 95       	dec	r18
     fae:	f1 f7       	brne	.-4      	; 0xfac <main+0x442>
     fb0:	80 81       	ld	r24, Z
     fb2:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     fb4:	80 83       	st	Z, r24
     fb6:	60 91 49 07 	lds	r22, 0x0749	; 0x800749 <sdv_sys+0xc>
					LCD_Pos(0,0);
					sprintf(v_msg, "Speed: %d cm/s   ",(unsigned int)sdv_sys.speed_cms);
     fba:	70 91 4a 07 	lds	r23, 0x074A	; 0x80074a <sdv_sys+0xd>
     fbe:	80 91 4b 07 	lds	r24, 0x074B	; 0x80074b <sdv_sys+0xe>
     fc2:	90 91 4c 07 	lds	r25, 0x074C	; 0x80074c <sdv_sys+0xf>
     fc6:	fc d3       	rcall	.+2040   	; 0x17c0 <__fixunssfsi>
     fc8:	7f 93       	push	r23
     fca:	6f 93       	push	r22
     fcc:	8d eb       	ldi	r24, 0xBD	; 189
     fce:	91 e0       	ldi	r25, 0x01	; 1
     fd0:	9f 93       	push	r25
     fd2:	8f 93       	push	r24
     fd4:	8e 01       	movw	r16, r28
     fd6:	0f 5f       	subi	r16, 0xFF	; 255
     fd8:	1f 4f       	sbci	r17, 0xFF	; 255
     fda:	1f 93       	push	r17
     fdc:	0f 93       	push	r16
     fde:	ef d5       	rcall	.+3038   	; 0x1bbe <sprintf>
     fe0:	0f 90       	pop	r0
     fe2:	0f 90       	pop	r0
     fe4:	0f 90       	pop	r0
     fe6:	0f 90       	pop	r0
     fe8:	0f 90       	pop	r0
     fea:	0f 90       	pop	r0
     fec:	d8 01       	movw	r26, r16
     fee:	22 c0       	rjmp	.+68     	; 0x1034 <__DATA_REGION_LENGTH__+0x34>
     ff0:	11 96       	adiw	r26, 0x01	; 1
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	06 c0       	rjmp	.+12     	; 0x1002 <__DATA_REGION_LENGTH__+0x2>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     ff6:	e6 e6       	ldi	r30, 0x66	; 102
     ff8:	fe e0       	ldi	r31, 0x0E	; 14
     ffa:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ffc:	f1 f7       	brne	.-4      	; 0xffa <main+0x490>
     ffe:	00 00       	nop
    1000:	82 2f       	mov	r24, r18
    1002:	2f ef       	ldi	r18, 0xFF	; 255
    1004:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    1006:	81 11       	cpse	r24, r1
    1008:	f6 cf       	rjmp	.-20     	; 0xff6 <main+0x48c>
    100a:	e5 e6       	ldi	r30, 0x65	; 101
    100c:	f0 e0       	ldi	r31, 0x00	; 0
    100e:	80 81       	ld	r24, Z
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    1010:	84 60       	ori	r24, 0x04	; 4
    1012:	80 83       	st	Z, r24
    1014:	80 81       	ld	r24, Z
    1016:	8d 7f       	andi	r24, 0xFD	; 253
    1018:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    101a:	80 81       	ld	r24, Z
    101c:	81 60       	ori	r24, 0x01	; 1
    101e:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1020:	26 ef       	ldi	r18, 0xF6	; 246
    1022:	2a 95       	dec	r18
    1024:	f1 f7       	brne	.-4      	; 0x1022 <__DATA_REGION_LENGTH__+0x22>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1026:	9b bb       	out	0x1b, r25	; 27
    1028:	86 ef       	ldi	r24, 0xF6	; 246
    102a:	8a 95       	dec	r24
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    102c:	f1 f7       	brne	.-4      	; 0x102a <__DATA_REGION_LENGTH__+0x2a>
    102e:	80 81       	ld	r24, Z
    1030:	8e 7f       	andi	r24, 0xFE	; 254
    1032:	80 83       	st	Z, r24
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1034:	9c 91       	ld	r25, X
    1036:	91 11       	cpse	r25, r1
    1038:	db cf       	rjmp	.-74     	; 0xff0 <main+0x486>
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    103a:	e5 e6       	ldi	r30, 0x65	; 101
    103c:	f0 e0       	ldi	r31, 0x00	; 0
    103e:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
    1040:	8b 7f       	andi	r24, 0xFB	; 251
    1042:	80 83       	st	Z, r24
    1044:	80 81       	ld	r24, Z
    1046:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    1048:	80 83       	st	Z, r24
    104a:	80 81       	ld	r24, Z
    104c:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
    104e:	80 83       	st	Z, r24
    1050:	96 ef       	ldi	r25, 0xF6	; 246
    1052:	9a 95       	dec	r25
    1054:	f1 f7       	brne	.-4      	; 0x1052 <__DATA_REGION_LENGTH__+0x52>
    1056:	80 ec       	ldi	r24, 0xC0	; 192
    1058:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
    105a:	26 ef       	ldi	r18, 0xF6	; 246
    105c:	2a 95       	dec	r18
    105e:	f1 f7       	brne	.-4      	; 0x105c <__DATA_REGION_LENGTH__+0x5c>
    1060:	80 81       	ld	r24, Z
    1062:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1064:	80 83       	st	Z, r24
    1066:	96 01       	movw	r18, r12
    1068:	ad ec       	ldi	r26, 0xCD	; 205
					LCD_Str(v_msg);
					LCD_Pos(1,0);
					sprintf(msg, "TTC:%2u.%1u s   ",(unsigned)(ttc10/10), (unsigned)(ttc10%10));
    106a:	bc ec       	ldi	r27, 0xCC	; 204
    106c:	23 d5       	rcall	.+2630   	; 0x1ab4 <__umulhisi3>
    106e:	ac 01       	movw	r20, r24
    1070:	56 95       	lsr	r21
    1072:	47 95       	ror	r20
    1074:	56 95       	lsr	r21
    1076:	47 95       	ror	r20
    1078:	56 95       	lsr	r21
    107a:	47 95       	ror	r20
    107c:	ca 01       	movw	r24, r20
    107e:	88 0f       	add	r24, r24
    1080:	99 1f       	adc	r25, r25
    1082:	44 0f       	add	r20, r20
    1084:	55 1f       	adc	r21, r21
    1086:	44 0f       	add	r20, r20
    1088:	55 1f       	adc	r21, r21
    108a:	44 0f       	add	r20, r20
    108c:	55 1f       	adc	r21, r21
    108e:	48 0f       	add	r20, r24
    1090:	59 1f       	adc	r21, r25
    1092:	c6 01       	movw	r24, r12
    1094:	84 1b       	sub	r24, r20
    1096:	95 0b       	sbc	r25, r21
    1098:	ac 01       	movw	r20, r24
    109a:	0c d5       	rcall	.+2584   	; 0x1ab4 <__umulhisi3>
    109c:	96 95       	lsr	r25
    109e:	87 95       	ror	r24
    10a0:	96 95       	lsr	r25
    10a2:	87 95       	ror	r24
    10a4:	96 95       	lsr	r25
    10a6:	87 95       	ror	r24
    10a8:	5f 93       	push	r21
    10aa:	4f 93       	push	r20
    10ac:	9f 93       	push	r25
    10ae:	8f 93       	push	r24
    10b0:	8f ec       	ldi	r24, 0xCF	; 207
    10b2:	91 e0       	ldi	r25, 0x01	; 1
    10b4:	9f 93       	push	r25
    10b6:	8f 93       	push	r24
    10b8:	7e 01       	movw	r14, r28
    10ba:	91 e2       	ldi	r25, 0x21	; 33
    10bc:	e9 0e       	add	r14, r25
    10be:	f1 1c       	adc	r15, r1
    10c0:	ff 92       	push	r15
    10c2:	ef 92       	push	r14
    10c4:	7c d5       	rcall	.+2808   	; 0x1bbe <sprintf>
    10c6:	0f b6       	in	r0, 0x3f	; 63
    10c8:	f8 94       	cli
    10ca:	de bf       	out	0x3e, r29	; 62
    10cc:	0f be       	out	0x3f, r0	; 63
    10ce:	cd bf       	out	0x3d, r28	; 61
    10d0:	d7 01       	movw	r26, r14
    10d2:	22 c0       	rjmp	.+68     	; 0x1118 <__stack+0x19>
    10d4:	11 96       	adiw	r26, 0x01	; 1
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	06 c0       	rjmp	.+12     	; 0x10e6 <__DATA_REGION_LENGTH__+0xe6>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
    10da:	e6 e6       	ldi	r30, 0x66	; 102
    10dc:	fe e0       	ldi	r31, 0x0E	; 14
    10de:	31 97       	sbiw	r30, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    10e0:	f1 f7       	brne	.-4      	; 0x10de <__DATA_REGION_LENGTH__+0xde>
    10e2:	00 00       	nop
    10e4:	82 2f       	mov	r24, r18
    10e6:	2f ef       	ldi	r18, 0xFF	; 255
    10e8:	28 0f       	add	r18, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
    10ea:	81 11       	cpse	r24, r1
    10ec:	f6 cf       	rjmp	.-20     	; 0x10da <__DATA_REGION_LENGTH__+0xda>
    10ee:	e5 e6       	ldi	r30, 0x65	; 101
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
    10f2:	80 81       	ld	r24, Z
    10f4:	84 60       	ori	r24, 0x04	; 4
    10f6:	80 83       	st	Z, r24
    10f8:	80 81       	ld	r24, Z
    10fa:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
    10fc:	80 83       	st	Z, r24
    10fe:	80 81       	ld	r24, Z
    1100:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
    1102:	80 83       	st	Z, r24
    1104:	26 ef       	ldi	r18, 0xF6	; 246
    1106:	2a 95       	dec	r18
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1108:	f1 f7       	brne	.-4      	; 0x1106 <__stack+0x7>
    110a:	9b bb       	out	0x1b, r25	; 27
    110c:	86 ef       	ldi	r24, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
    110e:	8a 95       	dec	r24
    1110:	f1 f7       	brne	.-4      	; 0x110e <__stack+0xf>
    1112:	80 81       	ld	r24, Z
    1114:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
    1116:	80 83       	st	Z, r24
    1118:	9c 91       	ld	r25, X
    111a:	91 11       	cpse	r25, r1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
    111c:	db cf       	rjmp	.-74     	; 0x10d4 <__DATA_REGION_LENGTH__+0xd4>
    111e:	e3 d9       	rcall	.-3130   	; 0x4e6 <PC_ProcessTx>
    1120:	13 ce       	rjmp	.-986    	; 0xd48 <main+0x1de>

00001122 <OTA_Bridge_Init>:



void OTA_Bridge_Init(void)
{
	sdv_sys.ota_active = false;
    1122:	ed e3       	ldi	r30, 0x3D	; 61
    1124:	f7 e0       	ldi	r31, 0x07	; 7
    1126:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    1128:	15 8e       	std	Z+29, r1	; 0x1d
    112a:	08 95       	ret

0000112c <OTA_Bridge_Begin>:
}

void OTA_Bridge_Begin(OtaTarget target){
	sdv_sys.ota_active = true;
    112c:	ed e3       	ldi	r30, 0x3D	; 61
    112e:	f7 e0       	ldi	r31, 0x07	; 7
    1130:	91 e0       	ldi	r25, 0x01	; 1
    1132:	93 8f       	std	Z+27, r25	; 0x1b
	sdv_sys.ota_target = target;
    1134:	85 8f       	std	Z+29, r24	; 0x1d
	
	if(target == OTA_TARGET_MAIN){
    1136:	81 30       	cpi	r24, 0x01	; 1
    1138:	99 f4       	brne	.+38     	; 0x1160 <OTA_Bridge_Begin+0x34>
		eeprom_update_byte(EE_OTA_REQ_ADDR, OTA_REQ_MAGIC);
    113a:	65 ea       	ldi	r22, 0xA5	; 165
    113c:	80 e0       	ldi	r24, 0x00	; 0
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	0e 94 38 14 	call	0x2870	; 0x2870 <eeprom_update_byte>
		// 2) ACK 찍고
		PC_SendLine("OTA:ACK:BEGIN:MAIN");
    1144:	80 ee       	ldi	r24, 0xE0	; 224
    1146:	91 e0       	ldi	r25, 0x01	; 1
    1148:	9e da       	rcall	.-2756   	; 0x686 <PC_SendLine>
		sdv_sys.motor_cmd = MOTOR_STOP;
    114a:	83 e0       	ldi	r24, 0x03	; 3
    114c:	80 93 3e 07 	sts	0x073E, r24	; 0x80073e <sdv_sys+0x1>
		SUB_TX_motorcmd();
    1150:	76 db       	rcall	.-2324   	; 0x83e <SUB_TX_motorcmd>

		// 2) STOP 2바이트 전송이 끝날 때까지 잠깐 대기(권장)
		while (UCSR0B & (1<<UDRIE0)) { }   // UDRE TX interrupt 켜져있으면 아직 전송중
    1152:	55 99       	sbic	0x0a, 5	; 10
    1154:	fe cf       	rjmp	.-4      	; 0x1152 <OTA_Bridge_Begin+0x26>

		// 3) 그 다음에 서브 링크 suspend
		sdv_sys.sub_link_suspended = true;
    1156:	81 e0       	ldi	r24, 0x01	; 1
    1158:	80 93 59 07 	sts	0x0759, r24	; 0x800759 <sdv_sys+0x1c>
		Send_parameter();//PC에게 사용자가 변환할 수 있는 현재 파라미터 값 제공
    115c:	0f c1       	rjmp	.+542    	; 0x137c <Send_parameter>
    115e:	08 95       	ret
		
	}
	else if (target == OTA_TARGET_SUB){
    1160:	82 30       	cpi	r24, 0x02	; 2
		PC_SendLine("OTA:ACK:BEGIN:SUB");
    1162:	31 f4       	brne	.+12     	; 0x1170 <OTA_Bridge_Begin+0x44>
    1164:	83 ef       	ldi	r24, 0xF3	; 243
    1166:	91 e0       	ldi	r25, 0x01	; 1
		SUB_SendToken2(0xFF, 0xFF);
    1168:	8e da       	rcall	.-2788   	; 0x686 <PC_SendLine>
    116a:	6f ef       	ldi	r22, 0xFF	; 255
    116c:	8f ef       	ldi	r24, 0xFF	; 255
    116e:	4c cc       	rjmp	.-1896   	; 0xa08 <SUB_SendToken2>
    1170:	08 95       	ret

00001172 <OTA_Bridge_Data>:
		
	}
}
void OTA_Bridge_Data(const char *line)
{
    1172:	cf 93       	push	r28
    1174:	df 93       	push	r29
    1176:	cd b7       	in	r28, 0x3d	; 61
    1178:	de b7       	in	r29, 0x3e	; 62
    117a:	a2 97       	sbiw	r28, 0x22	; 34
    117c:	0f b6       	in	r0, 0x3f	; 63
    117e:	f8 94       	cli
    1180:	de bf       	out	0x3e, r29	; 62
    1182:	0f be       	out	0x3f, r0	; 63
    1184:	cd bf       	out	0x3d, r28	; 61
	char key[32];
	int  val;
	float fval;
	if(!sdv_sys.ota_active) return;
    1186:	20 91 58 07 	lds	r18, 0x0758	; 0x800758 <sdv_sys+0x1b>
    118a:	22 23       	and	r18, r18
    118c:	09 f4       	brne	.+2      	; 0x1190 <OTA_Bridge_Data+0x1e>
    118e:	50 c0       	rjmp	.+160    	; 0x1230 <OTA_Bridge_Data+0xbe>
	
	if (sdv_sys.ota_target == OTA_TARGET_SUB) {
    1190:	20 91 5a 07 	lds	r18, 0x075A	; 0x80075a <sdv_sys+0x1d>
    1194:	22 30       	cpi	r18, 0x02	; 2
    1196:	29 f4       	brne	.+10     	; 0x11a2 <OTA_Bridge_Data+0x30>
		// payload(인텔헥스 한 줄)를 SUB로 넘김
		SUB_SendLine(line);
    1198:	03 dc       	rcall	.-2042   	; 0x9a0 <SUB_SendLine>
		PC_SendLine("OTA:ACK:DATA:SUB");
    119a:	85 e0       	ldi	r24, 0x05	; 5
    119c:	92 e0       	ldi	r25, 0x02	; 2
    119e:	73 da       	rcall	.-2842   	; 0x686 <PC_SendLine>
    11a0:	47 c0       	rjmp	.+142    	; 0x1230 <OTA_Bridge_Data+0xbe>
		} 
	else if (sdv_sys.ota_target == OTA_TARGET_MAIN) {
    11a2:	21 30       	cpi	r18, 0x01	; 1
    11a4:	09 f0       	breq	.+2      	; 0x11a8 <OTA_Bridge_Data+0x36>
    11a6:	44 c0       	rjmp	.+136    	; 0x1230 <OTA_Bridge_Data+0xbe>
		int r=sscanf(line,":PARAM:%31[^:]:%d",key,&val);
    11a8:	9e 01       	movw	r18, r28
    11aa:	2f 5d       	subi	r18, 0xDF	; 223
    11ac:	3f 4f       	sbci	r19, 0xFF	; 255
    11ae:	3f 93       	push	r19
    11b0:	2f 93       	push	r18
    11b2:	20 52       	subi	r18, 0x20	; 32
    11b4:	31 09       	sbc	r19, r1
    11b6:	3f 93       	push	r19
    11b8:	2f 93       	push	r18
    11ba:	26 e1       	ldi	r18, 0x16	; 22
    11bc:	32 e0       	ldi	r19, 0x02	; 2
    11be:	3f 93       	push	r19
    11c0:	2f 93       	push	r18
    11c2:	9f 93       	push	r25
    11c4:	8f 93       	push	r24
    11c6:	29 d5       	rcall	.+2642   	; 0x1c1a <sscanf>
		if (r != 2) {
    11c8:	0f b6       	in	r0, 0x3f	; 63
    11ca:	f8 94       	cli
    11cc:	de bf       	out	0x3e, r29	; 62
    11ce:	0f be       	out	0x3f, r0	; 63
    11d0:	cd bf       	out	0x3d, r28	; 61
    11d2:	02 97       	sbiw	r24, 0x02	; 2
			PC_SendLine("OTA:NAK:PARAM_FORMAT");  // 바로 보이게
    11d4:	21 f0       	breq	.+8      	; 0x11de <OTA_Bridge_Data+0x6c>
    11d6:	88 e2       	ldi	r24, 0x28	; 40
    11d8:	92 e0       	ldi	r25, 0x02	; 2
    11da:	55 da       	rcall	.-2902   	; 0x686 <PC_SendLine>
			return;
    11dc:	29 c0       	rjmp	.+82     	; 0x1230 <OTA_Bridge_Data+0xbe>
		}
		if (strcmp(key, "TTC_DANGER") == 0 || strcmp(key, "TTC_WARNING") == 0) {
    11de:	6d e3       	ldi	r22, 0x3D	; 61
    11e0:	72 e0       	ldi	r23, 0x02	; 2
    11e2:	ce 01       	movw	r24, r28
    11e4:	01 96       	adiw	r24, 0x01	; 1
    11e6:	89 d4       	rcall	.+2322   	; 0x1afa <strcmp>
    11e8:	89 2b       	or	r24, r25
    11ea:	39 f0       	breq	.+14     	; 0x11fa <OTA_Bridge_Data+0x88>
    11ec:	68 e4       	ldi	r22, 0x48	; 72
    11ee:	72 e0       	ldi	r23, 0x02	; 2
    11f0:	ce 01       	movw	r24, r28
    11f2:	01 96       	adiw	r24, 0x01	; 1
    11f4:	82 d4       	rcall	.+2308   	; 0x1afa <strcmp>
    11f6:	89 2b       	or	r24, r25
    11f8:	79 f4       	brne	.+30     	; 0x1218 <OTA_Bridge_Data+0xa6>
    11fa:	69 a1       	ldd	r22, Y+33	; 0x21
			fval = val / 10.0f;
    11fc:	7a a1       	ldd	r23, Y+34	; 0x22
    11fe:	07 2e       	mov	r0, r23
    1200:	00 0c       	add	r0, r0
    1202:	88 0b       	sbc	r24, r24
    1204:	99 0b       	sbc	r25, r25
    1206:	0a d3       	rcall	.+1556   	; 0x181c <__floatsisf>
    1208:	20 e0       	ldi	r18, 0x00	; 0
    120a:	30 e0       	ldi	r19, 0x00	; 0
    120c:	40 e2       	ldi	r20, 0x20	; 32
    120e:	51 e4       	ldi	r21, 0x41	; 65
    1210:	6a d2       	rcall	.+1236   	; 0x16e6 <__divsf3>
    1212:	ab 01       	movw	r20, r22
    1214:	bc 01       	movw	r22, r24
    1216:	09 c0       	rjmp	.+18     	; 0x122a <OTA_Bridge_Data+0xb8>
    1218:	69 a1       	ldd	r22, Y+33	; 0x21
		}
		else
			fval=(float)val;
    121a:	7a a1       	ldd	r23, Y+34	; 0x22
    121c:	07 2e       	mov	r0, r23
    121e:	00 0c       	add	r0, r0
    1220:	88 0b       	sbc	r24, r24
    1222:	99 0b       	sbc	r25, r25
    1224:	fb d2       	rcall	.+1526   	; 0x181c <__floatsisf>
    1226:	ab 01       	movw	r20, r22
    1228:	bc 01       	movw	r22, r24
    122a:	ce 01       	movw	r24, r28
		Parameter_Update(key,fval);
    122c:	01 96       	adiw	r24, 0x01	; 1
    122e:	1e d1       	rcall	.+572    	; 0x146c <Parameter_Update>
    1230:	a2 96       	adiw	r28, 0x22	; 34
    1232:	0f b6       	in	r0, 0x3f	; 63
		
		
	}
}	
    1234:	f8 94       	cli
    1236:	de bf       	out	0x3e, r29	; 62
    1238:	0f be       	out	0x3f, r0	; 63
    123a:	cd bf       	out	0x3d, r28	; 61
    123c:	df 91       	pop	r29
    123e:	cf 91       	pop	r28
    1240:	08 95       	ret

00001242 <OTA_Bridge_End>:
    1242:	80 91 5a 07 	lds	r24, 0x075A	; 0x80075a <sdv_sys+0x1d>
void OTA_Bridge_End(void)
{
	
	if (sdv_sys.ota_target == OTA_TARGET_MAIN) {
    1246:	81 30       	cpi	r24, 0x01	; 1
    1248:	11 f4       	brne	.+4      	; 0x124e <OTA_Bridge_End+0xc>
		 sdv_sys.sub_link_suspended = false;  
    124a:	10 92 59 07 	sts	0x0759, r1	; 0x800759 <sdv_sys+0x1c>
	 }
	if(sdv_sys.ota_target== OTA_TARGET_SUB){
    124e:	82 30       	cpi	r24, 0x02	; 2
    1250:	19 f4       	brne	.+6      	; 0x1258 <OTA_Bridge_End+0x16>
		SUB_SendToken2(0xFA, 0xFA);
    1252:	6a ef       	ldi	r22, 0xFA	; 250
    1254:	8a ef       	ldi	r24, 0xFA	; 250
    1256:	d8 db       	rcall	.-2128   	; 0xa08 <SUB_SendToken2>
	}
	sdv_sys.ota_active = false;
    1258:	ed e3       	ldi	r30, 0x3D	; 61
    125a:	f7 e0       	ldi	r31, 0x07	; 7
    125c:	13 8e       	std	Z+27, r1	; 0x1b
	 sdv_sys.ota_target = OTA_IDLE;
    125e:	15 8e       	std	Z+29, r1	; 0x1d
	 sub_proto_mode = SUB_PROTO_BINARY;
    1260:	10 92 30 07 	sts	0x0730, r1	; 0x800730 <sub_proto_mode>

	 // ★ 여기: STAY면 UP으로 강제 킥
	 uint8_t cmd = sdv_sys.motor_cmd;
    1264:	81 81       	ldd	r24, Z+1	; 0x01
	 if (cmd == SPEED_STAY) cmd = SPEED_UP;
    1266:	84 30       	cpi	r24, 0x04	; 4
    1268:	09 f4       	brne	.+2      	; 0x126c <OTA_Bridge_End+0x2a>
    126a:	81 e0       	ldi	r24, 0x01	; 1

	 SUB_SendMotorCmdNow(cmd, sdv_sys.fcw_state);
    126c:	60 91 55 07 	lds	r22, 0x0755	; 0x800755 <sdv_sys+0x18>

	Parameter_SaveIfChange();   //  변경된 경우에만 EEPROM에 저장
    1270:	1c db       	rcall	.-2504   	; 0x8aa <SUB_SendMotorCmdNow>

	PC_SendLine("OTA:ACK:END");
    1272:	7f d0       	rcall	.+254    	; 0x1372 <Parameter_SaveIfChange>
    1274:	84 e5       	ldi	r24, 0x54	; 84
    1276:	92 e0       	ldi	r25, 0x02	; 2
    1278:	06 ca       	rjmp	.-3060   	; 0x686 <PC_SendLine>
    127a:	08 95       	ret

0000127c <Parameter_SetDefault>:
#define EE_PARAM_VER	         (0x01)

Parameter parameter;
volatile uint8_t parameter_change = 0;
void Parameter_SetDefault(){
	parameter.ttc_danger=1.5;
    127c:	e1 e3       	ldi	r30, 0x31	; 49
    127e:	f7 e0       	ldi	r31, 0x07	; 7
    1280:	80 e0       	ldi	r24, 0x00	; 0
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	a0 ec       	ldi	r26, 0xC0	; 192
    1286:	bf e3       	ldi	r27, 0x3F	; 63
    1288:	80 83       	st	Z, r24
    128a:	91 83       	std	Z+1, r25	; 0x01
    128c:	a2 83       	std	Z+2, r26	; 0x02
    128e:	b3 83       	std	Z+3, r27	; 0x03
	parameter.ttc_warning=5.0;
    1290:	80 e0       	ldi	r24, 0x00	; 0
    1292:	90 e0       	ldi	r25, 0x00	; 0
    1294:	a0 ea       	ldi	r26, 0xA0	; 160
    1296:	b0 e4       	ldi	r27, 0x40	; 64
    1298:	84 83       	std	Z+4, r24	; 0x04
    129a:	95 83       	std	Z+5, r25	; 0x05
    129c:	a6 83       	std	Z+6, r26	; 0x06
    129e:	b7 83       	std	Z+7, r27	; 0x07
	parameter.D_caution=30;
    12a0:	8e e1       	ldi	r24, 0x1E	; 30
    12a2:	90 e0       	ldi	r25, 0x00	; 0
    12a4:	91 87       	std	Z+9, r25	; 0x09
    12a6:	80 87       	std	Z+8, r24	; 0x08
	parameter.D_Emergency=15;
    12a8:	8f e0       	ldi	r24, 0x0F	; 15
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	93 87       	std	Z+11, r25	; 0x0b
    12ae:	82 87       	std	Z+10, r24	; 0x0a
	parameter_change = 0;
    12b0:	10 92 2f 07 	sts	0x072F, r1	; 0x80072f <parameter_change>
    12b4:	08 95       	ret

000012b6 <Parameter_Init>:

}
void Parameter_Init(void)
{
    12b6:	cf 93       	push	r28
	uint8_t magic = eeprom_read_byte(EE_PARAM_MAGIC_ADDR);
    12b8:	81 e0       	ldi	r24, 0x01	; 1
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	0e 94 21 14 	call	0x2842	; 0x2842 <eeprom_read_byte>
    12c0:	c8 2f       	mov	r28, r24
	uint8_t ver   = eeprom_read_byte(EE_PARAM_VER_ADDR);
    12c2:	82 e0       	ldi	r24, 0x02	; 2
    12c4:	90 e0       	ldi	r25, 0x00	; 0
    12c6:	0e 94 21 14 	call	0x2842	; 0x2842 <eeprom_read_byte>

	if (magic != EE_PARAM_MAGIC || ver != EE_PARAM_VER) {
    12ca:	ca 35       	cpi	r28, 0x5A	; 90
    12cc:	11 f4       	brne	.+4      	; 0x12d2 <Parameter_Init+0x1c>
    12ce:	81 30       	cpi	r24, 0x01	; 1
    12d0:	11 f0       	breq	.+4      	; 0x12d6 <Parameter_Init+0x20>
		// EEPROM이 비었거나(초기) 버전이 다르면 기본값
		Parameter_SetDefault();
    12d2:	d4 df       	rcall	.-88     	; 0x127c <Parameter_SetDefault>
		return;
    12d4:	0a c0       	rjmp	.+20     	; 0x12ea <Parameter_Init+0x34>
	}

	// 검증 통과 -> EEPROM에서 구조체 통째 로드
	eeprom_read_block(&parameter, EE_PARAM_DATA_ADDR, sizeof(Parameter));
    12d6:	4c e0       	ldi	r20, 0x0C	; 12
    12d8:	50 e0       	ldi	r21, 0x00	; 0
    12da:	63 e0       	ldi	r22, 0x03	; 3
    12dc:	70 e0       	ldi	r23, 0x00	; 0
    12de:	81 e3       	ldi	r24, 0x31	; 49
    12e0:	97 e0       	ldi	r25, 0x07	; 7
    12e2:	0e 94 11 14 	call	0x2822	; 0x2822 <eeprom_read_block>
	parameter_change = 0;
    12e6:	10 92 2f 07 	sts	0x072F, r1	; 0x80072f <parameter_change>
}
    12ea:	cf 91       	pop	r28
    12ec:	08 95       	ret

000012ee <Parameter_SaveNow>:

void Parameter_SaveNow(void)
{
    12ee:	1f 93       	push	r17
    12f0:	cf 93       	push	r28
    12f2:	df 93       	push	r29
    12f4:	cd b7       	in	r28, 0x3d	; 61
    12f6:	de b7       	in	r29, 0x3e	; 62
    12f8:	2c 97       	sbiw	r28, 0x0c	; 12
    12fa:	0f b6       	in	r0, 0x3f	; 63
    12fc:	f8 94       	cli
    12fe:	de bf       	out	0x3e, r29	; 62
    1300:	0f be       	out	0x3f, r0	; 63
    1302:	cd bf       	out	0x3d, r28	; 61
	// 저장 중 값 흔들림 방지용 스냅샷
	Parameter snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1304:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1306:	f8 94       	cli
    1308:	81 e0       	ldi	r24, 0x01	; 1
    130a:	0a c0       	rjmp	.+20     	; 0x1320 <Parameter_SaveNow+0x32>
		snap = parameter;
    130c:	8c e0       	ldi	r24, 0x0C	; 12
    130e:	e1 e3       	ldi	r30, 0x31	; 49
    1310:	f7 e0       	ldi	r31, 0x07	; 7
    1312:	de 01       	movw	r26, r28
    1314:	11 96       	adiw	r26, 0x01	; 1
    1316:	01 90       	ld	r0, Z+
    1318:	0d 92       	st	X+, r0
    131a:	8a 95       	dec	r24
    131c:	e1 f7       	brne	.-8      	; 0x1316 <Parameter_SaveNow+0x28>

void Parameter_SaveNow(void)
{
	// 저장 중 값 흔들림 방지용 스냅샷
	Parameter snap;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    131e:	80 e0       	ldi	r24, 0x00	; 0
    1320:	81 11       	cpse	r24, r1
    1322:	f4 cf       	rjmp	.-24     	; 0x130c <Parameter_SaveNow+0x1e>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1324:	9f bf       	out	0x3f, r25	; 63
		snap = parameter;
	}

	// update_ 계열: 값이 동일하면 실제 write 안 해서 EEPROM 수명에 유리
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1326:	1f b7       	in	r17, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1328:	f8 94       	cli
    132a:	81 e0       	ldi	r24, 0x01	; 1
    132c:	15 c0       	rjmp	.+42     	; 0x1358 <Parameter_SaveNow+0x6a>
		eeprom_update_byte(EE_PARAM_MAGIC_ADDR, EE_PARAM_MAGIC);
    132e:	6a e5       	ldi	r22, 0x5A	; 90
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	0e 94 38 14 	call	0x2870	; 0x2870 <eeprom_update_byte>
		eeprom_update_byte(EE_PARAM_VER_ADDR, EE_PARAM_VER);
    1338:	61 e0       	ldi	r22, 0x01	; 1
    133a:	82 e0       	ldi	r24, 0x02	; 2
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	0e 94 38 14 	call	0x2870	; 0x2870 <eeprom_update_byte>
		eeprom_update_block(&snap, EE_PARAM_DATA_ADDR, sizeof(Parameter));
    1342:	4c e0       	ldi	r20, 0x0C	; 12
    1344:	50 e0       	ldi	r21, 0x00	; 0
    1346:	63 e0       	ldi	r22, 0x03	; 3
    1348:	70 e0       	ldi	r23, 0x00	; 0
    134a:	ce 01       	movw	r24, r28
    134c:	01 96       	adiw	r24, 0x01	; 1
    134e:	0e 94 29 14 	call	0x2852	; 0x2852 <eeprom_update_block>
		parameter_change = 0;
    1352:	10 92 2f 07 	sts	0x072F, r1	; 0x80072f <parameter_change>
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
		snap = parameter;
	}

	// update_ 계열: 값이 동일하면 실제 write 안 해서 EEPROM 수명에 유리
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
    1356:	80 e0       	ldi	r24, 0x00	; 0
    1358:	81 11       	cpse	r24, r1
    135a:	e9 cf       	rjmp	.-46     	; 0x132e <Parameter_SaveNow+0x40>
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    135c:	1f bf       	out	0x3f, r17	; 63
		eeprom_update_byte(EE_PARAM_MAGIC_ADDR, EE_PARAM_MAGIC);
		eeprom_update_byte(EE_PARAM_VER_ADDR, EE_PARAM_VER);
		eeprom_update_block(&snap, EE_PARAM_DATA_ADDR, sizeof(Parameter));
		parameter_change = 0;
	}
}
    135e:	2c 96       	adiw	r28, 0x0c	; 12
    1360:	0f b6       	in	r0, 0x3f	; 63
    1362:	f8 94       	cli
    1364:	de bf       	out	0x3e, r29	; 62
    1366:	0f be       	out	0x3f, r0	; 63
    1368:	cd bf       	out	0x3d, r28	; 61
    136a:	df 91       	pop	r29
    136c:	cf 91       	pop	r28
    136e:	1f 91       	pop	r17
    1370:	08 95       	ret

00001372 <Parameter_SaveIfChange>:

void Parameter_SaveIfChange(void)
{
	if (!parameter_change) return;
    1372:	80 91 2f 07 	lds	r24, 0x072F	; 0x80072f <parameter_change>
    1376:	81 11       	cpse	r24, r1
	Parameter_SaveNow();
    1378:	ba cf       	rjmp	.-140    	; 0x12ee <Parameter_SaveNow>
    137a:	08 95       	ret

0000137c <Send_parameter>:
}


void Send_parameter(){
    137c:	8f 92       	push	r8
    137e:	9f 92       	push	r9
    1380:	af 92       	push	r10
    1382:	bf 92       	push	r11
    1384:	ef 92       	push	r14
    1386:	ff 92       	push	r15
    1388:	0f 93       	push	r16
    138a:	1f 93       	push	r17
    138c:	cf 93       	push	r28
    138e:	df 93       	push	r29
    1390:	cd b7       	in	r28, 0x3d	; 61
    1392:	de b7       	in	r29, 0x3e	; 62
    1394:	c0 58       	subi	r28, 0x80	; 128
    1396:	d1 09       	sbc	r29, r1
    1398:	0f b6       	in	r0, 0x3f	; 63
    139a:	f8 94       	cli
    139c:	de bf       	out	0x3e, r29	; 62
    139e:	0f be       	out	0x3f, r0	; 63
    13a0:	cd bf       	out	0x3d, r28	; 61
	char para_buf[128];

	int ttc_d_x10 = (int)(parameter.ttc_danger  * 10.0f);
    13a2:	01 e3       	ldi	r16, 0x31	; 49
    13a4:	17 e0       	ldi	r17, 0x07	; 7
    13a6:	d8 01       	movw	r26, r16
    13a8:	6d 91       	ld	r22, X+
    13aa:	7d 91       	ld	r23, X+
    13ac:	8d 91       	ld	r24, X+
    13ae:	9c 91       	ld	r25, X
    13b0:	20 e0       	ldi	r18, 0x00	; 0
    13b2:	30 e0       	ldi	r19, 0x00	; 0
    13b4:	40 e2       	ldi	r20, 0x20	; 32
    13b6:	51 e4       	ldi	r21, 0x41	; 65
    13b8:	e5 d2       	rcall	.+1482   	; 0x1984 <__mulsf3>
    13ba:	fd d1       	rcall	.+1018   	; 0x17b6 <__fixsfsi>
    13bc:	7b 01       	movw	r14, r22
	int ttc_w_x10 = (int)(parameter.ttc_warning * 10.0f);
    13be:	f8 01       	movw	r30, r16
    13c0:	64 81       	ldd	r22, Z+4	; 0x04
    13c2:	75 81       	ldd	r23, Z+5	; 0x05
    13c4:	86 81       	ldd	r24, Z+6	; 0x06
    13c6:	97 81       	ldd	r25, Z+7	; 0x07
    13c8:	20 e0       	ldi	r18, 0x00	; 0
    13ca:	30 e0       	ldi	r19, 0x00	; 0
    13cc:	40 e2       	ldi	r20, 0x20	; 32
    13ce:	51 e4       	ldi	r21, 0x41	; 65
    13d0:	d9 d2       	rcall	.+1458   	; 0x1984 <__mulsf3>
    13d2:	f1 d1       	rcall	.+994    	; 0x17b6 <__fixsfsi>
    13d4:	4b 01       	movw	r8, r22
    13d6:	5c 01       	movw	r10, r24

	int ttc_d_int  = ttc_d_x10 / 10;
    13d8:	2a e0       	ldi	r18, 0x0A	; 10
    13da:	30 e0       	ldi	r19, 0x00	; 0
    13dc:	c7 01       	movw	r24, r14
    13de:	b9 01       	movw	r22, r18
    13e0:	34 d3       	rcall	.+1640   	; 0x1a4a <__divmodhi4>
    13e2:	46 2f       	mov	r20, r22
    13e4:	e7 2f       	mov	r30, r23
    13e6:	f8 2f       	mov	r31, r24
	int ttc_d_frac = ttc_d_x10 % 10;

	int ttc_w_int  = ttc_w_x10 / 10;
    13e8:	f9 2e       	mov	r15, r25
    13ea:	c4 01       	movw	r24, r8
    13ec:	b9 01       	movw	r22, r18
    13ee:	2d d3       	rcall	.+1626   	; 0x1a4a <__divmodhi4>
	snprintf(para_buf, sizeof(para_buf),
	"TTC_DANGER=%d.%d;TTC_WARNING=%d.%d;D_CAUTION=%u;D_EMERGENCY=%u;",
	ttc_d_int, ttc_d_frac,
	ttc_w_int, ttc_w_frac,
	(unsigned)parameter.D_caution,
	(unsigned)parameter.D_Emergency);
    13f0:	d8 01       	movw	r26, r16
    13f2:	1a 96       	adiw	r26, 0x0a	; 10
    13f4:	5c 91       	ld	r21, X
    13f6:	1a 97       	sbiw	r26, 0x0a	; 10
    13f8:	1b 96       	adiw	r26, 0x0b	; 11
    13fa:	ec 90       	ld	r14, X
    13fc:	1b 97       	sbiw	r26, 0x0b	; 11

	snprintf(para_buf, sizeof(para_buf),
	"TTC_DANGER=%d.%d;TTC_WARNING=%d.%d;D_CAUTION=%u;D_EMERGENCY=%u;",
	ttc_d_int, ttc_d_frac,
	ttc_w_int, ttc_w_frac,
	(unsigned)parameter.D_caution,
    13fe:	18 96       	adiw	r26, 0x08	; 8
    1400:	2c 91       	ld	r18, X
    1402:	18 97       	sbiw	r26, 0x08	; 8
    1404:	19 96       	adiw	r26, 0x09	; 9
    1406:	3c 91       	ld	r19, X
	int ttc_d_frac = ttc_d_x10 % 10;

	int ttc_w_int  = ttc_w_x10 / 10;
	int ttc_w_frac = ttc_w_x10 % 10;

	snprintf(para_buf, sizeof(para_buf),
    1408:	ef 92       	push	r14
    140a:	5f 93       	push	r21
    140c:	3f 93       	push	r19
    140e:	2f 93       	push	r18
    1410:	9f 93       	push	r25
    1412:	8f 93       	push	r24
    1414:	7f 93       	push	r23
    1416:	6f 93       	push	r22
    1418:	ff 92       	push	r15
    141a:	ff 93       	push	r31
    141c:	ef 93       	push	r30
    141e:	4f 93       	push	r20
    1420:	80 e6       	ldi	r24, 0x60	; 96
    1422:	92 e0       	ldi	r25, 0x02	; 2
    1424:	9f 93       	push	r25
    1426:	8f 93       	push	r24
    1428:	1f 92       	push	r1
    142a:	80 e8       	ldi	r24, 0x80	; 128
    142c:	8f 93       	push	r24
    142e:	8e 01       	movw	r16, r28
    1430:	0f 5f       	subi	r16, 0xFF	; 255
    1432:	1f 4f       	sbci	r17, 0xFF	; 255
    1434:	1f 93       	push	r17
    1436:	0f 93       	push	r16
	ttc_d_int, ttc_d_frac,
	ttc_w_int, ttc_w_frac,
	(unsigned)parameter.D_caution,
	(unsigned)parameter.D_Emergency);

	PC_SendLine(para_buf);
    1438:	86 d3       	rcall	.+1804   	; 0x1b46 <snprintf>
    143a:	c8 01       	movw	r24, r16
    143c:	24 d9       	rcall	.-3512   	; 0x686 <PC_SendLine>
}
    143e:	0f b6       	in	r0, 0x3f	; 63
    1440:	f8 94       	cli
    1442:	de bf       	out	0x3e, r29	; 62
    1444:	0f be       	out	0x3f, r0	; 63
    1446:	cd bf       	out	0x3d, r28	; 61
    1448:	c0 58       	subi	r28, 0x80	; 128
    144a:	df 4f       	sbci	r29, 0xFF	; 255
    144c:	0f b6       	in	r0, 0x3f	; 63
    144e:	f8 94       	cli
    1450:	de bf       	out	0x3e, r29	; 62
    1452:	0f be       	out	0x3f, r0	; 63
    1454:	cd bf       	out	0x3d, r28	; 61
    1456:	df 91       	pop	r29
    1458:	cf 91       	pop	r28
    145a:	1f 91       	pop	r17
    145c:	0f 91       	pop	r16
    145e:	ff 90       	pop	r15
    1460:	ef 90       	pop	r14
    1462:	bf 90       	pop	r11
    1464:	af 90       	pop	r10
    1466:	9f 90       	pop	r9
    1468:	8f 90       	pop	r8
    146a:	08 95       	ret

0000146c <Parameter_Update>:
void Parameter_Update(const char* key, float val){
    146c:	cf 92       	push	r12
    146e:	df 92       	push	r13
    1470:	ef 92       	push	r14
    1472:	ff 92       	push	r15
    1474:	cf 93       	push	r28
    1476:	df 93       	push	r29
    1478:	ec 01       	movw	r28, r24
    147a:	6a 01       	movw	r12, r20
    147c:	7b 01       	movw	r14, r22
	
	if (strcmp(key, "TTC_DANGER") == 0)
    147e:	6d e3       	ldi	r22, 0x3D	; 61
    1480:	72 e0       	ldi	r23, 0x02	; 2
    1482:	3b d3       	rcall	.+1654   	; 0x1afa <strcmp>
    1484:	89 2b       	or	r24, r25
    1486:	11 f5       	brne	.+68     	; 0x14cc <Parameter_Update+0x60>
	{
		if (val > 0.1f && val < 10.0f)
    1488:	2d ec       	ldi	r18, 0xCD	; 205
    148a:	3c ec       	ldi	r19, 0xCC	; 204
    148c:	4c ec       	ldi	r20, 0xCC	; 204
    148e:	5d e3       	ldi	r21, 0x3D	; 61
    1490:	c7 01       	movw	r24, r14
    1492:	b6 01       	movw	r22, r12
    1494:	73 d2       	rcall	.+1254   	; 0x197c <__gesf2>
    1496:	18 16       	cp	r1, r24
    1498:	8c f4       	brge	.+34     	; 0x14bc <Parameter_Update+0x50>
    149a:	20 e0       	ldi	r18, 0x00	; 0
    149c:	30 e0       	ldi	r19, 0x00	; 0
    149e:	40 e2       	ldi	r20, 0x20	; 32
    14a0:	51 e4       	ldi	r21, 0x41	; 65
    14a2:	c7 01       	movw	r24, r14
    14a4:	b6 01       	movw	r22, r12
    14a6:	1b d1       	rcall	.+566    	; 0x16de <__cmpsf2>
    14a8:	88 23       	and	r24, r24
    14aa:	44 f4       	brge	.+16     	; 0x14bc <Parameter_Update+0x50>
			parameter.ttc_danger = val;
    14ac:	c0 92 31 07 	sts	0x0731, r12	; 0x800731 <parameter>
    14b0:	d0 92 32 07 	sts	0x0732, r13	; 0x800732 <parameter+0x1>
    14b4:	e0 92 33 07 	sts	0x0733, r14	; 0x800733 <parameter+0x2>
    14b8:	f0 92 34 07 	sts	0x0734, r15	; 0x800734 <parameter+0x3>
		parameter_change=1;
    14bc:	81 e0       	ldi	r24, 0x01	; 1
    14be:	80 93 2f 07 	sts	0x072F, r24	; 0x80072f <parameter_change>
		PC_SendLine("OTA:ACK:PARAM");
    14c2:	80 ea       	ldi	r24, 0xA0	; 160
    14c4:	92 e0       	ldi	r25, 0x02	; 2
		Send_parameter();
    14c6:	df d8       	rcall	.-3650   	; 0x686 <PC_SendLine>
		return;
    14c8:	59 df       	rcall	.-334    	; 0x137c <Send_parameter>
	}
	else if (strcmp(key, "TTC_WARNING") == 0)
    14ca:	77 c0       	rjmp	.+238    	; 0x15ba <Parameter_Update+0x14e>
    14cc:	68 e4       	ldi	r22, 0x48	; 72
    14ce:	72 e0       	ldi	r23, 0x02	; 2
    14d0:	ce 01       	movw	r24, r28
    14d2:	13 d3       	rcall	.+1574   	; 0x1afa <strcmp>
    14d4:	89 2b       	or	r24, r25
    14d6:	11 f5       	brne	.+68     	; 0x151c <Parameter_Update+0xb0>
	{
		if (val > 0.1f && val < 15.0f)
    14d8:	2d ec       	ldi	r18, 0xCD	; 205
    14da:	3c ec       	ldi	r19, 0xCC	; 204
    14dc:	4c ec       	ldi	r20, 0xCC	; 204
    14de:	5d e3       	ldi	r21, 0x3D	; 61
    14e0:	c7 01       	movw	r24, r14
    14e2:	b6 01       	movw	r22, r12
    14e4:	4b d2       	rcall	.+1174   	; 0x197c <__gesf2>
    14e6:	18 16       	cp	r1, r24
    14e8:	8c f4       	brge	.+34     	; 0x150c <Parameter_Update+0xa0>
    14ea:	20 e0       	ldi	r18, 0x00	; 0
    14ec:	30 e0       	ldi	r19, 0x00	; 0
    14ee:	40 e7       	ldi	r20, 0x70	; 112
    14f0:	51 e4       	ldi	r21, 0x41	; 65
    14f2:	c7 01       	movw	r24, r14
    14f4:	b6 01       	movw	r22, r12
    14f6:	f3 d0       	rcall	.+486    	; 0x16de <__cmpsf2>
    14f8:	88 23       	and	r24, r24
    14fa:	44 f4       	brge	.+16     	; 0x150c <Parameter_Update+0xa0>
    14fc:	c0 92 35 07 	sts	0x0735, r12	; 0x800735 <parameter+0x4>
			parameter.ttc_warning = val;
    1500:	d0 92 36 07 	sts	0x0736, r13	; 0x800736 <parameter+0x5>
    1504:	e0 92 37 07 	sts	0x0737, r14	; 0x800737 <parameter+0x6>
    1508:	f0 92 38 07 	sts	0x0738, r15	; 0x800738 <parameter+0x7>
		parameter_change=1;
    150c:	81 e0       	ldi	r24, 0x01	; 1
    150e:	80 93 2f 07 	sts	0x072F, r24	; 0x80072f <parameter_change>
		PC_SendLine("OTA:ACK:PARAM");
    1512:	80 ea       	ldi	r24, 0xA0	; 160
    1514:	92 e0       	ldi	r25, 0x02	; 2
		Send_parameter();
    1516:	b7 d8       	rcall	.-3730   	; 0x686 <PC_SendLine>
    1518:	31 df       	rcall	.-414    	; 0x137c <Send_parameter>
		return;
    151a:	4f c0       	rjmp	.+158    	; 0x15ba <Parameter_Update+0x14e>
	}
	else if (strcmp(key, "D_CAUTION") == 0)
    151c:	6e ea       	ldi	r22, 0xAE	; 174
    151e:	72 e0       	ldi	r23, 0x02	; 2
    1520:	ce 01       	movw	r24, r28
    1522:	eb d2       	rcall	.+1494   	; 0x1afa <strcmp>
    1524:	89 2b       	or	r24, r25
    1526:	01 f5       	brne	.+64     	; 0x1568 <Parameter_Update+0xfc>
	{
		if (val >= 0 && val <= 500)
    1528:	20 e0       	ldi	r18, 0x00	; 0
    152a:	30 e0       	ldi	r19, 0x00	; 0
    152c:	a9 01       	movw	r20, r18
    152e:	c7 01       	movw	r24, r14
    1530:	b6 01       	movw	r22, r12
    1532:	24 d2       	rcall	.+1096   	; 0x197c <__gesf2>
    1534:	88 23       	and	r24, r24
    1536:	84 f0       	brlt	.+32     	; 0x1558 <Parameter_Update+0xec>
    1538:	20 e0       	ldi	r18, 0x00	; 0
    153a:	30 e0       	ldi	r19, 0x00	; 0
    153c:	4a ef       	ldi	r20, 0xFA	; 250
    153e:	53 e4       	ldi	r21, 0x43	; 67
    1540:	c7 01       	movw	r24, r14
    1542:	b6 01       	movw	r22, r12
    1544:	cc d0       	rcall	.+408    	; 0x16de <__cmpsf2>
    1546:	18 16       	cp	r1, r24
    1548:	3c f0       	brlt	.+14     	; 0x1558 <Parameter_Update+0xec>
			parameter.D_caution = (uint16_t)val;
    154a:	c7 01       	movw	r24, r14
    154c:	b6 01       	movw	r22, r12
    154e:	38 d1       	rcall	.+624    	; 0x17c0 <__fixunssfsi>
    1550:	70 93 3a 07 	sts	0x073A, r23	; 0x80073a <parameter+0x9>
    1554:	60 93 39 07 	sts	0x0739, r22	; 0x800739 <parameter+0x8>
		parameter_change=1;
    1558:	81 e0       	ldi	r24, 0x01	; 1
    155a:	80 93 2f 07 	sts	0x072F, r24	; 0x80072f <parameter_change>
		PC_SendLine("OTA:ACK:PARAM");
    155e:	80 ea       	ldi	r24, 0xA0	; 160
    1560:	92 e0       	ldi	r25, 0x02	; 2
		Send_parameter();
    1562:	91 d8       	rcall	.-3806   	; 0x686 <PC_SendLine>
    1564:	0b df       	rcall	.-490    	; 0x137c <Send_parameter>
		return;
    1566:	29 c0       	rjmp	.+82     	; 0x15ba <Parameter_Update+0x14e>
	}
	else if (strcmp(key, "D_EMERGENCY") == 0)
    1568:	68 eb       	ldi	r22, 0xB8	; 184
    156a:	72 e0       	ldi	r23, 0x02	; 2
    156c:	ce 01       	movw	r24, r28
    156e:	c5 d2       	rcall	.+1418   	; 0x1afa <strcmp>
    1570:	89 2b       	or	r24, r25
    1572:	01 f5       	brne	.+64     	; 0x15b4 <Parameter_Update+0x148>
	{
		if (val >= 0 && val <= 500)
    1574:	20 e0       	ldi	r18, 0x00	; 0
    1576:	30 e0       	ldi	r19, 0x00	; 0
    1578:	a9 01       	movw	r20, r18
    157a:	c7 01       	movw	r24, r14
    157c:	b6 01       	movw	r22, r12
    157e:	fe d1       	rcall	.+1020   	; 0x197c <__gesf2>
    1580:	88 23       	and	r24, r24
    1582:	84 f0       	brlt	.+32     	; 0x15a4 <Parameter_Update+0x138>
    1584:	20 e0       	ldi	r18, 0x00	; 0
    1586:	30 e0       	ldi	r19, 0x00	; 0
    1588:	4a ef       	ldi	r20, 0xFA	; 250
    158a:	53 e4       	ldi	r21, 0x43	; 67
    158c:	c7 01       	movw	r24, r14
    158e:	b6 01       	movw	r22, r12
    1590:	a6 d0       	rcall	.+332    	; 0x16de <__cmpsf2>
    1592:	18 16       	cp	r1, r24
			parameter.D_Emergency = (uint16_t)val;
    1594:	3c f0       	brlt	.+14     	; 0x15a4 <Parameter_Update+0x138>
    1596:	c7 01       	movw	r24, r14
    1598:	b6 01       	movw	r22, r12
    159a:	12 d1       	rcall	.+548    	; 0x17c0 <__fixunssfsi>
    159c:	70 93 3c 07 	sts	0x073C, r23	; 0x80073c <parameter+0xb>
    15a0:	60 93 3b 07 	sts	0x073B, r22	; 0x80073b <parameter+0xa>
		parameter_change=1;
    15a4:	81 e0       	ldi	r24, 0x01	; 1
    15a6:	80 93 2f 07 	sts	0x072F, r24	; 0x80072f <parameter_change>
		PC_SendLine("OTA:ACK:PARAM");
    15aa:	80 ea       	ldi	r24, 0xA0	; 160
    15ac:	92 e0       	ldi	r25, 0x02	; 2
    15ae:	6b d8       	rcall	.-3882   	; 0x686 <PC_SendLine>
    15b0:	e5 de       	rcall	.-566    	; 0x137c <Send_parameter>
		Send_parameter();
    15b2:	03 c0       	rjmp	.+6      	; 0x15ba <Parameter_Update+0x14e>
    15b4:	84 ec       	ldi	r24, 0xC4	; 196
		return;
    15b6:	92 e0       	ldi	r25, 0x02	; 2
	}
	PC_SendLine("OTA:NACK:PARAM");
    15b8:	66 d8       	rcall	.-3892   	; 0x686 <PC_SendLine>
    15ba:	df 91       	pop	r29
    15bc:	cf 91       	pop	r28
    15be:	ff 90       	pop	r15
	
}
    15c0:	ef 90       	pop	r14
    15c2:	df 90       	pop	r13
    15c4:	cf 90       	pop	r12
    15c6:	08 95       	ret

000015c8 <SystemState_Init>:
SystemState sdv_sys;
volatile sub_proto_t sub_proto_mode = SUB_PROTO_BINARY;  

void SystemState_Init(void)
{
	sdv_sys.mode=MODE_AUTO;
    15c8:	ed e3       	ldi	r30, 0x3D	; 61
    15ca:	f7 e0       	ldi	r31, 0x07	; 7
    15cc:	10 82       	st	Z, r1
	sdv_sys.motor_cmd=SPEED_STAY;
    15ce:	84 e0       	ldi	r24, 0x04	; 4
    15d0:	81 83       	std	Z+1, r24	; 0x01
	sdv_sys.last_motor_cmd=SPEED_STAY;
    15d2:	82 83       	std	Z+2, r24	; 0x02
	sdv_sys.motor_dir=FORWARD;
    15d4:	13 82       	std	Z+3, r1	; 0x03
	sdv_sys.speed_cms=0.0;
    15d6:	14 86       	std	Z+12, r1	; 0x0c
    15d8:	15 86       	std	Z+13, r1	; 0x0d
    15da:	16 86       	std	Z+14, r1	; 0x0e
    15dc:	17 86       	std	Z+15, r1	; 0x0f
	sdv_sys.last_speed_cms=0;
    15de:	10 8a       	std	Z+16, r1	; 0x10
    15e0:	11 8a       	std	Z+17, r1	; 0x11
    15e2:	12 8a       	std	Z+18, r1	; 0x12
    15e4:	13 8a       	std	Z+19, r1	; 0x13
	sdv_sys.fcw_state=FCW_SAFE;
    15e6:	10 8e       	std	Z+24, r1	; 0x18
	sdv_sys.distance_cm=0.0;
    15e8:	14 82       	std	Z+4, r1	; 0x04
    15ea:	15 82       	std	Z+5, r1	; 0x05
    15ec:	16 82       	std	Z+6, r1	; 0x06
    15ee:	17 82       	std	Z+7, r1	; 0x07
	sdv_sys.ttc= -1.0;
    15f0:	80 e0       	ldi	r24, 0x00	; 0
    15f2:	90 e0       	ldi	r25, 0x00	; 0
    15f4:	a0 e8       	ldi	r26, 0x80	; 128
    15f6:	bf eb       	ldi	r27, 0xBF	; 191
    15f8:	84 8b       	std	Z+20, r24	; 0x14
    15fa:	95 8b       	std	Z+21, r25	; 0x15
    15fc:	a6 8b       	std	Z+22, r26	; 0x16
    15fe:	b7 8b       	std	Z+23, r27	; 0x17
	sdv_sys.last_distance_cm=0.0;
    1600:	10 86       	std	Z+8, r1	; 0x08
    1602:	11 86       	std	Z+9, r1	; 0x09
    1604:	12 86       	std	Z+10, r1	; 0x0a
    1606:	13 86       	std	Z+11, r1	; 0x0b
	sdv_sys.distance_flag=false;
    1608:	11 8e       	std	Z+25, r1	; 0x19
	sdv_sys.pc_connect=false;
    160a:	12 8e       	std	Z+26, r1	; 0x1a
	sdv_sys.ota_active=false;
    160c:	13 8e       	std	Z+27, r1	; 0x1b
	sdv_sys.ota_target = OTA_IDLE;
    160e:	15 8e       	std	Z+29, r1	; 0x1d
	sdv_sys.sub_link_suspended=false; 
    1610:	14 8e       	std	Z+28, r1	; 0x1c
    1612:	08 95       	ret

00001614 <__subsf3>:
    1614:	50 58       	subi	r21, 0x80	; 128

00001616 <__addsf3>:
    1616:	bb 27       	eor	r27, r27
    1618:	aa 27       	eor	r26, r26
    161a:	0e d0       	rcall	.+28     	; 0x1638 <__addsf3x>
    161c:	75 c1       	rjmp	.+746    	; 0x1908 <__fp_round>
    161e:	66 d1       	rcall	.+716    	; 0x18ec <__fp_pscA>
    1620:	30 f0       	brcs	.+12     	; 0x162e <__addsf3+0x18>
    1622:	6b d1       	rcall	.+726    	; 0x18fa <__fp_pscB>
    1624:	20 f0       	brcs	.+8      	; 0x162e <__addsf3+0x18>
    1626:	31 f4       	brne	.+12     	; 0x1634 <__addsf3+0x1e>
    1628:	9f 3f       	cpi	r25, 0xFF	; 255
    162a:	11 f4       	brne	.+4      	; 0x1630 <__addsf3+0x1a>
    162c:	1e f4       	brtc	.+6      	; 0x1634 <__addsf3+0x1e>
    162e:	5b c1       	rjmp	.+694    	; 0x18e6 <__fp_nan>
    1630:	0e f4       	brtc	.+2      	; 0x1634 <__addsf3+0x1e>
    1632:	e0 95       	com	r30
    1634:	e7 fb       	bst	r30, 7
    1636:	51 c1       	rjmp	.+674    	; 0x18da <__fp_inf>

00001638 <__addsf3x>:
    1638:	e9 2f       	mov	r30, r25
    163a:	77 d1       	rcall	.+750    	; 0x192a <__fp_split3>
    163c:	80 f3       	brcs	.-32     	; 0x161e <__addsf3+0x8>
    163e:	ba 17       	cp	r27, r26
    1640:	62 07       	cpc	r22, r18
    1642:	73 07       	cpc	r23, r19
    1644:	84 07       	cpc	r24, r20
    1646:	95 07       	cpc	r25, r21
    1648:	18 f0       	brcs	.+6      	; 0x1650 <__addsf3x+0x18>
    164a:	71 f4       	brne	.+28     	; 0x1668 <__addsf3x+0x30>
    164c:	9e f5       	brtc	.+102    	; 0x16b4 <__addsf3x+0x7c>
    164e:	8f c1       	rjmp	.+798    	; 0x196e <__fp_zero>
    1650:	0e f4       	brtc	.+2      	; 0x1654 <__addsf3x+0x1c>
    1652:	e0 95       	com	r30
    1654:	0b 2e       	mov	r0, r27
    1656:	ba 2f       	mov	r27, r26
    1658:	a0 2d       	mov	r26, r0
    165a:	0b 01       	movw	r0, r22
    165c:	b9 01       	movw	r22, r18
    165e:	90 01       	movw	r18, r0
    1660:	0c 01       	movw	r0, r24
    1662:	ca 01       	movw	r24, r20
    1664:	a0 01       	movw	r20, r0
    1666:	11 24       	eor	r1, r1
    1668:	ff 27       	eor	r31, r31
    166a:	59 1b       	sub	r21, r25
    166c:	99 f0       	breq	.+38     	; 0x1694 <__addsf3x+0x5c>
    166e:	59 3f       	cpi	r21, 0xF9	; 249
    1670:	50 f4       	brcc	.+20     	; 0x1686 <__addsf3x+0x4e>
    1672:	50 3e       	cpi	r21, 0xE0	; 224
    1674:	68 f1       	brcs	.+90     	; 0x16d0 <__addsf3x+0x98>
    1676:	1a 16       	cp	r1, r26
    1678:	f0 40       	sbci	r31, 0x00	; 0
    167a:	a2 2f       	mov	r26, r18
    167c:	23 2f       	mov	r18, r19
    167e:	34 2f       	mov	r19, r20
    1680:	44 27       	eor	r20, r20
    1682:	58 5f       	subi	r21, 0xF8	; 248
    1684:	f3 cf       	rjmp	.-26     	; 0x166c <__addsf3x+0x34>
    1686:	46 95       	lsr	r20
    1688:	37 95       	ror	r19
    168a:	27 95       	ror	r18
    168c:	a7 95       	ror	r26
    168e:	f0 40       	sbci	r31, 0x00	; 0
    1690:	53 95       	inc	r21
    1692:	c9 f7       	brne	.-14     	; 0x1686 <__addsf3x+0x4e>
    1694:	7e f4       	brtc	.+30     	; 0x16b4 <__addsf3x+0x7c>
    1696:	1f 16       	cp	r1, r31
    1698:	ba 0b       	sbc	r27, r26
    169a:	62 0b       	sbc	r22, r18
    169c:	73 0b       	sbc	r23, r19
    169e:	84 0b       	sbc	r24, r20
    16a0:	ba f0       	brmi	.+46     	; 0x16d0 <__addsf3x+0x98>
    16a2:	91 50       	subi	r25, 0x01	; 1
    16a4:	a1 f0       	breq	.+40     	; 0x16ce <__addsf3x+0x96>
    16a6:	ff 0f       	add	r31, r31
    16a8:	bb 1f       	adc	r27, r27
    16aa:	66 1f       	adc	r22, r22
    16ac:	77 1f       	adc	r23, r23
    16ae:	88 1f       	adc	r24, r24
    16b0:	c2 f7       	brpl	.-16     	; 0x16a2 <__addsf3x+0x6a>
    16b2:	0e c0       	rjmp	.+28     	; 0x16d0 <__addsf3x+0x98>
    16b4:	ba 0f       	add	r27, r26
    16b6:	62 1f       	adc	r22, r18
    16b8:	73 1f       	adc	r23, r19
    16ba:	84 1f       	adc	r24, r20
    16bc:	48 f4       	brcc	.+18     	; 0x16d0 <__addsf3x+0x98>
    16be:	87 95       	ror	r24
    16c0:	77 95       	ror	r23
    16c2:	67 95       	ror	r22
    16c4:	b7 95       	ror	r27
    16c6:	f7 95       	ror	r31
    16c8:	9e 3f       	cpi	r25, 0xFE	; 254
    16ca:	08 f0       	brcs	.+2      	; 0x16ce <__addsf3x+0x96>
    16cc:	b3 cf       	rjmp	.-154    	; 0x1634 <__addsf3+0x1e>
    16ce:	93 95       	inc	r25
    16d0:	88 0f       	add	r24, r24
    16d2:	08 f0       	brcs	.+2      	; 0x16d6 <__addsf3x+0x9e>
    16d4:	99 27       	eor	r25, r25
    16d6:	ee 0f       	add	r30, r30
    16d8:	97 95       	ror	r25
    16da:	87 95       	ror	r24
    16dc:	08 95       	ret

000016de <__cmpsf2>:
    16de:	d9 d0       	rcall	.+434    	; 0x1892 <__fp_cmp>
    16e0:	08 f4       	brcc	.+2      	; 0x16e4 <__cmpsf2+0x6>
    16e2:	81 e0       	ldi	r24, 0x01	; 1
    16e4:	08 95       	ret

000016e6 <__divsf3>:
    16e6:	0c d0       	rcall	.+24     	; 0x1700 <__divsf3x>
    16e8:	0f c1       	rjmp	.+542    	; 0x1908 <__fp_round>
    16ea:	07 d1       	rcall	.+526    	; 0x18fa <__fp_pscB>
    16ec:	40 f0       	brcs	.+16     	; 0x16fe <__divsf3+0x18>
    16ee:	fe d0       	rcall	.+508    	; 0x18ec <__fp_pscA>
    16f0:	30 f0       	brcs	.+12     	; 0x16fe <__divsf3+0x18>
    16f2:	21 f4       	brne	.+8      	; 0x16fc <__divsf3+0x16>
    16f4:	5f 3f       	cpi	r21, 0xFF	; 255
    16f6:	19 f0       	breq	.+6      	; 0x16fe <__divsf3+0x18>
    16f8:	f0 c0       	rjmp	.+480    	; 0x18da <__fp_inf>
    16fa:	51 11       	cpse	r21, r1
    16fc:	39 c1       	rjmp	.+626    	; 0x1970 <__fp_szero>
    16fe:	f3 c0       	rjmp	.+486    	; 0x18e6 <__fp_nan>

00001700 <__divsf3x>:
    1700:	14 d1       	rcall	.+552    	; 0x192a <__fp_split3>
    1702:	98 f3       	brcs	.-26     	; 0x16ea <__divsf3+0x4>

00001704 <__divsf3_pse>:
    1704:	99 23       	and	r25, r25
    1706:	c9 f3       	breq	.-14     	; 0x16fa <__divsf3+0x14>
    1708:	55 23       	and	r21, r21
    170a:	b1 f3       	breq	.-20     	; 0x16f8 <__divsf3+0x12>
    170c:	95 1b       	sub	r25, r21
    170e:	55 0b       	sbc	r21, r21
    1710:	bb 27       	eor	r27, r27
    1712:	aa 27       	eor	r26, r26
    1714:	62 17       	cp	r22, r18
    1716:	73 07       	cpc	r23, r19
    1718:	84 07       	cpc	r24, r20
    171a:	38 f0       	brcs	.+14     	; 0x172a <__divsf3_pse+0x26>
    171c:	9f 5f       	subi	r25, 0xFF	; 255
    171e:	5f 4f       	sbci	r21, 0xFF	; 255
    1720:	22 0f       	add	r18, r18
    1722:	33 1f       	adc	r19, r19
    1724:	44 1f       	adc	r20, r20
    1726:	aa 1f       	adc	r26, r26
    1728:	a9 f3       	breq	.-22     	; 0x1714 <__divsf3_pse+0x10>
    172a:	33 d0       	rcall	.+102    	; 0x1792 <__divsf3_pse+0x8e>
    172c:	0e 2e       	mov	r0, r30
    172e:	3a f0       	brmi	.+14     	; 0x173e <__divsf3_pse+0x3a>
    1730:	e0 e8       	ldi	r30, 0x80	; 128
    1732:	30 d0       	rcall	.+96     	; 0x1794 <__divsf3_pse+0x90>
    1734:	91 50       	subi	r25, 0x01	; 1
    1736:	50 40       	sbci	r21, 0x00	; 0
    1738:	e6 95       	lsr	r30
    173a:	00 1c       	adc	r0, r0
    173c:	ca f7       	brpl	.-14     	; 0x1730 <__divsf3_pse+0x2c>
    173e:	29 d0       	rcall	.+82     	; 0x1792 <__divsf3_pse+0x8e>
    1740:	fe 2f       	mov	r31, r30
    1742:	27 d0       	rcall	.+78     	; 0x1792 <__divsf3_pse+0x8e>
    1744:	66 0f       	add	r22, r22
    1746:	77 1f       	adc	r23, r23
    1748:	88 1f       	adc	r24, r24
    174a:	bb 1f       	adc	r27, r27
    174c:	26 17       	cp	r18, r22
    174e:	37 07       	cpc	r19, r23
    1750:	48 07       	cpc	r20, r24
    1752:	ab 07       	cpc	r26, r27
    1754:	b0 e8       	ldi	r27, 0x80	; 128
    1756:	09 f0       	breq	.+2      	; 0x175a <__divsf3_pse+0x56>
    1758:	bb 0b       	sbc	r27, r27
    175a:	80 2d       	mov	r24, r0
    175c:	bf 01       	movw	r22, r30
    175e:	ff 27       	eor	r31, r31
    1760:	93 58       	subi	r25, 0x83	; 131
    1762:	5f 4f       	sbci	r21, 0xFF	; 255
    1764:	2a f0       	brmi	.+10     	; 0x1770 <__divsf3_pse+0x6c>
    1766:	9e 3f       	cpi	r25, 0xFE	; 254
    1768:	51 05       	cpc	r21, r1
    176a:	68 f0       	brcs	.+26     	; 0x1786 <__divsf3_pse+0x82>
    176c:	b6 c0       	rjmp	.+364    	; 0x18da <__fp_inf>
    176e:	00 c1       	rjmp	.+512    	; 0x1970 <__fp_szero>
    1770:	5f 3f       	cpi	r21, 0xFF	; 255
    1772:	ec f3       	brlt	.-6      	; 0x176e <__divsf3_pse+0x6a>
    1774:	98 3e       	cpi	r25, 0xE8	; 232
    1776:	dc f3       	brlt	.-10     	; 0x176e <__divsf3_pse+0x6a>
    1778:	86 95       	lsr	r24
    177a:	77 95       	ror	r23
    177c:	67 95       	ror	r22
    177e:	b7 95       	ror	r27
    1780:	f7 95       	ror	r31
    1782:	9f 5f       	subi	r25, 0xFF	; 255
    1784:	c9 f7       	brne	.-14     	; 0x1778 <__divsf3_pse+0x74>
    1786:	88 0f       	add	r24, r24
    1788:	91 1d       	adc	r25, r1
    178a:	96 95       	lsr	r25
    178c:	87 95       	ror	r24
    178e:	97 f9       	bld	r25, 7
    1790:	08 95       	ret
    1792:	e1 e0       	ldi	r30, 0x01	; 1
    1794:	66 0f       	add	r22, r22
    1796:	77 1f       	adc	r23, r23
    1798:	88 1f       	adc	r24, r24
    179a:	bb 1f       	adc	r27, r27
    179c:	62 17       	cp	r22, r18
    179e:	73 07       	cpc	r23, r19
    17a0:	84 07       	cpc	r24, r20
    17a2:	ba 07       	cpc	r27, r26
    17a4:	20 f0       	brcs	.+8      	; 0x17ae <__divsf3_pse+0xaa>
    17a6:	62 1b       	sub	r22, r18
    17a8:	73 0b       	sbc	r23, r19
    17aa:	84 0b       	sbc	r24, r20
    17ac:	ba 0b       	sbc	r27, r26
    17ae:	ee 1f       	adc	r30, r30
    17b0:	88 f7       	brcc	.-30     	; 0x1794 <__divsf3_pse+0x90>
    17b2:	e0 95       	com	r30
    17b4:	08 95       	ret

000017b6 <__fixsfsi>:
    17b6:	04 d0       	rcall	.+8      	; 0x17c0 <__fixunssfsi>
    17b8:	68 94       	set
    17ba:	b1 11       	cpse	r27, r1
    17bc:	d9 c0       	rjmp	.+434    	; 0x1970 <__fp_szero>
    17be:	08 95       	ret

000017c0 <__fixunssfsi>:
    17c0:	bc d0       	rcall	.+376    	; 0x193a <__fp_splitA>
    17c2:	88 f0       	brcs	.+34     	; 0x17e6 <__fixunssfsi+0x26>
    17c4:	9f 57       	subi	r25, 0x7F	; 127
    17c6:	90 f0       	brcs	.+36     	; 0x17ec <__fixunssfsi+0x2c>
    17c8:	b9 2f       	mov	r27, r25
    17ca:	99 27       	eor	r25, r25
    17cc:	b7 51       	subi	r27, 0x17	; 23
    17ce:	a0 f0       	brcs	.+40     	; 0x17f8 <__fixunssfsi+0x38>
    17d0:	d1 f0       	breq	.+52     	; 0x1806 <__fixunssfsi+0x46>
    17d2:	66 0f       	add	r22, r22
    17d4:	77 1f       	adc	r23, r23
    17d6:	88 1f       	adc	r24, r24
    17d8:	99 1f       	adc	r25, r25
    17da:	1a f0       	brmi	.+6      	; 0x17e2 <__fixunssfsi+0x22>
    17dc:	ba 95       	dec	r27
    17de:	c9 f7       	brne	.-14     	; 0x17d2 <__fixunssfsi+0x12>
    17e0:	12 c0       	rjmp	.+36     	; 0x1806 <__fixunssfsi+0x46>
    17e2:	b1 30       	cpi	r27, 0x01	; 1
    17e4:	81 f0       	breq	.+32     	; 0x1806 <__fixunssfsi+0x46>
    17e6:	c3 d0       	rcall	.+390    	; 0x196e <__fp_zero>
    17e8:	b1 e0       	ldi	r27, 0x01	; 1
    17ea:	08 95       	ret
    17ec:	c0 c0       	rjmp	.+384    	; 0x196e <__fp_zero>
    17ee:	67 2f       	mov	r22, r23
    17f0:	78 2f       	mov	r23, r24
    17f2:	88 27       	eor	r24, r24
    17f4:	b8 5f       	subi	r27, 0xF8	; 248
    17f6:	39 f0       	breq	.+14     	; 0x1806 <__fixunssfsi+0x46>
    17f8:	b9 3f       	cpi	r27, 0xF9	; 249
    17fa:	cc f3       	brlt	.-14     	; 0x17ee <__fixunssfsi+0x2e>
    17fc:	86 95       	lsr	r24
    17fe:	77 95       	ror	r23
    1800:	67 95       	ror	r22
    1802:	b3 95       	inc	r27
    1804:	d9 f7       	brne	.-10     	; 0x17fc <__fixunssfsi+0x3c>
    1806:	3e f4       	brtc	.+14     	; 0x1816 <__fixunssfsi+0x56>
    1808:	90 95       	com	r25
    180a:	80 95       	com	r24
    180c:	70 95       	com	r23
    180e:	61 95       	neg	r22
    1810:	7f 4f       	sbci	r23, 0xFF	; 255
    1812:	8f 4f       	sbci	r24, 0xFF	; 255
    1814:	9f 4f       	sbci	r25, 0xFF	; 255
    1816:	08 95       	ret

00001818 <__floatunsisf>:
    1818:	e8 94       	clt
    181a:	09 c0       	rjmp	.+18     	; 0x182e <__floatsisf+0x12>

0000181c <__floatsisf>:
    181c:	97 fb       	bst	r25, 7
    181e:	3e f4       	brtc	.+14     	; 0x182e <__floatsisf+0x12>
    1820:	90 95       	com	r25
    1822:	80 95       	com	r24
    1824:	70 95       	com	r23
    1826:	61 95       	neg	r22
    1828:	7f 4f       	sbci	r23, 0xFF	; 255
    182a:	8f 4f       	sbci	r24, 0xFF	; 255
    182c:	9f 4f       	sbci	r25, 0xFF	; 255
    182e:	99 23       	and	r25, r25
    1830:	a9 f0       	breq	.+42     	; 0x185c <__floatsisf+0x40>
    1832:	f9 2f       	mov	r31, r25
    1834:	96 e9       	ldi	r25, 0x96	; 150
    1836:	bb 27       	eor	r27, r27
    1838:	93 95       	inc	r25
    183a:	f6 95       	lsr	r31
    183c:	87 95       	ror	r24
    183e:	77 95       	ror	r23
    1840:	67 95       	ror	r22
    1842:	b7 95       	ror	r27
    1844:	f1 11       	cpse	r31, r1
    1846:	f8 cf       	rjmp	.-16     	; 0x1838 <__floatsisf+0x1c>
    1848:	fa f4       	brpl	.+62     	; 0x1888 <__floatsisf+0x6c>
    184a:	bb 0f       	add	r27, r27
    184c:	11 f4       	brne	.+4      	; 0x1852 <__floatsisf+0x36>
    184e:	60 ff       	sbrs	r22, 0
    1850:	1b c0       	rjmp	.+54     	; 0x1888 <__floatsisf+0x6c>
    1852:	6f 5f       	subi	r22, 0xFF	; 255
    1854:	7f 4f       	sbci	r23, 0xFF	; 255
    1856:	8f 4f       	sbci	r24, 0xFF	; 255
    1858:	9f 4f       	sbci	r25, 0xFF	; 255
    185a:	16 c0       	rjmp	.+44     	; 0x1888 <__floatsisf+0x6c>
    185c:	88 23       	and	r24, r24
    185e:	11 f0       	breq	.+4      	; 0x1864 <__floatsisf+0x48>
    1860:	96 e9       	ldi	r25, 0x96	; 150
    1862:	11 c0       	rjmp	.+34     	; 0x1886 <__floatsisf+0x6a>
    1864:	77 23       	and	r23, r23
    1866:	21 f0       	breq	.+8      	; 0x1870 <__floatsisf+0x54>
    1868:	9e e8       	ldi	r25, 0x8E	; 142
    186a:	87 2f       	mov	r24, r23
    186c:	76 2f       	mov	r23, r22
    186e:	05 c0       	rjmp	.+10     	; 0x187a <__floatsisf+0x5e>
    1870:	66 23       	and	r22, r22
    1872:	71 f0       	breq	.+28     	; 0x1890 <__floatsisf+0x74>
    1874:	96 e8       	ldi	r25, 0x86	; 134
    1876:	86 2f       	mov	r24, r22
    1878:	70 e0       	ldi	r23, 0x00	; 0
    187a:	60 e0       	ldi	r22, 0x00	; 0
    187c:	2a f0       	brmi	.+10     	; 0x1888 <__floatsisf+0x6c>
    187e:	9a 95       	dec	r25
    1880:	66 0f       	add	r22, r22
    1882:	77 1f       	adc	r23, r23
    1884:	88 1f       	adc	r24, r24
    1886:	da f7       	brpl	.-10     	; 0x187e <__floatsisf+0x62>
    1888:	88 0f       	add	r24, r24
    188a:	96 95       	lsr	r25
    188c:	87 95       	ror	r24
    188e:	97 f9       	bld	r25, 7
    1890:	08 95       	ret

00001892 <__fp_cmp>:
    1892:	99 0f       	add	r25, r25
    1894:	00 08       	sbc	r0, r0
    1896:	55 0f       	add	r21, r21
    1898:	aa 0b       	sbc	r26, r26
    189a:	e0 e8       	ldi	r30, 0x80	; 128
    189c:	fe ef       	ldi	r31, 0xFE	; 254
    189e:	16 16       	cp	r1, r22
    18a0:	17 06       	cpc	r1, r23
    18a2:	e8 07       	cpc	r30, r24
    18a4:	f9 07       	cpc	r31, r25
    18a6:	c0 f0       	brcs	.+48     	; 0x18d8 <__fp_cmp+0x46>
    18a8:	12 16       	cp	r1, r18
    18aa:	13 06       	cpc	r1, r19
    18ac:	e4 07       	cpc	r30, r20
    18ae:	f5 07       	cpc	r31, r21
    18b0:	98 f0       	brcs	.+38     	; 0x18d8 <__fp_cmp+0x46>
    18b2:	62 1b       	sub	r22, r18
    18b4:	73 0b       	sbc	r23, r19
    18b6:	84 0b       	sbc	r24, r20
    18b8:	95 0b       	sbc	r25, r21
    18ba:	39 f4       	brne	.+14     	; 0x18ca <__fp_cmp+0x38>
    18bc:	0a 26       	eor	r0, r26
    18be:	61 f0       	breq	.+24     	; 0x18d8 <__fp_cmp+0x46>
    18c0:	23 2b       	or	r18, r19
    18c2:	24 2b       	or	r18, r20
    18c4:	25 2b       	or	r18, r21
    18c6:	21 f4       	brne	.+8      	; 0x18d0 <__fp_cmp+0x3e>
    18c8:	08 95       	ret
    18ca:	0a 26       	eor	r0, r26
    18cc:	09 f4       	brne	.+2      	; 0x18d0 <__fp_cmp+0x3e>
    18ce:	a1 40       	sbci	r26, 0x01	; 1
    18d0:	a6 95       	lsr	r26
    18d2:	8f ef       	ldi	r24, 0xFF	; 255
    18d4:	81 1d       	adc	r24, r1
    18d6:	81 1d       	adc	r24, r1
    18d8:	08 95       	ret

000018da <__fp_inf>:
    18da:	97 f9       	bld	r25, 7
    18dc:	9f 67       	ori	r25, 0x7F	; 127
    18de:	80 e8       	ldi	r24, 0x80	; 128
    18e0:	70 e0       	ldi	r23, 0x00	; 0
    18e2:	60 e0       	ldi	r22, 0x00	; 0
    18e4:	08 95       	ret

000018e6 <__fp_nan>:
    18e6:	9f ef       	ldi	r25, 0xFF	; 255
    18e8:	80 ec       	ldi	r24, 0xC0	; 192
    18ea:	08 95       	ret

000018ec <__fp_pscA>:
    18ec:	00 24       	eor	r0, r0
    18ee:	0a 94       	dec	r0
    18f0:	16 16       	cp	r1, r22
    18f2:	17 06       	cpc	r1, r23
    18f4:	18 06       	cpc	r1, r24
    18f6:	09 06       	cpc	r0, r25
    18f8:	08 95       	ret

000018fa <__fp_pscB>:
    18fa:	00 24       	eor	r0, r0
    18fc:	0a 94       	dec	r0
    18fe:	12 16       	cp	r1, r18
    1900:	13 06       	cpc	r1, r19
    1902:	14 06       	cpc	r1, r20
    1904:	05 06       	cpc	r0, r21
    1906:	08 95       	ret

00001908 <__fp_round>:
    1908:	09 2e       	mov	r0, r25
    190a:	03 94       	inc	r0
    190c:	00 0c       	add	r0, r0
    190e:	11 f4       	brne	.+4      	; 0x1914 <__fp_round+0xc>
    1910:	88 23       	and	r24, r24
    1912:	52 f0       	brmi	.+20     	; 0x1928 <__fp_round+0x20>
    1914:	bb 0f       	add	r27, r27
    1916:	40 f4       	brcc	.+16     	; 0x1928 <__fp_round+0x20>
    1918:	bf 2b       	or	r27, r31
    191a:	11 f4       	brne	.+4      	; 0x1920 <__fp_round+0x18>
    191c:	60 ff       	sbrs	r22, 0
    191e:	04 c0       	rjmp	.+8      	; 0x1928 <__fp_round+0x20>
    1920:	6f 5f       	subi	r22, 0xFF	; 255
    1922:	7f 4f       	sbci	r23, 0xFF	; 255
    1924:	8f 4f       	sbci	r24, 0xFF	; 255
    1926:	9f 4f       	sbci	r25, 0xFF	; 255
    1928:	08 95       	ret

0000192a <__fp_split3>:
    192a:	57 fd       	sbrc	r21, 7
    192c:	90 58       	subi	r25, 0x80	; 128
    192e:	44 0f       	add	r20, r20
    1930:	55 1f       	adc	r21, r21
    1932:	59 f0       	breq	.+22     	; 0x194a <__fp_splitA+0x10>
    1934:	5f 3f       	cpi	r21, 0xFF	; 255
    1936:	71 f0       	breq	.+28     	; 0x1954 <__fp_splitA+0x1a>
    1938:	47 95       	ror	r20

0000193a <__fp_splitA>:
    193a:	88 0f       	add	r24, r24
    193c:	97 fb       	bst	r25, 7
    193e:	99 1f       	adc	r25, r25
    1940:	61 f0       	breq	.+24     	; 0x195a <__fp_splitA+0x20>
    1942:	9f 3f       	cpi	r25, 0xFF	; 255
    1944:	79 f0       	breq	.+30     	; 0x1964 <__fp_splitA+0x2a>
    1946:	87 95       	ror	r24
    1948:	08 95       	ret
    194a:	12 16       	cp	r1, r18
    194c:	13 06       	cpc	r1, r19
    194e:	14 06       	cpc	r1, r20
    1950:	55 1f       	adc	r21, r21
    1952:	f2 cf       	rjmp	.-28     	; 0x1938 <__fp_split3+0xe>
    1954:	46 95       	lsr	r20
    1956:	f1 df       	rcall	.-30     	; 0x193a <__fp_splitA>
    1958:	08 c0       	rjmp	.+16     	; 0x196a <__fp_splitA+0x30>
    195a:	16 16       	cp	r1, r22
    195c:	17 06       	cpc	r1, r23
    195e:	18 06       	cpc	r1, r24
    1960:	99 1f       	adc	r25, r25
    1962:	f1 cf       	rjmp	.-30     	; 0x1946 <__fp_splitA+0xc>
    1964:	86 95       	lsr	r24
    1966:	71 05       	cpc	r23, r1
    1968:	61 05       	cpc	r22, r1
    196a:	08 94       	sec
    196c:	08 95       	ret

0000196e <__fp_zero>:
    196e:	e8 94       	clt

00001970 <__fp_szero>:
    1970:	bb 27       	eor	r27, r27
    1972:	66 27       	eor	r22, r22
    1974:	77 27       	eor	r23, r23
    1976:	cb 01       	movw	r24, r22
    1978:	97 f9       	bld	r25, 7
    197a:	08 95       	ret

0000197c <__gesf2>:
    197c:	8a df       	rcall	.-236    	; 0x1892 <__fp_cmp>
    197e:	08 f4       	brcc	.+2      	; 0x1982 <__gesf2+0x6>
    1980:	8f ef       	ldi	r24, 0xFF	; 255
    1982:	08 95       	ret

00001984 <__mulsf3>:
    1984:	0b d0       	rcall	.+22     	; 0x199c <__mulsf3x>
    1986:	c0 cf       	rjmp	.-128    	; 0x1908 <__fp_round>
    1988:	b1 df       	rcall	.-158    	; 0x18ec <__fp_pscA>
    198a:	28 f0       	brcs	.+10     	; 0x1996 <__mulsf3+0x12>
    198c:	b6 df       	rcall	.-148    	; 0x18fa <__fp_pscB>
    198e:	18 f0       	brcs	.+6      	; 0x1996 <__mulsf3+0x12>
    1990:	95 23       	and	r25, r21
    1992:	09 f0       	breq	.+2      	; 0x1996 <__mulsf3+0x12>
    1994:	a2 cf       	rjmp	.-188    	; 0x18da <__fp_inf>
    1996:	a7 cf       	rjmp	.-178    	; 0x18e6 <__fp_nan>
    1998:	11 24       	eor	r1, r1
    199a:	ea cf       	rjmp	.-44     	; 0x1970 <__fp_szero>

0000199c <__mulsf3x>:
    199c:	c6 df       	rcall	.-116    	; 0x192a <__fp_split3>
    199e:	a0 f3       	brcs	.-24     	; 0x1988 <__mulsf3+0x4>

000019a0 <__mulsf3_pse>:
    19a0:	95 9f       	mul	r25, r21
    19a2:	d1 f3       	breq	.-12     	; 0x1998 <__mulsf3+0x14>
    19a4:	95 0f       	add	r25, r21
    19a6:	50 e0       	ldi	r21, 0x00	; 0
    19a8:	55 1f       	adc	r21, r21
    19aa:	62 9f       	mul	r22, r18
    19ac:	f0 01       	movw	r30, r0
    19ae:	72 9f       	mul	r23, r18
    19b0:	bb 27       	eor	r27, r27
    19b2:	f0 0d       	add	r31, r0
    19b4:	b1 1d       	adc	r27, r1
    19b6:	63 9f       	mul	r22, r19
    19b8:	aa 27       	eor	r26, r26
    19ba:	f0 0d       	add	r31, r0
    19bc:	b1 1d       	adc	r27, r1
    19be:	aa 1f       	adc	r26, r26
    19c0:	64 9f       	mul	r22, r20
    19c2:	66 27       	eor	r22, r22
    19c4:	b0 0d       	add	r27, r0
    19c6:	a1 1d       	adc	r26, r1
    19c8:	66 1f       	adc	r22, r22
    19ca:	82 9f       	mul	r24, r18
    19cc:	22 27       	eor	r18, r18
    19ce:	b0 0d       	add	r27, r0
    19d0:	a1 1d       	adc	r26, r1
    19d2:	62 1f       	adc	r22, r18
    19d4:	73 9f       	mul	r23, r19
    19d6:	b0 0d       	add	r27, r0
    19d8:	a1 1d       	adc	r26, r1
    19da:	62 1f       	adc	r22, r18
    19dc:	83 9f       	mul	r24, r19
    19de:	a0 0d       	add	r26, r0
    19e0:	61 1d       	adc	r22, r1
    19e2:	22 1f       	adc	r18, r18
    19e4:	74 9f       	mul	r23, r20
    19e6:	33 27       	eor	r19, r19
    19e8:	a0 0d       	add	r26, r0
    19ea:	61 1d       	adc	r22, r1
    19ec:	23 1f       	adc	r18, r19
    19ee:	84 9f       	mul	r24, r20
    19f0:	60 0d       	add	r22, r0
    19f2:	21 1d       	adc	r18, r1
    19f4:	82 2f       	mov	r24, r18
    19f6:	76 2f       	mov	r23, r22
    19f8:	6a 2f       	mov	r22, r26
    19fa:	11 24       	eor	r1, r1
    19fc:	9f 57       	subi	r25, 0x7F	; 127
    19fe:	50 40       	sbci	r21, 0x00	; 0
    1a00:	8a f0       	brmi	.+34     	; 0x1a24 <__mulsf3_pse+0x84>
    1a02:	e1 f0       	breq	.+56     	; 0x1a3c <__mulsf3_pse+0x9c>
    1a04:	88 23       	and	r24, r24
    1a06:	4a f0       	brmi	.+18     	; 0x1a1a <__mulsf3_pse+0x7a>
    1a08:	ee 0f       	add	r30, r30
    1a0a:	ff 1f       	adc	r31, r31
    1a0c:	bb 1f       	adc	r27, r27
    1a0e:	66 1f       	adc	r22, r22
    1a10:	77 1f       	adc	r23, r23
    1a12:	88 1f       	adc	r24, r24
    1a14:	91 50       	subi	r25, 0x01	; 1
    1a16:	50 40       	sbci	r21, 0x00	; 0
    1a18:	a9 f7       	brne	.-22     	; 0x1a04 <__mulsf3_pse+0x64>
    1a1a:	9e 3f       	cpi	r25, 0xFE	; 254
    1a1c:	51 05       	cpc	r21, r1
    1a1e:	70 f0       	brcs	.+28     	; 0x1a3c <__mulsf3_pse+0x9c>
    1a20:	5c cf       	rjmp	.-328    	; 0x18da <__fp_inf>
    1a22:	a6 cf       	rjmp	.-180    	; 0x1970 <__fp_szero>
    1a24:	5f 3f       	cpi	r21, 0xFF	; 255
    1a26:	ec f3       	brlt	.-6      	; 0x1a22 <__mulsf3_pse+0x82>
    1a28:	98 3e       	cpi	r25, 0xE8	; 232
    1a2a:	dc f3       	brlt	.-10     	; 0x1a22 <__mulsf3_pse+0x82>
    1a2c:	86 95       	lsr	r24
    1a2e:	77 95       	ror	r23
    1a30:	67 95       	ror	r22
    1a32:	b7 95       	ror	r27
    1a34:	f7 95       	ror	r31
    1a36:	e7 95       	ror	r30
    1a38:	9f 5f       	subi	r25, 0xFF	; 255
    1a3a:	c1 f7       	brne	.-16     	; 0x1a2c <__mulsf3_pse+0x8c>
    1a3c:	fe 2b       	or	r31, r30
    1a3e:	88 0f       	add	r24, r24
    1a40:	91 1d       	adc	r25, r1
    1a42:	96 95       	lsr	r25
    1a44:	87 95       	ror	r24
    1a46:	97 f9       	bld	r25, 7
    1a48:	08 95       	ret

00001a4a <__divmodhi4>:
    1a4a:	97 fb       	bst	r25, 7
    1a4c:	07 2e       	mov	r0, r23
    1a4e:	16 f4       	brtc	.+4      	; 0x1a54 <__divmodhi4+0xa>
    1a50:	00 94       	com	r0
    1a52:	06 d0       	rcall	.+12     	; 0x1a60 <__divmodhi4_neg1>
    1a54:	77 fd       	sbrc	r23, 7
    1a56:	08 d0       	rcall	.+16     	; 0x1a68 <__divmodhi4_neg2>
    1a58:	3c d0       	rcall	.+120    	; 0x1ad2 <__udivmodhi4>
    1a5a:	07 fc       	sbrc	r0, 7
    1a5c:	05 d0       	rcall	.+10     	; 0x1a68 <__divmodhi4_neg2>
    1a5e:	3e f4       	brtc	.+14     	; 0x1a6e <__divmodhi4_exit>

00001a60 <__divmodhi4_neg1>:
    1a60:	90 95       	com	r25
    1a62:	81 95       	neg	r24
    1a64:	9f 4f       	sbci	r25, 0xFF	; 255
    1a66:	08 95       	ret

00001a68 <__divmodhi4_neg2>:
    1a68:	70 95       	com	r23
    1a6a:	61 95       	neg	r22
    1a6c:	7f 4f       	sbci	r23, 0xFF	; 255

00001a6e <__divmodhi4_exit>:
    1a6e:	08 95       	ret

00001a70 <__udivmodsi4>:
    1a70:	a1 e2       	ldi	r26, 0x21	; 33
    1a72:	1a 2e       	mov	r1, r26
    1a74:	aa 1b       	sub	r26, r26
    1a76:	bb 1b       	sub	r27, r27
    1a78:	fd 01       	movw	r30, r26
    1a7a:	0d c0       	rjmp	.+26     	; 0x1a96 <__udivmodsi4_ep>

00001a7c <__udivmodsi4_loop>:
    1a7c:	aa 1f       	adc	r26, r26
    1a7e:	bb 1f       	adc	r27, r27
    1a80:	ee 1f       	adc	r30, r30
    1a82:	ff 1f       	adc	r31, r31
    1a84:	a2 17       	cp	r26, r18
    1a86:	b3 07       	cpc	r27, r19
    1a88:	e4 07       	cpc	r30, r20
    1a8a:	f5 07       	cpc	r31, r21
    1a8c:	20 f0       	brcs	.+8      	; 0x1a96 <__udivmodsi4_ep>
    1a8e:	a2 1b       	sub	r26, r18
    1a90:	b3 0b       	sbc	r27, r19
    1a92:	e4 0b       	sbc	r30, r20
    1a94:	f5 0b       	sbc	r31, r21

00001a96 <__udivmodsi4_ep>:
    1a96:	66 1f       	adc	r22, r22
    1a98:	77 1f       	adc	r23, r23
    1a9a:	88 1f       	adc	r24, r24
    1a9c:	99 1f       	adc	r25, r25
    1a9e:	1a 94       	dec	r1
    1aa0:	69 f7       	brne	.-38     	; 0x1a7c <__udivmodsi4_loop>
    1aa2:	60 95       	com	r22
    1aa4:	70 95       	com	r23
    1aa6:	80 95       	com	r24
    1aa8:	90 95       	com	r25
    1aaa:	9b 01       	movw	r18, r22
    1aac:	ac 01       	movw	r20, r24
    1aae:	bd 01       	movw	r22, r26
    1ab0:	cf 01       	movw	r24, r30
    1ab2:	08 95       	ret

00001ab4 <__umulhisi3>:
    1ab4:	a2 9f       	mul	r26, r18
    1ab6:	b0 01       	movw	r22, r0
    1ab8:	b3 9f       	mul	r27, r19
    1aba:	c0 01       	movw	r24, r0
    1abc:	a3 9f       	mul	r26, r19
    1abe:	70 0d       	add	r23, r0
    1ac0:	81 1d       	adc	r24, r1
    1ac2:	11 24       	eor	r1, r1
    1ac4:	91 1d       	adc	r25, r1
    1ac6:	b2 9f       	mul	r27, r18
    1ac8:	70 0d       	add	r23, r0
    1aca:	81 1d       	adc	r24, r1
    1acc:	11 24       	eor	r1, r1
    1ace:	91 1d       	adc	r25, r1
    1ad0:	08 95       	ret

00001ad2 <__udivmodhi4>:
    1ad2:	aa 1b       	sub	r26, r26
    1ad4:	bb 1b       	sub	r27, r27
    1ad6:	51 e1       	ldi	r21, 0x11	; 17
    1ad8:	07 c0       	rjmp	.+14     	; 0x1ae8 <__udivmodhi4_ep>

00001ada <__udivmodhi4_loop>:
    1ada:	aa 1f       	adc	r26, r26
    1adc:	bb 1f       	adc	r27, r27
    1ade:	a6 17       	cp	r26, r22
    1ae0:	b7 07       	cpc	r27, r23
    1ae2:	10 f0       	brcs	.+4      	; 0x1ae8 <__udivmodhi4_ep>
    1ae4:	a6 1b       	sub	r26, r22
    1ae6:	b7 0b       	sbc	r27, r23

00001ae8 <__udivmodhi4_ep>:
    1ae8:	88 1f       	adc	r24, r24
    1aea:	99 1f       	adc	r25, r25
    1aec:	5a 95       	dec	r21
    1aee:	a9 f7       	brne	.-22     	; 0x1ada <__udivmodhi4_loop>
    1af0:	80 95       	com	r24
    1af2:	90 95       	com	r25
    1af4:	bc 01       	movw	r22, r24
    1af6:	cd 01       	movw	r24, r26
    1af8:	08 95       	ret

00001afa <strcmp>:
    1afa:	fb 01       	movw	r30, r22
    1afc:	dc 01       	movw	r26, r24
    1afe:	8d 91       	ld	r24, X+
    1b00:	01 90       	ld	r0, Z+
    1b02:	80 19       	sub	r24, r0
    1b04:	01 10       	cpse	r0, r1
    1b06:	d9 f3       	breq	.-10     	; 0x1afe <strcmp+0x4>
    1b08:	99 0b       	sbc	r25, r25
    1b0a:	08 95       	ret

00001b0c <strncmp>:
    1b0c:	fb 01       	movw	r30, r22
    1b0e:	dc 01       	movw	r26, r24
    1b10:	41 50       	subi	r20, 0x01	; 1
    1b12:	50 40       	sbci	r21, 0x00	; 0
    1b14:	30 f0       	brcs	.+12     	; 0x1b22 <strncmp+0x16>
    1b16:	8d 91       	ld	r24, X+
    1b18:	01 90       	ld	r0, Z+
    1b1a:	80 19       	sub	r24, r0
    1b1c:	19 f4       	brne	.+6      	; 0x1b24 <strncmp+0x18>
    1b1e:	00 20       	and	r0, r0
    1b20:	b9 f7       	brne	.-18     	; 0x1b10 <strncmp+0x4>
    1b22:	88 1b       	sub	r24, r24
    1b24:	99 0b       	sbc	r25, r25
    1b26:	08 95       	ret

00001b28 <strncpy>:
    1b28:	fb 01       	movw	r30, r22
    1b2a:	dc 01       	movw	r26, r24
    1b2c:	41 50       	subi	r20, 0x01	; 1
    1b2e:	50 40       	sbci	r21, 0x00	; 0
    1b30:	48 f0       	brcs	.+18     	; 0x1b44 <strncpy+0x1c>
    1b32:	01 90       	ld	r0, Z+
    1b34:	0d 92       	st	X+, r0
    1b36:	00 20       	and	r0, r0
    1b38:	c9 f7       	brne	.-14     	; 0x1b2c <strncpy+0x4>
    1b3a:	01 c0       	rjmp	.+2      	; 0x1b3e <strncpy+0x16>
    1b3c:	1d 92       	st	X+, r1
    1b3e:	41 50       	subi	r20, 0x01	; 1
    1b40:	50 40       	sbci	r21, 0x00	; 0
    1b42:	e0 f7       	brcc	.-8      	; 0x1b3c <strncpy+0x14>
    1b44:	08 95       	ret

00001b46 <snprintf>:
    1b46:	0f 93       	push	r16
    1b48:	1f 93       	push	r17
    1b4a:	cf 93       	push	r28
    1b4c:	df 93       	push	r29
    1b4e:	cd b7       	in	r28, 0x3d	; 61
    1b50:	de b7       	in	r29, 0x3e	; 62
    1b52:	2e 97       	sbiw	r28, 0x0e	; 14
    1b54:	0f b6       	in	r0, 0x3f	; 63
    1b56:	f8 94       	cli
    1b58:	de bf       	out	0x3e, r29	; 62
    1b5a:	0f be       	out	0x3f, r0	; 63
    1b5c:	cd bf       	out	0x3d, r28	; 61
    1b5e:	0d 89       	ldd	r16, Y+21	; 0x15
    1b60:	1e 89       	ldd	r17, Y+22	; 0x16
    1b62:	8f 89       	ldd	r24, Y+23	; 0x17
    1b64:	98 8d       	ldd	r25, Y+24	; 0x18
    1b66:	26 e0       	ldi	r18, 0x06	; 6
    1b68:	2c 83       	std	Y+4, r18	; 0x04
    1b6a:	1a 83       	std	Y+2, r17	; 0x02
    1b6c:	09 83       	std	Y+1, r16	; 0x01
    1b6e:	97 ff       	sbrs	r25, 7
    1b70:	02 c0       	rjmp	.+4      	; 0x1b76 <snprintf+0x30>
    1b72:	80 e0       	ldi	r24, 0x00	; 0
    1b74:	90 e8       	ldi	r25, 0x80	; 128
    1b76:	01 97       	sbiw	r24, 0x01	; 1
    1b78:	9e 83       	std	Y+6, r25	; 0x06
    1b7a:	8d 83       	std	Y+5, r24	; 0x05
    1b7c:	ae 01       	movw	r20, r28
    1b7e:	45 5e       	subi	r20, 0xE5	; 229
    1b80:	5f 4f       	sbci	r21, 0xFF	; 255
    1b82:	69 8d       	ldd	r22, Y+25	; 0x19
    1b84:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b86:	ce 01       	movw	r24, r28
    1b88:	01 96       	adiw	r24, 0x01	; 1
    1b8a:	68 d0       	rcall	.+208    	; 0x1c5c <vfprintf>
    1b8c:	4d 81       	ldd	r20, Y+5	; 0x05
    1b8e:	5e 81       	ldd	r21, Y+6	; 0x06
    1b90:	57 fd       	sbrc	r21, 7
    1b92:	0a c0       	rjmp	.+20     	; 0x1ba8 <snprintf+0x62>
    1b94:	2f 81       	ldd	r18, Y+7	; 0x07
    1b96:	38 85       	ldd	r19, Y+8	; 0x08
    1b98:	42 17       	cp	r20, r18
    1b9a:	53 07       	cpc	r21, r19
    1b9c:	0c f4       	brge	.+2      	; 0x1ba0 <snprintf+0x5a>
    1b9e:	9a 01       	movw	r18, r20
    1ba0:	f8 01       	movw	r30, r16
    1ba2:	e2 0f       	add	r30, r18
    1ba4:	f3 1f       	adc	r31, r19
    1ba6:	10 82       	st	Z, r1
    1ba8:	2e 96       	adiw	r28, 0x0e	; 14
    1baa:	0f b6       	in	r0, 0x3f	; 63
    1bac:	f8 94       	cli
    1bae:	de bf       	out	0x3e, r29	; 62
    1bb0:	0f be       	out	0x3f, r0	; 63
    1bb2:	cd bf       	out	0x3d, r28	; 61
    1bb4:	df 91       	pop	r29
    1bb6:	cf 91       	pop	r28
    1bb8:	1f 91       	pop	r17
    1bba:	0f 91       	pop	r16
    1bbc:	08 95       	ret

00001bbe <sprintf>:
    1bbe:	0f 93       	push	r16
    1bc0:	1f 93       	push	r17
    1bc2:	cf 93       	push	r28
    1bc4:	df 93       	push	r29
    1bc6:	cd b7       	in	r28, 0x3d	; 61
    1bc8:	de b7       	in	r29, 0x3e	; 62
    1bca:	2e 97       	sbiw	r28, 0x0e	; 14
    1bcc:	0f b6       	in	r0, 0x3f	; 63
    1bce:	f8 94       	cli
    1bd0:	de bf       	out	0x3e, r29	; 62
    1bd2:	0f be       	out	0x3f, r0	; 63
    1bd4:	cd bf       	out	0x3d, r28	; 61
    1bd6:	0d 89       	ldd	r16, Y+21	; 0x15
    1bd8:	1e 89       	ldd	r17, Y+22	; 0x16
    1bda:	86 e0       	ldi	r24, 0x06	; 6
    1bdc:	8c 83       	std	Y+4, r24	; 0x04
    1bde:	1a 83       	std	Y+2, r17	; 0x02
    1be0:	09 83       	std	Y+1, r16	; 0x01
    1be2:	8f ef       	ldi	r24, 0xFF	; 255
    1be4:	9f e7       	ldi	r25, 0x7F	; 127
    1be6:	9e 83       	std	Y+6, r25	; 0x06
    1be8:	8d 83       	std	Y+5, r24	; 0x05
    1bea:	ae 01       	movw	r20, r28
    1bec:	47 5e       	subi	r20, 0xE7	; 231
    1bee:	5f 4f       	sbci	r21, 0xFF	; 255
    1bf0:	6f 89       	ldd	r22, Y+23	; 0x17
    1bf2:	78 8d       	ldd	r23, Y+24	; 0x18
    1bf4:	ce 01       	movw	r24, r28
    1bf6:	01 96       	adiw	r24, 0x01	; 1
    1bf8:	31 d0       	rcall	.+98     	; 0x1c5c <vfprintf>
    1bfa:	ef 81       	ldd	r30, Y+7	; 0x07
    1bfc:	f8 85       	ldd	r31, Y+8	; 0x08
    1bfe:	e0 0f       	add	r30, r16
    1c00:	f1 1f       	adc	r31, r17
    1c02:	10 82       	st	Z, r1
    1c04:	2e 96       	adiw	r28, 0x0e	; 14
    1c06:	0f b6       	in	r0, 0x3f	; 63
    1c08:	f8 94       	cli
    1c0a:	de bf       	out	0x3e, r29	; 62
    1c0c:	0f be       	out	0x3f, r0	; 63
    1c0e:	cd bf       	out	0x3d, r28	; 61
    1c10:	df 91       	pop	r29
    1c12:	cf 91       	pop	r28
    1c14:	1f 91       	pop	r17
    1c16:	0f 91       	pop	r16
    1c18:	08 95       	ret

00001c1a <sscanf>:
    1c1a:	cf 93       	push	r28
    1c1c:	df 93       	push	r29
    1c1e:	cd b7       	in	r28, 0x3d	; 61
    1c20:	de b7       	in	r29, 0x3e	; 62
    1c22:	2e 97       	sbiw	r28, 0x0e	; 14
    1c24:	0f b6       	in	r0, 0x3f	; 63
    1c26:	f8 94       	cli
    1c28:	de bf       	out	0x3e, r29	; 62
    1c2a:	0f be       	out	0x3f, r0	; 63
    1c2c:	cd bf       	out	0x3d, r28	; 61
    1c2e:	85 e0       	ldi	r24, 0x05	; 5
    1c30:	8c 83       	std	Y+4, r24	; 0x04
    1c32:	8b 89       	ldd	r24, Y+19	; 0x13
    1c34:	9c 89       	ldd	r25, Y+20	; 0x14
    1c36:	9a 83       	std	Y+2, r25	; 0x02
    1c38:	89 83       	std	Y+1, r24	; 0x01
    1c3a:	ae 01       	movw	r20, r28
    1c3c:	49 5e       	subi	r20, 0xE9	; 233
    1c3e:	5f 4f       	sbci	r21, 0xFF	; 255
    1c40:	6d 89       	ldd	r22, Y+21	; 0x15
    1c42:	7e 89       	ldd	r23, Y+22	; 0x16
    1c44:	ce 01       	movw	r24, r28
    1c46:	01 96       	adiw	r24, 0x01	; 1
    1c48:	b8 d3       	rcall	.+1904   	; 0x23ba <vfscanf>
    1c4a:	2e 96       	adiw	r28, 0x0e	; 14
    1c4c:	0f b6       	in	r0, 0x3f	; 63
    1c4e:	f8 94       	cli
    1c50:	de bf       	out	0x3e, r29	; 62
    1c52:	0f be       	out	0x3f, r0	; 63
    1c54:	cd bf       	out	0x3d, r28	; 61
    1c56:	df 91       	pop	r29
    1c58:	cf 91       	pop	r28
    1c5a:	08 95       	ret

00001c5c <vfprintf>:
    1c5c:	2f 92       	push	r2
    1c5e:	3f 92       	push	r3
    1c60:	4f 92       	push	r4
    1c62:	5f 92       	push	r5
    1c64:	6f 92       	push	r6
    1c66:	7f 92       	push	r7
    1c68:	8f 92       	push	r8
    1c6a:	9f 92       	push	r9
    1c6c:	af 92       	push	r10
    1c6e:	bf 92       	push	r11
    1c70:	cf 92       	push	r12
    1c72:	df 92       	push	r13
    1c74:	ef 92       	push	r14
    1c76:	ff 92       	push	r15
    1c78:	0f 93       	push	r16
    1c7a:	1f 93       	push	r17
    1c7c:	cf 93       	push	r28
    1c7e:	df 93       	push	r29
    1c80:	cd b7       	in	r28, 0x3d	; 61
    1c82:	de b7       	in	r29, 0x3e	; 62
    1c84:	2b 97       	sbiw	r28, 0x0b	; 11
    1c86:	0f b6       	in	r0, 0x3f	; 63
    1c88:	f8 94       	cli
    1c8a:	de bf       	out	0x3e, r29	; 62
    1c8c:	0f be       	out	0x3f, r0	; 63
    1c8e:	cd bf       	out	0x3d, r28	; 61
    1c90:	6c 01       	movw	r12, r24
    1c92:	7b 01       	movw	r14, r22
    1c94:	8a 01       	movw	r16, r20
    1c96:	fc 01       	movw	r30, r24
    1c98:	17 82       	std	Z+7, r1	; 0x07
    1c9a:	16 82       	std	Z+6, r1	; 0x06
    1c9c:	83 81       	ldd	r24, Z+3	; 0x03
    1c9e:	81 ff       	sbrs	r24, 1
    1ca0:	bf c1       	rjmp	.+894    	; 0x2020 <vfprintf+0x3c4>
    1ca2:	ce 01       	movw	r24, r28
    1ca4:	01 96       	adiw	r24, 0x01	; 1
    1ca6:	3c 01       	movw	r6, r24
    1ca8:	f6 01       	movw	r30, r12
    1caa:	93 81       	ldd	r25, Z+3	; 0x03
    1cac:	f7 01       	movw	r30, r14
    1cae:	93 fd       	sbrc	r25, 3
    1cb0:	85 91       	lpm	r24, Z+
    1cb2:	93 ff       	sbrs	r25, 3
    1cb4:	81 91       	ld	r24, Z+
    1cb6:	7f 01       	movw	r14, r30
    1cb8:	88 23       	and	r24, r24
    1cba:	09 f4       	brne	.+2      	; 0x1cbe <vfprintf+0x62>
    1cbc:	ad c1       	rjmp	.+858    	; 0x2018 <vfprintf+0x3bc>
    1cbe:	85 32       	cpi	r24, 0x25	; 37
    1cc0:	39 f4       	brne	.+14     	; 0x1cd0 <vfprintf+0x74>
    1cc2:	93 fd       	sbrc	r25, 3
    1cc4:	85 91       	lpm	r24, Z+
    1cc6:	93 ff       	sbrs	r25, 3
    1cc8:	81 91       	ld	r24, Z+
    1cca:	7f 01       	movw	r14, r30
    1ccc:	85 32       	cpi	r24, 0x25	; 37
    1cce:	21 f4       	brne	.+8      	; 0x1cd8 <vfprintf+0x7c>
    1cd0:	b6 01       	movw	r22, r12
    1cd2:	90 e0       	ldi	r25, 0x00	; 0
    1cd4:	f0 d4       	rcall	.+2528   	; 0x26b6 <fputc>
    1cd6:	e8 cf       	rjmp	.-48     	; 0x1ca8 <vfprintf+0x4c>
    1cd8:	91 2c       	mov	r9, r1
    1cda:	21 2c       	mov	r2, r1
    1cdc:	31 2c       	mov	r3, r1
    1cde:	ff e1       	ldi	r31, 0x1F	; 31
    1ce0:	f3 15       	cp	r31, r3
    1ce2:	d8 f0       	brcs	.+54     	; 0x1d1a <vfprintf+0xbe>
    1ce4:	8b 32       	cpi	r24, 0x2B	; 43
    1ce6:	79 f0       	breq	.+30     	; 0x1d06 <vfprintf+0xaa>
    1ce8:	38 f4       	brcc	.+14     	; 0x1cf8 <vfprintf+0x9c>
    1cea:	80 32       	cpi	r24, 0x20	; 32
    1cec:	79 f0       	breq	.+30     	; 0x1d0c <vfprintf+0xb0>
    1cee:	83 32       	cpi	r24, 0x23	; 35
    1cf0:	a1 f4       	brne	.+40     	; 0x1d1a <vfprintf+0xbe>
    1cf2:	23 2d       	mov	r18, r3
    1cf4:	20 61       	ori	r18, 0x10	; 16
    1cf6:	1d c0       	rjmp	.+58     	; 0x1d32 <vfprintf+0xd6>
    1cf8:	8d 32       	cpi	r24, 0x2D	; 45
    1cfa:	61 f0       	breq	.+24     	; 0x1d14 <vfprintf+0xb8>
    1cfc:	80 33       	cpi	r24, 0x30	; 48
    1cfe:	69 f4       	brne	.+26     	; 0x1d1a <vfprintf+0xbe>
    1d00:	23 2d       	mov	r18, r3
    1d02:	21 60       	ori	r18, 0x01	; 1
    1d04:	16 c0       	rjmp	.+44     	; 0x1d32 <vfprintf+0xd6>
    1d06:	83 2d       	mov	r24, r3
    1d08:	82 60       	ori	r24, 0x02	; 2
    1d0a:	38 2e       	mov	r3, r24
    1d0c:	e3 2d       	mov	r30, r3
    1d0e:	e4 60       	ori	r30, 0x04	; 4
    1d10:	3e 2e       	mov	r3, r30
    1d12:	2a c0       	rjmp	.+84     	; 0x1d68 <vfprintf+0x10c>
    1d14:	f3 2d       	mov	r31, r3
    1d16:	f8 60       	ori	r31, 0x08	; 8
    1d18:	1d c0       	rjmp	.+58     	; 0x1d54 <vfprintf+0xf8>
    1d1a:	37 fc       	sbrc	r3, 7
    1d1c:	2d c0       	rjmp	.+90     	; 0x1d78 <vfprintf+0x11c>
    1d1e:	20 ed       	ldi	r18, 0xD0	; 208
    1d20:	28 0f       	add	r18, r24
    1d22:	2a 30       	cpi	r18, 0x0A	; 10
    1d24:	40 f0       	brcs	.+16     	; 0x1d36 <vfprintf+0xda>
    1d26:	8e 32       	cpi	r24, 0x2E	; 46
    1d28:	b9 f4       	brne	.+46     	; 0x1d58 <vfprintf+0xfc>
    1d2a:	36 fc       	sbrc	r3, 6
    1d2c:	75 c1       	rjmp	.+746    	; 0x2018 <vfprintf+0x3bc>
    1d2e:	23 2d       	mov	r18, r3
    1d30:	20 64       	ori	r18, 0x40	; 64
    1d32:	32 2e       	mov	r3, r18
    1d34:	19 c0       	rjmp	.+50     	; 0x1d68 <vfprintf+0x10c>
    1d36:	36 fe       	sbrs	r3, 6
    1d38:	06 c0       	rjmp	.+12     	; 0x1d46 <vfprintf+0xea>
    1d3a:	8a e0       	ldi	r24, 0x0A	; 10
    1d3c:	98 9e       	mul	r9, r24
    1d3e:	20 0d       	add	r18, r0
    1d40:	11 24       	eor	r1, r1
    1d42:	92 2e       	mov	r9, r18
    1d44:	11 c0       	rjmp	.+34     	; 0x1d68 <vfprintf+0x10c>
    1d46:	ea e0       	ldi	r30, 0x0A	; 10
    1d48:	2e 9e       	mul	r2, r30
    1d4a:	20 0d       	add	r18, r0
    1d4c:	11 24       	eor	r1, r1
    1d4e:	22 2e       	mov	r2, r18
    1d50:	f3 2d       	mov	r31, r3
    1d52:	f0 62       	ori	r31, 0x20	; 32
    1d54:	3f 2e       	mov	r3, r31
    1d56:	08 c0       	rjmp	.+16     	; 0x1d68 <vfprintf+0x10c>
    1d58:	8c 36       	cpi	r24, 0x6C	; 108
    1d5a:	21 f4       	brne	.+8      	; 0x1d64 <vfprintf+0x108>
    1d5c:	83 2d       	mov	r24, r3
    1d5e:	80 68       	ori	r24, 0x80	; 128
    1d60:	38 2e       	mov	r3, r24
    1d62:	02 c0       	rjmp	.+4      	; 0x1d68 <vfprintf+0x10c>
    1d64:	88 36       	cpi	r24, 0x68	; 104
    1d66:	41 f4       	brne	.+16     	; 0x1d78 <vfprintf+0x11c>
    1d68:	f7 01       	movw	r30, r14
    1d6a:	93 fd       	sbrc	r25, 3
    1d6c:	85 91       	lpm	r24, Z+
    1d6e:	93 ff       	sbrs	r25, 3
    1d70:	81 91       	ld	r24, Z+
    1d72:	7f 01       	movw	r14, r30
    1d74:	81 11       	cpse	r24, r1
    1d76:	b3 cf       	rjmp	.-154    	; 0x1cde <vfprintf+0x82>
    1d78:	98 2f       	mov	r25, r24
    1d7a:	9f 7d       	andi	r25, 0xDF	; 223
    1d7c:	95 54       	subi	r25, 0x45	; 69
    1d7e:	93 30       	cpi	r25, 0x03	; 3
    1d80:	28 f4       	brcc	.+10     	; 0x1d8c <vfprintf+0x130>
    1d82:	0c 5f       	subi	r16, 0xFC	; 252
    1d84:	1f 4f       	sbci	r17, 0xFF	; 255
    1d86:	9f e3       	ldi	r25, 0x3F	; 63
    1d88:	99 83       	std	Y+1, r25	; 0x01
    1d8a:	0d c0       	rjmp	.+26     	; 0x1da6 <vfprintf+0x14a>
    1d8c:	83 36       	cpi	r24, 0x63	; 99
    1d8e:	31 f0       	breq	.+12     	; 0x1d9c <vfprintf+0x140>
    1d90:	83 37       	cpi	r24, 0x73	; 115
    1d92:	71 f0       	breq	.+28     	; 0x1db0 <vfprintf+0x154>
    1d94:	83 35       	cpi	r24, 0x53	; 83
    1d96:	09 f0       	breq	.+2      	; 0x1d9a <vfprintf+0x13e>
    1d98:	55 c0       	rjmp	.+170    	; 0x1e44 <vfprintf+0x1e8>
    1d9a:	20 c0       	rjmp	.+64     	; 0x1ddc <vfprintf+0x180>
    1d9c:	f8 01       	movw	r30, r16
    1d9e:	80 81       	ld	r24, Z
    1da0:	89 83       	std	Y+1, r24	; 0x01
    1da2:	0e 5f       	subi	r16, 0xFE	; 254
    1da4:	1f 4f       	sbci	r17, 0xFF	; 255
    1da6:	88 24       	eor	r8, r8
    1da8:	83 94       	inc	r8
    1daa:	91 2c       	mov	r9, r1
    1dac:	53 01       	movw	r10, r6
    1dae:	12 c0       	rjmp	.+36     	; 0x1dd4 <vfprintf+0x178>
    1db0:	28 01       	movw	r4, r16
    1db2:	f2 e0       	ldi	r31, 0x02	; 2
    1db4:	4f 0e       	add	r4, r31
    1db6:	51 1c       	adc	r5, r1
    1db8:	f8 01       	movw	r30, r16
    1dba:	a0 80       	ld	r10, Z
    1dbc:	b1 80       	ldd	r11, Z+1	; 0x01
    1dbe:	36 fe       	sbrs	r3, 6
    1dc0:	03 c0       	rjmp	.+6      	; 0x1dc8 <vfprintf+0x16c>
    1dc2:	69 2d       	mov	r22, r9
    1dc4:	70 e0       	ldi	r23, 0x00	; 0
    1dc6:	02 c0       	rjmp	.+4      	; 0x1dcc <vfprintf+0x170>
    1dc8:	6f ef       	ldi	r22, 0xFF	; 255
    1dca:	7f ef       	ldi	r23, 0xFF	; 255
    1dcc:	c5 01       	movw	r24, r10
    1dce:	2a d4       	rcall	.+2132   	; 0x2624 <strnlen>
    1dd0:	4c 01       	movw	r8, r24
    1dd2:	82 01       	movw	r16, r4
    1dd4:	f3 2d       	mov	r31, r3
    1dd6:	ff 77       	andi	r31, 0x7F	; 127
    1dd8:	3f 2e       	mov	r3, r31
    1dda:	15 c0       	rjmp	.+42     	; 0x1e06 <vfprintf+0x1aa>
    1ddc:	28 01       	movw	r4, r16
    1dde:	22 e0       	ldi	r18, 0x02	; 2
    1de0:	42 0e       	add	r4, r18
    1de2:	51 1c       	adc	r5, r1
    1de4:	f8 01       	movw	r30, r16
    1de6:	a0 80       	ld	r10, Z
    1de8:	b1 80       	ldd	r11, Z+1	; 0x01
    1dea:	36 fe       	sbrs	r3, 6
    1dec:	03 c0       	rjmp	.+6      	; 0x1df4 <vfprintf+0x198>
    1dee:	69 2d       	mov	r22, r9
    1df0:	70 e0       	ldi	r23, 0x00	; 0
    1df2:	02 c0       	rjmp	.+4      	; 0x1df8 <vfprintf+0x19c>
    1df4:	6f ef       	ldi	r22, 0xFF	; 255
    1df6:	7f ef       	ldi	r23, 0xFF	; 255
    1df8:	c5 01       	movw	r24, r10
    1dfa:	09 d4       	rcall	.+2066   	; 0x260e <strnlen_P>
    1dfc:	4c 01       	movw	r8, r24
    1dfe:	f3 2d       	mov	r31, r3
    1e00:	f0 68       	ori	r31, 0x80	; 128
    1e02:	3f 2e       	mov	r3, r31
    1e04:	82 01       	movw	r16, r4
    1e06:	33 fc       	sbrc	r3, 3
    1e08:	19 c0       	rjmp	.+50     	; 0x1e3c <vfprintf+0x1e0>
    1e0a:	82 2d       	mov	r24, r2
    1e0c:	90 e0       	ldi	r25, 0x00	; 0
    1e0e:	88 16       	cp	r8, r24
    1e10:	99 06       	cpc	r9, r25
    1e12:	a0 f4       	brcc	.+40     	; 0x1e3c <vfprintf+0x1e0>
    1e14:	b6 01       	movw	r22, r12
    1e16:	80 e2       	ldi	r24, 0x20	; 32
    1e18:	90 e0       	ldi	r25, 0x00	; 0
    1e1a:	4d d4       	rcall	.+2202   	; 0x26b6 <fputc>
    1e1c:	2a 94       	dec	r2
    1e1e:	f5 cf       	rjmp	.-22     	; 0x1e0a <vfprintf+0x1ae>
    1e20:	f5 01       	movw	r30, r10
    1e22:	37 fc       	sbrc	r3, 7
    1e24:	85 91       	lpm	r24, Z+
    1e26:	37 fe       	sbrs	r3, 7
    1e28:	81 91       	ld	r24, Z+
    1e2a:	5f 01       	movw	r10, r30
    1e2c:	b6 01       	movw	r22, r12
    1e2e:	90 e0       	ldi	r25, 0x00	; 0
    1e30:	42 d4       	rcall	.+2180   	; 0x26b6 <fputc>
    1e32:	21 10       	cpse	r2, r1
    1e34:	2a 94       	dec	r2
    1e36:	21 e0       	ldi	r18, 0x01	; 1
    1e38:	82 1a       	sub	r8, r18
    1e3a:	91 08       	sbc	r9, r1
    1e3c:	81 14       	cp	r8, r1
    1e3e:	91 04       	cpc	r9, r1
    1e40:	79 f7       	brne	.-34     	; 0x1e20 <vfprintf+0x1c4>
    1e42:	e1 c0       	rjmp	.+450    	; 0x2006 <vfprintf+0x3aa>
    1e44:	84 36       	cpi	r24, 0x64	; 100
    1e46:	11 f0       	breq	.+4      	; 0x1e4c <vfprintf+0x1f0>
    1e48:	89 36       	cpi	r24, 0x69	; 105
    1e4a:	39 f5       	brne	.+78     	; 0x1e9a <vfprintf+0x23e>
    1e4c:	f8 01       	movw	r30, r16
    1e4e:	37 fe       	sbrs	r3, 7
    1e50:	07 c0       	rjmp	.+14     	; 0x1e60 <vfprintf+0x204>
    1e52:	60 81       	ld	r22, Z
    1e54:	71 81       	ldd	r23, Z+1	; 0x01
    1e56:	82 81       	ldd	r24, Z+2	; 0x02
    1e58:	93 81       	ldd	r25, Z+3	; 0x03
    1e5a:	0c 5f       	subi	r16, 0xFC	; 252
    1e5c:	1f 4f       	sbci	r17, 0xFF	; 255
    1e5e:	08 c0       	rjmp	.+16     	; 0x1e70 <vfprintf+0x214>
    1e60:	60 81       	ld	r22, Z
    1e62:	71 81       	ldd	r23, Z+1	; 0x01
    1e64:	07 2e       	mov	r0, r23
    1e66:	00 0c       	add	r0, r0
    1e68:	88 0b       	sbc	r24, r24
    1e6a:	99 0b       	sbc	r25, r25
    1e6c:	0e 5f       	subi	r16, 0xFE	; 254
    1e6e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e70:	f3 2d       	mov	r31, r3
    1e72:	ff 76       	andi	r31, 0x6F	; 111
    1e74:	3f 2e       	mov	r3, r31
    1e76:	97 ff       	sbrs	r25, 7
    1e78:	09 c0       	rjmp	.+18     	; 0x1e8c <vfprintf+0x230>
    1e7a:	90 95       	com	r25
    1e7c:	80 95       	com	r24
    1e7e:	70 95       	com	r23
    1e80:	61 95       	neg	r22
    1e82:	7f 4f       	sbci	r23, 0xFF	; 255
    1e84:	8f 4f       	sbci	r24, 0xFF	; 255
    1e86:	9f 4f       	sbci	r25, 0xFF	; 255
    1e88:	f0 68       	ori	r31, 0x80	; 128
    1e8a:	3f 2e       	mov	r3, r31
    1e8c:	2a e0       	ldi	r18, 0x0A	; 10
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	a3 01       	movw	r20, r6
    1e92:	66 d4       	rcall	.+2252   	; 0x2760 <__ultoa_invert>
    1e94:	88 2e       	mov	r8, r24
    1e96:	86 18       	sub	r8, r6
    1e98:	44 c0       	rjmp	.+136    	; 0x1f22 <vfprintf+0x2c6>
    1e9a:	85 37       	cpi	r24, 0x75	; 117
    1e9c:	31 f4       	brne	.+12     	; 0x1eaa <vfprintf+0x24e>
    1e9e:	23 2d       	mov	r18, r3
    1ea0:	2f 7e       	andi	r18, 0xEF	; 239
    1ea2:	b2 2e       	mov	r11, r18
    1ea4:	2a e0       	ldi	r18, 0x0A	; 10
    1ea6:	30 e0       	ldi	r19, 0x00	; 0
    1ea8:	25 c0       	rjmp	.+74     	; 0x1ef4 <vfprintf+0x298>
    1eaa:	93 2d       	mov	r25, r3
    1eac:	99 7f       	andi	r25, 0xF9	; 249
    1eae:	b9 2e       	mov	r11, r25
    1eb0:	8f 36       	cpi	r24, 0x6F	; 111
    1eb2:	c1 f0       	breq	.+48     	; 0x1ee4 <vfprintf+0x288>
    1eb4:	18 f4       	brcc	.+6      	; 0x1ebc <vfprintf+0x260>
    1eb6:	88 35       	cpi	r24, 0x58	; 88
    1eb8:	79 f0       	breq	.+30     	; 0x1ed8 <vfprintf+0x27c>
    1eba:	ae c0       	rjmp	.+348    	; 0x2018 <vfprintf+0x3bc>
    1ebc:	80 37       	cpi	r24, 0x70	; 112
    1ebe:	19 f0       	breq	.+6      	; 0x1ec6 <vfprintf+0x26a>
    1ec0:	88 37       	cpi	r24, 0x78	; 120
    1ec2:	21 f0       	breq	.+8      	; 0x1ecc <vfprintf+0x270>
    1ec4:	a9 c0       	rjmp	.+338    	; 0x2018 <vfprintf+0x3bc>
    1ec6:	e9 2f       	mov	r30, r25
    1ec8:	e0 61       	ori	r30, 0x10	; 16
    1eca:	be 2e       	mov	r11, r30
    1ecc:	b4 fe       	sbrs	r11, 4
    1ece:	0d c0       	rjmp	.+26     	; 0x1eea <vfprintf+0x28e>
    1ed0:	fb 2d       	mov	r31, r11
    1ed2:	f4 60       	ori	r31, 0x04	; 4
    1ed4:	bf 2e       	mov	r11, r31
    1ed6:	09 c0       	rjmp	.+18     	; 0x1eea <vfprintf+0x28e>
    1ed8:	34 fe       	sbrs	r3, 4
    1eda:	0a c0       	rjmp	.+20     	; 0x1ef0 <vfprintf+0x294>
    1edc:	29 2f       	mov	r18, r25
    1ede:	26 60       	ori	r18, 0x06	; 6
    1ee0:	b2 2e       	mov	r11, r18
    1ee2:	06 c0       	rjmp	.+12     	; 0x1ef0 <vfprintf+0x294>
    1ee4:	28 e0       	ldi	r18, 0x08	; 8
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	05 c0       	rjmp	.+10     	; 0x1ef4 <vfprintf+0x298>
    1eea:	20 e1       	ldi	r18, 0x10	; 16
    1eec:	30 e0       	ldi	r19, 0x00	; 0
    1eee:	02 c0       	rjmp	.+4      	; 0x1ef4 <vfprintf+0x298>
    1ef0:	20 e1       	ldi	r18, 0x10	; 16
    1ef2:	32 e0       	ldi	r19, 0x02	; 2
    1ef4:	f8 01       	movw	r30, r16
    1ef6:	b7 fe       	sbrs	r11, 7
    1ef8:	07 c0       	rjmp	.+14     	; 0x1f08 <vfprintf+0x2ac>
    1efa:	60 81       	ld	r22, Z
    1efc:	71 81       	ldd	r23, Z+1	; 0x01
    1efe:	82 81       	ldd	r24, Z+2	; 0x02
    1f00:	93 81       	ldd	r25, Z+3	; 0x03
    1f02:	0c 5f       	subi	r16, 0xFC	; 252
    1f04:	1f 4f       	sbci	r17, 0xFF	; 255
    1f06:	06 c0       	rjmp	.+12     	; 0x1f14 <vfprintf+0x2b8>
    1f08:	60 81       	ld	r22, Z
    1f0a:	71 81       	ldd	r23, Z+1	; 0x01
    1f0c:	80 e0       	ldi	r24, 0x00	; 0
    1f0e:	90 e0       	ldi	r25, 0x00	; 0
    1f10:	0e 5f       	subi	r16, 0xFE	; 254
    1f12:	1f 4f       	sbci	r17, 0xFF	; 255
    1f14:	a3 01       	movw	r20, r6
    1f16:	24 d4       	rcall	.+2120   	; 0x2760 <__ultoa_invert>
    1f18:	88 2e       	mov	r8, r24
    1f1a:	86 18       	sub	r8, r6
    1f1c:	fb 2d       	mov	r31, r11
    1f1e:	ff 77       	andi	r31, 0x7F	; 127
    1f20:	3f 2e       	mov	r3, r31
    1f22:	36 fe       	sbrs	r3, 6
    1f24:	0d c0       	rjmp	.+26     	; 0x1f40 <vfprintf+0x2e4>
    1f26:	23 2d       	mov	r18, r3
    1f28:	2e 7f       	andi	r18, 0xFE	; 254
    1f2a:	a2 2e       	mov	r10, r18
    1f2c:	89 14       	cp	r8, r9
    1f2e:	58 f4       	brcc	.+22     	; 0x1f46 <vfprintf+0x2ea>
    1f30:	34 fe       	sbrs	r3, 4
    1f32:	0b c0       	rjmp	.+22     	; 0x1f4a <vfprintf+0x2ee>
    1f34:	32 fc       	sbrc	r3, 2
    1f36:	09 c0       	rjmp	.+18     	; 0x1f4a <vfprintf+0x2ee>
    1f38:	83 2d       	mov	r24, r3
    1f3a:	8e 7e       	andi	r24, 0xEE	; 238
    1f3c:	a8 2e       	mov	r10, r24
    1f3e:	05 c0       	rjmp	.+10     	; 0x1f4a <vfprintf+0x2ee>
    1f40:	b8 2c       	mov	r11, r8
    1f42:	a3 2c       	mov	r10, r3
    1f44:	03 c0       	rjmp	.+6      	; 0x1f4c <vfprintf+0x2f0>
    1f46:	b8 2c       	mov	r11, r8
    1f48:	01 c0       	rjmp	.+2      	; 0x1f4c <vfprintf+0x2f0>
    1f4a:	b9 2c       	mov	r11, r9
    1f4c:	a4 fe       	sbrs	r10, 4
    1f4e:	0f c0       	rjmp	.+30     	; 0x1f6e <vfprintf+0x312>
    1f50:	fe 01       	movw	r30, r28
    1f52:	e8 0d       	add	r30, r8
    1f54:	f1 1d       	adc	r31, r1
    1f56:	80 81       	ld	r24, Z
    1f58:	80 33       	cpi	r24, 0x30	; 48
    1f5a:	21 f4       	brne	.+8      	; 0x1f64 <vfprintf+0x308>
    1f5c:	9a 2d       	mov	r25, r10
    1f5e:	99 7e       	andi	r25, 0xE9	; 233
    1f60:	a9 2e       	mov	r10, r25
    1f62:	09 c0       	rjmp	.+18     	; 0x1f76 <vfprintf+0x31a>
    1f64:	a2 fe       	sbrs	r10, 2
    1f66:	06 c0       	rjmp	.+12     	; 0x1f74 <vfprintf+0x318>
    1f68:	b3 94       	inc	r11
    1f6a:	b3 94       	inc	r11
    1f6c:	04 c0       	rjmp	.+8      	; 0x1f76 <vfprintf+0x31a>
    1f6e:	8a 2d       	mov	r24, r10
    1f70:	86 78       	andi	r24, 0x86	; 134
    1f72:	09 f0       	breq	.+2      	; 0x1f76 <vfprintf+0x31a>
    1f74:	b3 94       	inc	r11
    1f76:	a3 fc       	sbrc	r10, 3
    1f78:	10 c0       	rjmp	.+32     	; 0x1f9a <vfprintf+0x33e>
    1f7a:	a0 fe       	sbrs	r10, 0
    1f7c:	06 c0       	rjmp	.+12     	; 0x1f8a <vfprintf+0x32e>
    1f7e:	b2 14       	cp	r11, r2
    1f80:	80 f4       	brcc	.+32     	; 0x1fa2 <vfprintf+0x346>
    1f82:	28 0c       	add	r2, r8
    1f84:	92 2c       	mov	r9, r2
    1f86:	9b 18       	sub	r9, r11
    1f88:	0d c0       	rjmp	.+26     	; 0x1fa4 <vfprintf+0x348>
    1f8a:	b2 14       	cp	r11, r2
    1f8c:	58 f4       	brcc	.+22     	; 0x1fa4 <vfprintf+0x348>
    1f8e:	b6 01       	movw	r22, r12
    1f90:	80 e2       	ldi	r24, 0x20	; 32
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	90 d3       	rcall	.+1824   	; 0x26b6 <fputc>
    1f96:	b3 94       	inc	r11
    1f98:	f8 cf       	rjmp	.-16     	; 0x1f8a <vfprintf+0x32e>
    1f9a:	b2 14       	cp	r11, r2
    1f9c:	18 f4       	brcc	.+6      	; 0x1fa4 <vfprintf+0x348>
    1f9e:	2b 18       	sub	r2, r11
    1fa0:	02 c0       	rjmp	.+4      	; 0x1fa6 <vfprintf+0x34a>
    1fa2:	98 2c       	mov	r9, r8
    1fa4:	21 2c       	mov	r2, r1
    1fa6:	a4 fe       	sbrs	r10, 4
    1fa8:	0f c0       	rjmp	.+30     	; 0x1fc8 <vfprintf+0x36c>
    1faa:	b6 01       	movw	r22, r12
    1fac:	80 e3       	ldi	r24, 0x30	; 48
    1fae:	90 e0       	ldi	r25, 0x00	; 0
    1fb0:	82 d3       	rcall	.+1796   	; 0x26b6 <fputc>
    1fb2:	a2 fe       	sbrs	r10, 2
    1fb4:	16 c0       	rjmp	.+44     	; 0x1fe2 <vfprintf+0x386>
    1fb6:	a1 fc       	sbrc	r10, 1
    1fb8:	03 c0       	rjmp	.+6      	; 0x1fc0 <vfprintf+0x364>
    1fba:	88 e7       	ldi	r24, 0x78	; 120
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	02 c0       	rjmp	.+4      	; 0x1fc4 <vfprintf+0x368>
    1fc0:	88 e5       	ldi	r24, 0x58	; 88
    1fc2:	90 e0       	ldi	r25, 0x00	; 0
    1fc4:	b6 01       	movw	r22, r12
    1fc6:	0c c0       	rjmp	.+24     	; 0x1fe0 <vfprintf+0x384>
    1fc8:	8a 2d       	mov	r24, r10
    1fca:	86 78       	andi	r24, 0x86	; 134
    1fcc:	51 f0       	breq	.+20     	; 0x1fe2 <vfprintf+0x386>
    1fce:	a1 fe       	sbrs	r10, 1
    1fd0:	02 c0       	rjmp	.+4      	; 0x1fd6 <vfprintf+0x37a>
    1fd2:	8b e2       	ldi	r24, 0x2B	; 43
    1fd4:	01 c0       	rjmp	.+2      	; 0x1fd8 <vfprintf+0x37c>
    1fd6:	80 e2       	ldi	r24, 0x20	; 32
    1fd8:	a7 fc       	sbrc	r10, 7
    1fda:	8d e2       	ldi	r24, 0x2D	; 45
    1fdc:	b6 01       	movw	r22, r12
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	6a d3       	rcall	.+1748   	; 0x26b6 <fputc>
    1fe2:	89 14       	cp	r8, r9
    1fe4:	30 f4       	brcc	.+12     	; 0x1ff2 <vfprintf+0x396>
    1fe6:	b6 01       	movw	r22, r12
    1fe8:	80 e3       	ldi	r24, 0x30	; 48
    1fea:	90 e0       	ldi	r25, 0x00	; 0
    1fec:	64 d3       	rcall	.+1736   	; 0x26b6 <fputc>
    1fee:	9a 94       	dec	r9
    1ff0:	f8 cf       	rjmp	.-16     	; 0x1fe2 <vfprintf+0x386>
    1ff2:	8a 94       	dec	r8
    1ff4:	f3 01       	movw	r30, r6
    1ff6:	e8 0d       	add	r30, r8
    1ff8:	f1 1d       	adc	r31, r1
    1ffa:	80 81       	ld	r24, Z
    1ffc:	b6 01       	movw	r22, r12
    1ffe:	90 e0       	ldi	r25, 0x00	; 0
    2000:	5a d3       	rcall	.+1716   	; 0x26b6 <fputc>
    2002:	81 10       	cpse	r8, r1
    2004:	f6 cf       	rjmp	.-20     	; 0x1ff2 <vfprintf+0x396>
    2006:	22 20       	and	r2, r2
    2008:	09 f4       	brne	.+2      	; 0x200c <vfprintf+0x3b0>
    200a:	4e ce       	rjmp	.-868    	; 0x1ca8 <vfprintf+0x4c>
    200c:	b6 01       	movw	r22, r12
    200e:	80 e2       	ldi	r24, 0x20	; 32
    2010:	90 e0       	ldi	r25, 0x00	; 0
    2012:	51 d3       	rcall	.+1698   	; 0x26b6 <fputc>
    2014:	2a 94       	dec	r2
    2016:	f7 cf       	rjmp	.-18     	; 0x2006 <vfprintf+0x3aa>
    2018:	f6 01       	movw	r30, r12
    201a:	86 81       	ldd	r24, Z+6	; 0x06
    201c:	97 81       	ldd	r25, Z+7	; 0x07
    201e:	02 c0       	rjmp	.+4      	; 0x2024 <vfprintf+0x3c8>
    2020:	8f ef       	ldi	r24, 0xFF	; 255
    2022:	9f ef       	ldi	r25, 0xFF	; 255
    2024:	2b 96       	adiw	r28, 0x0b	; 11
    2026:	0f b6       	in	r0, 0x3f	; 63
    2028:	f8 94       	cli
    202a:	de bf       	out	0x3e, r29	; 62
    202c:	0f be       	out	0x3f, r0	; 63
    202e:	cd bf       	out	0x3d, r28	; 61
    2030:	df 91       	pop	r29
    2032:	cf 91       	pop	r28
    2034:	1f 91       	pop	r17
    2036:	0f 91       	pop	r16
    2038:	ff 90       	pop	r15
    203a:	ef 90       	pop	r14
    203c:	df 90       	pop	r13
    203e:	cf 90       	pop	r12
    2040:	bf 90       	pop	r11
    2042:	af 90       	pop	r10
    2044:	9f 90       	pop	r9
    2046:	8f 90       	pop	r8
    2048:	7f 90       	pop	r7
    204a:	6f 90       	pop	r6
    204c:	5f 90       	pop	r5
    204e:	4f 90       	pop	r4
    2050:	3f 90       	pop	r3
    2052:	2f 90       	pop	r2
    2054:	08 95       	ret

00002056 <putval>:
    2056:	20 fd       	sbrc	r18, 0
    2058:	09 c0       	rjmp	.+18     	; 0x206c <putval+0x16>
    205a:	fc 01       	movw	r30, r24
    205c:	23 fd       	sbrc	r18, 3
    205e:	05 c0       	rjmp	.+10     	; 0x206a <putval+0x14>
    2060:	22 ff       	sbrs	r18, 2
    2062:	02 c0       	rjmp	.+4      	; 0x2068 <putval+0x12>
    2064:	73 83       	std	Z+3, r23	; 0x03
    2066:	62 83       	std	Z+2, r22	; 0x02
    2068:	51 83       	std	Z+1, r21	; 0x01
    206a:	40 83       	st	Z, r20
    206c:	08 95       	ret

0000206e <mulacc>:
    206e:	44 fd       	sbrc	r20, 4
    2070:	17 c0       	rjmp	.+46     	; 0x20a0 <mulacc+0x32>
    2072:	46 fd       	sbrc	r20, 6
    2074:	17 c0       	rjmp	.+46     	; 0x20a4 <mulacc+0x36>
    2076:	ab 01       	movw	r20, r22
    2078:	bc 01       	movw	r22, r24
    207a:	da 01       	movw	r26, r20
    207c:	fb 01       	movw	r30, r22
    207e:	aa 0f       	add	r26, r26
    2080:	bb 1f       	adc	r27, r27
    2082:	ee 1f       	adc	r30, r30
    2084:	ff 1f       	adc	r31, r31
    2086:	10 94       	com	r1
    2088:	d1 f7       	brne	.-12     	; 0x207e <mulacc+0x10>
    208a:	4a 0f       	add	r20, r26
    208c:	5b 1f       	adc	r21, r27
    208e:	6e 1f       	adc	r22, r30
    2090:	7f 1f       	adc	r23, r31
    2092:	cb 01       	movw	r24, r22
    2094:	ba 01       	movw	r22, r20
    2096:	66 0f       	add	r22, r22
    2098:	77 1f       	adc	r23, r23
    209a:	88 1f       	adc	r24, r24
    209c:	99 1f       	adc	r25, r25
    209e:	09 c0       	rjmp	.+18     	; 0x20b2 <mulacc+0x44>
    20a0:	33 e0       	ldi	r19, 0x03	; 3
    20a2:	01 c0       	rjmp	.+2      	; 0x20a6 <mulacc+0x38>
    20a4:	34 e0       	ldi	r19, 0x04	; 4
    20a6:	66 0f       	add	r22, r22
    20a8:	77 1f       	adc	r23, r23
    20aa:	88 1f       	adc	r24, r24
    20ac:	99 1f       	adc	r25, r25
    20ae:	31 50       	subi	r19, 0x01	; 1
    20b0:	d1 f7       	brne	.-12     	; 0x20a6 <mulacc+0x38>
    20b2:	62 0f       	add	r22, r18
    20b4:	71 1d       	adc	r23, r1
    20b6:	81 1d       	adc	r24, r1
    20b8:	91 1d       	adc	r25, r1
    20ba:	08 95       	ret

000020bc <skip_spaces>:
    20bc:	0f 93       	push	r16
    20be:	1f 93       	push	r17
    20c0:	cf 93       	push	r28
    20c2:	df 93       	push	r29
    20c4:	8c 01       	movw	r16, r24
    20c6:	c8 01       	movw	r24, r16
    20c8:	b8 d2       	rcall	.+1392   	; 0x263a <fgetc>
    20ca:	ec 01       	movw	r28, r24
    20cc:	97 fd       	sbrc	r25, 7
    20ce:	06 c0       	rjmp	.+12     	; 0x20dc <skip_spaces+0x20>
    20d0:	8b d2       	rcall	.+1302   	; 0x25e8 <isspace>
    20d2:	89 2b       	or	r24, r25
    20d4:	c1 f7       	brne	.-16     	; 0x20c6 <skip_spaces+0xa>
    20d6:	b8 01       	movw	r22, r16
    20d8:	ce 01       	movw	r24, r28
    20da:	29 d3       	rcall	.+1618   	; 0x272e <ungetc>
    20dc:	ce 01       	movw	r24, r28
    20de:	df 91       	pop	r29
    20e0:	cf 91       	pop	r28
    20e2:	1f 91       	pop	r17
    20e4:	0f 91       	pop	r16
    20e6:	08 95       	ret

000020e8 <conv_int>:
    20e8:	8f 92       	push	r8
    20ea:	9f 92       	push	r9
    20ec:	af 92       	push	r10
    20ee:	bf 92       	push	r11
    20f0:	ef 92       	push	r14
    20f2:	ff 92       	push	r15
    20f4:	0f 93       	push	r16
    20f6:	1f 93       	push	r17
    20f8:	cf 93       	push	r28
    20fa:	df 93       	push	r29
    20fc:	8c 01       	movw	r16, r24
    20fe:	d6 2f       	mov	r29, r22
    2100:	7a 01       	movw	r14, r20
    2102:	b2 2e       	mov	r11, r18
    2104:	9a d2       	rcall	.+1332   	; 0x263a <fgetc>
    2106:	9c 01       	movw	r18, r24
    2108:	33 27       	eor	r19, r19
    210a:	2b 32       	cpi	r18, 0x2B	; 43
    210c:	31 05       	cpc	r19, r1
    210e:	31 f0       	breq	.+12     	; 0x211c <conv_int+0x34>
    2110:	2d 32       	cpi	r18, 0x2D	; 45
    2112:	31 05       	cpc	r19, r1
    2114:	59 f4       	brne	.+22     	; 0x212c <conv_int+0x44>
    2116:	8b 2d       	mov	r24, r11
    2118:	80 68       	ori	r24, 0x80	; 128
    211a:	b8 2e       	mov	r11, r24
    211c:	d1 50       	subi	r29, 0x01	; 1
    211e:	11 f4       	brne	.+4      	; 0x2124 <conv_int+0x3c>
    2120:	80 e0       	ldi	r24, 0x00	; 0
    2122:	61 c0       	rjmp	.+194    	; 0x21e6 <conv_int+0xfe>
    2124:	c8 01       	movw	r24, r16
    2126:	89 d2       	rcall	.+1298   	; 0x263a <fgetc>
    2128:	97 fd       	sbrc	r25, 7
    212a:	fa cf       	rjmp	.-12     	; 0x2120 <conv_int+0x38>
    212c:	cb 2d       	mov	r28, r11
    212e:	cd 7f       	andi	r28, 0xFD	; 253
    2130:	2b 2d       	mov	r18, r11
    2132:	20 73       	andi	r18, 0x30	; 48
    2134:	f9 f4       	brne	.+62     	; 0x2174 <conv_int+0x8c>
    2136:	80 33       	cpi	r24, 0x30	; 48
    2138:	e9 f4       	brne	.+58     	; 0x2174 <conv_int+0x8c>
    213a:	aa 24       	eor	r10, r10
    213c:	aa 94       	dec	r10
    213e:	ad 0e       	add	r10, r29
    2140:	09 f4       	brne	.+2      	; 0x2144 <conv_int+0x5c>
    2142:	3e c0       	rjmp	.+124    	; 0x21c0 <conv_int+0xd8>
    2144:	c8 01       	movw	r24, r16
    2146:	79 d2       	rcall	.+1266   	; 0x263a <fgetc>
    2148:	97 fd       	sbrc	r25, 7
    214a:	3a c0       	rjmp	.+116    	; 0x21c0 <conv_int+0xd8>
    214c:	9c 01       	movw	r18, r24
    214e:	2f 7d       	andi	r18, 0xDF	; 223
    2150:	33 27       	eor	r19, r19
    2152:	28 35       	cpi	r18, 0x58	; 88
    2154:	31 05       	cpc	r19, r1
    2156:	41 f4       	brne	.+16     	; 0x2168 <conv_int+0x80>
    2158:	c2 64       	ori	r28, 0x42	; 66
    215a:	d2 50       	subi	r29, 0x02	; 2
    215c:	89 f1       	breq	.+98     	; 0x21c0 <conv_int+0xd8>
    215e:	c8 01       	movw	r24, r16
    2160:	6c d2       	rcall	.+1240   	; 0x263a <fgetc>
    2162:	97 ff       	sbrs	r25, 7
    2164:	07 c0       	rjmp	.+14     	; 0x2174 <conv_int+0x8c>
    2166:	2c c0       	rjmp	.+88     	; 0x21c0 <conv_int+0xd8>
    2168:	b6 fe       	sbrs	r11, 6
    216a:	02 c0       	rjmp	.+4      	; 0x2170 <conv_int+0x88>
    216c:	c2 60       	ori	r28, 0x02	; 2
    216e:	01 c0       	rjmp	.+2      	; 0x2172 <conv_int+0x8a>
    2170:	c2 61       	ori	r28, 0x12	; 18
    2172:	da 2d       	mov	r29, r10
    2174:	81 2c       	mov	r8, r1
    2176:	91 2c       	mov	r9, r1
    2178:	54 01       	movw	r10, r8
    217a:	20 ed       	ldi	r18, 0xD0	; 208
    217c:	28 0f       	add	r18, r24
    217e:	28 30       	cpi	r18, 0x08	; 8
    2180:	78 f0       	brcs	.+30     	; 0x21a0 <conv_int+0xb8>
    2182:	c4 ff       	sbrs	r28, 4
    2184:	03 c0       	rjmp	.+6      	; 0x218c <conv_int+0xa4>
    2186:	b8 01       	movw	r22, r16
    2188:	d2 d2       	rcall	.+1444   	; 0x272e <ungetc>
    218a:	17 c0       	rjmp	.+46     	; 0x21ba <conv_int+0xd2>
    218c:	2a 30       	cpi	r18, 0x0A	; 10
    218e:	40 f0       	brcs	.+16     	; 0x21a0 <conv_int+0xb8>
    2190:	c6 ff       	sbrs	r28, 6
    2192:	f9 cf       	rjmp	.-14     	; 0x2186 <conv_int+0x9e>
    2194:	2f 7d       	andi	r18, 0xDF	; 223
    2196:	3f ee       	ldi	r19, 0xEF	; 239
    2198:	32 0f       	add	r19, r18
    219a:	36 30       	cpi	r19, 0x06	; 6
    219c:	a0 f7       	brcc	.-24     	; 0x2186 <conv_int+0x9e>
    219e:	27 50       	subi	r18, 0x07	; 7
    21a0:	4c 2f       	mov	r20, r28
    21a2:	c5 01       	movw	r24, r10
    21a4:	b4 01       	movw	r22, r8
    21a6:	63 df       	rcall	.-314    	; 0x206e <mulacc>
    21a8:	4b 01       	movw	r8, r22
    21aa:	5c 01       	movw	r10, r24
    21ac:	c2 60       	ori	r28, 0x02	; 2
    21ae:	d1 50       	subi	r29, 0x01	; 1
    21b0:	51 f0       	breq	.+20     	; 0x21c6 <conv_int+0xde>
    21b2:	c8 01       	movw	r24, r16
    21b4:	42 d2       	rcall	.+1156   	; 0x263a <fgetc>
    21b6:	97 ff       	sbrs	r25, 7
    21b8:	e0 cf       	rjmp	.-64     	; 0x217a <conv_int+0x92>
    21ba:	c1 fd       	sbrc	r28, 1
    21bc:	04 c0       	rjmp	.+8      	; 0x21c6 <conv_int+0xde>
    21be:	b0 cf       	rjmp	.-160    	; 0x2120 <conv_int+0x38>
    21c0:	81 2c       	mov	r8, r1
    21c2:	91 2c       	mov	r9, r1
    21c4:	54 01       	movw	r10, r8
    21c6:	c7 ff       	sbrs	r28, 7
    21c8:	08 c0       	rjmp	.+16     	; 0x21da <conv_int+0xf2>
    21ca:	b0 94       	com	r11
    21cc:	a0 94       	com	r10
    21ce:	90 94       	com	r9
    21d0:	80 94       	com	r8
    21d2:	81 1c       	adc	r8, r1
    21d4:	91 1c       	adc	r9, r1
    21d6:	a1 1c       	adc	r10, r1
    21d8:	b1 1c       	adc	r11, r1
    21da:	2c 2f       	mov	r18, r28
    21dc:	b5 01       	movw	r22, r10
    21de:	a4 01       	movw	r20, r8
    21e0:	c7 01       	movw	r24, r14
    21e2:	39 df       	rcall	.-398    	; 0x2056 <putval>
    21e4:	81 e0       	ldi	r24, 0x01	; 1
    21e6:	df 91       	pop	r29
    21e8:	cf 91       	pop	r28
    21ea:	1f 91       	pop	r17
    21ec:	0f 91       	pop	r16
    21ee:	ff 90       	pop	r15
    21f0:	ef 90       	pop	r14
    21f2:	bf 90       	pop	r11
    21f4:	af 90       	pop	r10
    21f6:	9f 90       	pop	r9
    21f8:	8f 90       	pop	r8
    21fa:	08 95       	ret

000021fc <conv_brk>:
    21fc:	5f 92       	push	r5
    21fe:	6f 92       	push	r6
    2200:	7f 92       	push	r7
    2202:	8f 92       	push	r8
    2204:	9f 92       	push	r9
    2206:	af 92       	push	r10
    2208:	bf 92       	push	r11
    220a:	cf 92       	push	r12
    220c:	df 92       	push	r13
    220e:	ef 92       	push	r14
    2210:	ff 92       	push	r15
    2212:	0f 93       	push	r16
    2214:	1f 93       	push	r17
    2216:	cf 93       	push	r28
    2218:	df 93       	push	r29
    221a:	cd b7       	in	r28, 0x3d	; 61
    221c:	de b7       	in	r29, 0x3e	; 62
    221e:	a0 97       	sbiw	r28, 0x20	; 32
    2220:	0f b6       	in	r0, 0x3f	; 63
    2222:	f8 94       	cli
    2224:	de bf       	out	0x3e, r29	; 62
    2226:	0f be       	out	0x3f, r0	; 63
    2228:	cd bf       	out	0x3d, r28	; 61
    222a:	5c 01       	movw	r10, r24
    222c:	96 2e       	mov	r9, r22
    222e:	7a 01       	movw	r14, r20
    2230:	f9 01       	movw	r30, r18
    2232:	8e 01       	movw	r16, r28
    2234:	0f 5f       	subi	r16, 0xFF	; 255
    2236:	1f 4f       	sbci	r17, 0xFF	; 255
    2238:	68 01       	movw	r12, r16
    223a:	80 e2       	ldi	r24, 0x20	; 32
    223c:	d8 01       	movw	r26, r16
    223e:	1d 92       	st	X+, r1
    2240:	8a 95       	dec	r24
    2242:	e9 f7       	brne	.-6      	; 0x223e <conv_brk+0x42>
    2244:	d5 01       	movw	r26, r10
    2246:	13 96       	adiw	r26, 0x03	; 3
    2248:	8c 90       	ld	r8, X
    224a:	80 e0       	ldi	r24, 0x00	; 0
    224c:	90 e0       	ldi	r25, 0x00	; 0
    224e:	61 2c       	mov	r6, r1
    2250:	71 2c       	mov	r7, r1
    2252:	30 e0       	ldi	r19, 0x00	; 0
    2254:	61 e0       	ldi	r22, 0x01	; 1
    2256:	70 e0       	ldi	r23, 0x00	; 0
    2258:	83 fc       	sbrc	r8, 3
    225a:	25 91       	lpm	r18, Z+
    225c:	83 fe       	sbrs	r8, 3
    225e:	21 91       	ld	r18, Z+
    2260:	8f 01       	movw	r16, r30
    2262:	52 2e       	mov	r5, r18
    2264:	21 11       	cpse	r18, r1
    2266:	03 c0       	rjmp	.+6      	; 0x226e <conv_brk+0x72>
    2268:	80 e0       	ldi	r24, 0x00	; 0
    226a:	90 e0       	ldi	r25, 0x00	; 0
    226c:	90 c0       	rjmp	.+288    	; 0x238e <conv_brk+0x192>
    226e:	2e 35       	cpi	r18, 0x5E	; 94
    2270:	11 f4       	brne	.+4      	; 0x2276 <conv_brk+0x7a>
    2272:	00 97       	sbiw	r24, 0x00	; 0
    2274:	51 f1       	breq	.+84     	; 0x22ca <conv_brk+0xce>
    2276:	43 2f       	mov	r20, r19
    2278:	50 e0       	ldi	r21, 0x00	; 0
    227a:	48 17       	cp	r20, r24
    227c:	59 07       	cpc	r21, r25
    227e:	3c f4       	brge	.+14     	; 0x228e <conv_brk+0x92>
    2280:	2d 35       	cpi	r18, 0x5D	; 93
    2282:	59 f1       	breq	.+86     	; 0x22da <conv_brk+0xde>
    2284:	2d 32       	cpi	r18, 0x2D	; 45
    2286:	19 f4       	brne	.+6      	; 0x228e <conv_brk+0x92>
    2288:	77 20       	and	r7, r7
    228a:	09 f1       	breq	.+66     	; 0x22ce <conv_brk+0xd2>
    228c:	03 c0       	rjmp	.+6      	; 0x2294 <conv_brk+0x98>
    228e:	77 20       	and	r7, r7
    2290:	09 f4       	brne	.+2      	; 0x2294 <conv_brk+0x98>
    2292:	68 c0       	rjmp	.+208    	; 0x2364 <conv_brk+0x168>
    2294:	45 2d       	mov	r20, r5
    2296:	46 95       	lsr	r20
    2298:	46 95       	lsr	r20
    229a:	46 95       	lsr	r20
    229c:	d6 01       	movw	r26, r12
    229e:	a4 0f       	add	r26, r20
    22a0:	b1 1d       	adc	r27, r1
    22a2:	45 2d       	mov	r20, r5
    22a4:	47 70       	andi	r20, 0x07	; 7
    22a6:	8b 01       	movw	r16, r22
    22a8:	02 c0       	rjmp	.+4      	; 0x22ae <conv_brk+0xb2>
    22aa:	00 0f       	add	r16, r16
    22ac:	11 1f       	adc	r17, r17
    22ae:	4a 95       	dec	r20
    22b0:	e2 f7       	brpl	.-8      	; 0x22aa <conv_brk+0xae>
    22b2:	a8 01       	movw	r20, r16
    22b4:	5c 91       	ld	r21, X
    22b6:	45 2b       	or	r20, r21
    22b8:	4c 93       	st	X, r20
    22ba:	65 14       	cp	r6, r5
    22bc:	59 f0       	breq	.+22     	; 0x22d4 <conv_brk+0xd8>
    22be:	56 14       	cp	r5, r6
    22c0:	10 f4       	brcc	.+4      	; 0x22c6 <conv_brk+0xca>
    22c2:	53 94       	inc	r5
    22c4:	e7 cf       	rjmp	.-50     	; 0x2294 <conv_brk+0x98>
    22c6:	5a 94       	dec	r5
    22c8:	e5 cf       	rjmp	.-54     	; 0x2294 <conv_brk+0x98>
    22ca:	31 e0       	ldi	r19, 0x01	; 1
    22cc:	04 c0       	rjmp	.+8      	; 0x22d6 <conv_brk+0xda>
    22ce:	77 24       	eor	r7, r7
    22d0:	73 94       	inc	r7
    22d2:	01 c0       	rjmp	.+2      	; 0x22d6 <conv_brk+0xda>
    22d4:	71 2c       	mov	r7, r1
    22d6:	01 96       	adiw	r24, 0x01	; 1
    22d8:	bf cf       	rjmp	.-130    	; 0x2258 <conv_brk+0x5c>
    22da:	77 20       	and	r7, r7
    22dc:	19 f0       	breq	.+6      	; 0x22e4 <conv_brk+0xe8>
    22de:	8e 81       	ldd	r24, Y+6	; 0x06
    22e0:	80 62       	ori	r24, 0x20	; 32
    22e2:	8e 83       	std	Y+6, r24	; 0x06
    22e4:	31 11       	cpse	r19, r1
    22e6:	03 c0       	rjmp	.+6      	; 0x22ee <conv_brk+0xf2>
    22e8:	88 24       	eor	r8, r8
    22ea:	83 94       	inc	r8
    22ec:	17 c0       	rjmp	.+46     	; 0x231c <conv_brk+0x120>
    22ee:	f6 01       	movw	r30, r12
    22f0:	9e 01       	movw	r18, r28
    22f2:	2f 5d       	subi	r18, 0xDF	; 223
    22f4:	3f 4f       	sbci	r19, 0xFF	; 255
    22f6:	80 81       	ld	r24, Z
    22f8:	80 95       	com	r24
    22fa:	81 93       	st	Z+, r24
    22fc:	2e 17       	cp	r18, r30
    22fe:	3f 07       	cpc	r19, r31
    2300:	d1 f7       	brne	.-12     	; 0x22f6 <conv_brk+0xfa>
    2302:	f2 cf       	rjmp	.-28     	; 0x22e8 <conv_brk+0xec>
    2304:	e1 14       	cp	r14, r1
    2306:	f1 04       	cpc	r15, r1
    2308:	29 f0       	breq	.+10     	; 0x2314 <conv_brk+0x118>
    230a:	d7 01       	movw	r26, r14
    230c:	8c 93       	st	X, r24
    230e:	f7 01       	movw	r30, r14
    2310:	31 96       	adiw	r30, 0x01	; 1
    2312:	7f 01       	movw	r14, r30
    2314:	9a 94       	dec	r9
    2316:	81 2c       	mov	r8, r1
    2318:	99 20       	and	r9, r9
    231a:	e9 f0       	breq	.+58     	; 0x2356 <conv_brk+0x15a>
    231c:	c5 01       	movw	r24, r10
    231e:	8d d1       	rcall	.+794    	; 0x263a <fgetc>
    2320:	97 fd       	sbrc	r25, 7
    2322:	17 c0       	rjmp	.+46     	; 0x2352 <conv_brk+0x156>
    2324:	fc 01       	movw	r30, r24
    2326:	ff 27       	eor	r31, r31
    2328:	23 e0       	ldi	r18, 0x03	; 3
    232a:	f5 95       	asr	r31
    232c:	e7 95       	ror	r30
    232e:	2a 95       	dec	r18
    2330:	e1 f7       	brne	.-8      	; 0x232a <conv_brk+0x12e>
    2332:	ec 0d       	add	r30, r12
    2334:	fd 1d       	adc	r31, r13
    2336:	20 81       	ld	r18, Z
    2338:	30 e0       	ldi	r19, 0x00	; 0
    233a:	ac 01       	movw	r20, r24
    233c:	47 70       	andi	r20, 0x07	; 7
    233e:	55 27       	eor	r21, r21
    2340:	02 c0       	rjmp	.+4      	; 0x2346 <conv_brk+0x14a>
    2342:	35 95       	asr	r19
    2344:	27 95       	ror	r18
    2346:	4a 95       	dec	r20
    2348:	e2 f7       	brpl	.-8      	; 0x2342 <conv_brk+0x146>
    234a:	20 fd       	sbrc	r18, 0
    234c:	db cf       	rjmp	.-74     	; 0x2304 <conv_brk+0x108>
    234e:	b5 01       	movw	r22, r10
    2350:	ee d1       	rcall	.+988    	; 0x272e <ungetc>
    2352:	81 10       	cpse	r8, r1
    2354:	89 cf       	rjmp	.-238    	; 0x2268 <conv_brk+0x6c>
    2356:	e1 14       	cp	r14, r1
    2358:	f1 04       	cpc	r15, r1
    235a:	11 f0       	breq	.+4      	; 0x2360 <conv_brk+0x164>
    235c:	d7 01       	movw	r26, r14
    235e:	1c 92       	st	X, r1
    2360:	c8 01       	movw	r24, r16
    2362:	15 c0       	rjmp	.+42     	; 0x238e <conv_brk+0x192>
    2364:	42 2f       	mov	r20, r18
    2366:	46 95       	lsr	r20
    2368:	46 95       	lsr	r20
    236a:	46 95       	lsr	r20
    236c:	d6 01       	movw	r26, r12
    236e:	a4 0f       	add	r26, r20
    2370:	b1 1d       	adc	r27, r1
    2372:	42 2f       	mov	r20, r18
    2374:	47 70       	andi	r20, 0x07	; 7
    2376:	8b 01       	movw	r16, r22
    2378:	02 c0       	rjmp	.+4      	; 0x237e <conv_brk+0x182>
    237a:	00 0f       	add	r16, r16
    237c:	11 1f       	adc	r17, r17
    237e:	4a 95       	dec	r20
    2380:	e2 f7       	brpl	.-8      	; 0x237a <conv_brk+0x17e>
    2382:	a8 01       	movw	r20, r16
    2384:	5c 91       	ld	r21, X
    2386:	45 2b       	or	r20, r21
    2388:	4c 93       	st	X, r20
    238a:	62 2e       	mov	r6, r18
    238c:	a4 cf       	rjmp	.-184    	; 0x22d6 <conv_brk+0xda>
    238e:	a0 96       	adiw	r28, 0x20	; 32
    2390:	0f b6       	in	r0, 0x3f	; 63
    2392:	f8 94       	cli
    2394:	de bf       	out	0x3e, r29	; 62
    2396:	0f be       	out	0x3f, r0	; 63
    2398:	cd bf       	out	0x3d, r28	; 61
    239a:	df 91       	pop	r29
    239c:	cf 91       	pop	r28
    239e:	1f 91       	pop	r17
    23a0:	0f 91       	pop	r16
    23a2:	ff 90       	pop	r15
    23a4:	ef 90       	pop	r14
    23a6:	df 90       	pop	r13
    23a8:	cf 90       	pop	r12
    23aa:	bf 90       	pop	r11
    23ac:	af 90       	pop	r10
    23ae:	9f 90       	pop	r9
    23b0:	8f 90       	pop	r8
    23b2:	7f 90       	pop	r7
    23b4:	6f 90       	pop	r6
    23b6:	5f 90       	pop	r5
    23b8:	08 95       	ret

000023ba <vfscanf>:
    23ba:	5f 92       	push	r5
    23bc:	6f 92       	push	r6
    23be:	7f 92       	push	r7
    23c0:	8f 92       	push	r8
    23c2:	9f 92       	push	r9
    23c4:	af 92       	push	r10
    23c6:	bf 92       	push	r11
    23c8:	cf 92       	push	r12
    23ca:	df 92       	push	r13
    23cc:	ef 92       	push	r14
    23ce:	ff 92       	push	r15
    23d0:	0f 93       	push	r16
    23d2:	1f 93       	push	r17
    23d4:	cf 93       	push	r28
    23d6:	df 93       	push	r29
    23d8:	6c 01       	movw	r12, r24
    23da:	eb 01       	movw	r28, r22
    23dc:	5a 01       	movw	r10, r20
    23de:	fc 01       	movw	r30, r24
    23e0:	17 82       	std	Z+7, r1	; 0x07
    23e2:	16 82       	std	Z+6, r1	; 0x06
    23e4:	51 2c       	mov	r5, r1
    23e6:	f6 01       	movw	r30, r12
    23e8:	e3 80       	ldd	r14, Z+3	; 0x03
    23ea:	fe 01       	movw	r30, r28
    23ec:	e3 fc       	sbrc	r14, 3
    23ee:	85 91       	lpm	r24, Z+
    23f0:	e3 fe       	sbrs	r14, 3
    23f2:	81 91       	ld	r24, Z+
    23f4:	18 2f       	mov	r17, r24
    23f6:	ef 01       	movw	r28, r30
    23f8:	88 23       	and	r24, r24
    23fa:	09 f4       	brne	.+2      	; 0x23fe <vfscanf+0x44>
    23fc:	e0 c0       	rjmp	.+448    	; 0x25be <vfscanf+0x204>
    23fe:	90 e0       	ldi	r25, 0x00	; 0
    2400:	f3 d0       	rcall	.+486    	; 0x25e8 <isspace>
    2402:	89 2b       	or	r24, r25
    2404:	19 f0       	breq	.+6      	; 0x240c <vfscanf+0x52>
    2406:	c6 01       	movw	r24, r12
    2408:	59 de       	rcall	.-846    	; 0x20bc <skip_spaces>
    240a:	ed cf       	rjmp	.-38     	; 0x23e6 <vfscanf+0x2c>
    240c:	15 32       	cpi	r17, 0x25	; 37
    240e:	41 f4       	brne	.+16     	; 0x2420 <vfscanf+0x66>
    2410:	fe 01       	movw	r30, r28
    2412:	e3 fc       	sbrc	r14, 3
    2414:	15 91       	lpm	r17, Z+
    2416:	e3 fe       	sbrs	r14, 3
    2418:	11 91       	ld	r17, Z+
    241a:	ef 01       	movw	r28, r30
    241c:	15 32       	cpi	r17, 0x25	; 37
    241e:	71 f4       	brne	.+28     	; 0x243c <vfscanf+0x82>
    2420:	c6 01       	movw	r24, r12
    2422:	0b d1       	rcall	.+534    	; 0x263a <fgetc>
    2424:	97 fd       	sbrc	r25, 7
    2426:	c9 c0       	rjmp	.+402    	; 0x25ba <vfscanf+0x200>
    2428:	41 2f       	mov	r20, r17
    242a:	50 e0       	ldi	r21, 0x00	; 0
    242c:	9c 01       	movw	r18, r24
    242e:	33 27       	eor	r19, r19
    2430:	24 17       	cp	r18, r20
    2432:	35 07       	cpc	r19, r21
    2434:	c1 f2       	breq	.-80     	; 0x23e6 <vfscanf+0x2c>
    2436:	b6 01       	movw	r22, r12
    2438:	7a d1       	rcall	.+756    	; 0x272e <ungetc>
    243a:	c1 c0       	rjmp	.+386    	; 0x25be <vfscanf+0x204>
    243c:	1a 32       	cpi	r17, 0x2A	; 42
    243e:	39 f4       	brne	.+14     	; 0x244e <vfscanf+0x94>
    2440:	e3 fc       	sbrc	r14, 3
    2442:	15 91       	lpm	r17, Z+
    2444:	e3 fe       	sbrs	r14, 3
    2446:	11 91       	ld	r17, Z+
    2448:	ef 01       	movw	r28, r30
    244a:	01 e0       	ldi	r16, 0x01	; 1
    244c:	01 c0       	rjmp	.+2      	; 0x2450 <vfscanf+0x96>
    244e:	00 e0       	ldi	r16, 0x00	; 0
    2450:	f1 2c       	mov	r15, r1
    2452:	20 ed       	ldi	r18, 0xD0	; 208
    2454:	21 0f       	add	r18, r17
    2456:	2a 30       	cpi	r18, 0x0A	; 10
    2458:	78 f4       	brcc	.+30     	; 0x2478 <vfscanf+0xbe>
    245a:	02 60       	ori	r16, 0x02	; 2
    245c:	6f 2d       	mov	r22, r15
    245e:	70 e0       	ldi	r23, 0x00	; 0
    2460:	80 e0       	ldi	r24, 0x00	; 0
    2462:	90 e0       	ldi	r25, 0x00	; 0
    2464:	40 e2       	ldi	r20, 0x20	; 32
    2466:	03 de       	rcall	.-1018   	; 0x206e <mulacc>
    2468:	f6 2e       	mov	r15, r22
    246a:	fe 01       	movw	r30, r28
    246c:	e3 fc       	sbrc	r14, 3
    246e:	15 91       	lpm	r17, Z+
    2470:	e3 fe       	sbrs	r14, 3
    2472:	11 91       	ld	r17, Z+
    2474:	ef 01       	movw	r28, r30
    2476:	ed cf       	rjmp	.-38     	; 0x2452 <vfscanf+0x98>
    2478:	01 ff       	sbrs	r16, 1
    247a:	03 c0       	rjmp	.+6      	; 0x2482 <vfscanf+0xc8>
    247c:	f1 10       	cpse	r15, r1
    247e:	03 c0       	rjmp	.+6      	; 0x2486 <vfscanf+0xcc>
    2480:	9e c0       	rjmp	.+316    	; 0x25be <vfscanf+0x204>
    2482:	ff 24       	eor	r15, r15
    2484:	fa 94       	dec	r15
    2486:	18 36       	cpi	r17, 0x68	; 104
    2488:	19 f0       	breq	.+6      	; 0x2490 <vfscanf+0xd6>
    248a:	1c 36       	cpi	r17, 0x6C	; 108
    248c:	51 f0       	breq	.+20     	; 0x24a2 <vfscanf+0xe8>
    248e:	10 c0       	rjmp	.+32     	; 0x24b0 <vfscanf+0xf6>
    2490:	fe 01       	movw	r30, r28
    2492:	e3 fc       	sbrc	r14, 3
    2494:	15 91       	lpm	r17, Z+
    2496:	e3 fe       	sbrs	r14, 3
    2498:	11 91       	ld	r17, Z+
    249a:	ef 01       	movw	r28, r30
    249c:	18 36       	cpi	r17, 0x68	; 104
    249e:	41 f4       	brne	.+16     	; 0x24b0 <vfscanf+0xf6>
    24a0:	08 60       	ori	r16, 0x08	; 8
    24a2:	04 60       	ori	r16, 0x04	; 4
    24a4:	fe 01       	movw	r30, r28
    24a6:	e3 fc       	sbrc	r14, 3
    24a8:	15 91       	lpm	r17, Z+
    24aa:	e3 fe       	sbrs	r14, 3
    24ac:	11 91       	ld	r17, Z+
    24ae:	ef 01       	movw	r28, r30
    24b0:	11 23       	and	r17, r17
    24b2:	09 f4       	brne	.+2      	; 0x24b6 <vfscanf+0xfc>
    24b4:	84 c0       	rjmp	.+264    	; 0x25be <vfscanf+0x204>
    24b6:	61 2f       	mov	r22, r17
    24b8:	70 e0       	ldi	r23, 0x00	; 0
    24ba:	8c e8       	ldi	r24, 0x8C	; 140
    24bc:	90 e0       	ldi	r25, 0x00	; 0
    24be:	9c d0       	rcall	.+312    	; 0x25f8 <strchr_P>
    24c0:	89 2b       	or	r24, r25
    24c2:	09 f4       	brne	.+2      	; 0x24c6 <vfscanf+0x10c>
    24c4:	7c c0       	rjmp	.+248    	; 0x25be <vfscanf+0x204>
    24c6:	00 fd       	sbrc	r16, 0
    24c8:	07 c0       	rjmp	.+14     	; 0x24d8 <vfscanf+0x11e>
    24ca:	f5 01       	movw	r30, r10
    24cc:	80 80       	ld	r8, Z
    24ce:	91 80       	ldd	r9, Z+1	; 0x01
    24d0:	c5 01       	movw	r24, r10
    24d2:	02 96       	adiw	r24, 0x02	; 2
    24d4:	5c 01       	movw	r10, r24
    24d6:	02 c0       	rjmp	.+4      	; 0x24dc <vfscanf+0x122>
    24d8:	81 2c       	mov	r8, r1
    24da:	91 2c       	mov	r9, r1
    24dc:	1e 36       	cpi	r17, 0x6E	; 110
    24de:	49 f4       	brne	.+18     	; 0x24f2 <vfscanf+0x138>
    24e0:	f6 01       	movw	r30, r12
    24e2:	46 81       	ldd	r20, Z+6	; 0x06
    24e4:	57 81       	ldd	r21, Z+7	; 0x07
    24e6:	60 e0       	ldi	r22, 0x00	; 0
    24e8:	70 e0       	ldi	r23, 0x00	; 0
    24ea:	20 2f       	mov	r18, r16
    24ec:	c4 01       	movw	r24, r8
    24ee:	b3 dd       	rcall	.-1178   	; 0x2056 <putval>
    24f0:	7a cf       	rjmp	.-268    	; 0x23e6 <vfscanf+0x2c>
    24f2:	13 36       	cpi	r17, 0x63	; 99
    24f4:	a1 f4       	brne	.+40     	; 0x251e <vfscanf+0x164>
    24f6:	01 fd       	sbrc	r16, 1
    24f8:	02 c0       	rjmp	.+4      	; 0x24fe <vfscanf+0x144>
    24fa:	ff 24       	eor	r15, r15
    24fc:	f3 94       	inc	r15
    24fe:	c6 01       	movw	r24, r12
    2500:	9c d0       	rcall	.+312    	; 0x263a <fgetc>
    2502:	97 fd       	sbrc	r25, 7
    2504:	5a c0       	rjmp	.+180    	; 0x25ba <vfscanf+0x200>
    2506:	81 14       	cp	r8, r1
    2508:	91 04       	cpc	r9, r1
    250a:	29 f0       	breq	.+10     	; 0x2516 <vfscanf+0x15c>
    250c:	f4 01       	movw	r30, r8
    250e:	80 83       	st	Z, r24
    2510:	c4 01       	movw	r24, r8
    2512:	01 96       	adiw	r24, 0x01	; 1
    2514:	4c 01       	movw	r8, r24
    2516:	fa 94       	dec	r15
    2518:	f1 10       	cpse	r15, r1
    251a:	f1 cf       	rjmp	.-30     	; 0x24fe <vfscanf+0x144>
    251c:	4a c0       	rjmp	.+148    	; 0x25b2 <vfscanf+0x1f8>
    251e:	1b 35       	cpi	r17, 0x5B	; 91
    2520:	51 f4       	brne	.+20     	; 0x2536 <vfscanf+0x17c>
    2522:	9e 01       	movw	r18, r28
    2524:	a4 01       	movw	r20, r8
    2526:	6f 2d       	mov	r22, r15
    2528:	c6 01       	movw	r24, r12
    252a:	68 de       	rcall	.-816    	; 0x21fc <conv_brk>
    252c:	ec 01       	movw	r28, r24
    252e:	89 2b       	or	r24, r25
    2530:	09 f0       	breq	.+2      	; 0x2534 <vfscanf+0x17a>
    2532:	3f c0       	rjmp	.+126    	; 0x25b2 <vfscanf+0x1f8>
    2534:	39 c0       	rjmp	.+114    	; 0x25a8 <vfscanf+0x1ee>
    2536:	c6 01       	movw	r24, r12
    2538:	c1 dd       	rcall	.-1150   	; 0x20bc <skip_spaces>
    253a:	97 fd       	sbrc	r25, 7
    253c:	3e c0       	rjmp	.+124    	; 0x25ba <vfscanf+0x200>
    253e:	1f 36       	cpi	r17, 0x6F	; 111
    2540:	49 f1       	breq	.+82     	; 0x2594 <vfscanf+0x1da>
    2542:	28 f4       	brcc	.+10     	; 0x254e <vfscanf+0x194>
    2544:	14 36       	cpi	r17, 0x64	; 100
    2546:	21 f1       	breq	.+72     	; 0x2590 <vfscanf+0x1d6>
    2548:	19 36       	cpi	r17, 0x69	; 105
    254a:	39 f1       	breq	.+78     	; 0x259a <vfscanf+0x1e0>
    254c:	25 c0       	rjmp	.+74     	; 0x2598 <vfscanf+0x1de>
    254e:	13 37       	cpi	r17, 0x73	; 115
    2550:	71 f0       	breq	.+28     	; 0x256e <vfscanf+0x1b4>
    2552:	15 37       	cpi	r17, 0x75	; 117
    2554:	e9 f0       	breq	.+58     	; 0x2590 <vfscanf+0x1d6>
    2556:	20 c0       	rjmp	.+64     	; 0x2598 <vfscanf+0x1de>
    2558:	81 14       	cp	r8, r1
    255a:	91 04       	cpc	r9, r1
    255c:	29 f0       	breq	.+10     	; 0x2568 <vfscanf+0x1ae>
    255e:	f4 01       	movw	r30, r8
    2560:	60 82       	st	Z, r6
    2562:	c4 01       	movw	r24, r8
    2564:	01 96       	adiw	r24, 0x01	; 1
    2566:	4c 01       	movw	r8, r24
    2568:	fa 94       	dec	r15
    256a:	ff 20       	and	r15, r15
    256c:	59 f0       	breq	.+22     	; 0x2584 <vfscanf+0x1ca>
    256e:	c6 01       	movw	r24, r12
    2570:	64 d0       	rcall	.+200    	; 0x263a <fgetc>
    2572:	3c 01       	movw	r6, r24
    2574:	97 fd       	sbrc	r25, 7
    2576:	06 c0       	rjmp	.+12     	; 0x2584 <vfscanf+0x1ca>
    2578:	37 d0       	rcall	.+110    	; 0x25e8 <isspace>
    257a:	89 2b       	or	r24, r25
    257c:	69 f3       	breq	.-38     	; 0x2558 <vfscanf+0x19e>
    257e:	b6 01       	movw	r22, r12
    2580:	c3 01       	movw	r24, r6
    2582:	d5 d0       	rcall	.+426    	; 0x272e <ungetc>
    2584:	81 14       	cp	r8, r1
    2586:	91 04       	cpc	r9, r1
    2588:	a1 f0       	breq	.+40     	; 0x25b2 <vfscanf+0x1f8>
    258a:	f4 01       	movw	r30, r8
    258c:	10 82       	st	Z, r1
    258e:	11 c0       	rjmp	.+34     	; 0x25b2 <vfscanf+0x1f8>
    2590:	00 62       	ori	r16, 0x20	; 32
    2592:	03 c0       	rjmp	.+6      	; 0x259a <vfscanf+0x1e0>
    2594:	00 61       	ori	r16, 0x10	; 16
    2596:	01 c0       	rjmp	.+2      	; 0x259a <vfscanf+0x1e0>
    2598:	00 64       	ori	r16, 0x40	; 64
    259a:	20 2f       	mov	r18, r16
    259c:	a4 01       	movw	r20, r8
    259e:	6f 2d       	mov	r22, r15
    25a0:	c6 01       	movw	r24, r12
    25a2:	a2 dd       	rcall	.-1212   	; 0x20e8 <conv_int>
    25a4:	81 11       	cpse	r24, r1
    25a6:	05 c0       	rjmp	.+10     	; 0x25b2 <vfscanf+0x1f8>
    25a8:	f6 01       	movw	r30, r12
    25aa:	83 81       	ldd	r24, Z+3	; 0x03
    25ac:	80 73       	andi	r24, 0x30	; 48
    25ae:	29 f4       	brne	.+10     	; 0x25ba <vfscanf+0x200>
    25b0:	06 c0       	rjmp	.+12     	; 0x25be <vfscanf+0x204>
    25b2:	00 fd       	sbrc	r16, 0
    25b4:	18 cf       	rjmp	.-464    	; 0x23e6 <vfscanf+0x2c>
    25b6:	53 94       	inc	r5
    25b8:	16 cf       	rjmp	.-468    	; 0x23e6 <vfscanf+0x2c>
    25ba:	55 20       	and	r5, r5
    25bc:	19 f0       	breq	.+6      	; 0x25c4 <vfscanf+0x20a>
    25be:	85 2d       	mov	r24, r5
    25c0:	90 e0       	ldi	r25, 0x00	; 0
    25c2:	02 c0       	rjmp	.+4      	; 0x25c8 <vfscanf+0x20e>
    25c4:	8f ef       	ldi	r24, 0xFF	; 255
    25c6:	9f ef       	ldi	r25, 0xFF	; 255
    25c8:	df 91       	pop	r29
    25ca:	cf 91       	pop	r28
    25cc:	1f 91       	pop	r17
    25ce:	0f 91       	pop	r16
    25d0:	ff 90       	pop	r15
    25d2:	ef 90       	pop	r14
    25d4:	df 90       	pop	r13
    25d6:	cf 90       	pop	r12
    25d8:	bf 90       	pop	r11
    25da:	af 90       	pop	r10
    25dc:	9f 90       	pop	r9
    25de:	8f 90       	pop	r8
    25e0:	7f 90       	pop	r7
    25e2:	6f 90       	pop	r6
    25e4:	5f 90       	pop	r5
    25e6:	08 95       	ret

000025e8 <isspace>:
    25e8:	91 11       	cpse	r25, r1
    25ea:	18 c1       	rjmp	.+560    	; 0x281c <__ctype_isfalse>
    25ec:	80 32       	cpi	r24, 0x20	; 32
    25ee:	19 f0       	breq	.+6      	; 0x25f6 <isspace+0xe>
    25f0:	89 50       	subi	r24, 0x09	; 9
    25f2:	85 50       	subi	r24, 0x05	; 5
    25f4:	d0 f7       	brcc	.-12     	; 0x25ea <isspace+0x2>
    25f6:	08 95       	ret

000025f8 <strchr_P>:
    25f8:	fc 01       	movw	r30, r24
    25fa:	05 90       	lpm	r0, Z+
    25fc:	06 16       	cp	r0, r22
    25fe:	21 f0       	breq	.+8      	; 0x2608 <strchr_P+0x10>
    2600:	00 20       	and	r0, r0
    2602:	d9 f7       	brne	.-10     	; 0x25fa <strchr_P+0x2>
    2604:	c0 01       	movw	r24, r0
    2606:	08 95       	ret
    2608:	31 97       	sbiw	r30, 0x01	; 1
    260a:	cf 01       	movw	r24, r30
    260c:	08 95       	ret

0000260e <strnlen_P>:
    260e:	fc 01       	movw	r30, r24
    2610:	05 90       	lpm	r0, Z+
    2612:	61 50       	subi	r22, 0x01	; 1
    2614:	70 40       	sbci	r23, 0x00	; 0
    2616:	01 10       	cpse	r0, r1
    2618:	d8 f7       	brcc	.-10     	; 0x2610 <strnlen_P+0x2>
    261a:	80 95       	com	r24
    261c:	90 95       	com	r25
    261e:	8e 0f       	add	r24, r30
    2620:	9f 1f       	adc	r25, r31
    2622:	08 95       	ret

00002624 <strnlen>:
    2624:	fc 01       	movw	r30, r24
    2626:	61 50       	subi	r22, 0x01	; 1
    2628:	70 40       	sbci	r23, 0x00	; 0
    262a:	01 90       	ld	r0, Z+
    262c:	01 10       	cpse	r0, r1
    262e:	d8 f7       	brcc	.-10     	; 0x2626 <strnlen+0x2>
    2630:	80 95       	com	r24
    2632:	90 95       	com	r25
    2634:	8e 0f       	add	r24, r30
    2636:	9f 1f       	adc	r25, r31
    2638:	08 95       	ret

0000263a <fgetc>:
    263a:	cf 93       	push	r28
    263c:	df 93       	push	r29
    263e:	ec 01       	movw	r28, r24
    2640:	2b 81       	ldd	r18, Y+3	; 0x03
    2642:	20 ff       	sbrs	r18, 0
    2644:	33 c0       	rjmp	.+102    	; 0x26ac <fgetc+0x72>
    2646:	26 ff       	sbrs	r18, 6
    2648:	0a c0       	rjmp	.+20     	; 0x265e <fgetc+0x24>
    264a:	2f 7b       	andi	r18, 0xBF	; 191
    264c:	2b 83       	std	Y+3, r18	; 0x03
    264e:	8e 81       	ldd	r24, Y+6	; 0x06
    2650:	9f 81       	ldd	r25, Y+7	; 0x07
    2652:	01 96       	adiw	r24, 0x01	; 1
    2654:	9f 83       	std	Y+7, r25	; 0x07
    2656:	8e 83       	std	Y+6, r24	; 0x06
    2658:	8a 81       	ldd	r24, Y+2	; 0x02
    265a:	90 e0       	ldi	r25, 0x00	; 0
    265c:	29 c0       	rjmp	.+82     	; 0x26b0 <fgetc+0x76>
    265e:	22 ff       	sbrs	r18, 2
    2660:	0f c0       	rjmp	.+30     	; 0x2680 <fgetc+0x46>
    2662:	e8 81       	ld	r30, Y
    2664:	f9 81       	ldd	r31, Y+1	; 0x01
    2666:	80 81       	ld	r24, Z
    2668:	08 2e       	mov	r0, r24
    266a:	00 0c       	add	r0, r0
    266c:	99 0b       	sbc	r25, r25
    266e:	00 97       	sbiw	r24, 0x00	; 0
    2670:	19 f4       	brne	.+6      	; 0x2678 <fgetc+0x3e>
    2672:	20 62       	ori	r18, 0x20	; 32
    2674:	2b 83       	std	Y+3, r18	; 0x03
    2676:	1a c0       	rjmp	.+52     	; 0x26ac <fgetc+0x72>
    2678:	31 96       	adiw	r30, 0x01	; 1
    267a:	f9 83       	std	Y+1, r31	; 0x01
    267c:	e8 83       	st	Y, r30
    267e:	0e c0       	rjmp	.+28     	; 0x269c <fgetc+0x62>
    2680:	ea 85       	ldd	r30, Y+10	; 0x0a
    2682:	fb 85       	ldd	r31, Y+11	; 0x0b
    2684:	09 95       	icall
    2686:	97 ff       	sbrs	r25, 7
    2688:	09 c0       	rjmp	.+18     	; 0x269c <fgetc+0x62>
    268a:	2b 81       	ldd	r18, Y+3	; 0x03
    268c:	01 96       	adiw	r24, 0x01	; 1
    268e:	11 f0       	breq	.+4      	; 0x2694 <fgetc+0x5a>
    2690:	80 e2       	ldi	r24, 0x20	; 32
    2692:	01 c0       	rjmp	.+2      	; 0x2696 <fgetc+0x5c>
    2694:	80 e1       	ldi	r24, 0x10	; 16
    2696:	82 2b       	or	r24, r18
    2698:	8b 83       	std	Y+3, r24	; 0x03
    269a:	08 c0       	rjmp	.+16     	; 0x26ac <fgetc+0x72>
    269c:	2e 81       	ldd	r18, Y+6	; 0x06
    269e:	3f 81       	ldd	r19, Y+7	; 0x07
    26a0:	2f 5f       	subi	r18, 0xFF	; 255
    26a2:	3f 4f       	sbci	r19, 0xFF	; 255
    26a4:	3f 83       	std	Y+7, r19	; 0x07
    26a6:	2e 83       	std	Y+6, r18	; 0x06
    26a8:	99 27       	eor	r25, r25
    26aa:	02 c0       	rjmp	.+4      	; 0x26b0 <fgetc+0x76>
    26ac:	8f ef       	ldi	r24, 0xFF	; 255
    26ae:	9f ef       	ldi	r25, 0xFF	; 255
    26b0:	df 91       	pop	r29
    26b2:	cf 91       	pop	r28
    26b4:	08 95       	ret

000026b6 <fputc>:
    26b6:	0f 93       	push	r16
    26b8:	1f 93       	push	r17
    26ba:	cf 93       	push	r28
    26bc:	df 93       	push	r29
    26be:	fb 01       	movw	r30, r22
    26c0:	23 81       	ldd	r18, Z+3	; 0x03
    26c2:	21 fd       	sbrc	r18, 1
    26c4:	03 c0       	rjmp	.+6      	; 0x26cc <fputc+0x16>
    26c6:	8f ef       	ldi	r24, 0xFF	; 255
    26c8:	9f ef       	ldi	r25, 0xFF	; 255
    26ca:	2c c0       	rjmp	.+88     	; 0x2724 <fputc+0x6e>
    26cc:	22 ff       	sbrs	r18, 2
    26ce:	16 c0       	rjmp	.+44     	; 0x26fc <fputc+0x46>
    26d0:	46 81       	ldd	r20, Z+6	; 0x06
    26d2:	57 81       	ldd	r21, Z+7	; 0x07
    26d4:	24 81       	ldd	r18, Z+4	; 0x04
    26d6:	35 81       	ldd	r19, Z+5	; 0x05
    26d8:	42 17       	cp	r20, r18
    26da:	53 07       	cpc	r21, r19
    26dc:	44 f4       	brge	.+16     	; 0x26ee <fputc+0x38>
    26de:	a0 81       	ld	r26, Z
    26e0:	b1 81       	ldd	r27, Z+1	; 0x01
    26e2:	9d 01       	movw	r18, r26
    26e4:	2f 5f       	subi	r18, 0xFF	; 255
    26e6:	3f 4f       	sbci	r19, 0xFF	; 255
    26e8:	31 83       	std	Z+1, r19	; 0x01
    26ea:	20 83       	st	Z, r18
    26ec:	8c 93       	st	X, r24
    26ee:	26 81       	ldd	r18, Z+6	; 0x06
    26f0:	37 81       	ldd	r19, Z+7	; 0x07
    26f2:	2f 5f       	subi	r18, 0xFF	; 255
    26f4:	3f 4f       	sbci	r19, 0xFF	; 255
    26f6:	37 83       	std	Z+7, r19	; 0x07
    26f8:	26 83       	std	Z+6, r18	; 0x06
    26fa:	14 c0       	rjmp	.+40     	; 0x2724 <fputc+0x6e>
    26fc:	8b 01       	movw	r16, r22
    26fe:	ec 01       	movw	r28, r24
    2700:	fb 01       	movw	r30, r22
    2702:	00 84       	ldd	r0, Z+8	; 0x08
    2704:	f1 85       	ldd	r31, Z+9	; 0x09
    2706:	e0 2d       	mov	r30, r0
    2708:	09 95       	icall
    270a:	89 2b       	or	r24, r25
    270c:	e1 f6       	brne	.-72     	; 0x26c6 <fputc+0x10>
    270e:	d8 01       	movw	r26, r16
    2710:	16 96       	adiw	r26, 0x06	; 6
    2712:	8d 91       	ld	r24, X+
    2714:	9c 91       	ld	r25, X
    2716:	17 97       	sbiw	r26, 0x07	; 7
    2718:	01 96       	adiw	r24, 0x01	; 1
    271a:	17 96       	adiw	r26, 0x07	; 7
    271c:	9c 93       	st	X, r25
    271e:	8e 93       	st	-X, r24
    2720:	16 97       	sbiw	r26, 0x06	; 6
    2722:	ce 01       	movw	r24, r28
    2724:	df 91       	pop	r29
    2726:	cf 91       	pop	r28
    2728:	1f 91       	pop	r17
    272a:	0f 91       	pop	r16
    272c:	08 95       	ret

0000272e <ungetc>:
    272e:	fb 01       	movw	r30, r22
    2730:	23 81       	ldd	r18, Z+3	; 0x03
    2732:	20 ff       	sbrs	r18, 0
    2734:	12 c0       	rjmp	.+36     	; 0x275a <ungetc+0x2c>
    2736:	26 fd       	sbrc	r18, 6
    2738:	10 c0       	rjmp	.+32     	; 0x275a <ungetc+0x2c>
    273a:	8f 3f       	cpi	r24, 0xFF	; 255
    273c:	3f ef       	ldi	r19, 0xFF	; 255
    273e:	93 07       	cpc	r25, r19
    2740:	61 f0       	breq	.+24     	; 0x275a <ungetc+0x2c>
    2742:	82 83       	std	Z+2, r24	; 0x02
    2744:	2f 7d       	andi	r18, 0xDF	; 223
    2746:	20 64       	ori	r18, 0x40	; 64
    2748:	23 83       	std	Z+3, r18	; 0x03
    274a:	26 81       	ldd	r18, Z+6	; 0x06
    274c:	37 81       	ldd	r19, Z+7	; 0x07
    274e:	21 50       	subi	r18, 0x01	; 1
    2750:	31 09       	sbc	r19, r1
    2752:	37 83       	std	Z+7, r19	; 0x07
    2754:	26 83       	std	Z+6, r18	; 0x06
    2756:	99 27       	eor	r25, r25
    2758:	08 95       	ret
    275a:	8f ef       	ldi	r24, 0xFF	; 255
    275c:	9f ef       	ldi	r25, 0xFF	; 255
    275e:	08 95       	ret

00002760 <__ultoa_invert>:
    2760:	fa 01       	movw	r30, r20
    2762:	aa 27       	eor	r26, r26
    2764:	28 30       	cpi	r18, 0x08	; 8
    2766:	51 f1       	breq	.+84     	; 0x27bc <__ultoa_invert+0x5c>
    2768:	20 31       	cpi	r18, 0x10	; 16
    276a:	81 f1       	breq	.+96     	; 0x27cc <__ultoa_invert+0x6c>
    276c:	e8 94       	clt
    276e:	6f 93       	push	r22
    2770:	6e 7f       	andi	r22, 0xFE	; 254
    2772:	6e 5f       	subi	r22, 0xFE	; 254
    2774:	7f 4f       	sbci	r23, 0xFF	; 255
    2776:	8f 4f       	sbci	r24, 0xFF	; 255
    2778:	9f 4f       	sbci	r25, 0xFF	; 255
    277a:	af 4f       	sbci	r26, 0xFF	; 255
    277c:	b1 e0       	ldi	r27, 0x01	; 1
    277e:	3e d0       	rcall	.+124    	; 0x27fc <__ultoa_invert+0x9c>
    2780:	b4 e0       	ldi	r27, 0x04	; 4
    2782:	3c d0       	rcall	.+120    	; 0x27fc <__ultoa_invert+0x9c>
    2784:	67 0f       	add	r22, r23
    2786:	78 1f       	adc	r23, r24
    2788:	89 1f       	adc	r24, r25
    278a:	9a 1f       	adc	r25, r26
    278c:	a1 1d       	adc	r26, r1
    278e:	68 0f       	add	r22, r24
    2790:	79 1f       	adc	r23, r25
    2792:	8a 1f       	adc	r24, r26
    2794:	91 1d       	adc	r25, r1
    2796:	a1 1d       	adc	r26, r1
    2798:	6a 0f       	add	r22, r26
    279a:	71 1d       	adc	r23, r1
    279c:	81 1d       	adc	r24, r1
    279e:	91 1d       	adc	r25, r1
    27a0:	a1 1d       	adc	r26, r1
    27a2:	20 d0       	rcall	.+64     	; 0x27e4 <__ultoa_invert+0x84>
    27a4:	09 f4       	brne	.+2      	; 0x27a8 <__ultoa_invert+0x48>
    27a6:	68 94       	set
    27a8:	3f 91       	pop	r19
    27aa:	2a e0       	ldi	r18, 0x0A	; 10
    27ac:	26 9f       	mul	r18, r22
    27ae:	11 24       	eor	r1, r1
    27b0:	30 19       	sub	r19, r0
    27b2:	30 5d       	subi	r19, 0xD0	; 208
    27b4:	31 93       	st	Z+, r19
    27b6:	de f6       	brtc	.-74     	; 0x276e <__ultoa_invert+0xe>
    27b8:	cf 01       	movw	r24, r30
    27ba:	08 95       	ret
    27bc:	46 2f       	mov	r20, r22
    27be:	47 70       	andi	r20, 0x07	; 7
    27c0:	40 5d       	subi	r20, 0xD0	; 208
    27c2:	41 93       	st	Z+, r20
    27c4:	b3 e0       	ldi	r27, 0x03	; 3
    27c6:	0f d0       	rcall	.+30     	; 0x27e6 <__ultoa_invert+0x86>
    27c8:	c9 f7       	brne	.-14     	; 0x27bc <__ultoa_invert+0x5c>
    27ca:	f6 cf       	rjmp	.-20     	; 0x27b8 <__ultoa_invert+0x58>
    27cc:	46 2f       	mov	r20, r22
    27ce:	4f 70       	andi	r20, 0x0F	; 15
    27d0:	40 5d       	subi	r20, 0xD0	; 208
    27d2:	4a 33       	cpi	r20, 0x3A	; 58
    27d4:	18 f0       	brcs	.+6      	; 0x27dc <__ultoa_invert+0x7c>
    27d6:	49 5d       	subi	r20, 0xD9	; 217
    27d8:	31 fd       	sbrc	r19, 1
    27da:	40 52       	subi	r20, 0x20	; 32
    27dc:	41 93       	st	Z+, r20
    27de:	02 d0       	rcall	.+4      	; 0x27e4 <__ultoa_invert+0x84>
    27e0:	a9 f7       	brne	.-22     	; 0x27cc <__ultoa_invert+0x6c>
    27e2:	ea cf       	rjmp	.-44     	; 0x27b8 <__ultoa_invert+0x58>
    27e4:	b4 e0       	ldi	r27, 0x04	; 4
    27e6:	a6 95       	lsr	r26
    27e8:	97 95       	ror	r25
    27ea:	87 95       	ror	r24
    27ec:	77 95       	ror	r23
    27ee:	67 95       	ror	r22
    27f0:	ba 95       	dec	r27
    27f2:	c9 f7       	brne	.-14     	; 0x27e6 <__ultoa_invert+0x86>
    27f4:	00 97       	sbiw	r24, 0x00	; 0
    27f6:	61 05       	cpc	r22, r1
    27f8:	71 05       	cpc	r23, r1
    27fa:	08 95       	ret
    27fc:	9b 01       	movw	r18, r22
    27fe:	ac 01       	movw	r20, r24
    2800:	0a 2e       	mov	r0, r26
    2802:	06 94       	lsr	r0
    2804:	57 95       	ror	r21
    2806:	47 95       	ror	r20
    2808:	37 95       	ror	r19
    280a:	27 95       	ror	r18
    280c:	ba 95       	dec	r27
    280e:	c9 f7       	brne	.-14     	; 0x2802 <__ultoa_invert+0xa2>
    2810:	62 0f       	add	r22, r18
    2812:	73 1f       	adc	r23, r19
    2814:	84 1f       	adc	r24, r20
    2816:	95 1f       	adc	r25, r21
    2818:	a0 1d       	adc	r26, r0
    281a:	08 95       	ret

0000281c <__ctype_isfalse>:
    281c:	99 27       	eor	r25, r25
    281e:	88 27       	eor	r24, r24

00002820 <__ctype_istrue>:
    2820:	08 95       	ret

00002822 <eeprom_read_block>:
    2822:	dc 01       	movw	r26, r24
    2824:	cb 01       	movw	r24, r22

00002826 <eeprom_read_blraw>:
    2826:	fc 01       	movw	r30, r24
    2828:	e1 99       	sbic	0x1c, 1	; 28
    282a:	fe cf       	rjmp	.-4      	; 0x2828 <eeprom_read_blraw+0x2>
    282c:	06 c0       	rjmp	.+12     	; 0x283a <eeprom_read_blraw+0x14>
    282e:	ff bb       	out	0x1f, r31	; 31
    2830:	ee bb       	out	0x1e, r30	; 30
    2832:	e0 9a       	sbi	0x1c, 0	; 28
    2834:	31 96       	adiw	r30, 0x01	; 1
    2836:	0d b2       	in	r0, 0x1d	; 29
    2838:	0d 92       	st	X+, r0
    283a:	41 50       	subi	r20, 0x01	; 1
    283c:	50 40       	sbci	r21, 0x00	; 0
    283e:	b8 f7       	brcc	.-18     	; 0x282e <eeprom_read_blraw+0x8>
    2840:	08 95       	ret

00002842 <eeprom_read_byte>:
    2842:	e1 99       	sbic	0x1c, 1	; 28
    2844:	fe cf       	rjmp	.-4      	; 0x2842 <eeprom_read_byte>
    2846:	9f bb       	out	0x1f, r25	; 31
    2848:	8e bb       	out	0x1e, r24	; 30
    284a:	e0 9a       	sbi	0x1c, 0	; 28
    284c:	99 27       	eor	r25, r25
    284e:	8d b3       	in	r24, 0x1d	; 29
    2850:	08 95       	ret

00002852 <eeprom_update_block>:
    2852:	dc 01       	movw	r26, r24
    2854:	a4 0f       	add	r26, r20
    2856:	b5 1f       	adc	r27, r21
    2858:	41 50       	subi	r20, 0x01	; 1
    285a:	50 40       	sbci	r21, 0x00	; 0
    285c:	40 f0       	brcs	.+16     	; 0x286e <eeprom_update_block+0x1c>
    285e:	cb 01       	movw	r24, r22
    2860:	84 0f       	add	r24, r20
    2862:	95 1f       	adc	r25, r21
    2864:	2e 91       	ld	r18, -X
    2866:	05 d0       	rcall	.+10     	; 0x2872 <eeprom_update_r18>
    2868:	41 50       	subi	r20, 0x01	; 1
    286a:	50 40       	sbci	r21, 0x00	; 0
    286c:	d8 f7       	brcc	.-10     	; 0x2864 <eeprom_update_block+0x12>
    286e:	08 95       	ret

00002870 <eeprom_update_byte>:
    2870:	26 2f       	mov	r18, r22

00002872 <eeprom_update_r18>:
    2872:	e1 99       	sbic	0x1c, 1	; 28
    2874:	fe cf       	rjmp	.-4      	; 0x2872 <eeprom_update_r18>
    2876:	9f bb       	out	0x1f, r25	; 31
    2878:	8e bb       	out	0x1e, r24	; 30
    287a:	e0 9a       	sbi	0x1c, 0	; 28
    287c:	01 97       	sbiw	r24, 0x01	; 1
    287e:	0d b2       	in	r0, 0x1d	; 29
    2880:	02 16       	cp	r0, r18
    2882:	31 f0       	breq	.+12     	; 0x2890 <eeprom_update_r18+0x1e>
    2884:	2d bb       	out	0x1d, r18	; 29
    2886:	0f b6       	in	r0, 0x3f	; 63
    2888:	f8 94       	cli
    288a:	e2 9a       	sbi	0x1c, 2	; 28
    288c:	e1 9a       	sbi	0x1c, 1	; 28
    288e:	0f be       	out	0x3f, r0	; 63
    2890:	08 95       	ret

00002892 <_exit>:
    2892:	f8 94       	cli

00002894 <__stop_program>:
    2894:	ff cf       	rjmp	.-2      	; 0x2894 <__stop_program>
