/* Generated automatically by the program `genflags'
from the machine description file `md'.  */

#define HAVE_cmpsi (1)
extern rtx gen_cmpsi ();
#define HAVE_tstsi (1)
extern rtx gen_tstsi ();
#define HAVE_beq (1)
extern rtx gen_beq ();
#define HAVE_bne (1)
extern rtx gen_bne ();
#define HAVE_bgt (1)
extern rtx gen_bgt ();
#define HAVE_bgtu (1)
extern rtx gen_bgtu ();
#define HAVE_blt (1)
extern rtx gen_blt ();
#define HAVE_bltu (1)
extern rtx gen_bltu ();
#define HAVE_bge (1)
extern rtx gen_bge ();
#define HAVE_bgeu (1)
extern rtx gen_bgeu ();
#define HAVE_ble (1)
extern rtx gen_ble ();
#define HAVE_bleu (1)
extern rtx gen_bleu ();
#define HAVE_movsi (1)
extern rtx gen_movsi ();
#define HAVE_movqi (1)
extern rtx gen_movqi ();
#define HAVE_loadhi (1)
extern rtx gen_loadhi ();
#define HAVE_storehi (1)
extern rtx gen_storehi ();
#define HAVE_storeinthi (1)
extern rtx gen_storeinthi ();
#define HAVE_movhi (1)
extern rtx gen_movhi ();
#define HAVE_movdf (1)
extern rtx gen_movdf ();
#define HAVE_movdi (1)
extern rtx gen_movdi ();
#define HAVE_movsf (1)
extern rtx gen_movsf ();
#define HAVE_truncsiqi2 (1)
extern rtx gen_truncsiqi2 ();
#define HAVE_trunchiqi2 (1)
extern rtx gen_trunchiqi2 ();
#define HAVE_truncsihi2 (1)
extern rtx gen_truncsihi2 ();
#define HAVE_zero_extendhisi2 (1)
extern rtx gen_zero_extendhisi2 ();
#define HAVE_zero_extendqihi2 (1)
extern rtx gen_zero_extendqihi2 ();
#define HAVE_zero_extendqisi2 (1)
extern rtx gen_zero_extendqisi2 ();
#define HAVE_extendhisi2 (1)
extern rtx gen_extendhisi2 ();
#define HAVE_extendqihi2 (1)
extern rtx gen_extendqihi2 ();
#define HAVE_extendqisi2 (1)
extern rtx gen_extendqisi2 ();
#define HAVE_addsi3 (1)
extern rtx gen_addsi3 ();
#define HAVE_subsi3 (1)
extern rtx gen_subsi3 ();
#define HAVE_andsi3 (1)
extern rtx gen_andsi3 ();
#define HAVE_iorsi3 (1)
extern rtx gen_iorsi3 ();
#define HAVE_xorsi3 (1)
extern rtx gen_xorsi3 ();
#define HAVE_negsi2 (1)
extern rtx gen_negsi2 ();
#define HAVE_one_cmplsi2 (1)
extern rtx gen_one_cmplsi2 ();
#define HAVE_adddf3 (TARGET_FPU)
extern rtx gen_adddf3 ();
#define HAVE_addsf3 (TARGET_FPU)
extern rtx gen_addsf3 ();
#define HAVE_subdf3 (TARGET_FPU)
extern rtx gen_subdf3 ();
#define HAVE_subsf3 (TARGET_FPU)
extern rtx gen_subsf3 ();
#define HAVE_muldf3 (TARGET_FPU)
extern rtx gen_muldf3 ();
#define HAVE_mulsf3 (TARGET_FPU)
extern rtx gen_mulsf3 ();
#define HAVE_divdf3 (TARGET_FPU)
extern rtx gen_divdf3 ();
#define HAVE_divsf3 (TARGET_FPU)
extern rtx gen_divsf3 ();
#define HAVE_negdf2 (TARGET_FPU)
extern rtx gen_negdf2 ();
#define HAVE_negsf2 (TARGET_FPU)
extern rtx gen_negsf2 ();
#define HAVE_absdf2 (TARGET_FPU)
extern rtx gen_absdf2 ();
#define HAVE_abssf2 (TARGET_FPU)
extern rtx gen_abssf2 ();
#define HAVE_ashlsi3 (1)
extern rtx gen_ashlsi3 ();
#define HAVE_lshlsi3 (1)
extern rtx gen_lshlsi3 ();
#define HAVE_ashrsi3 (1)
extern rtx gen_ashrsi3 ();
#define HAVE_lshrsi3 (1)
extern rtx gen_lshrsi3 ();
#define HAVE_jump (1)
extern rtx gen_jump ();
#define HAVE_tablejump (1)
extern rtx gen_tablejump ();
#define HAVE_call (1)
extern rtx gen_call ();
#define HAVE_call_value (1)
extern rtx gen_call_value ();
