@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN115 :"c:\users\duncan\git\forthcpu\bootrom\source\tb_rom_tmpl.v":12:8:12:9|Removing instance u1 (in view: work.tb(verilog)) of type view:work.rom(verilog) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist tb 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
