// Seed: 1133353089
program module_0;
  id_2(
      .id_0(id_1), .id_1(), .id_2(id_1 == id_3 * 1)
  );
endprogram
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output wand id_7,
    input tri id_8,
    input tri0 id_9,
    output wand id_10,
    output wor id_11,
    output supply0 id_12,
    output supply1 id_13,
    inout supply0 id_14,
    input supply0 id_15,
    input supply0 id_16,
    input uwire id_17,
    input wand id_18,
    input tri0 id_19,
    input uwire id_20,
    output wire id_21,
    output wor id_22,
    input supply1 id_23,
    output logic id_24,
    input wand id_25,
    input wire id_26,
    output tri0 id_27
);
  supply0 id_29 = 1'b0;
  always @(negedge id_18) begin
    id_24 <= id_2 - 1;
    id_22 = id_19;
    id_13 = 1'd0;
    if (1 - id_14 && id_20) #1;
  end
  module_0();
endmodule
