// Seed: 1977135616
module module_0 (
    output tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  tri1 id_3,
    input  wire id_4,
    input  wire id_5,
    input  tri  id_6,
    input  tri1 id_7
);
  always @(1);
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    input wand id_8,
    input supply0 id_9,
    output supply1 id_10,
    input uwire id_11,
    input wand id_12,
    input wor id_13
);
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_6 = 1;
  wire id_25;
  wire id_26;
  module_0(
      id_6, id_8, id_10, id_9, id_8, id_13, id_0, id_8
  );
endmodule
