$date
	Tue Feb 25 11:46:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fast_prefix_tb $end
$var wire 1 ! processing_done $end
$var wire 8 " matched_weight [7:0] $end
$var wire 3 # matched_position [2:0] $end
$var wire 1 $ fast_valid $end
$var wire 3 % fast_offset [2:0] $end
$var parameter 32 & BITMASK_WIDTH $end
$var parameter 32 ' WEIGHT_WIDTH $end
$var reg 8 ( and_result [7:0] $end
$var reg 8 ) bitmask_b [7:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var reg 1 , valid_match $end
$scope module uut $end
$var wire 8 - and_result [7:0] $end
$var wire 8 . bitmask_b [7:0] $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var wire 1 , valid_match $end
$var parameter 32 / BITMASK_WIDTH $end
$var parameter 32 0 WEIGHT_WIDTH $end
$var reg 8 1 current_and_result [7:0] $end
$var reg 3 2 current_pos [2:0] $end
$var reg 3 3 fast_offset [2:0] $end
$var reg 1 $ fast_valid $end
$var reg 3 4 matched_position [2:0] $end
$var reg 8 5 matched_weight [7:0] $end
$var reg 1 ! processing_done $end
$scope function count_ones_up_to $end
$upscope $end
$scope function find_lowest_one $end
$upscope $end
$scope function get_offset $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 0
b1000 /
b1000 '
b1000 &
$end
#0
$dumpvars
b0 5
b0 4
b0 3
b0 2
b0 1
b0 .
b0 -
0,
1+
0*
b0 )
b0 (
b0 %
0$
b0 #
b0 "
1!
$end
#5
1*
#10
0*
#15
1*
#20
0*
#25
0+
1*
#30
0*
#35
0!
b10101000 1
1,
b10101100 )
b10101100 .
b10101000 (
b10101000 -
1*
#40
0*
#45
b10100000 1
1$
b100 "
b100 5
b1 %
b1 3
b11 #
b11 4
b11 2
0,
1*
#50
0*
#55
b10000000 1
b110 "
b110 5
b10 %
b10 3
b101 #
b101 4
b101 2
1*
#60
0*
#65
b0 1
b1000 "
b1000 5
b11 %
b11 3
b111 #
b111 4
b111 2
1*
#70
0*
#75
0$
1!
1*
#80
0*
#85
1*
#90
0*
#95
1*
#100
0*
#105
1*
#110
0*
#115
1*
#120
0*
#125
1*
#130
0*
#135
1*
#140
0*
#145
1*
#150
0*
#155
1*
#160
0*
#165
1*
#170
0*
#175
1*
#180
0*
#185
1*
#190
0*
#195
1*
