#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Feb 13 00:08:23 2026
# Process ID         : 22928
# Current directory  : C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1
# Command line       : vivado.exe -log design_1_dpuczdx8g_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dpuczdx8g_0_0.tcl
# Log file           : C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1/design_1_dpuczdx8g_0_0.vds
# Journal file       : C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1\vivado.jou
# Running On         : GoldenFlower
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i5-8350U CPU @ 1.70GHz
# CPU Frequency      : 1896 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17011 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68550 MB
# Available Virtual  : 46465 MB
#-----------------------------------------------------------
source design_1_dpuczdx8g_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 367.184 ; gain = 66.465
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/rahul/ip_repository'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rahul/Downloads/DPUCZDX8G (Vivado)'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rahul/Downloads/DPUCZDX8G_ip_repo_VAI_v3.0 (7)/DPUCZDX8G_ip_repo_VAI_v3.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/home/rahulan.thevakanthan/Documents/Document2/fpga-project-repo-3/vivado/build/ip_cache 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dpuczdx8g_0_0
Command: synth_design -top design_1_dpuczdx8g_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1602.824 ; gain = 178.562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dpuczdx8g_0_0' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/synth/design_1_dpuczdx8g_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized1' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized1' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6157] synthesizing module 'DSP48E2__parameterized2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E2__parameterized2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:42062]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dpuczdx8g_0_0' (0#1) [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/synth/design_1_dpuczdx8g_0_0.sv:53]
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[28] in module regs4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 2117.703 ; gain = 693.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2117.703 ; gain = 693.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2117.703 ; gain = 693.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2127.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 229 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports dpu_2x_clk]'. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc:21]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc:21]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_dpu_aclk]'. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc:22]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc:22]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports s_axi_aclk]'. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc:30]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc:30]
Finished Parsing XDC File [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_dpuczdx8g_0_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_0/design_1_dpuczdx8g_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_dpuczdx8g_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_dpuczdx8g_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2675.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 229 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 229 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2681.746 ; gain = 6.516
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 2681.746 ; gain = 1257.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 2681.746 ; gain = 1257.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:22 ; elapsed = 00:02:31 . Memory (MB): peak = 2681.746 ; gain = 1257.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fetch'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'distribute'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'sctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'cctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[0].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[1].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[0].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[1].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'state_machines[0].cs_reg' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_fetch_param'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_cmd_pipe_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'conv_ins_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ins_sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'alu_mac_parser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_PRE |                               01 |                               01
                 S_FETCH |                               10 |                               10
                  S_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'distribute'
INFO: [Synth 8-6904] The RAM "lctrl:/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                 S_FETCH |                              001 |                              001
                   S_DPD |                              010 |                              010
                S_FINISH |                              011 |                              111
                  S_SEND |                              100 |                              011
                  S_EXEC |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'sctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'cctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[1].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[0].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[1].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[0].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_machines[0].cs_reg' using encoding 'sequential' in module 'cm_buf_wctrl_augm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_fetch_param'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    SEND |                               01 |                               10
                    DELY |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_cmd_pipe_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'sequential' in module 'conv_ins_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_reg' using encoding 'one-hot' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STS_WAIT_INSTR |                               00 |                               00
      STS_WAIT_ELEW_DONE |                               01 |                               10
  STS_WAIT_ELEW_DONE_ACK |                               10 |                               11
  STS_WAIT_INIT_DONE_ACK |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ins_sts_reg' using encoding 'sequential' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                           000001 |                              000
               STAT_CONF |                           000010 |                              001
              STAT_DELAY |                           000100 |                              010
             STAT_DELAY1 |                           001000 |                              011
               STAT_WORK |                           010000 |                              100
               STAT_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'one-hot' in module 'alu_mac_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:06 ; elapsed = 00:03:24 . Memory (MB): peak = 2681.746 ; gain = 1257.484
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[4].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[5].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[6].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[7].u_dly_bgbk'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 66    
	   3 Input   29 Bit       Adders := 2     
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 64    
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 26    
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 6     
	   2 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 10    
	   4 Input   13 Bit       Adders := 12    
	   2 Input   13 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 154   
	   3 Input   11 Bit       Adders := 26    
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 40    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 30    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 118   
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 43    
	   2 Input    5 Bit       Adders := 53    
	   5 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 40    
	   3 Input    4 Bit       Adders := 4     
	   4 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 66    
	   3 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 12    
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 9     
	   2 Input      6 Bit         XORs := 13    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	              384 Bit    Registers := 2     
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	              192 Bit    Registers := 4     
	              160 Bit    Registers := 8     
	              144 Bit    Registers := 2     
	              138 Bit    Registers := 2     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	              116 Bit    Registers := 1     
	              108 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               89 Bit    Registers := 1     
	               80 Bit    Registers := 6     
	               79 Bit    Registers := 3     
	               77 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               75 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               64 Bit    Registers := 154   
	               61 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               54 Bit    Registers := 26    
	               49 Bit    Registers := 4     
	               44 Bit    Registers := 35    
	               40 Bit    Registers := 7     
	               36 Bit    Registers := 576   
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 40    
	               32 Bit    Registers := 72    
	               29 Bit    Registers := 90    
	               28 Bit    Registers := 4     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 76    
	               17 Bit    Registers := 11    
	               16 Bit    Registers := 60    
	               15 Bit    Registers := 18    
	               13 Bit    Registers := 20    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 337   
	               10 Bit    Registers := 154   
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 834   
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 66    
	                5 Bit    Registers := 122   
	                4 Bit    Registers := 226   
	                3 Bit    Registers := 224   
	                2 Bit    Registers := 119   
	                1 Bit    Registers := 4908  
+---RAMs : 
	             128K Bit	(2048 X 64 bit)          RAMs := 26    
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  384 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  129 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 66    
	   8 Input   64 Bit        Muxes := 4     
	   4 Input   64 Bit        Muxes := 16    
	   9 Input   64 Bit        Muxes := 2     
	   4 Input   54 Bit        Muxes := 16    
	   2 Input   54 Bit        Muxes := 10    
	   2 Input   49 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 47    
	   2 Input   40 Bit        Muxes := 1     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 64    
	   2 Input   32 Bit        Muxes := 58    
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 32    
	   2 Input   29 Bit        Muxes := 10    
	   2 Input   25 Bit        Muxes := 8     
	   4 Input   23 Bit        Muxes := 2     
	   4 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 35    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 16    
	   4 Input   13 Bit        Muxes := 12    
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 109   
	   3 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 48    
	   5 Input   11 Bit        Muxes := 3     
	   8 Input   11 Bit        Muxes := 20    
	   9 Input   11 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 93    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 32    
	   2 Input    8 Bit        Muxes := 379   
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 21    
	   4 Input    6 Bit        Muxes := 2     
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 97    
	   3 Input    5 Bit        Muxes := 11    
	   4 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 136   
	   4 Input    4 Bit        Muxes := 13    
	   3 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 217   
	  14 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 22    
	   6 Input    3 Bit        Muxes := 10    
	   5 Input    3 Bit        Muxes := 22    
	   4 Input    2 Bit        Muxes := 36    
	   2 Input    2 Bit        Muxes := 134   
	   3 Input    2 Bit        Muxes := 66    
	   2 Input    1 Bit        Muxes := 1250  
	   3 Input    1 Bit        Muxes := 197   
	   4 Input    1 Bit        Muxes := 85    
	   5 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_save_fetch_param/mul_c_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_save_fetch_param/mul_a_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_b_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_c_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: operator u_save_fetch_param/mul_c0 is absorbed into DSP u_save_fetch_param/mul_c_reg.
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port wgt_fifo_empty[0] driven by constant 1
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_w_tfail[0] driven by constant 0
WARNING: [Synth 8-3917] design cm_buf_wctrl_augm__GB0 has port load_b_tfail[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[6]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[5]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[4]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[4]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[3]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[3]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[2]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[2]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[1]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[1]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[0]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[7]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[13]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[12]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[12]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[12]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[12]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[12]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[12]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[12]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[11]'
INFO: [Synth 8-3886] merging instance 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[12]' (FDS) to 'state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_machines[1].cs_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (data_in_cnt0_inferred/\data_in_cnt_reg[1] )
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10882]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_pre_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:8910]
INFO: [Synth 8-4471] merging register 'GenPP[1].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[0].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[2].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[4].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[3].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[5].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenSystolicCtrlN_packed.at_tvalid_dly_r_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Synth 8-4471] merging register 'GenPP[7].GenAccumDsp.u_accum_dsp/CEP_pre_reg' into 'GenPP[6].GenAccumDsp.u_accum_dsp/CEP_reg' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:10881]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[2].GenDataN[2].ele_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_adder/u_serdes_bias/GenDataN.GenEleP[3].GenDataN[2].ele_r_reg[7] )
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP8.bk_sel_binary_reg[1][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP8.bk_sel_binary_reg[2][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP8.bk_sel_binary_reg[3][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[4].GenOnehot2BinaryPP8.bk_sel_binary_reg[4][2:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2:0]' [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16340]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg' and it is trimmed from '60' to '59' bits. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6502]
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[63] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[62] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[61] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[60] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[59] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[58] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[57] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[56] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[55] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[54] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[53] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[52] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[51] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[50] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[49] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[48] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[47] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[46] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[45] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[44] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[43] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[42] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[41] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[40] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[39] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[38] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[37] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[36] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[35] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[34] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[33] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[32] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[31] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[30] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[29] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[28] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[27] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[26] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[25] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[24] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[23] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[22] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[21] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[20] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[19] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[18] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[17] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[16] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[15] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[14] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[13] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[12] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[11] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[10] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[9] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[8] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[7] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[6] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[5] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[4] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[3] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[2] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[1] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[12].pt_bk_rden_reg[0][12]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[12]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[13].pt_bk_rden_reg[0][13]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[13]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[14].pt_bk_rden_reg[0][14]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[14]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[15].pt_bk_rden_reg[0][15]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[15]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[0].pt_bk_rden_reg[0][0]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[1].pt_bk_rden_reg[0][1]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[2].pt_bk_rden_reg[0][2]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[3].pt_bk_rden_reg[0][3]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[4].pt_bk_rden_reg[0][4]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[4]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[5].pt_bk_rden_reg[0][5]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[5]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[6].pt_bk_rden_reg[0][6]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[7].pt_bk_rden_reg[0][7]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[7]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[8].pt_bk_rden_reg[0][8]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[8]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[9].pt_bk_rden_reg[0][9]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[9]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[10].pt_bk_rden_reg[0][10]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[10]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkrd/GenPtGrp[0].AssignBk[11].pt_bk_rden_reg[0][11]' (FD) to 'm_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/bk_sel_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkrd /\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkrd /\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkrd /\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP8.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]' (FD) to 'm_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][3]' (FD) to 'm_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0]' (FD) to 'm_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][2]' (FD) to 'm_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' (FDR) to 'm_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg'
INFO: [Synth 8-3886] merging instance 'm_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' (FDR) to 'm_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "sub_instr_num0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "m_scheduler_thdl/m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "m_scheduler_thdl/m_lctrl/dpdby_ir_reg" of size (depth=16 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_thread_ctrl/thdl_suspend_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/m_lctrl/exec_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/\m_profiler/exec_cycle_l_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/m_pctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/m_cctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/m_lctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/m_sctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/m_sctrl/\m_axis_cmd_tdata_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_scheduler_thdl/m_sctrl/\m_axis_cmd_tdata_reg[222] )
WARNING: [Synth 8-3936] Found unconnected internal register 'en_dly_reg' and it is trimmed from '3' to '2' bits. [c:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:29333]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_alu_top/u_alu_parser/u_alu_mac_parser/reg_pad_type_r_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_alu_top/u_alu_pe /u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_alu_top/u_alu_parser/u_alu_mac_parser/reg_nl_relu6_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_alu_top/u_alu_parser/u_alu_mac_parser/reg_res_jump_wr_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_alu_top/u_alu_img_reader /u_pad_mask/\GenInitCoorH[0].pix_base_coor_h_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_axi_status_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_alu_top/u_alu_parser/reg_nl_relu6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_alu_top/u_alu_img_reader /u_pad_mask/\GenCoorH[0].coor_h_r_reg[0][10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:06 ; elapsed = 00:05:34 . Memory (MB): peak = 2681.746 ; gain = 1257.484
---------------------------------------------------------------------------------
 Sort Area is save_top__GC0 u_save_fetch_param/mul_c_reg_0 : 0 0 : 1037 1037 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|hamming_weight_c63 | r          | 64x3          | LUT            | 
+-------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                      | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|m_scheduler_thdl/m_distribute/\instr_fifo/m_ram                                            | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|m_scheduler_thdl/m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|m_scheduler_thdl/m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|m_scheduler_thdl/m_lctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|m_scheduler_thdl/m_lctrl                                                                   | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|m_scheduler_thdl/m_sctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|m_scheduler_thdl/m_cctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|m_scheduler_thdl/m_cctrl/\u_fifo_dpdby/m_ram                                               | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|m_scheduler_thdl/m_pctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 79             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 79             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 64 x 79              | RAM64M8 x 12   | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 76              | RAM32M16 x 6   | 
|\state_machines[1].u_wrfifo_mean /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 70              | RAM32M16 x 5   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|save_data__GC0:/\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                              | gen_bram_dram.ram_reg | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|save_data__GC0:/\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                       | gen_bram_dram.ram_reg | User Attribute | 8 x 138              | RAM32M16 x 10  | 
|inst/u_save_data_and_cmdi_11/\save_hp2_hp0[0].u_savedatafifo/m_ram                         | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/u_save_data_and_cmdi_11/\save_hp2_hp0[1].u_savedatafifo/m_ram                         | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/m_save_topi_12/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_save_topi_12/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_conv_topi_15/\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                           | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/m_conv_topi_15/inst_reader/\inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram                | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|\m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|\m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|\m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram                            | gen_bram_dram.ram_reg | User Attribute | 64 x 80              | RAM64M8 x 12   | 
|\m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                   | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\m_alu_top/u_alu_img_reader /\GenArFifoEna.u_arfifo /\u_axis_sync_fifo/m_ram               | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\m_alu_top/u_alu_img_reader /u_rfifo/\u_axis_sync_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|save_fetch_param | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:30 ; elapsed = 00:06:01 . Memory (MB): peak = 2920.980 ; gain = 1496.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:37 ; elapsed = 00:06:08 . Memory (MB): peak = 2950.051 ; gain = 1525.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                      | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[8].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[9].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[10].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[11].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[12].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[13].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[14].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[15].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
|\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 2,1,1           | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+
|m_scheduler_thdl/m_distribute/\instr_fifo/m_ram                                            | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M8 x 20   | 
|m_scheduler_thdl/m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|m_scheduler_thdl/m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M16 x 1   | 
|m_scheduler_thdl/m_lctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|m_scheduler_thdl/m_lctrl                                                                   | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M16 x 1   | 
|m_scheduler_thdl/m_sctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|m_scheduler_thdl/m_cctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M8 x 23   | 
|m_scheduler_thdl/m_cctrl/\u_fifo_dpdby/m_ram                                               | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M8 x 1    | 
|m_scheduler_thdl/m_pctrl/\instr_fifo/m_ram                                                 | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M8 x 28   | 
|\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 79             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 128 x 79             | RAM64M8 x 24   | 
|\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram                        | gen_bram_dram.ram_reg | User Attribute | 64 x 79              | RAM64M8 x 12   | 
|\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram                       | gen_bram_dram.ram_reg | User Attribute | 32 x 76              | RAM32M16 x 6   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_ddr_reader/\gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M16 x 1   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|inst/m_buf_writeri_2/u_cfg_buf_writer_bridge/\gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 108              | RAM32M16 x 8   | 
|save_data__GC0:/\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                              | gen_bram_dram.ram_reg | User Attribute | 32 x 8               | RAM32M16 x 1   | 
|save_data__GC0:/\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                       | gen_bram_dram.ram_reg | User Attribute | 8 x 138              | RAM32M16 x 10  | 
|inst/u_save_data_and_cmdi_11/\save_hp2_hp0[0].u_savedatafifo/m_ram                         | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/u_save_data_and_cmdi_11/\save_hp2_hp0[1].u_savedatafifo/m_ram                         | gen_bram_dram.ram_reg | User Attribute | 32 x 144             | RAM32M16 x 11  | 
|inst/m_save_topi_12/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_save_topi_12/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                  | gen_bram_dram.ram_reg | User Attribute | 64 x 8               | RAM64M8 x 2    | 
|inst/m_conv_topi_15/\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                           | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|inst/m_conv_topi_15/inst_reader/\inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram                | gen_bram_dram.ram_reg | User Attribute | 32 x 17              | RAM32M16 x 2   | 
|\m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|\m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram                                | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M16 x 5   | 
|\m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram                            | gen_bram_dram.ram_reg | User Attribute | 64 x 80              | RAM64M8 x 12   | 
|\m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                   | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\m_alu_top/u_alu_img_reader /\GenArFifoEna.u_arfifo /\u_axis_sync_fifo/m_ram               | gen_bram_dram.ram_reg | User Attribute | 16 x 61              | RAM32M16 x 5   | 
|\m_alu_top/u_alu_img_reader /u_rfifo/\u_axis_sync_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 32 x 16              | RAM32M16 x 2   | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/m_dpu_topi_17/\GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/reg_res_bid_vpp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/m_dpu_topi_17/\GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/vpp0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/m_dpu_topi_17/\GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/reg_wr_port_vpp0_d_reg[3] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:58 ; elapsed = 00:06:48 . Memory (MB): peak = 2976.895 ; gain = 1552.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:18 ; elapsed = 00:07:09 . Memory (MB): peak = 3163.934 ; gain = 1739.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:19 ; elapsed = 00:07:10 . Memory (MB): peak = 3163.934 ; gain = 1739.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:33 ; elapsed = 00:07:24 . Memory (MB): peak = 3251.594 ; gain = 1827.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:34 ; elapsed = 00:07:25 . Memory (MB): peak = 3251.594 ; gain = 1827.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:37 ; elapsed = 00:07:28 . Memory (MB): peak = 3251.594 ; gain = 1827.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:38 ; elapsed = 00:07:29 . Memory (MB): peak = 3251.594 ; gain = 1827.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_d4_reg                                      | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/dly_ena_reg[3]                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg_reg[4] | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_tlast_reg[4]  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_vld_pre/BIT[5].DX.d_r_reg[5][0]                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_pre2/BIT[4].DX.d_r_reg[4][0]                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[4].DX.d_r_reg[4][0]                                          | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/BIT[6].DX.d_r_reg[6][0]                                          | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/BIT[3].DX.d_r_reg[3][0]                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][63]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][47]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgDlyNN.u_dly_bg/BIT[4].DX.d_r_reg[4][0]                     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgbkDlyNN.GenBgbkDly[0].u_dly_bgbk/BIT[5].DX.d_r_reg[5][2]   | 6      | 46    | NO           | NO                 | YES               | 46     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_addr_reg[0][10]        | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]                           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r_reg[5]                                                                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48ex_wrapper__parameterized2_986 | (C'+((D'+A')'*B'')')'   | 24     | 16     | 0      | 0      | 32     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2_985 | (C'+((D'+A')'*B'')')'   | 24     | 17     | 0      | 0      | 32     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3     | (C'+((D'+A')'*B'')')'   | 22     | 17     | 35     | 0      | 38     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2     | (C'+((D'+A')'*B'')')'   | 24     | 17     | 29     | 0      | 32     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_982 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_981 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_980 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_979 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_978 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_977 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_976 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_975 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_974 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_973 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_972 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_971 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_970 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_969 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_968 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_967 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_966 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_965 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_964 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_963 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_962 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_961 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_960 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_959 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_958 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_957 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_956 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_955 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_954 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_953 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4_952 | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized4     | Dynamic                 | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper                     | C'+((D'+A')'*B'')'      | 25     | 16     | 0      | 10     | 45     | 1    | 2    | 1    | 1    | 1     | 1    | 0    | 
|dsp48ex_wrapper__parameterized1_761 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_759 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_757 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_755 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_753 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_751 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_749 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_747 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_722 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_720 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_718 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_716 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_714 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_712 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_710 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_708 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_683 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_681 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_679 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_677 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_675 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_673 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_671 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_669 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_644 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_642 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_640 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_638 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_636 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_634 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_632 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_630 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_605 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_603 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_601 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_599 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_597 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_595 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_593 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_591 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_566 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_564 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_562 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_560 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_558 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_556 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_554 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_552 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_527 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_525 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_523 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_521 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_519 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_517 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_515 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_513 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_488 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_486 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_484 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_482 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_480 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_478 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_476 | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1     | Dynamic                 | -      | -      | -      | -      | 48     | -    | -    | -    | -    | 0     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_458 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_457 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_456 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_455 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_450 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_449 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_448 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_447 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_442 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_441 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_440 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_439 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_434 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_433 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_432 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_431 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_426 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_425 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_424 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_423 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_418 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_417 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_416 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_415 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_410 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_409 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_408 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_407 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_402 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_401 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_400 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_399 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_394 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_393 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_392 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_391 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_386 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_385 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_384 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_383 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_378 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_377 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_376 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_375 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_370 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_369 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_368 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_367 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_362 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_361 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_360 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_359 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_352 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_351 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_350 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_349 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_342 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_341 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_340 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_339 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_332 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_331 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_330 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_329 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_322 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_321 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_320 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_319 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_314 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_313 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_312 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_311 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_306 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_305 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_304 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_303 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_298 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_297 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_296 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_295 | (C'+((D'-A')'*B'')')'   | 26     | 18     | 0      | 25     | 46     | 1    | 2    | 1    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_291 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_290 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_289 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_288 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_283 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_282 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_281 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_280 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_275 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_274 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_273 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_272 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_267 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_266 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_265 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_264 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_259 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_258 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_257 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_256 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_251 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_250 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_249 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_248 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_243 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_242 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_241 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_240 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_235 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_234 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_233 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_232 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_227 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_226 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_225 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_224 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_217 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_216 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_215 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_214 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_207 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_206 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_205 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_204 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_197 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_196 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_195 | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0     | (PCIN+((D'-A')'*B'')')' | 26     | 18     | -      | 25     | 46     | 1    | 2    | -    | 1    | 1     | 1    | 1    | 
|save_fetch_param                    | (A'*B')'                | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------------------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   853|
|2     |DSP_ALU         |   230|
|5     |DSP_A_B_DATA    |   230|
|8     |DSP_C_DATA      |   230|
|10    |DSP_MULTIPLIER  |   230|
|12    |DSP_M_DATA      |   230|
|14    |DSP_OUTPUT      |   230|
|16    |DSP_PREADD      |   230|
|17    |DSP_PREADD_DATA |   230|
|20    |LUT1            |   749|
|21    |LUT2            |  4686|
|22    |LUT3            |  9992|
|23    |LUT4            |  5126|
|24    |LUT5            |  4029|
|25    |LUT6            | 14070|
|26    |MUXF7           |  1531|
|27    |MUXF8           |    15|
|28    |RAM32M          |     9|
|29    |RAM32M16        |    83|
|30    |RAM32X1D        |     2|
|31    |RAM64M          |     7|
|32    |RAM64M8         |   184|
|33    |RAM64X1D        |     2|
|34    |RAMB36E2        |   104|
|37    |SRL16E          |  2324|
|39    |FDRE            | 48096|
|40    |FDSE            |   352|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:38 ; elapsed = 00:07:30 . Memory (MB): peak = 3251.594 ; gain = 1827.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2415 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:40 ; elapsed = 00:06:30 . Memory (MB): peak = 3251.594 ; gain = 1263.289
Synthesis Optimization Complete : Time (s): cpu = 00:06:39 ; elapsed = 00:07:33 . Memory (MB): peak = 3251.594 ; gain = 1827.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3251.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2916 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 3251.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 517 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 230 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 83 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64M => RAM64M (RAMD64E(x4)): 7 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 184 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

Synth Design complete | Checksum: f5b9f0cc
INFO: [Common 17-83] Releasing license: Synthesis
373 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:25 ; elapsed = 00:08:25 . Memory (MB): peak = 3251.594 ; gain = 2823.043
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.216 . Memory (MB): peak = 3251.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1/design_1_dpuczdx8g_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3251.594 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_dpuczdx8g_0_0, cache-ID = 13f3f3ffdaacba24
INFO: [Coretcl 2-1174] Renamed 1388 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 3251.594 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rahul/Downloads/te0820_dpu/te0820_dpu.runs/design_1_dpuczdx8g_0_0_synth_1/design_1_dpuczdx8g_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3251.594 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_dpuczdx8g_0_0_utilization_synth.rpt -pb design_1_dpuczdx8g_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 00:17:29 2026...
