-- Gabriel Calper
-- Engenharia Eletr√¥nica
-- RA : 1886762

library ieee;
use ieee.std_logic_1164.all;

entity counter is
    port 
    (
        clock           :           in      std_logic;
        enable          :           in      std_logic;
        bcd_4_out1      :           out     std_logic_vector(3 downto 0);
        bcd_4_out2      :           out     std_logic_vector(3 downto 0)
    ) ;
end counter;


architecture Behavior of counter is
begin

end Behavior ;