history clear
project -load /home/icl5712/GitHub/CE387/Lab6/sv/proj_1.prj
project -close /home/icl5712/GitHub/CE387/Lab6/sv/proj_1.prj
add_file -verilog /home/icl5712/GitHub/CE387/FinalProject/radio_const_pkg.sv
add_file -verilog /home/icl5712/GitHub/CE387/FinalProject/fir.sv
project -run  
project -close /home/icl5712/GitHub/CE387/Lab6/sv/proj_1.prj
