// Seed: 549446948
module module_0 ();
  wire id_1 = id_1;
  assign module_1._id_6 = 0;
  always @(posedge -1'h0) begin : LABEL_0
    $clog2(30);
    ;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd57,
    parameter id_6 = 32'd24
) (
    input supply1 id_0,
    output tri0 id_1,
    input wor _id_2,
    inout tri0 id_3,
    input supply1 id_4,
    output wand id_5,
    input wor _id_6,
    input wor id_7,
    output uwire id_8,
    input supply1 id_9,
    output logic id_10,
    output tri1 id_11,
    input wor id_12,
    output tri0 id_13
    , id_19,
    input wor id_14,
    output wire id_15,
    input wire id_16,
    output wire id_17
);
  wire [id_6  !=  {  1  ==  (  id_6  )  {  id_6  }  } : -1] id_20;
  module_0 modCall_1 ();
  always @(-1 or posedge -1) begin : LABEL_0
    id_10 <= id_2;
  end
  assign id_15 = id_14;
  logic [1 : id_6  -  id_2] id_21;
  xnor primCall (id_1, id_12, id_14, id_16, id_19, id_20, id_3, id_4, id_7, id_9);
endmodule
