// Seed: 3244178032
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri0 id_3;
  initial #1;
  id_4(
      id_3 !== 1 == 1'b0
  );
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    input supply1 id_12
);
  assign id_6 = id_10;
  wire id_14, id_15, id_16;
  assign id_2 = (1'b0);
  wire id_17;
  module_0(
      id_14, id_17
  );
endmodule
