Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jan  6 13:28:01 2024
| Host         : DESKTOP-M4OAP0O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    33          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (73)
5. checking no_input_delay (13)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk_divider/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (73)
-------------------------------------------------
 There are 73 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.697        0.000                      0                   78        0.248        0.000                      0                   78        4.500        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.697        0.000                      0                   78        0.248        0.000                      0                   78        4.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.828ns (21.571%)  route 3.011ns (78.429%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.796     9.154    ssd/counter[0]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
                         clock pessimism              0.299    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X1Y80          FDRE (Setup_fdre_C_R)       -0.429    14.851    ssd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.377%)  route 2.872ns (77.623%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.657     9.016    ssd/counter[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    ssd/CLK
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    ssd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.377%)  route 2.872ns (77.623%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.657     9.016    ssd/counter[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    ssd/CLK
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    ssd/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.377%)  route 2.872ns (77.623%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.657     9.016    ssd/counter[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    ssd/CLK
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    ssd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.377%)  route 2.872ns (77.623%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.657     9.016    ssd/counter[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.594    15.017    ssd/CLK
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[15]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDRE (Setup_fdre_C_R)       -0.429    14.827    ssd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.828ns (22.797%)  route 2.804ns (77.203%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.589     8.948    ssd/counter[0]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.590    15.013    ssd/CLK
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[0]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    ssd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.828ns (22.797%)  route 2.804ns (77.203%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.589     8.948    ssd/counter[0]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.590    15.013    ssd/CLK
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[1]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    ssd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.828ns (22.797%)  route 2.804ns (77.203%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.589     8.948    ssd/counter[0]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.590    15.013    ssd/CLK
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[2]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    ssd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.828ns (22.797%)  route 2.804ns (77.203%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.589     8.948    ssd/counter[0]_i_1_n_0
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.590    15.013    ssd/CLK
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[3]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y76          FDRE (Setup_fdre_C_R)       -0.429    14.823    ssd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 ssd/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.828ns (23.312%)  route 2.724ns (76.688%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.713     5.316    ssd/CLK
    SLICE_X1Y80          FDRE                                         r  ssd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  ssd/counter_reg[16]/Q
                         net (fo=2, routed)           0.956     6.728    ssd/counter_reg[16]
    SLICE_X0Y77          LUT6 (Prop_lut6_I1_O)        0.124     6.852 r  ssd/state[2]_i_3/O
                         net (fo=1, routed)           0.798     7.650    ssd/state[2]_i_3_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  ssd/state[2]_i_2/O
                         net (fo=4, routed)           0.461     8.235    ssd/state_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.124     8.359 r  ssd/counter[0]_i_1/O
                         net (fo=17, routed)          0.509     8.868    ssd/counter[0]_i_1_n_0
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.593    15.016    ssd/CLK
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[10]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDRE (Setup_fdre_C_R)       -0.429    14.826    ssd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.863%)  route 0.183ns (49.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.483    clk_divider/CLK
    SLICE_X53Y96         FDCE                                         r  clk_divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.183     1.807    clk_divider/cnt[0]
    SLICE_X53Y97         LUT3 (Prop_lut3_I1_O)        0.048     1.855 r  clk_divider/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     1.855    clk_divider/cnt_0[23]
    SLICE_X53Y97         FDCE                                         r  clk_divider/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.835     2.000    clk_divider/CLK
    SLICE_X53Y97         FDCE                                         r  clk_divider/cnt_reg[23]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X53Y97         FDCE (Hold_fdce_C_D)         0.107     1.607    clk_divider/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.483    clk_divider/CLK
    SLICE_X53Y96         FDCE                                         r  clk_divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.183     1.807    clk_divider/cnt[0]
    SLICE_X53Y97         LUT3 (Prop_lut3_I1_O)        0.045     1.852 r  clk_divider/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     1.852    clk_divider/cnt_0[21]
    SLICE_X53Y97         FDCE                                         r  clk_divider/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.835     2.000    clk_divider/CLK
    SLICE_X53Y97         FDCE                                         r  clk_divider/cnt_reg[21]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X53Y97         FDCE (Hold_fdce_C_D)         0.091     1.591    clk_divider/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ssd/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    ssd/CLK
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.772    ssd/counter_reg[11]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  ssd/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    ssd/counter_reg[8]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    ssd/CLK
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[11]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.184ns (49.728%)  route 0.186ns (50.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.511    ssd/CLK
    SLICE_X0Y76          FDRE                                         r  ssd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ssd/state_reg[0]/Q
                         net (fo=23, routed)          0.186     1.838    ssd/state[0]
    SLICE_X0Y76          LUT5 (Prop_lut5_I3_O)        0.043     1.881 r  ssd/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.881    ssd/state[2]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  ssd/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    ssd/CLK
    SLICE_X0Y76          FDRE                                         r  ssd/state_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.107     1.618    ssd/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssd/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    ssd/CLK
    SLICE_X1Y77          FDRE                                         r  ssd/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.774    ssd/counter_reg[7]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  ssd/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    ssd/counter_reg[4]_i_1_n_4
    SLICE_X1Y77          FDRE                                         r  ssd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    ssd/CLK
    SLICE_X1Y77          FDRE                                         r  ssd/counter_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.595     1.514    ssd/CLK
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ssd/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.776    ssd/counter_reg[15]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  ssd/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    ssd/counter_reg[12]_i_1_n_4
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.866     2.031    ssd/CLK
    SLICE_X1Y79          FDRE                                         r  ssd/counter_reg[15]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    ssd/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssd/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.511    ssd/CLK
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  ssd/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.773    ssd/counter_reg[3]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  ssd/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    ssd/counter_reg[0]_i_2_n_4
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    ssd/CLK
    SLICE_X1Y76          FDRE                                         r  ssd/counter_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    ssd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.192ns (51.532%)  route 0.181ns (48.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.483    clk_divider/CLK
    SLICE_X53Y96         FDCE                                         r  clk_divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.181     1.805    clk_divider/cnt[0]
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.051     1.856 r  clk_divider/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.856    clk_divider/cnt_0[20]
    SLICE_X53Y96         FDCE                                         r  clk_divider/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.834     1.999    clk_divider/CLK
    SLICE_X53Y96         FDCE                                         r  clk_divider/cnt_reg[20]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.107     1.590    clk_divider/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_divider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.189ns (48.544%)  route 0.200ns (51.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.564     1.483    clk_divider/CLK
    SLICE_X53Y96         FDCE                                         r  clk_divider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk_divider/cnt_reg[0]/Q
                         net (fo=27, routed)          0.200     1.825    clk_divider/cnt[0]
    SLICE_X53Y95         LUT3 (Prop_lut3_I1_O)        0.048     1.873 r  clk_divider/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.873    clk_divider/cnt_0[15]
    SLICE_X53Y95         FDCE                                         r  clk_divider/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.834     1.999    clk_divider/CLK
    SLICE_X53Y95         FDCE                                         r  clk_divider/cnt_reg[15]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.107     1.606    clk_divider/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssd/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssd/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    ssd/CLK
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ssd/counter_reg[8]/Q
                         net (fo=2, routed)           0.116     1.771    ssd/counter_reg[8]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  ssd/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    ssd/counter_reg[8]_i_1_n_7
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.865     2.030    ssd/CLK
    SLICE_X1Y78          FDRE                                         r  ssd/counter_reg[8]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    ssd/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_divider/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    clk_divider/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    clk_divider/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y94    clk_divider/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clk_divider/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clk_divider/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clk_divider/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y95    clk_divider/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y96    clk_divider/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk_divider/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk_divider/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    clk_divider/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y94    clk_divider/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk_divider/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clk_divider/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.345ns  (logic 4.100ns (49.134%)  route 4.245ns (50.866%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[3]/C
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  hockey/FSM_sequential_state_reg[3]/Q
                         net (fo=69, routed)          1.613     2.069    hockey/state_2[3]
    SLICE_X2Y78          LUT4 (Prop_lut4_I3_O)        0.124     2.193 r  hockey/LEDB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.632     4.825    LEDB_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     8.345 r  LEDB_OBUF_inst/O
                         net (fo=0)                   0.000     8.345    LEDB
    H17                                                               r  LEDB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/X_COORD_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDX[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 4.482ns (54.302%)  route 3.772ns (45.698%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE                         0.000     0.000 r  hockey/X_COORD_reg[1]/C
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  hockey/X_COORD_reg[1]/Q
                         net (fo=13, routed)          1.233     1.689    hockey/X_COORD[1]
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.152     1.841 f  hockey/LEDX_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.667     2.508    hockey/LEDX_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.326     2.834 r  hockey/LEDX_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.872     4.706    LEDX_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548     8.253 r  LEDX_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.253    LEDX[0]
    V16                                                               r  LEDX[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDX[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.550ns (57.337%)  route 3.386ns (42.663%))
  Logic Levels:           4  (FDCE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[1]/C
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  hockey/FSM_sequential_state_reg[1]/Q
                         net (fo=76, routed)          1.123     1.641    hockey/state_2[1]
    SLICE_X5Y73          LUT5 (Prop_lut5_I0_O)        0.152     1.793 f  hockey/LEDX_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.434     2.227    hockey/LEDX_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y73          LUT6 (Prop_lut6_I1_O)        0.326     2.553 r  hockey/LEDX_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.829     4.382    LEDX_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     7.936 r  LEDX_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.936    LEDX[1]
    T15                                                               r  LEDX[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/X_COORD_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDX[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 4.256ns (54.095%)  route 3.612ns (45.905%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE                         0.000     0.000 r  hockey/X_COORD_reg[1]/C
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  hockey/X_COORD_reg[1]/Q
                         net (fo=13, routed)          1.233     1.689    hockey/X_COORD[1]
    SLICE_X5Y72          LUT4 (Prop_lut4_I2_O)        0.124     1.813 r  hockey/LEDX_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.264     2.077    hockey/LEDX_OBUF[2]_inst_i_2_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     2.201 r  hockey/LEDX_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.115     4.316    LEDX_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.552     7.868 r  LEDX_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.868    LEDX[2]
    U14                                                               r  LEDX[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/X_COORD_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDX[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.822ns  (logic 4.235ns (54.144%)  route 3.587ns (45.856%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDCE                         0.000     0.000 r  hockey/X_COORD_reg[1]/C
    SLICE_X4Y73          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  hockey/X_COORD_reg[1]/Q
                         net (fo=13, routed)          1.053     1.509    hockey/X_COORD[1]
    SLICE_X4Y72          LUT3 (Prop_lut3_I1_O)        0.124     1.633 r  hockey/LEDX_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     2.303    hockey/LEDX_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I2_O)        0.124     2.427 r  hockey/LEDX_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.291    LEDX_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         3.531     7.822 r  LEDX_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.822    LEDX[3]
    T16                                                               r  LEDX[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIRA[1]
                            (input port)
  Destination:            hockey/Y_COORD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.804ns  (logic 2.069ns (26.508%)  route 5.735ns (73.492%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  DIRA[1] (IN)
                         net (fo=0)                   0.000     0.000    DIRA[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  DIRA_IBUF[1]_inst/O
                         net (fo=5, routed)           4.378     5.844    hockey/DIRA_IBUF[1]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.150     5.994 r  hockey/Y_COORD[1]_i_6/O
                         net (fo=1, routed)           0.165     6.160    hockey/Y_COORD[1]_i_6_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.328     6.488 r  hockey/Y_COORD[1]_i_4/O
                         net (fo=1, routed)           1.192     7.680    hockey/Y_COORD[1]_i_4_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.804 r  hockey/Y_COORD[1]_i_1/O
                         net (fo=1, routed)           0.000     7.804    hockey/Y_COORD[1]_i_1_n_0
    SLICE_X8Y77          FDCE                                         r  hockey/Y_COORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.437ns (56.967%)  route 3.352ns (43.033%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[0]/C
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  hockey/FSM_sequential_state_reg[0]/Q
                         net (fo=77, routed)          1.229     1.747    hockey/state_2[0]
    SLICE_X2Y73          LUT4 (Prop_lut4_I0_O)        0.146     1.893 r  hockey/LEDA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.123     4.016    LEDA_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.773     7.789 r  LEDA_OBUF_inst/O
                         net (fo=0)                   0.000     7.789    LEDA
    V11                                                               r  LEDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIRA[1]
                            (input port)
  Destination:            hockey/Y_COORD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 1.839ns (24.092%)  route 5.793ns (75.908%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  DIRA[1] (IN)
                         net (fo=0)                   0.000     0.000    DIRA[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  DIRA_IBUF[1]_inst/O
                         net (fo=5, routed)           4.378     5.844    hockey/DIRA_IBUF[1]
    SLICE_X6Y76          LUT2 (Prop_lut2_I0_O)        0.124     5.968 r  hockey/Y_COORD[2]_i_8/O
                         net (fo=1, routed)           0.498     6.467    hockey/Y_COORD[2]_i_8_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I2_O)        0.124     6.591 r  hockey/Y_COORD[2]_i_4/O
                         net (fo=3, routed)           0.917     7.508    hockey/Y_COORD
    SLICE_X8Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.632 r  hockey/Y_COORD[0]_i_1/O
                         net (fo=1, routed)           0.000     7.632    hockey/Y_COORD[0]_i_1_n_0
    SLICE_X8Y76          FDCE                                         r  hockey/Y_COORD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIRA[1]
                            (input port)
  Destination:            hockey/Y_COORD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 1.839ns (24.295%)  route 5.729ns (75.705%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  DIRA[1] (IN)
                         net (fo=0)                   0.000     0.000    DIRA[1]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  DIRA_IBUF[1]_inst/O
                         net (fo=5, routed)           4.533     6.000    hockey/DIRA_IBUF[1]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.124 r  hockey/Y_COORD[2]_i_5/O
                         net (fo=1, routed)           0.933     7.057    hockey/Y_COORD[2]_i_5_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124     7.181 r  hockey/Y_COORD[2]_i_2/O
                         net (fo=1, routed)           0.263     7.444    hockey/Y_COORD[2]_i_2_n_0
    SLICE_X5Y77          LUT5 (Prop_lut5_I0_O)        0.124     7.568 r  hockey/Y_COORD[2]_i_1/O
                         net (fo=1, routed)           0.000     7.568    hockey/Y_COORD[2]_i_1_n_0
    SLICE_X5Y77          FDCE                                         r  hockey/Y_COORD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDX[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.318ns (58.763%)  route 3.030ns (41.237%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[0]/C
    SLICE_X6Y74          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  hockey/FSM_sequential_state_reg[0]/Q
                         net (fo=77, routed)          0.904     1.422    hockey/state_2[0]
    SLICE_X5Y72          LUT6 (Prop_lut6_I1_O)        0.124     1.546 r  hockey/LEDX_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.263     1.809    hockey/LEDX_OBUF[4]_inst_i_2_n_0
    SLICE_X5Y72          LUT6 (Prop_lut6_I0_O)        0.124     1.933 r  hockey/LEDX_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.863     3.796    LEDX_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         3.552     7.348 r  LEDX_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.348    LEDX[4]
    V15                                                               r  LEDX[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debouncer_btnb/noisy_in_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debouncer_btnb/clean_out_tmp1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE                         0.000     0.000 r  debouncer_btnb/noisy_in_reg_reg/C
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  debouncer_btnb/noisy_in_reg_reg/Q
                         net (fo=1, routed)           0.116     0.280    debouncer_btnb/noisy_in_reg_reg_n_0
    SLICE_X8Y78          FDCE                                         r  debouncer_btnb/clean_out_tmp1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnb/clean_out_tmp1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debouncer_btnb/clean_out_tmp2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE                         0.000     0.000 r  debouncer_btnb/clean_out_tmp1_reg/C
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  debouncer_btnb/clean_out_tmp1_reg/Q
                         net (fo=2, routed)           0.134     0.282    debouncer_btnb/clean_out_tmp1
    SLICE_X8Y78          FDCE                                         r  debouncer_btnb/clean_out_tmp2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btna/clean_out_tmp2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debouncer_btna/clean_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDCE                         0.000     0.000 r  debouncer_btna/clean_out_tmp2_reg/C
    SLICE_X8Y73          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  debouncer_btna/clean_out_tmp2_reg/Q
                         net (fo=1, routed)           0.059     0.207    debouncer_btna/clean_out_tmp2
    SLICE_X8Y73          LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  debouncer_btna/clean_out_i_1/O
                         net (fo=1, routed)           0.000     0.305    debouncer_btna/clean_out_i_1_n_0
    SLICE_X8Y73          FDCE                                         r  debouncer_btna/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btnb/clean_out_tmp1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debouncer_btnb/clean_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE                         0.000     0.000 r  debouncer_btnb/clean_out_tmp1_reg/C
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  debouncer_btnb/clean_out_tmp1_reg/Q
                         net (fo=2, routed)           0.073     0.221    debouncer_btnb/clean_out_tmp1
    SLICE_X8Y78          LUT2 (Prop_lut2_I0_O)        0.098     0.319 r  debouncer_btnb/clean_out_i_1__0/O
                         net (fo=1, routed)           0.000     0.319    debouncer_btnb/clean_out_i_1__0_n_0
    SLICE_X8Y78          FDCE                                         r  debouncer_btnb/clean_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debouncer_btna/clean_out_tmp1_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            debouncer_btna/clean_out_tmp2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.164ns (51.249%)  route 0.156ns (48.751%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE                         0.000     0.000 r  debouncer_btna/clean_out_tmp1_reg/C
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  debouncer_btna/clean_out_tmp1_reg/Q
                         net (fo=2, routed)           0.156     0.320    debouncer_btna/clean_out_tmp1
    SLICE_X8Y73          FDCE                                         r  debouncer_btna/clean_out_tmp2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/scoreA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hockey/scoreA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.972%)  route 0.159ns (46.028%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  hockey/scoreA_reg[1]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hockey/scoreA_reg[1]/Q
                         net (fo=10, routed)          0.159     0.300    hockey/scoreA_reg_n_0_[1]
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.345 r  hockey/scoreA[1]_i_1/O
                         net (fo=1, routed)           0.000     0.345    hockey/scoreA[1]_i_1_n_0
    SLICE_X5Y75          FDCE                                         r  hockey/scoreA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hockey/scoreA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.855%)  route 0.180ns (49.145%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[2]/C
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hockey/FSM_sequential_state_reg[2]/Q
                         net (fo=70, routed)          0.180     0.321    hockey/state_2[2]
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.366 r  hockey/scoreA[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    hockey/scoreA[0]_i_1_n_0
    SLICE_X4Y74          FDCE                                         r  hockey/scoreA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/timer_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hockey/timer_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDCE                         0.000     0.000 r  hockey/timer_reg[3]/C
    SLICE_X9Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hockey/timer_reg[3]/Q
                         net (fo=7, routed)           0.182     0.323    hockey/timer[3]
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  hockey/timer[3]_i_1/O
                         net (fo=1, routed)           0.000     0.368    hockey/timer[3]_i_1_n_0
    SLICE_X9Y73          FDCE                                         r  hockey/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hockey/scoreB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.292%)  route 0.184ns (49.708%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[3]/C
    SLICE_X7Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hockey/FSM_sequential_state_reg[3]/Q
                         net (fo=69, routed)          0.184     0.325    hockey/state_2[3]
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.370 r  hockey/scoreB[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    hockey/scoreB[0]_i_1_n_0
    SLICE_X5Y73          FDCE                                         r  hockey/scoreB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hockey/timer_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hockey/timer_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.231ns (61.544%)  route 0.144ns (38.456%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDCE                         0.000     0.000 r  hockey/timer_reg[5]/C
    SLICE_X9Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hockey/timer_reg[5]/Q
                         net (fo=6, routed)           0.088     0.229    hockey/timer[5]
    SLICE_X8Y74          LUT4 (Prop_lut4_I1_O)        0.045     0.274 r  hockey/timer[6]_i_3/O
                         net (fo=1, routed)           0.056     0.330    hockey/timer[6]_i_3_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.375 r  hockey/timer[6]_i_2/O
                         net (fo=1, routed)           0.000     0.375    hockey/timer[6]_i_2_n_0
    SLICE_X8Y74          FDCE                                         r  hockey/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/an_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.461ns  (logic 4.109ns (48.555%)  route 4.353ns (51.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.707     5.310    ssd/CLK
    SLICE_X4Y77          FDSE                                         r  ssd/an_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.419     5.729 r  ssd/an_reg[6]/Q
                         net (fo=1, routed)           4.353    10.082    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.690    13.771 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.771    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.818ns  (logic 4.147ns (60.827%)  route 2.671ns (39.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.707     5.310    ssd/CLK
    SLICE_X4Y77          FDSE                                         r  ssd/an_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.419     5.729 r  ssd/an_reg[7]/Q
                         net (fo=1, routed)           2.671     8.400    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.728    12.128 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.128    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/d_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.068ns (60.313%)  route 2.677ns (39.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.707     5.310    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDSE (Prop_fdse_C_Q)         0.518     5.828 r  ssd/d_out_reg/Q
                         net (fo=1, routed)           2.677     8.505    d_out_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550    12.055 r  d_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.055    d_out
    K13                                                               r  d_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/b_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 4.073ns (60.604%)  route 2.648ns (39.396%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.705     5.308    ssd/CLK
    SLICE_X2Y74          FDSE                                         r  ssd/b_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDSE (Prop_fdse_C_Q)         0.518     5.826 r  ssd/b_out_reg/Q
                         net (fo=1, routed)           2.648     8.474    b_out_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.029 r  b_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.029    b_out
    R10                                                               r  b_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/a_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 4.033ns (60.107%)  route 2.677ns (39.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.705     5.308    ssd/CLK
    SLICE_X3Y75          FDSE                                         r  ssd/a_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  ssd/a_out_reg/Q
                         net (fo=1, routed)           2.677     8.440    a_out_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.017 r  a_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.017    a_out
    T10                                                               r  a_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.688ns  (logic 4.168ns (62.325%)  route 2.520ns (37.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    ssd/CLK
    SLICE_X0Y77          FDSE                                         r  ssd/an_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.419     5.730 r  ssd/an_reg[2]/Q
                         net (fo=1, routed)           2.520     8.249    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749    11.999 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.999    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.638ns  (logic 3.992ns (60.135%)  route 2.646ns (39.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.707     5.310    ssd/CLK
    SLICE_X4Y77          FDSE                                         r  ssd/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.456     5.766 r  ssd/an_reg[1]/Q
                         net (fo=1, routed)           2.646     8.412    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.947 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.947    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 4.008ns (60.516%)  route 2.615ns (39.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.705     5.308    ssd/CLK
    SLICE_X0Y75          FDSE                                         r  ssd/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  ssd/an_reg[3]/Q
                         net (fo=1, routed)           2.615     8.379    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    11.931 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.931    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/c_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.459ns  (logic 4.011ns (62.097%)  route 2.448ns (37.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    ssd/CLK
    SLICE_X2Y77          FDSE                                         r  ssd/c_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.518     5.829 r  ssd/c_out_reg/Q
                         net (fo=1, routed)           2.448     8.277    c_out_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.770 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.770    c_out
    K16                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.429ns  (logic 3.992ns (62.085%)  route 2.438ns (37.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.708     5.311    ssd/CLK
    SLICE_X0Y77          FDSE                                         r  ssd/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.456     5.767 r  ssd/an_reg[0]/Q
                         net (fo=1, routed)           2.438     8.204    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.740 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.740    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/e_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.398ns (79.731%)  route 0.355ns (20.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.510    ssd/CLK
    SLICE_X2Y75          FDSE                                         r  ssd/e_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDSE (Prop_fdse_C_Q)         0.164     1.674 r  ssd/e_out_reg/Q
                         net (fo=1, routed)           0.355     2.030    e_out_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.264 r  e_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.264    e_out
    P15                                                               r  e_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.415ns (78.159%)  route 0.395ns (21.841%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    ssd/CLK
    SLICE_X2Y78          FDSE                                         r  ssd/an_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.164     1.677 r  ssd/an_reg[4]/Q
                         net (fo=1, routed)           0.395     2.073    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.323 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.323    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.434ns (76.074%)  route 0.451ns (23.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDSE                                         r  ssd/an_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDSE (Prop_fdse_C_Q)         0.128     1.638 r  ssd/an_reg[5]/Q
                         net (fo=1, routed)           0.451     2.089    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.306     3.396 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.396    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/g_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.379ns (70.641%)  route 0.573ns (29.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.593     1.512    ssd/CLK
    SLICE_X4Y77          FDSE                                         r  ssd/g_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  ssd/g_out_reg/Q
                         net (fo=1, routed)           0.573     2.227    g_out_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.465 r  g_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.465    g_out
    L18                                                               r  g_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/f_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.425ns (72.122%)  route 0.551ns (27.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.511    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/f_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDSE (Prop_fdse_C_Q)         0.164     1.675 r  ssd/f_out_reg/Q
                         net (fo=1, routed)           0.551     2.226    f_out_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.488 r  f_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.488    f_out
    T11                                                               r  f_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/c_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.358ns (67.727%)  route 0.647ns (32.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    ssd/CLK
    SLICE_X2Y77          FDSE                                         r  ssd/c_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDSE (Prop_fdse_C_Q)         0.164     1.677 r  ssd/c_out_reg/Q
                         net (fo=1, routed)           0.647     2.325    c_out_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.519 r  c_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.519    c_out
    K16                                                               r  c_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.377ns (68.221%)  route 0.642ns (31.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.594     1.513    ssd/CLK
    SLICE_X0Y77          FDSE                                         r  ssd/an_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  ssd/an_reg[0]/Q
                         net (fo=1, routed)           0.642     2.296    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.532 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.532    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.394ns (66.027%)  route 0.717ns (33.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.591     1.510    ssd/CLK
    SLICE_X0Y75          FDSE                                         r  ssd/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  ssd/an_reg[3]/Q
                         net (fo=1, routed)           0.717     2.368    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.621 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.621    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.377ns (64.894%)  route 0.745ns (35.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.593     1.512    ssd/CLK
    SLICE_X4Y77          FDSE                                         r  ssd/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  ssd/an_reg[1]/Q
                         net (fo=1, routed)           0.745     2.398    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.635 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.635    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/d_out_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.154ns  (logic 1.415ns (65.690%)  route 0.739ns (34.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.592     1.511    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDSE (Prop_fdse_C_Q)         0.164     1.675 r  ssd/d_out_reg/Q
                         net (fo=1, routed)           0.739     2.414    d_out_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.665 r  d_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.665    d_out
    K13                                                               r  d_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 YA[0]
                            (input port)
  Destination:            ssd/d_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.730ns  (logic 2.019ns (30.007%)  route 4.710ns (69.993%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  YA[0] (IN)
                         net (fo=0)                   0.000     0.000    YA[0]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  YA_IBUF[0]_inst/O
                         net (fo=8, routed)           2.578     4.102    hockey/YA_IBUF[0]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     4.226 r  hockey/a_out_i_8/O
                         net (fo=1, routed)           0.665     4.891    hockey/a_out_i_8_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.015 f  hockey/a_out_i_4/O
                         net (fo=2, routed)           0.806     5.821    hockey/a_out_i_4_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.124     5.945 r  hockey/d_out_i_2/O
                         net (fo=1, routed)           0.661     6.606    hockey/d_out_i_2_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     6.730 r  hockey/d_out_i_1/O
                         net (fo=1, routed)           0.000     6.730    ssd/d_out
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.590     5.013    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/C

Slack:                    inf
  Source:                 YA[0]
                            (input port)
  Destination:            ssd/c_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.375ns  (logic 2.255ns (35.376%)  route 4.120ns (64.624%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=3)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  YA[0] (IN)
                         net (fo=0)                   0.000     0.000    YA[0]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  YA_IBUF[0]_inst/O
                         net (fo=8, routed)           2.504     4.027    ssd/YA_IBUF[0]
    SLICE_X3Y74          LUT3 (Prop_lut3_I1_O)        0.152     4.179 r  ssd/c_out_i_12/O
                         net (fo=1, routed)           0.978     5.158    hockey/c_out_i_6_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I1_O)        0.332     5.490 f  hockey/c_out_i_10/O
                         net (fo=1, routed)           0.306     5.796    hockey/c_out_i_10_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I0_O)        0.124     5.920 f  hockey/c_out_i_6/O
                         net (fo=1, routed)           0.331     6.251    hockey/c_out_i_6_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.375 r  hockey/c_out_i_1/O
                         net (fo=1, routed)           0.000     6.375    ssd/c_out
    SLICE_X2Y77          FDSE                                         r  ssd/c_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.591     5.014    ssd/CLK
    SLICE_X2Y77          FDSE                                         r  ssd/c_out_reg/C

Slack:                    inf
  Source:                 YA[0]
                            (input port)
  Destination:            ssd/a_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.104ns  (logic 1.895ns (31.052%)  route 4.209ns (68.948%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  YA[0] (IN)
                         net (fo=0)                   0.000     0.000    YA[0]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  YA_IBUF[0]_inst/O
                         net (fo=8, routed)           2.578     4.102    hockey/YA_IBUF[0]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     4.226 r  hockey/a_out_i_8/O
                         net (fo=1, routed)           0.665     4.891    hockey/a_out_i_8_n_0
    SLICE_X3Y77          LUT6 (Prop_lut6_I5_O)        0.124     5.015 f  hockey/a_out_i_4/O
                         net (fo=2, routed)           0.965     5.980    hockey/a_out_i_4_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I2_O)        0.124     6.104 r  hockey/a_out_i_1/O
                         net (fo=1, routed)           0.000     6.104    ssd/a_out
    SLICE_X3Y75          FDSE                                         r  ssd/a_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.588     5.011    ssd/CLK
    SLICE_X3Y75          FDSE                                         r  ssd/a_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.477ns (24.418%)  route 4.571ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.571     6.047    clk_divider/rst_IBUF
    SLICE_X53Y92         FDCE                                         f  clk_divider/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503     4.926    clk_divider/CLK
    SLICE_X53Y92         FDCE                                         r  clk_divider/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.477ns (24.418%)  route 4.571ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.571     6.047    clk_divider/rst_IBUF
    SLICE_X53Y92         FDCE                                         f  clk_divider/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503     4.926    clk_divider/CLK
    SLICE_X53Y92         FDCE                                         r  clk_divider/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.477ns (24.418%)  route 4.571ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.571     6.047    clk_divider/rst_IBUF
    SLICE_X53Y92         FDCE                                         f  clk_divider/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503     4.926    clk_divider/CLK
    SLICE_X53Y92         FDCE                                         r  clk_divider/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.047ns  (logic 1.477ns (24.418%)  route 4.571ns (75.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.571     6.047    clk_divider/rst_IBUF
    SLICE_X53Y92         FDCE                                         f  clk_divider/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.503     4.926    clk_divider/CLK
    SLICE_X53Y92         FDCE                                         r  clk_divider/cnt_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 1.477ns (25.000%)  route 4.430ns (75.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.430     5.906    clk_divider/rst_IBUF
    SLICE_X53Y93         FDCE                                         f  clk_divider/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.504     4.927    clk_divider/CLK
    SLICE_X53Y93         FDCE                                         r  clk_divider/cnt_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 1.477ns (25.000%)  route 4.430ns (75.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.430     5.906    clk_divider/rst_IBUF
    SLICE_X53Y93         FDCE                                         f  clk_divider/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.504     4.927    clk_divider/CLK
    SLICE_X53Y93         FDCE                                         r  clk_divider/cnt_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            clk_divider/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.906ns  (logic 1.477ns (25.000%)  route 4.430ns (75.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rst_IBUF_inst/O
                         net (fo=78, routed)          4.430     5.906    clk_divider/rst_IBUF
    SLICE_X53Y93         FDCE                                         f  clk_divider/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          1.504     4.927    clk_divider/CLK
    SLICE_X53Y93         FDCE                                         r  clk_divider/cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hockey/scoreB_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/a_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.276ns (44.000%)  route 0.351ns (56.000%))
  Logic Levels:           4  (FDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDCE                         0.000     0.000 r  hockey/scoreB_reg[1]/C
    SLICE_X4Y76          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hockey/scoreB_reg[1]/Q
                         net (fo=10, routed)          0.251     0.392    hockey/scoreB_reg_n_0_[1]
    SLICE_X3Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.437 f  hockey/a_out_i_10/O
                         net (fo=1, routed)           0.049     0.486    hockey/a_out_i_10_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I5_O)        0.045     0.531 r  hockey/a_out_i_6/O
                         net (fo=1, routed)           0.051     0.582    hockey/a_out_i_6_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I4_O)        0.045     0.627 r  hockey/a_out_i_1/O
                         net (fo=1, routed)           0.000     0.627    ssd/a_out
    SLICE_X3Y75          FDSE                                         r  ssd/a_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.026    ssd/CLK
    SLICE_X3Y75          FDSE                                         r  ssd/a_out_reg/C

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/b_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.231ns (35.590%)  route 0.418ns (64.410%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[2]/C
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hockey/FSM_sequential_state_reg[2]/Q
                         net (fo=70, routed)          0.362     0.503    hockey/state_2[2]
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.045     0.548 f  hockey/b_out_i_4/O
                         net (fo=1, routed)           0.056     0.604    hockey/b_out_i_4_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I5_O)        0.045     0.649 r  hockey/b_out_i_1/O
                         net (fo=1, routed)           0.000     0.649    ssd/b_out
    SLICE_X2Y74          FDSE                                         r  ssd/b_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.026    ssd/CLK
    SLICE_X2Y74          FDSE                                         r  ssd/b_out_reg/C

Slack:                    inf
  Source:                 hockey/scoreA_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/d_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.276ns (41.091%)  route 0.396ns (58.909%))
  Logic Levels:           4  (FDCE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE                         0.000     0.000 r  hockey/scoreA_reg[1]/C
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hockey/scoreA_reg[1]/Q
                         net (fo=10, routed)          0.134     0.275    hockey/scoreA_reg_n_0_[1]
    SLICE_X4Y75          LUT6 (Prop_lut6_I2_O)        0.045     0.320 f  hockey/d_out_i_6/O
                         net (fo=1, routed)           0.115     0.436    hockey/d_out_i_6_n_0
    SLICE_X4Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.481 f  hockey/d_out_i_5/O
                         net (fo=1, routed)           0.146     0.627    hockey/d_out_i_5_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I4_O)        0.045     0.672 r  hockey/d_out_i_1/O
                         net (fo=1, routed)           0.000     0.672    ssd/d_out
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/C

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/g_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.231ns (32.825%)  route 0.473ns (67.175%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[2]/C
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hockey/FSM_sequential_state_reg[2]/Q
                         net (fo=70, routed)          0.181     0.322    hockey/state_2[2]
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.045     0.367 f  hockey/g_out_i_5/O
                         net (fo=1, routed)           0.292     0.659    hockey/g_out_i_5_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.045     0.704 r  hockey/g_out_i_1/O
                         net (fo=1, routed)           0.000     0.704    ssd/g_out
    SLICE_X4Y77          FDSE                                         r  ssd/g_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.026    ssd/CLK
    SLICE_X4Y77          FDSE                                         r  ssd/g_out_reg/C

Slack:                    inf
  Source:                 hockey/scoreB_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/c_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.231ns (31.618%)  route 0.500ns (68.382%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDCE                         0.000     0.000 r  hockey/scoreB_reg[0]/C
    SLICE_X5Y73          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  hockey/scoreB_reg[0]/Q
                         net (fo=11, routed)          0.339     0.480    hockey/scoreB_reg_n_0_[0]
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.045     0.525 f  hockey/c_out_i_4/O
                         net (fo=1, routed)           0.160     0.686    hockey/c_out_i_4_n_0
    SLICE_X2Y77          LUT6 (Prop_lut6_I2_O)        0.045     0.731 r  hockey/c_out_i_1/O
                         net (fo=1, routed)           0.000     0.731    ssd/c_out
    SLICE_X2Y77          FDSE                                         r  ssd/c_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    ssd/CLK
    SLICE_X2Y77          FDSE                                         r  ssd/c_out_reg/C

Slack:                    inf
  Source:                 hockey/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/f_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.254ns (33.893%)  route 0.495ns (66.107%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDCE                         0.000     0.000 r  hockey/FSM_sequential_state_reg[1]/C
    SLICE_X6Y73          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  hockey/FSM_sequential_state_reg[1]/Q
                         net (fo=76, routed)          0.407     0.571    hockey/state_2[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.045     0.616 f  hockey/d_out_i_3/O
                         net (fo=5, routed)           0.089     0.704    hockey/d_out_i_3_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.045     0.749 r  hockey/f_out_i_1/O
                         net (fo=1, routed)           0.000     0.749    ssd/f_out
    SLICE_X2Y76          FDSE                                         r  ssd/f_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/f_out_reg/C

Slack:                    inf
  Source:                 hockey/scoreA_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/e_out_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.231ns (29.414%)  route 0.554ns (70.586%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDCE                         0.000     0.000 r  hockey/scoreA_reg[0]/C
    SLICE_X4Y74          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  hockey/scoreA_reg[0]/Q
                         net (fo=10, routed)          0.394     0.535    hockey/scoreA_reg_n_0_[0]
    SLICE_X2Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.580 r  hockey/e_out_i_2/O
                         net (fo=1, routed)           0.160     0.740    hockey/e_out_i_2_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I0_O)        0.045     0.785 r  hockey/e_out_i_1/O
                         net (fo=1, routed)           0.000     0.785    ssd/e_out
    SLICE_X2Y75          FDSE                                         r  ssd/e_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.861     2.026    ssd/CLK
    SLICE_X2Y75          FDSE                                         r  ssd/e_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd/d_out_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.244ns (30.975%)  route 0.545ns (69.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=78, routed)          0.545     0.789    ssd/rst_IBUF
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/d_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd/f_out_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.244ns (30.975%)  route 0.545ns (69.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=78, routed)          0.545     0.789    ssd/rst_IBUF
    SLICE_X2Y76          FDSE                                         r  ssd/f_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.862     2.027    ssd/CLK
    SLICE_X2Y76          FDSE                                         r  ssd/f_out_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ssd/an_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.244ns (29.636%)  route 0.580ns (70.364%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  rst_IBUF_inst/O
                         net (fo=78, routed)          0.580     0.825    ssd/rst_IBUF
    SLICE_X0Y77          FDSE                                         r  ssd/an_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=61, routed)          0.864     2.029    ssd/CLK
    SLICE_X0Y77          FDSE                                         r  ssd/an_reg[0]/C





