{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2007.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "165.48"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "27", "@dc": "27", "@oc": "27", "@id": "40547738", "text": ":facetid:toc:db/conf/fpga/fpga2007.bht"}}, "hits": {"@total": "27", "@computed": "27", "@sent": "27", "@first": "0", "hit": [{"@score": "1", "@id": "5163223", "info": {"authors": {"author": [{"@pid": "c/PaulChow", "text": "Paul Chow"}, {"@pid": "h/MHutton", "text": "Mike Hutton"}]}, "title": "Integrating FPGAs in high-performance computing: introduction.", "venue": "FPGA", "pages": "131", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChowH07", "doi": "10.1145/1216919.1216940", "ee": "https://doi.org/10.1145/1216919.1216940", "url": "https://dblp.org/rec/conf/fpga/ChowH07"}, "url": "URL#5163223"}, {"@score": "1", "@id": "5163224", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "63/3981", "text": "Guoling Han"}, {"@pid": "21/3839", "text": "Wei Jiang"}]}, "title": "Synthesis of an application-specific soft multiprocessor system.", "venue": "FPGA", "pages": "99-107", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongHJ07", "doi": "10.1145/1216919.1216934", "ee": "https://doi.org/10.1145/1216919.1216934", "url": "https://dblp.org/rec/conf/fpga/CongHJ07"}, "url": "URL#5163224"}, {"@score": "1", "@id": "5163225", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "27/566", "text": "Kirill Minkovich"}]}, "title": "Improved SAT-based Boolean matching using implicants for LUT-based FPGAs.", "venue": "FPGA", "pages": "139-147", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongM07", "doi": "10.1145/1216919.1216944", "ee": "https://doi.org/10.1145/1216919.1216944", "url": "https://dblp.org/rec/conf/fpga/CongM07"}, "url": "URL#5163225"}, {"@score": "1", "@id": "5163226", "info": {"authors": {"author": [{"@pid": "39/2826", "text": "Wenyi Feng"}, {"@pid": "19/3074", "text": "Sinan Kaptanoglu"}]}, "title": "Designing efficient input interconnect blocks for LUT clusters using counting and entropy.", "venue": "FPGA", "pages": "23-32", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FengK07", "doi": "10.1145/1216919.1216923", "ee": "https://doi.org/10.1145/1216919.1216923", "url": "https://dblp.org/rec/conf/fpga/FengK07"}, "url": "URL#5163226"}, {"@score": "1", "@id": "5163227", "info": {"authors": {"author": [{"@pid": "g/BitaGorjiara", "text": "Bita Gorjiara"}, {"@pid": "g/DanielDGajski", "text": "Daniel Gajski"}]}, "title": "FPGA-friendly code compression for horizontal microcoded custom IPs.", "venue": "FPGA", "pages": "108-115", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GorjiaraG07", "doi": "10.1145/1216919.1216935", "ee": "https://doi.org/10.1145/1216919.1216935", "url": "https://dblp.org/rec/conf/fpga/GorjiaraG07"}, "url": "URL#5163227"}, {"@score": "1", "@id": "5163228", "info": {"authors": {"author": [{"@pid": "50/6307", "text": "Tim G\u00fcneysu"}, {"@pid": "p/ChristofPaar", "text": "Christof Paar"}, {"@pid": "34/1982", "text": "Jan Pelzl"}]}, "title": "Attacking elliptic curve cryptosystems with special-purpose hardware.", "venue": "FPGA", "pages": "207-215", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GueneysuPP07", "doi": "10.1145/1216919.1216953", "ee": "https://doi.org/10.1145/1216919.1216953", "url": "https://dblp.org/rec/conf/fpga/GueneysuPP07"}, "url": "URL#5163228"}, {"@score": "1", "@id": "5163229", "info": {"authors": {"author": [{"@pid": "j/NathanJachimiec", "text": "Nathan Jachimiec"}, {"@pid": "126/3451", "text": "Fernando Martinez-Vallina"}, {"@pid": "65/1931", "text": "Jafar Saniie"}]}, "title": "CReconfigurable finite field instruction set architecture.", "venue": "FPGA", "pages": "216-220", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JachimiecMS07", "doi": "10.1145/1216919.1216954", "ee": "https://doi.org/10.1145/1216919.1216954", "url": "https://dblp.org/rec/conf/fpga/JachimiecMS07"}, "url": "URL#5163229"}, {"@score": "1", "@id": "5163230", "info": {"authors": {"author": [{"@pid": "60/5993", "text": "Dirk Koch"}, {"@pid": "37/6859", "text": "Christian Haubelt"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}]}, "title": "Efficient hardware checkpointing: concepts, overhead analysis, and implementation.", "venue": "FPGA", "pages": "188-196", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KochHT07", "doi": "10.1145/1216919.1216950", "ee": "https://doi.org/10.1145/1216919.1216950", "url": "https://dblp.org/rec/conf/fpga/KochHT07"}, "url": "URL#5163230"}, {"@score": "1", "@id": "5163231", "info": {"authors": {"author": [{"@pid": "98/1604", "text": "Julien Lamoureux"}, {"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "GlitchLess: an active glitch minimization technique for FPGAs.", "venue": "FPGA", "pages": "156-165", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LamoureuxLW07", "doi": "10.1145/1216919.1216946", "ee": "https://doi.org/10.1145/1216919.1216946", "url": "https://dblp.org/rec/conf/fpga/LamoureuxLW07"}, "url": "URL#5163231"}, {"@score": "1", "@id": "5163232", "info": {"authors": {"author": [{"@pid": "92/3220", "text": "Mingjie Lin"}, {"@pid": "g/AbbasElGamal", "text": "Abbas El Gamal"}]}, "title": "A routing fabric for monolithically stacked 3D-FPGA.", "venue": "FPGA", "pages": "3-12", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinG07", "doi": "10.1145/1216919.1216921", "ee": "https://doi.org/10.1145/1216919.1216921", "url": "https://dblp.org/rec/conf/fpga/LinG07"}, "url": "URL#5163232"}, {"@score": "1", "@id": "5163233", "info": {"authors": {"author": [{"@pid": "27/586-1", "text": "Yan Lin 0001"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Stochastic physical synthesis for FPGAs with pre-routing interconnect uncertainty and process variation.", "venue": "FPGA", "pages": "80-88", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinH07", "doi": "10.1145/1216919.1216931", "ee": "https://doi.org/10.1145/1216919.1216931", "url": "https://dblp.org/rec/conf/fpga/LinH07"}, "url": "URL#5163233"}, {"@score": "1", "@id": "5163234", "info": {"authors": {"author": [{"@pid": "51/3478", "text": "Edward C. Lin"}, {"@pid": "197/1322", "text": "Kai Yu"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}, {"@pid": "c/TsuhanChen", "text": "Tsuhan Chen"}]}, "title": "A 1000-word vocabulary, speaker-independent, continuous live-mode speech recognizer implemented in a single FPGA.", "venue": "FPGA", "pages": "60-68", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinYRC07", "doi": "10.1145/1216919.1216928", "ee": "https://doi.org/10.1145/1216919.1216928", "url": "https://dblp.org/rec/conf/fpga/LinYRC07"}, "url": "URL#5163234"}, {"@score": "1", "@id": "5163235", "info": {"authors": {"author": [{"@pid": "35/5292", "text": "Shih-Lien Lu"}, {"@pid": "61/3852", "text": "Peter Yiannacouras"}, {"@pid": "57/4981", "text": "Rolf Kassa"}, {"@pid": "11/534", "text": "Michael Konow"}, {"@pid": "63/677", "text": "Taeweon Suh"}]}, "title": "An FPGA-based Pentium in a complete desktop system.", "venue": "FPGA", "pages": "53-59", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LuYKKS07", "doi": "10.1145/1216919.1216927", "ee": "https://doi.org/10.1145/1216919.1216927", "url": "https://dblp.org/rec/conf/fpga/LuYKKS07"}, "url": "URL#5163235"}, {"@score": "1", "@id": "5163236", "info": {"authors": {"author": [{"@pid": "16/2442", "text": "Yohei Matsumoto"}, {"@pid": "39/4166", "text": "Masakazu Hioki"}, {"@pid": "20/1990", "text": "Takashi Kawanami"}, {"@pid": "55/1827", "text": "Toshiyuki Tsutsumi"}, {"@pid": "39/1722", "text": "Tadashi Nakagawa"}, {"@pid": "68/5718", "text": "Toshihiro Sekigawa"}, {"@pid": "47/4728", "text": "Hanpei Koike"}]}, "title": "Performance and yield enhancement of FPGAs with within-die variation using multiple configurations.", "venue": "FPGA", "pages": "169-177", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MatsumotoHKTNSK07", "doi": "10.1145/1216919.1216948", "ee": "https://doi.org/10.1145/1216919.1216948", "url": "https://dblp.org/rec/conf/fpga/MatsumotoHKTNSK07"}, "url": "URL#5163236"}, {"@score": "1", "@id": "5163237", "info": {"authors": {"author": [{"@pid": "90/1178", "text": "N. Pete Sedcole"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Parametric yield in FPGAs due to within-die delay variations: a quantitative analysis.", "venue": "FPGA", "pages": "178-187", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SedcoleC07", "doi": "10.1145/1216919.1216949", "ee": "https://doi.org/10.1145/1216919.1216949", "url": "https://dblp.org/rec/conf/fpga/SedcoleC07"}, "url": "URL#5163237"}, {"@score": "1", "@id": "5163238", "info": {"authors": {"author": {"@pid": "31/353", "text": "Satnam Singh"}}, "title": "Integrating FPGAs in high-performance computing: programming models for parallel systems -- the programmer&apos;s perspective.", "venue": "FPGA", "pages": "133-135", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Singh07", "doi": "10.1145/1216919.1216942", "ee": "https://doi.org/10.1145/1216919.1216942", "url": "https://dblp.org/rec/conf/fpga/Singh07"}, "url": "URL#5163238"}, {"@score": "1", "@id": "5163239", "info": {"authors": {"author": [{"@pid": "86/5316", "text": "Satish Sivaswamy"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "Variation-aware routing for FPGAs.", "venue": "FPGA", "pages": "71-79", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SivaswamyB07", "doi": "10.1145/1216919.1216930", "ee": "https://doi.org/10.1145/1216919.1216930", "url": "https://dblp.org/rec/conf/fpga/SivaswamyB07"}, "url": "URL#5163239"}, {"@score": "1", "@id": "5163240", "info": {"authors": {"author": [{"@pid": "85/6409", "text": "David Slogsnat"}, {"@pid": "40/6490", "text": "Alexander Giese"}, {"@pid": "59/325", "text": "Ulrich Br\u00fcning 0001"}]}, "title": "A versatile, low latency HyperTransport core.", "venue": "FPGA", "pages": "45-52", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SlogsnatGB07", "doi": "10.1145/1216919.1216926", "ee": "https://doi.org/10.1145/1216919.1216926", "url": "https://dblp.org/rec/conf/fpga/SlogsnatGB07"}, "url": "URL#5163240"}, {"@score": "1", "@id": "5163241", "info": {"authors": {"author": {"@pid": "63/3660", "text": "Scott C. Smith"}}, "title": "Design of a logic element for implementing an asynchronous FPGA.", "venue": "FPGA", "pages": "13-22", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Smith07", "doi": "10.1145/1216919.1216922", "ee": "https://doi.org/10.1145/1216919.1216922", "url": "https://dblp.org/rec/conf/fpga/Smith07"}, "url": "URL#5163241"}, {"@score": "1", "@id": "5163242", "info": {"authors": {"author": [{"@pid": "51/6426", "text": "Kevin Oo Tinmaung"}, {"@pid": "55/628", "text": "David Howland"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "Power-aware FPGA logic synthesis using binary decision diagrams.", "venue": "FPGA", "pages": "148-155", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/TinmaungHT07", "doi": "10.1145/1216919.1216945", "ee": "https://doi.org/10.1145/1216919.1216945", "url": "https://dblp.org/rec/conf/fpga/TinmaungHT07"}, "url": "URL#5163242"}, {"@score": "1", "@id": "5163243", "info": {"authors": {"author": [{"@pid": "53/2937", "text": "Nicholas Weaver"}, {"@pid": "p/VernPaxson", "text": "Vern Paxson"}, {"@pid": "46/3066", "text": "Jos\u00e9 M. Gonz\u00e1lez"}]}, "title": "The shunt: an FPGA-based accelerator for network intrusion prevention.", "venue": "FPGA", "pages": "199-206", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeaverPG07", "doi": "10.1145/1216919.1216952", "ee": "https://doi.org/10.1145/1216919.1216952", "url": "https://dblp.org/rec/conf/fpga/WeaverPG07"}, "url": "URL#5163243"}, {"@score": "1", "@id": "5163244", "info": {"authors": {"author": [{"@pid": "07/5503", "text": "Sewook Wee"}, {"@pid": "23/6529", "text": "Jared Casper"}, {"@pid": "48/2452", "text": "Njuguna Njoroge"}, {"@pid": "05/6647", "text": "Yuriy Teslyar"}, {"@pid": "75/2637", "text": "Daxia Ge"}, {"@pid": "k/ChristoforosEKozyrakis", "text": "Christos Kozyrakis"}, {"@pid": "o/KunleOlukotun", "text": "Kunle Olukotun"}]}, "title": "A practical FPGA-based framework for novel CMP research.", "venue": "FPGA", "pages": "116-125", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeeCNTGKO07", "doi": "10.1145/1216919.1216936", "ee": "https://doi.org/10.1145/1216919.1216936", "url": "https://dblp.org/rec/conf/fpga/WeeCNTGKO07"}, "url": "URL#5163244"}, {"@score": "1", "@id": "5163245", "info": {"authors": {"author": [{"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}, {"@pid": "h/ChunHokHo", "text": "Chun Hok Ho"}, {"@pid": "54/222", "text": "Philip Heng Wai Leong"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "89/6949", "text": "Bradley R. Quinton"}]}, "title": "A synthesizable datapath-oriented embedded FPGA fabric.", "venue": "FPGA", "pages": "33-41", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WiltonHLLQ07", "doi": "10.1145/1216919.1216924", "ee": "https://doi.org/10.1145/1216919.1216924", "url": "https://dblp.org/rec/conf/fpga/WiltonHLLQ07"}, "url": "URL#5163245"}, {"@score": "1", "@id": "5163246", "info": {"authors": {"author": [{"@pid": "52/827", "text": "Michael J. Wirthlin"}, {"@pid": "14/2474", "text": "Misha Burich"}, {"@pid": "48/5029", "text": "Andrew Guyler"}, {"@pid": "88/2234", "text": "Brian Von Herzen"}]}, "title": "High-level languages: the future or a passing fad?", "venue": "FPGA", "pages": "127", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WirthlinBGH07", "doi": "10.1145/1216919.1216938", "ee": "https://doi.org/10.1145/1216919.1216938", "url": "https://dblp.org/rec/conf/fpga/WirthlinBGH07"}, "url": "URL#5163246"}, {"@score": "1", "@id": "5163247", "info": {"authors": {"author": {"@pid": "48/1573", "text": "Nathan Woods"}}, "title": "Integrating FPGAs in high-performance computing: the architecture and implementation perspective.", "venue": "FPGA", "pages": "132", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Woods07", "doi": "10.1145/1216919.1216941", "ee": "https://doi.org/10.1145/1216919.1216941", "url": "https://dblp.org/rec/conf/fpga/Woods07"}, "url": "URL#5163247"}, {"@score": "1", "@id": "5163248", "info": {"authors": {"author": {"@pid": "75/4078-1", "text": "Kai Zhu 0001"}}, "title": "Post-route LUT output polarity selection for timing optimization.", "venue": "FPGA", "pages": "89-96", "year": "2007", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Zhu07", "doi": "10.1145/1216919.1216932", "ee": "https://doi.org/10.1145/1216919.1216932", "url": "https://dblp.org/rec/conf/fpga/Zhu07"}, "url": "URL#5163248"}, {"@score": "1", "@id": "5243102", "info": {"authors": {"author": [{"@pid": "d/ADeHon", "text": "Andr\u00e9 DeHon"}, {"@pid": "h/MHutton", "text": "Mike Hutton"}]}, "title": "Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays, FPGA 2007, Monterey, California, USA, February 18-20, 2007", "venue": "FPGA", "publisher": "ACM", "year": "2007", "type": "Editorship", "key": "conf/fpga/2007", "doi": "10.1145/1216919", "ee": "https://doi.org/10.1145/1216919", "url": "https://dblp.org/rec/conf/fpga/2007"}, "url": "URL#5243102"}]}}}