$date
	Sat May 29 23:43:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & reset $end
$var integer 32 ' i [31:0] $end
$scope module sut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qbar $end
$var wire 1 & reset $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
x%
x$
0#
x"
x!
$end
#3
1&
#5
1!
0"
1#
#10
0#
#13
0$
0%
0&
#15
1#
#20
0#
#23
1&
b1 '
#25
1#
#30
0#
#33
1%
0&
b10 '
#35
1#
#40
0#
#43
1&
b11 '
#45
1#
#50
0#
#53
1$
0%
0&
b100 '
#55
0!
1"
1#
#60
0#
#63
1&
b101 '
#65
1!
0"
1#
#70
0#
#73
1%
0&
b110 '
#75
0!
1"
1#
#80
0#
#83
1&
b111 '
#85
1!
0"
1#
#90
0#
#93
b1000 '
#95
1#
#100
0#
#103
