

================================================================
== Synthesis Summary Report of 'saveSrcDest_kernel'
================================================================
+ General Information: 
    * Date:           Wed Apr 24 15:10:55 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        saveSrcDestV3
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |        Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |          |     |
    |        & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT   | URAM|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+
    |+ saveSrcDest_kernel  |     -|  1.07|        2|   4.000|         -|        1|     -|       yes|     -|   -|  134 (~0%)|  48 (~0%)|    -|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------------+-----------+---------------+-------+--------+--------+
| Interface       | Direction | Register Mode | TDATA | TREADY | TVALID |
+-----------------+-----------+---------------+-------+--------+--------+
| user_extern_in  | in        | both          | 64    | 1      | 1      |
| user_extern_out | out       | both          | 64    | 1      | 1      |
+-----------------+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+------------------------+
| Argument        | Direction | Datatype               |
+-----------------+-----------+------------------------+
| user_extern_in  | in        | stream<src_dest_t, 0>& |
| user_extern_out | out       | stream<src_dest_t, 0>& |
+-----------------+-----------+------------------------+

* SW-to-HW Mapping
+-----------------+-----------------+-----------+
| Argument        | HW Interface    | HW Type   |
+-----------------+-----------------+-----------+
| user_extern_in  | user_extern_in  | interface |
| user_extern_out | user_extern_out | interface |
+-----------------+-----------------+-----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+------------------------------------------------------------------------------------+
| Type      | Options                        | Location                                                                           |
+-----------+--------------------------------+------------------------------------------------------------------------------------+
| interface | mode=axis port=user_extern_in  | saveSrcDestV3/src/saveSrcDest_kernel.cpp:19 in savesrcdest_kernel, user_extern_in  |
| interface | mode=axis port=user_extern_out | saveSrcDestV3/src/saveSrcDest_kernel.cpp:20 in savesrcdest_kernel, user_extern_out |
| pipeline  | II=1                           | saveSrcDestV3/src/saveSrcDest_kernel.cpp:24 in savesrcdest_kernel                  |
+-----------+--------------------------------+------------------------------------------------------------------------------------+


