
*** Running vivado
    with args -log design_1_servoDriver_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_servoDriver_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 18 17:23:50 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_servoDriver_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 552.297 ; gain = 238.938
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top design_1_servoDriver_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4420
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1438.988 ; gain = 447.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_servoDriver_0_0' [c:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.gen/sources_1/bd/design_1/ip/design_1_servoDriver_0_0/synth/design_1_servoDriver_0_0.vhd:68]
INFO: [Synth 8-3491] module 'servoDriver' declared at 'C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoDriver.vhd:6' bound to instance 'U0' of component 'servoDriver' [c:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.gen/sources_1/bd/design_1/ip/design_1_servoDriver_0_0/synth/design_1_servoDriver_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'servoDriver' [C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoDriver.vhd:16]
INFO: [Synth 8-638] synthesizing module 'servoClock' [C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoClock.vhd:11]
WARNING: [Synth 8-614] signal 'aux_clk' is read in the process but is not in the sensitivity list [C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoClock.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'servoClock' (0#1) [C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoClock.vhd:11]
INFO: [Synth 8-638] synthesizing module 'servoSignal' [C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoSignal.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'servoSignal' (0#1) [C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoSignal.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'servoDriver' (0#1) [C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.srcs/sources_1/new/servoDriver.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'design_1_servoDriver_0_0' (0#1) [c:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.gen/sources_1/bd/design_1/ip/design_1_servoDriver_0_0/synth/design_1_servoDriver_0_0.vhd:68]
WARNING: [Synth 8-7129] Port potentiometer in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module servoDriver is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module servoDriver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.105 ; gain = 560.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.105 ; gain = 560.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1552.105 ; gain = 560.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1552.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1562.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1564.453 ; gain = 1.695
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port potentiometer in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module design_1_servoDriver_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[0] in module design_1_servoDriver_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    15|
|2     |LUT2   |     4|
|3     |LUT3   |     6|
|4     |LUT4   |    31|
|5     |LUT5   |    34|
|6     |LUT6   |     4|
|7     |FDCE   |    51|
|8     |FDRE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 1564.453 ; gain = 560.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1564.453 ; gain = 573.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1564.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3defba6e
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1565.199 ; gain = 999.660
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1565.199 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/flavi/Desktop/SSC/PROIECT/vivado/Proiect/Proiect.runs/design_1_servoDriver_0_0_synth_1/design_1_servoDriver_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_servoDriver_0_0_utilization_synth.rpt -pb design_1_servoDriver_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 17:24:57 2024...
