#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Mar 19 21:14:10 2022
# Process ID: 44480
# Current directory: D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16268 D:\desktop\COD_Labs\Lab1\Lab1_6bit_ALU\Lab1_6bit_ALU.xpr
# Log file: D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/vivado.log
# Journal file: D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.352 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292ABF75DA
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.runs/impl_1/topv.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.runs/impl_1/topv.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: topv
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.902 ; gain = 308.844
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: topv
ERROR: [Synth 8-2715] syntax error near ã [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/topv.v:55]
ERROR: [Synth 8-2715] syntax error near € [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/topv.v:55]
ERROR: [Synth 8-2715] syntax error near ‚ [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/topv.v:55]
INFO: [Synth 8-2350] module topv ignored due to previous errors [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/topv.v:22]
Failed to read verilog 'D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/topv.v'
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar 19 21:25:22 2022] Launched synth_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.runs/synth_1/runme.log
[Sat Mar 19 21:25:22 2022] Launched impl_1...
Run output will be captured here: D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: topv
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2999.531 ; gain = 13.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'topv' [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/topv.v:22]
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/jitter_clr.v:23]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/button_edge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (2#1) [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/button_edge.v:23]
INFO: [Synth 8-6157] synthesizing module 'FF' [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/FF.v:22]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FF' (3#1) [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/FF.v:22]
INFO: [Synth 8-6157] synthesizing module 'FF__parameterized0' [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/FF.v:22]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FF__parameterized0' (3#1) [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/FF.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'topv' (5#1) [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/sources_1/new/topv.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3035.742 ; gain = 49.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3053.652 ; gain = 67.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3053.652 ; gain = 67.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3053.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/constrs_1/new/lab_Q2.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/constrs_1/new/lab_Q2.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3162.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.703 ; gain = 276.398
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3262.703 ; gain = 276.398
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3284.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/constrs_1/new/lab_Q2.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab1/Lab1_6bit_ALU/Lab1_6bit_ALU.srcs/constrs_1/new/lab_Q2.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3290.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 19 21:53:41 2022...
