// Seed: 3571140810
module module_0;
  always_ff id_1 = id_1;
  always id_1 <= 1;
  string  id_2;
  supply1 id_3;
  string  id_4;
  assign id_3 = 1'd0;
  wire id_5;
  assign id_4 = "";
  assign id_2 = "";
endmodule
module module_1 (
    output wor id_0
);
  logic [7:0] id_2;
  module_0 modCall_1 ();
  assign id_2[""] = "";
  wire id_4;
endmodule
module module_2 (
    input  wor   id_0,
    output wand  id_1,
    input  wire  id_2,
    output wor   id_3,
    input  tri1  id_4,
    input  wire  id_5,
    output uwire id_6,
    input  wand  id_7
);
  module_0 modCall_1 ();
  assign modCall_1.id_4 = "";
endmodule
