Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 12 11:03:36 2023
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab03_top_timing_summary_routed.rpt -pb lab03_top_timing_summary_routed.pb -rpx lab03_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab03_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (18)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (168)
--------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: c_f (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: switch (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[10] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[11] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[12] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[1] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[2] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[3] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[4] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[5] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[6] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[7] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[8] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: temp_sub[9] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[10]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[11]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[12]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[13]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[14]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[15]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_TSCTL/tempReg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.581        0.000                      0                  260        0.140        0.000                      0                  260        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.581        0.000                      0                  260        0.140        0.000                      0                  260        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 1.200ns (23.269%)  route 3.957ns (76.731%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.705     5.307    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/Q
                         net (fo=2, routed)           0.646     6.409    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23/O
                         net (fo=1, routed)           0.508     7.041    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22/O
                         net (fo=1, routed)           0.583     7.748    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.633     8.505    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.629 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.595     9.224    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.411     9.759    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.883 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.581    10.464    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    15.010    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 1.200ns (24.156%)  route 3.768ns (75.844%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.705     5.307    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/Q
                         net (fo=2, routed)           0.646     6.409    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23/O
                         net (fo=1, routed)           0.508     7.041    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22/O
                         net (fo=1, routed)           0.583     7.748    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.633     8.505    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.629 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.595     9.224    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.411     9.759    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.883 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.392    10.275    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X2Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    15.010    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X2Y108         FDRE (Setup_fdre_C_CE)      -0.169    15.081    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.275    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.200ns (24.394%)  route 3.719ns (75.606%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.705     5.307    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/Q
                         net (fo=2, routed)           0.646     6.409    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23/O
                         net (fo=1, routed)           0.508     7.041    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22/O
                         net (fo=1, routed)           0.583     7.748    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.633     8.505    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.629 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.595     9.224    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.411     9.759    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.883 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343    10.227    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    15.010    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.200ns (24.394%)  route 3.719ns (75.606%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.705     5.307    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/Q
                         net (fo=2, routed)           0.646     6.409    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]
    SLICE_X1Y113         LUT4 (Prop_lut4_I3_O)        0.124     6.533 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23/O
                         net (fo=1, routed)           0.508     7.041    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_23_n_0
    SLICE_X1Y114         LUT5 (Prop_lut5_I4_O)        0.124     7.165 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22/O
                         net (fo=1, routed)           0.583     7.748    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_22_n_0
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.124     7.872 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17/O
                         net (fo=1, routed)           0.633     8.505    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_17_n_0
    SLICE_X1Y112         LUT6 (Prop_lut6_I0_O)        0.124     8.629 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.595     9.224    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X1Y109         LUT6 (Prop_lut6_I1_O)        0.124     9.348 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.411     9.759    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_3_n_0
    SLICE_X3Y108         LUT6 (Prop_lut6_I0_O)        0.124     9.883 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.343    10.227    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.588    15.010    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 U_segment/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_segment/U_CT/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.622     5.224    U_segment/U_ENB/clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  U_segment/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  U_segment/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           0.862     6.542    U_segment/U_ENB/q_reg[10]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  U_segment/U_ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.666     7.332    U_segment/U_ENB/q[3]_i_5_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.456 r  U_segment/U_ENB/q[3]_i_2/O
                         net (fo=6, routed)           1.132     8.588    U_segment/U_CT/E[0]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  U_segment/U_CT/q[3]_i_1/O
                         net (fo=4, routed)           0.622     9.333    U_segment/U_CT/q[3]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.509    14.931    U_segment/U_CT/clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[0]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_R)       -0.429    14.726    U_segment/U_CT/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 U_segment/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_segment/U_CT/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.622     5.224    U_segment/U_ENB/clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  U_segment/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  U_segment/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           0.862     6.542    U_segment/U_ENB/q_reg[10]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  U_segment/U_ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.666     7.332    U_segment/U_ENB/q[3]_i_5_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.456 r  U_segment/U_ENB/q[3]_i_2/O
                         net (fo=6, routed)           1.132     8.588    U_segment/U_CT/E[0]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  U_segment/U_CT/q[3]_i_1/O
                         net (fo=4, routed)           0.622     9.333    U_segment/U_CT/q[3]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.509    14.931    U_segment/U_CT/clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[1]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_R)       -0.429    14.726    U_segment/U_CT/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 U_segment/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_segment/U_CT/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.622     5.224    U_segment/U_ENB/clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  U_segment/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  U_segment/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           0.862     6.542    U_segment/U_ENB/q_reg[10]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  U_segment/U_ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.666     7.332    U_segment/U_ENB/q[3]_i_5_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.456 r  U_segment/U_ENB/q[3]_i_2/O
                         net (fo=6, routed)           1.132     8.588    U_segment/U_CT/E[0]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  U_segment/U_CT/q[3]_i_1/O
                         net (fo=4, routed)           0.622     9.333    U_segment/U_CT/q[3]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.509    14.931    U_segment/U_CT/clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[2]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_R)       -0.429    14.726    U_segment/U_CT/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 U_segment/U_ENB/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_segment/U_CT/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.828ns (20.151%)  route 3.281ns (79.849%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.622     5.224    U_segment/U_ENB/clk_IBUF_BUFG
    SLICE_X9Y116         FDRE                                         r  U_segment/U_ENB/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y116         FDRE (Prop_fdre_C_Q)         0.456     5.680 r  U_segment/U_ENB/q_reg[10]/Q
                         net (fo=2, routed)           0.862     6.542    U_segment/U_ENB/q_reg[10]
    SLICE_X8Y116         LUT4 (Prop_lut4_I0_O)        0.124     6.666 r  U_segment/U_ENB/q[3]_i_5/O
                         net (fo=1, routed)           0.666     7.332    U_segment/U_ENB/q[3]_i_5_n_0
    SLICE_X8Y114         LUT6 (Prop_lut6_I4_O)        0.124     7.456 r  U_segment/U_ENB/q[3]_i_2/O
                         net (fo=6, routed)           1.132     8.588    U_segment/U_CT/E[0]
    SLICE_X11Y110        LUT6 (Prop_lut6_I0_O)        0.124     8.712 r  U_segment/U_CT/q[3]_i_1/O
                         net (fo=4, routed)           0.622     9.333    U_segment/U_CT/q[3]_i_1_n_0
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.509    14.931    U_segment/U_CT/clk_IBUF_BUFG
    SLICE_X11Y110        FDRE                                         r  U_segment/U_CT/q_reg[3]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X11Y110        FDRE (Setup_fdre_C_R)       -0.429    14.726    U_segment/U_CT/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.241ns  (logic 0.952ns (22.450%)  route 3.289ns (77.550%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.704     5.306    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y113         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.456     5.762 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.842     6.605    U_TSCTL/Inst_TWICtl/sclCnt_reg[1]
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.414     7.142    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I1_O)        0.124     7.266 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          0.948     8.214    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.124     8.338 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.443     8.782    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.124     8.906 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.641     9.547    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.507    14.929    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_CE)      -0.169    14.984    U_TSCTL/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                  5.437    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.952ns (22.664%)  route 3.248ns (77.336%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.704     5.306    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y113         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDSE (Prop_fdse_C_Q)         0.456     5.762 f  U_TSCTL/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.842     6.605    U_TSCTL/Inst_TWICtl/sclCnt_reg[1]
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.124     6.729 r  U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.414     7.142    U_TSCTL/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X3Y112         LUT3 (Prop_lut3_I1_O)        0.124     7.266 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5/O
                         net (fo=11, routed)          0.948     8.214    U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_5_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.124     8.338 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_4/O
                         net (fo=4, routed)           0.443     8.782    U_TSCTL/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.124     8.906 r  U_TSCTL/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.601     9.507    U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y107         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.507    14.929    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y107         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y107         FDRE (Setup_fdre_C_CE)      -0.169    14.984    U_TSCTL/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.596     1.515    U_TSCTL/clk_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_TSCTL/TemperatureReg.temp_reg[2]/Q
                         net (fo=1, routed)           0.087     1.744    U_TSCTL/Inst_TWICtl/temp[2]
    SLICE_X6Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.789 r  U_TSCTL/Inst_TWICtl/tempReg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.789    U_TSCTL/temp_0[2]
    SLICE_X6Y109         FDRE                                         r  U_TSCTL/tempReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.866     2.032    U_TSCTL/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  U_TSCTL/tempReg_reg[10]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120     1.648    U_TSCTL/tempReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     1.516    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y107         FDRE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]/Q
                         net (fo=7, routed)           0.099     1.756    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[0]
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.801 r  U_TSCTL/Inst_TWICtl/busFreeCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    U_TSCTL/Inst_TWICtl/busFreeCnt0[1]
    SLICE_X1Y107         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y107         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y107         FDSE (Hold_fdse_C_D)         0.092     1.621    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     1.516    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y107         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]/Q
                         net (fo=6, routed)           0.104     1.761    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[1]
    SLICE_X0Y107         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  U_TSCTL/Inst_TWICtl/busFreeCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_TSCTL/Inst_TWICtl/busFreeCnt0[5]
    SLICE_X0Y107         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y107         FDSE                                         r  U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y107         FDSE (Hold_fdse_C_D)         0.092     1.621    U_TSCTL/Inst_TWICtl/busFreeCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.028%)  route 0.143ns (42.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.568     1.487    U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_TSCTL/TemperatureReg.temp_reg[1]/Q
                         net (fo=1, routed)           0.143     1.772    U_TSCTL/Inst_TWICtl/temp[1]
    SLICE_X8Y109         LUT3 (Prop_lut3_I2_O)        0.049     1.821 r  U_TSCTL/Inst_TWICtl/tempReg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.821    U_TSCTL/temp_0[1]
    SLICE_X8Y109         FDRE                                         r  U_TSCTL/tempReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.839     2.004    U_TSCTL/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  U_TSCTL/tempReg_reg[9]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.131     1.631    U_TSCTL/tempReg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 U_TSCTL/TemperatureReg.temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/tempReg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.334%)  route 0.144ns (43.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.568     1.487    U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y109         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  U_TSCTL/TemperatureReg.temp_reg[4]/Q
                         net (fo=1, routed)           0.144     1.773    U_TSCTL/Inst_TWICtl/temp[4]
    SLICE_X8Y109         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  U_TSCTL/Inst_TWICtl/tempReg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U_TSCTL/temp_0[4]
    SLICE_X8Y109         FDRE                                         r  U_TSCTL/tempReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.839     2.004    U_TSCTL/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  U_TSCTL/tempReg_reg[12]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y109         FDRE (Hold_fdre_C_D)         0.120     1.620    U_TSCTL/tempReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/TemperatureReg.temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.186%)  route 0.133ns (44.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.568     1.487    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  U_TSCTL/Inst_TWICtl/dataByte_reg[6]/Q
                         net (fo=5, routed)           0.133     1.785    U_TSCTL/dataByte[6]
    SLICE_X9Y109         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.839     2.004    U_TSCTL/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  U_TSCTL/TemperatureReg.temp_reg[6]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X9Y109         FDRE (Hold_fdre_C_D)         0.075     1.578    U_TSCTL/TemperatureReg.temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/busState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.257%)  route 0.157ns (45.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.596     1.515    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  U_TSCTL/Inst_TWICtl/sync_sda_reg[2]/Q
                         net (fo=4, routed)           0.157     1.813    U_TSCTL/Inst_TWICtl/ddSda
    SLICE_X2Y111         LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  U_TSCTL/Inst_TWICtl/busState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    U_TSCTL/Inst_TWICtl/busState[1]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.869     2.034    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  U_TSCTL/Inst_TWICtl/busState_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.120     1.651    U_TSCTL/Inst_TWICtl/busState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     1.516    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[3]/Q
                         net (fo=29, routed)          0.131     1.789    U_TSCTL/Inst_TWICtl/state_2[3]
    SLICE_X0Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.834 r  U_TSCTL/Inst_TWICtl/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    U_TSCTL/Inst_TWICtl/FSM_gray_state[2]_i_1_n_0
    SLICE_X0Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y108         FDRE (Hold_fdre_C_D)         0.091     1.620    U_TSCTL/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_TSCTL/retryCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/retryCnt_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.477%)  route 0.126ns (37.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.597     1.516    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y107         FDRE                                         r  U_TSCTL/retryCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y107         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  U_TSCTL/retryCnt_reg[0]/Q
                         net (fo=5, routed)           0.126     1.806    U_TSCTL/retryCnt_reg[0]
    SLICE_X2Y107         LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  U_TSCTL/retryCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_TSCTL/retryCnt0[1]
    SLICE_X2Y107         FDSE                                         r  U_TSCTL/retryCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    U_TSCTL/clk_IBUF_BUFG
    SLICE_X2Y107         FDSE                                         r  U_TSCTL/retryCnt_reg[1]/C
                         clock pessimism             -0.518     1.516    
    SLICE_X2Y107         FDSE (Hold_fdse_C_D)         0.121     1.637    U_TSCTL/retryCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.006%)  route 0.146ns (43.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  U_TSCTL/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.146     1.801    U_TSCTL/Inst_TWICtl/sclCnt_reg[0]
    SLICE_X3Y112         LUT6 (Prop_lut6_I3_O)        0.045     1.846 r  U_TSCTL/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_TSCTL/Inst_TWICtl/sclCnt0[5]
    SLICE_X3Y112         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     2.032    U_TSCTL/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y112         FDSE                                         r  U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X3Y112         FDSE (Hold_fdse_C_D)         0.092     1.621    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y109    U_TSCTL/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y109    U_TSCTL/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y111    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_TSCTL/waitCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_TSCTL/waitCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    U_TSCTL/waitCnt_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    U_TSCTL/waitCnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    U_TSCTL/waitCnt_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    U_TSCTL/waitCnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_TSCTL/waitCnt_reg[8]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_TSCTL/waitCnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y115    U_segment/U_ENB/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    U_TSCTL/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_TSCTL/waitCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_TSCTL/waitCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_TSCTL/waitCnt_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    U_TSCTL/Inst_TWICtl/sclCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    U_TSCTL/Inst_TWICtl/sclCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y112    U_TSCTL/Inst_TWICtl/sclCnt_reg[7]/C



