INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Joan' on host 'desktop-htil2a5' (Windows NT_amd64 version 6.2) on Fri Oct 14 19:29:30 +0800 2022
INFO: [HLS 200-10] In directory 'C:/9m/HLS/laba/lab1'
Sourcing Tcl script 'C:/9m/HLS/laba/lab1/dct_prj/solution6/cosim.tcl'
INFO: [HLS 200-10] Opening project 'C:/9m/HLS/laba/lab1/dct_prj'.
INFO: [HLS 200-10] Opening solution 'C:/9m/HLS/laba/lab1/dct_prj/solution6'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-1-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado/2020.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_dct.cpp
   Compiling dct.cpp_pre.cpp.tb.cpp
   Compiling dct_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test passed !
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\9m\HLS\laba\lab1\dct_prj\solution6\sim\verilog>set PATH= 

C:\9m\HLS\laba\lab1\dct_prj\solution6\sim\verilog>call C:/Xilinx/Vivado/2020.1/bin/xelab xil_defaultlib.apatb_dct_top glbl -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s dct -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dct_top glbl -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dct -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_col_inbuf_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_col_inbuf_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_0_memcore_ram
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mac_muladd_14lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_14lbW_DSP48_2
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_14lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mac_muladd_15kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15kbM_DSP48_1
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mac_muladd_15mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15mb6_DSP48_3
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mul_mul_15s_1jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_mul_15s_1jbC_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mul_mul_15s_1jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_row_outbuf_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_row_outbuf_i_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_i_memcore_ram
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_i_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Col_DCT_Loop_pr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Col_DCT_Loop_pr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopbkb_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopcud_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_LoopdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopdEe_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_LoopeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopeOg_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_LoopfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopfYi_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopg8j_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loophbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loophbi_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loophbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopibs_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loop_pr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loop_pr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Xpose_Col_Outer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Xpose_Col_Outer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Xpose_Row_Outer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Xpose_Row_Outer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dct_row_outbuf_i_memcore_ram
Compiling module xil_defaultlib.dct_row_outbuf_i_memcore
Compiling module xil_defaultlib.dct_row_outbuf_i(AddressRange=64...
Compiling module xil_defaultlib.dct_col_inbuf_0_memcore_ram
Compiling module xil_defaultlib.dct_col_inbuf_0_memcore
Compiling module xil_defaultlib.dct_col_inbuf_0(AddressRange=8)
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.Loop_Row_DCT_Loopbkb_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopbkb(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loopcud_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopcud(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_LoopdEe_rom
Compiling module xil_defaultlib.Loop_Row_DCT_LoopdEe(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_LoopeOg_rom
Compiling module xil_defaultlib.Loop_Row_DCT_LoopeOg(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_LoopfYi_rom
Compiling module xil_defaultlib.Loop_Row_DCT_LoopfYi(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loopg8j_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopg8j(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loophbi_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loophbi(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loopibs_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopibs(DataWidth=1...
Compiling module xil_defaultlib.dct_mul_mul_15s_1jbC_DSP48_0
Compiling module xil_defaultlib.dct_mul_mul_15s_1jbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_mac_muladd_15kbM_DSP48_1
Compiling module xil_defaultlib.dct_mac_muladd_15kbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_mac_muladd_14lbW_DSP48_2
Compiling module xil_defaultlib.dct_mac_muladd_14lbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_mac_muladd_15mb6_DSP48_3
Compiling module xil_defaultlib.dct_mac_muladd_15mb6(ID=1,NUM_ST...
Compiling module xil_defaultlib.Loop_Row_DCT_Loop_pr
Compiling module xil_defaultlib.Loop_Xpose_Row_Outer
Compiling module xil_defaultlib.Loop_Col_DCT_Loop_pr
Compiling module xil_defaultlib.Loop_Xpose_Col_Outer
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_dct_top
Compiling module work.glbl
Built simulation snapshot dct

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/xsim.dir/dct/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/xsim.dir/dct/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 14 19:29:50 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 14 19:29:50 2022...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/dct/xsim_script.tcl
# xsim {dct} -autoloadwcfg -tclbatch {dct.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source dct.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set output_group [add_wave_group output(memory) -into $coutputgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_we1 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_q1 -into $output_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_d1 -into $output_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_ce1 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_address1 -into $output_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_we0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_q0 -into $output_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_d0 -into $output_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_ce0 -into $output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/output_r_address0 -into $output_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_group [add_wave_group input(memory) -into $cinputgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_we1 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_q1 -into $input_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_d1 -into $input_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_ce1 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_address1 -into $input_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_we0 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_q0 -into $input_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_d0 -into $input_group -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_ce0 -into $input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/AESL_inst_dct/input_r_address0 -into $input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_start -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_done -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_ready -into $blocksiggroup
## add_wave /apatb_dct_top/AESL_inst_dct/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_dct_top/AESL_inst_dct/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_dct_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_dct_top/LENGTH_input_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_dct_top/LENGTH_output_r -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_output_group [add_wave_group output(memory) -into $tbcoutputgroup]
## add_wave /apatb_dct_top/output_r_we1 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_q1 -into $tb_output_group -radix hex
## add_wave /apatb_dct_top/output_r_d1 -into $tb_output_group -radix hex
## add_wave /apatb_dct_top/output_r_ce1 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_address1 -into $tb_output_group -radix hex
## add_wave /apatb_dct_top/output_r_we0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_q0 -into $tb_output_group -radix hex
## add_wave /apatb_dct_top/output_r_d0 -into $tb_output_group -radix hex
## add_wave /apatb_dct_top/output_r_ce0 -into $tb_output_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/output_r_address0 -into $tb_output_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_group [add_wave_group input(memory) -into $tbcinputgroup]
## add_wave /apatb_dct_top/input_r_we1 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_q1 -into $tb_input_group -radix hex
## add_wave /apatb_dct_top/input_r_d1 -into $tb_input_group -radix hex
## add_wave /apatb_dct_top/input_r_ce1 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_address1 -into $tb_input_group -radix hex
## add_wave /apatb_dct_top/input_r_we0 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_q0 -into $tb_input_group -radix hex
## add_wave /apatb_dct_top/input_r_d0 -into $tb_input_group -radix hex
## add_wave /apatb_dct_top/input_r_ce0 -into $tb_input_group -color #ffff00 -radix hex
## add_wave /apatb_dct_top/input_r_address0 -into $tb_input_group -radix hex
## save_wave_config dct.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [100.00%] @ "3836000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3868 ns : File "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct.autotb.v" Line 291
## quit
INFO: [Common 17-206] Exiting xsim at Fri Oct 14 19:29:57 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Test passed !
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
