$date
	Wed Mar 13 10:16:36 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab001tb $end
$scope module uut $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # Ci $end
$var wire 1 $ Co $end
$var wire 1 % S $end
$var wire 1 & and_1 $end
$var wire 1 ' and_2 $end
$var wire 1 ( xor_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100
1%
1#
#200
1(
0#
1"
#300
1$
1'
0%
1#
#400
0$
0'
1%
0#
0"
1!
#500
1$
1'
0%
1#
#600
0'
0(
1&
0#
1"
#700
1%
1#
#800
