<html><body><samp><pre>
<!@TC:1460524245>
#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460524249> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460524249> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v changed - recompiling
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v changed - recompiling
Selecting top level module full_system
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2810:7:2810:10:@N:CG364:@XP_MSG">proasic3l.v(2810)</a><!@TM:1460524249> | Synthesizing module PLL

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:260:7:260:13:@N:CG364:@XP_MSG">proasic3l.v(260)</a><!@TM:1460524249> | Synthesizing module PLLINT

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:1229:7:1229:10:@N:CG364:@XP_MSG">proasic3l.v(1229)</a><!@TM:1460524249> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v:2051:7:2051:10:@N:CG364:@XP_MSG">proasic3l.v(2051)</a><!@TM:1460524249> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v:5:7:5:16:@N:CG364:@XP_MSG">CLK_26MHZ.v(5)</a><!@TM:1460524249> | Synthesizing module CLK_26MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v:13:7:13:26:@N:CG364:@XP_MSG">clock_div_1MHZ_10HZ.v(13)</a><!@TM:1460524249> | Synthesizing module clock_div_1MHZ_10HZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v:13:7:13:28:@N:CG364:@XP_MSG">clock_div_1MHZ_100KHZ.v(13)</a><!@TM:1460524249> | Synthesizing module clock_div_1MHZ_100KHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v:13:7:13:27:@N:CG364:@XP_MSG">clock_div_26MHZ_1MHZ.v(13)</a><!@TM:1460524249> | Synthesizing module clock_div_26MHZ_1MHZ

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:13:7:13:25:@N:CG364:@XP_MSG">geig_data_handling.v(13)</a><!@TM:1460524249> | Synthesizing module geig_data_handling

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:47:0:47:6:@W:CL265:@XP_MSG">geig_data_handling.v(47)</a><!@TM:1460524249> | Pruning bit 1 of shift_reg[1:0] -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL113:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Feedback mux created for signal ID_GEIG[7:0].</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL250:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL251:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL250:@XP_HELP">CL250</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL250:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL251:@XP_HELP">CL251</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL251:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[48] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[50] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[52] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[54] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[56] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[58] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[60] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[62] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[64] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[66] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[68] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[70] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[72] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[74] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[76] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL190:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Optimizing register bit G_DATA_STACK[78] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 78 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 76 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 74 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 72 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 70 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 68 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 66 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 64 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 62 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 60 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 58 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 56 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 54 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 52 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 50 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 48 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL260:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bit 7 of G_DATA_STACK[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL279:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bits 5 to 3 of G_DATA_STACK[79:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:16:7:16:21:@N:CG364:@XP_MSG">i2c_interface2.v(16)</a><!@TM:1460524249> | Synthesizing module i2c_interface2

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register begin_data </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register stop_enable </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register test[7:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL169:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register test_sda </font>

<font color=#A52A2A>@W:<a href="@W:CL207:@XP_HELP">CL207</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL207:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | All reachable assignments to force_reset assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Optimizing register bit data_out[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Optimizing register bit data_out[4] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Optimizing register bit data_out[5] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Optimizing register bit data_out[7] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register bit 7 of data_out[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL279:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register bits 5 to 4 of data_out[79:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register bit 1 of data_out[79:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:21:7:21:20:@N:CG364:@XP_MSG">mag_test_data.v(21)</a><!@TM:1460524249> | Synthesizing module mag_test_data

<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL208:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | All reachable assignments to bit 1 of mag_dat[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL208:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | All reachable assignments to bit 4 of mag_dat[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL208:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | All reachable assignments to bit 5 of mag_dat[79:0] assign 0, register removed by optimization.</font>
<font color=#A52A2A>@W:<a href="@W:CL208:@XP_HELP">CL208</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL208:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | All reachable assignments to bit 7 of mag_dat[79:0] assign 0, register removed by optimization.</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@N:CL177:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Sharing sequential element x_data.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL279:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Pruning register bits 7 to 5 of mag_dat[79:4] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL279:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Pruning register bits 15 to 6 of y_data[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL279:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Pruning register bits 3 to 2 of y_data[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL260:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Pruning register bit 0 of y_data[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL279:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Pruning register bits 15 to 7 of z_data[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL279:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Pruning register bits 4 to 3 of z_data[15:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v:35:0:35:6:@W:CL279:@XP_MSG">mag_test_data.v(35)</a><!@TM:1460524249> | Pruning register bits 1 to 0 of z_data[15:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:22:7:22:24:@N:CG364:@XP_MSG">memory_controller.v(22)</a><!@TM:1460524249> | Synthesizing module memory_controller

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:87:0:87:6:@W:CL190:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524249> | Optimizing register bit num_cycles[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v:87:0:87:6:@W:CL260:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524249> | Pruning register bit 1 of num_cycles[2:0] </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:21:7:21:20:@N:CG364:@XP_MSG">orbit_control.v(21)</a><!@TM:1460524249> | Synthesizing module orbit_control

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:56:0:56:6:@W:CL169:@XP_MSG">orbit_control.v(56)</a><!@TM:1460524249> | Pruning register full_read_address[18:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:56:0:56:6:@W:CL169:@XP_MSG">orbit_control.v(56)</a><!@TM:1460524249> | Pruning register full_write_address[18:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:56:0:56:6:@W:CL265:@XP_MSG">orbit_control.v(56)</a><!@TM:1460524249> | Pruning bit 1 of enable_buffer[1:0] -- not in use ...</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v:27:7:27:29:@N:CG364:@XP_MSG">read_address_traversal.v(27)</a><!@TM:1460524249> | Synthesizing module read_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:21:7:21:18:@N:CG364:@XP_MSG">read_buffer.v(21)</a><!@TM:1460524249> | Synthesizing module read_buffer

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v:21:7:21:18:@N:CG364:@XP_MSG">reset_pulse.v(21)</a><!@TM:1460524249> | Synthesizing module reset_pulse

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:21:7:21:19:@N:CG364:@XP_MSG">spi_data_out.v(21)</a><!@TM:1460524249> | Synthesizing module spi_data_out

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:1:7:1:17:@N:CG364:@XP_MSG">SPI_Master.v(1)</a><!@TM:1460524249> | Synthesizing module spi_master

<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal mosi_d; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal state_d[1:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal new_data_d; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal ctr_d[2:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal sck_d[1:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal data_out_d[7:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal data_d[7:0]; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL118:@XP_HELP">CL118</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v:99:4:99:6:@W:CL118:@XP_MSG">SPI_Master.v(99)</a><!@TM:1460524249> | Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:22:7:22:23:@N:CG364:@XP_MSG">spi_mode_config2.v(22)</a><!@TM:1460524249> | Synthesizing module spi_mode_config2

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@W:CL169:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524249> | Pruning register tx_init_next_hold </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:21:7:21:21:@N:CG364:@XP_MSG">sram_interface.v(21)</a><!@TM:1460524249> | Synthesizing module sram_interface

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Optimizing register bit ce to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL169:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Pruning register ce </font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v:13:7:13:16:@N:CG364:@XP_MSG">timestamp.v(13)</a><!@TM:1460524249> | Synthesizing module timestamp

<font color=#A52A2A>@W:<a href="@W:CS142:@XP_HELP">CS142</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v:13:33:13:42:@W:CS142:@XP_MSG">timestamp.v(13)</a><!@TM:1460524249> | Range of port TIMESTAMP in port declaration and body are different.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v:22:7:22:30:@N:CG364:@XP_MSG">write_address_traversal.v(22)</a><!@TM:1460524249> | Synthesizing module write_address_traversal

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v:9:7:9:18:@N:CG364:@XP_MSG">full_system.v(9)</a><!@TM:1460524249> | Synthesizing module full_system

<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v:469:14:469:29:@W:CL168:@XP_MSG">full_system.v(469)</a><!@TM:1460524249> | Pruning instance mag_test_data_0 -- not in use ...</font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Optimizing register bit read_counter[2] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Optimizing register bit read_counter[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Optimizing register bit write_counter[1] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Optimizing register bit write_counter[2] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL190:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Optimizing register bit write_counter[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL279:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Pruning register bits 3 to 1 of write_counter[3:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v:161:0:161:6:@W:CL279:@XP_MSG">sram_interface.v(161)</a><!@TM:1460524249> | Pruning register bits 3 to 2 of read_counter[3:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:CL201:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524249> | Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:CL201:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524249> | Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:22:13:22:26:@W:CL246:@XP_MSG">spi_data_out.v(22)</a><!@TM:1460524249> | Input port bits 79 to 16 of data_from_spi[79:0] are unused</font>

<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v:22:13:22:26:@W:CL246:@XP_MSG">spi_data_out.v(22)</a><!@TM:1460524249> | Input port bits 7 to 0 of data_from_spi[79:0] are unused</font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v:66:0:66:6:@N:CL201:@XP_MSG">read_buffer.v(66)</a><!@TM:1460524249> | Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:40:0:40:6:@W:CL190:@XP_MSG">orbit_control.v(40)</a><!@TM:1460524249> | Optimizing register bit cntr[13] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v:40:0:40:6:@W:CL260:@XP_MSG">orbit_control.v(40)</a><!@TM:1460524249> | Pruning register bit 13 of cntr[13:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL190:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Optimizing register bit ctr_a[3] to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register bit 3 of ctr_a[3:0] </font>

@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N:CL201:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Trying to extract state machine for register state_a
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N:CL201:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Trying to extract state machine for register data_mode
Extracted state machine for register data_mode
State machine has 2 reachable states with original encodings of:
   00
   01
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:CL260:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524249> | Pruning register bit 3 of data_out[3:2] </font>

<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:CL279:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524249> | Pruning register bits 2 to 1 of G_DATA_STACK[2:0] </font>


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 87MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Apr 12 23:10:49 2016

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460524249> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 12 23:10:49 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Apr 12 23:10:49 2016

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015</a>
@N: : <!@TM:1460524250> | Running in 64-bit mode 
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 12 23:10:50 2016

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt:@XP_FILE">full_system_scck.rpt</a>
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1460524251> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1460524251> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 107MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:206:4:206:10:@N:BN362:@XP_MSG">spi_master.v(206)</a><!@TM:1460524251> | Removing sequential instance new_data_q of view:PrimLib.dffre(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:99:4:99:6:@N:BN362:@XP_MSG">spi_master.v(99)</a><!@TM:1460524251> | Removing sequential instance new_data_d of view:PrimLib.latr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



<a name=mapperReport6>@S |Clock Summary</a>
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     10.000        inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_2
=============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v:36:0:36:6:@W:MT530:@XP_MSG">write_address_traversal.v(36)</a><!@TM:1460524251> | Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:MT530:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524251> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 105 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v:206:4:206:10:@W:MT530:@XP_MSG">spi_master.v(206)</a><!@TM:1460524251> | Found inferred clock spi_mode_config2|ss_b_inferred_clock which controls 50 sequential elements including spi_master_0.state_q[1:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:43:0:43:6:@W:MT530:@XP_MSG">read_buffer.v(43)</a><!@TM:1460524251> | Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v:41:0:41:6:@W:MT530:@XP_MSG">read_address_traversal.v(41)</a><!@TM:1460524251> | Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:47:0:47:6:@W:MT530:@XP_MSG">geig_data_handling.v(47)</a><!@TM:1460524251> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 192 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:22:0:22:6:@W:MT530:@XP_MSG">clock_div_1mhz_10hz.v(22)</a><!@TM:1460524251> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MT530:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524251> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 564 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@W:MT530:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524251> | Found inferred clock spi_master|busy_inferred_clock which controls 71 sequential elements including spi_mode_config2_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:23:0:23:6:@W:MT530:@XP_MSG">clock_div_26mhz_1mhz.v(23)</a><!@TM:1460524251> | Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 136 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1460524251> | Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 114MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Apr 12 23:10:51 2016

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1460524270> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1460524270> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Available hyper_sources - for debug and ip models
	None Found

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:24:0:24:6:@W:BN132:@XP_MSG">geig_data_handling.v(24)</a><!@TM:1460524270> | Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@N:BN362:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@A:BN291:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N:BN362:@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@A:BN291:@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v:31:19:31:29:@N:MF238:@XP_MSG">clock_div_1mhz_10hz.v(31)</a><!@TM:1460524270> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v:30:19:30:29:@N:MF238:@XP_MSG">clock_div_1mhz_100khz.v(30)</a><!@TM:1460524270> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v:32:19:32:29:@N:MF238:@XP_MSG">clock_div_26mhz_1mhz.v(32)</a><!@TM:1460524270> | Found 17-bit incrementor, 'un5_counter[16:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:47:0:47:6:@N::@XP_MSG">geig_data_handling.v(47)</a><!@TM:1460524270> | Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v:33:20:33:34:@N:MF238:@XP_MSG">geig_data_handling.v(33)</a><!@TM:1460524270> | Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N::@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Found counter in view:work.i2c_interface2(verilog) inst wait_ctr[17:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N::@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Found updn counter in view:work.i2c_interface2(verilog) inst init_ctr_a[3:0] 
Encoding state machine data_mode[1:0] (view:work.i2c_interface2(verilog))
original code -> new code
   00 -> 0
   01 -> 1
@N:<a href="@N:MO225:@XP_HELP">MO225</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@N:MO225:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | No possible illegal states for state machine data_mode[1:0],safe FSM implementation is disabled
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1460524270> | Default generator successful  
@N:<a href="@N:MF239:@XP_HELP">MF239</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:140:37:140:45:@N:MF239:@XP_MSG">i2c_interface2.v(140)</a><!@TM:1460524270> | Found 4-bit decrementor, 'un5_sda_a\.un5_sda_a[3:0]'
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_hold[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_hold[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_hold[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_hold[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_a[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_a[6] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_a[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\i2c_interface2.v:66:0:66:6:@W:MO160:@XP_MSG">i2c_interface2.v(66)</a><!@TM:1460524270> | Register bit state_a[4] is always 0, optimizing ...</font>
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:176:8:176:31:@N:MF179:@XP_MSG">memory_controller.v(176)</a><!@TM:1460524270> | Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO129:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit mag_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit mag_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit mag_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit mag_buffer[1] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[78] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[76] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[74] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[72] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[70] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[68] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[66] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[64] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[62] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[60] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[58] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[56] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[54] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[52] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[50] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[48] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[7] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[5] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[4] is always 0, optimizing ...</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v:87:0:87:6:@W:MO160:@XP_MSG">memory_controller.v(87)</a><!@TM:1460524270> | Register bit geig_buffer[3] is always 0, optimizing ...</font>
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v:40:0:40:6:@N::@XP_MSG">orbit_control.v(40)</a><!@TM:1460524270> | Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N:<a href="@N:MF176:@XP_HELP">MF176</a> : <!@TM:1460524270> | Default generator successful  
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v:41:0:41:6:@N::@XP_MSG">read_address_traversal.v(41)</a><!@TM:1460524270> | Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v:66:0:66:6:@N::@XP_MSG">read_buffer.v(66)</a><!@TM:1460524270> | Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N::@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst miso_ss_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N::@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst miso_high_counter[18:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N::@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N::@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst poll_interupt_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N::@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N::@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[24:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N::@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N::@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst poll_ss_counter[3:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:935:4:935:10:@N::@XP_MSG">spi_mode_config2.v(935)</a><!@TM:1460524270> | Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v:19:0:19:6:@N::@XP_MSG">timestamp.v(19)</a><!@TM:1460524270> | Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N: : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v:36:0:36:6:@N::@XP_MSG">write_address_traversal.v(36)</a><!@TM:1460524270> | Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 152MB peak: 153MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 140MB peak: 153MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register spi_mode_config2_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[5] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register spi_mode_config2_0.rxbytes_numbytes[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[4] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register spi_mode_config2_0.rxbytes_numbytes[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[3] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register spi_mode_config2_0.rxbytes_numbytes[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[2] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register spi_mode_config2_0.rxbytes_numbytes[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[1] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register spi_mode_config2_0.rxbytes_numbytes[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@N:BN362:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[0] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v:113:4:113:10:@A:BN291:@XP_MSG">spi_mode_config2.v(113)</a><!@TM:1460524270> | Boundary register spi_mode_config2_0.rxbytes_numbytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 136MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 137MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 140MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 139MB peak: 153MB)


Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:13s; Memory used current: 140MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 192MB peak: 196MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                               Fanout, notes                     
-------------------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                                  1062 : 1058 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q               43                                
spi_master_0.chip_rdy / Q                                30                                
sram_interface_0.weVAL / Q                               32                                
spi_mode_config2_0.config_cntr_b[6] / Q                  28                                
spi_mode_config2_0.config_cntr_b[4] / Q                  31                                
spi_mode_config2_0.config_cntr_b[1] / Q                  33                                
spi_mode_config2_0.config_cntr_b[2] / Q                  38                                
spi_mode_config2_0.config_cntr_b[5] / Q                  41                                
spi_mode_config2_0.config_cntr_b[3] / Q                  55                                
spi_mode_config2_0.byte_tracker_b / Q                    28                                
memory_controller_0.write_count_0_sqmuxa_0 / Y           72                                
memory_controller_0.un1_schedule / Y                     97                                
memory_controller_0.schedule_0_1[0] / Y                  25                                
memory_controller_0.data_m2 / Y                          58                                
memory_controller_0.num_cycles11_0 / Y                   38                                
i2c_interface2_0.data_mode_ns_i_a2_0_0_o3_0[0] / Y       32                                
i2c_interface2_0.un8_sda / Y                             57                                
memory_controller_0.un1_MAG_DATA_NE / Y                  141                               
memory_controller_0.un1_GEIG_DATA_NE / Y                 122                               
geig_data_handling_0.m4 / Y                              41                                
i2c_interface2_0.data_out_0_sqmuxa / Y                   73                                
i2c_interface2_0.data_b_2_i_o3_0_i_o3[13] / Y            28                                
i2c_interface2_0.data_b_2_i_i_o3_1[43] / Y               30                                
spi_mode_config2_0.config_cntr_a500_1 / Y                25                                
spi_mode_config2_0.mem_enable_a27_i_i_o2 / Y             42                                
spi_mode_config2_0.chip_state_ns_0_a2_13_i_o2[0] / Y     25                                
spi_mode_config2_0.N_28_i_i_o2 / Y                       45                                
===========================================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460524270> | Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460524270> | Promoting Net clock_div_1MHZ_100KHZ_0_CLK_100KHZ_OUT on CLKINT  clock_div_1MHZ_100KHZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460524270> | Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460524270> | Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1460524270> | Promoting Net SS_c on CLKINT  spi_mode_config2_0.ss_b_inferred_clock  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 193MB peak: 196MB)

Replicating Combinational Instance spi_mode_config2_0.N_28_i_i_o2, fanout 45 segments 2
Replicating Combinational Instance spi_mode_config2_0.chip_state_ns_0_a2_13_i_o2[0], fanout 25 segments 2
Replicating Combinational Instance spi_mode_config2_0.mem_enable_a27_i_i_o2, fanout 42 segments 2
Replicating Combinational Instance spi_mode_config2_0.config_cntr_a500_1, fanout 25 segments 2
Replicating Combinational Instance i2c_interface2_0.data_b_2_i_i_o3_1[43], fanout 30 segments 2
Replicating Combinational Instance i2c_interface2_0.data_b_2_i_o3_0_i_o3[13], fanout 28 segments 2
Replicating Combinational Instance i2c_interface2_0.data_out_0_sqmuxa, fanout 73 segments 4
Replicating Combinational Instance geig_data_handling_0.m4, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 122 segments 6
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 141 segments 6
Replicating Combinational Instance i2c_interface2_0.un8_sda, fanout 60 segments 3
Replicating Combinational Instance i2c_interface2_0.data_mode_ns_i_a2_0_0_o3_0[0], fanout 32 segments 2
Replicating Combinational Instance memory_controller_0.num_cycles11_0, fanout 38 segments 2
Replicating Combinational Instance memory_controller_0.data_m2, fanout 58 segments 3
Replicating Combinational Instance memory_controller_0.schedule_0_1[0], fanout 25 segments 2
Replicating Combinational Instance memory_controller_0.un1_schedule, fanout 97 segments 5
Replicating Combinational Instance memory_controller_0.write_count_0_sqmuxa_0, fanout 72 segments 3
Replicating Sequential Instance spi_mode_config2_0.byte_tracker_b, fanout 29 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[3], fanout 55 segments 3
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[5], fanout 41 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[2], fanout 38 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[1], fanout 33 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[4], fanout 31 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[6], fanout 28 segments 2
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance spi_master_0.chip_rdy, fanout 30 segments 2
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 1072 segments 45
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE_3, fanout 28 segments 2
Buffering RESET_IN_L8_c, fanout 46 segments 2
Buffering CLK_48MHZ_c, fanout 46 segments 2
Replicating Sequential Instance i2c_interface2_0.data_cntr[0], fanout 25 segments 2
Replicating Combinational Instance reset_pulse_0.RESET_34, fanout 25 segments 2

Added 2 Buffers
Added 91 Cells via replication
	Added 12 Sequential Cells via replication
	Added 79 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 193MB peak: 196MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 1071 clock pin(s) of sequential element(s)
0 instances converted, 1071 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                      Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:spi_master_0.ctr_q_RNIBTOP2[1]@|E:spi_master_0.chip_rdy_0@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       spi_master_0.ctr_q_RNIBTOP2[1]       AO1C                   2          spi_master_0.chip_rdy_0                   Clock conversion disabled                                                                                                     
<a href="@|S:clock_div_1MHZ_100KHZ_0.clk_out@|E:i2c_interface2_0.data_cntr[3]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       clock_div_1MHZ_100KHZ_0.clk_out      DFN1P0                 181        i2c_interface2_0.data_cntr[3]             No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:CLK_26MHZ_0.Core@|E:spi_mode_config2_0.state_b[2]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       CLK_26MHZ_0.Core                     PLL                    143        spi_mode_config2_0.state_b[2]             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:clock_div_1MHZ_10HZ_0.clk_out@|E:timestamp_0.TIMESTAMP[23]@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       clock_div_1MHZ_10HZ_0.clk_out        DFN1P0                 89         timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:clock_div_26MHZ_1MHZ_0.clk_out@|E:clock_div_1MHZ_100KHZ_0.counter[16]@|F:@syn_sample_clock_path==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       clock_div_26MHZ_1MHZ_0.clk_out       DFN1P0                 36         clock_div_1MHZ_100KHZ_0.counter[16]       No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_mode_config2_0.ss_b@|E:spi_master_0.data_out_d[7]@|F:@syn_sample_clock_path1==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       spi_mode_config2_0.ss_b              DFN1E1C0               24         spi_master_0.data_out_d[7]                No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:memory_controller_0.next_read@|E:read_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       memory_controller_0.next_read        DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:memory_controller_0.next_write@|E:write_address_traversal_0.chip_select@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       memory_controller_0.next_write       DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:spi_mode_config2_0.next_b@|E:read_buffer_0.position[1]@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       spi_mode_config2_0.next_b            DFN1E1C0               10         read_buffer_0.position[1]                 No generated or derived clock directive on output of sequential instance                                                      
<a href="@|S:reset_pulse_0.CLK_OUT_48MHZ@|E:sram_interface_0.read_counter[1]@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       reset_pulse_0.CLK_OUT_48MHZ          NOR2B                  491        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
<a href="@|S:spi_master_0.busy_enable_RNIL01R@|E:spi_mode_config2_0.byte_out_a[7]@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       spi_master_0.busy_enable_RNIL01R     NOR3A                  57         spi_mode_config2_0.byte_out_a[7]          No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 186MB peak: 196MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 188MB peak: 196MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 191MB peak: 196MB)


Start final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 189MB peak: 196MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock spi_mode_config2|ss_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.ss_b"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.next_b"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"</font> 

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1460524270> | Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"</font> 



<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Apr 12 23:11:09 2016
#


Top view:               full_system
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1460524270> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1460524270> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -9.355

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     69.7 MHz      10.000        14.351        -4.351     inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     82.0 MHz      10.000        12.190        -2.190     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     55.6 MHz      10.000        17.994        -5.304     inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     93.2 MHz      10.000        10.729        -0.729     inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     91.0 MHz      10.000        10.993        -0.993     inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     45.0 MHz      10.000        22.217        -9.355     inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     75.7 MHz      10.000        13.203        -3.203     inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     144.7 MHz     10.000        6.911         3.089      inferred     Inferred_clkgroup_2
====================================================================================================================================================





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      -0.993  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.190  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  10.000      3.089   |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_master|busy_inferred_clock                |  No paths    -       |  Diff grp    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
spi_mode_config2|next_b_inferred_clock        spi_mode_config2|next_b_inferred_clock        |  10.000      5.108   |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.729  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -4.780  |  10.000      -5.304  |  5.000       3.153   |  5.000       -3.997
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
clock_div_26MHZ_1MHZ|clk_out_inferred_clock   clock_div_26MHZ_1MHZ|clk_out_inferred_clock   |  10.000      2.237   |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_mode_config2|next_b_inferred_clock        |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -9.355  |  10.000      -0.250  |  5.000       -4.619  |  5.000       -6.109
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|busy_inferred_clock                spi_master|busy_inferred_clock                |  No paths    -       |  10.000      -3.203  |  No paths    -       |  No paths    -     
spi_master|busy_inferred_clock                CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
CLK_26MHZ|GLA_inferred_clock                  spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  CLK_26MHZ|GLA_inferred_clock                  |  10.000      -4.351  |  No paths    -       |  No paths    -       |  No paths    -     
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                     Arrival           
Instance                                    Reference                        Type       Pin     Net                      Time        Slack 
                                            Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[0]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[0]     0.797       -4.351
spi_mode_config2_0.miso_high_counter[1]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[1]     0.797       -4.169
spi_mode_config2_0.miso_high_counter[2]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[2]     0.797       -3.088
spi_mode_config2_0.miso_high_counter[6]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[6]     0.797       -3.010
spi_mode_config2_0.miso_high_counter[4]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       miso_high_counter[4]     0.797       -2.888
spi_mode_config2_0.tx_ss_counter[15]        CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       tx_ss_counter[15]        0.797       -2.536
spi_mode_config2_0.tx_ss_counter[17]        CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       tx_ss_counter[17]        0.797       -2.324
spi_mode_config2_0.tx_ss_counter[0]         CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       tx_ss_counter[0]         0.628       -2.240
spi_mode_config2_0.tx_ss_counter[16]        CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       tx_ss_counter[16]        0.797       -2.170
spi_mode_config2_0.tx_ss_counter[1]         CLK_26MHZ|GLA_inferred_clock     DFN1C0     Q       tx_ss_counter[1]         0.628       -2.141
===========================================================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

                                             Starting                                                                          Required           
Instance                                     Reference                        Type       Pin     Net                           Time         Slack 
                                             Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[15]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       miso_high_counter_n15         9.417        -4.351
spi_mode_config2_0.miso_high_counter[14]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       miso_high_counter_RNO[14]     9.417        -3.387
spi_mode_config2_0.miso_high_counter[13]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       miso_high_counter_RNO[13]     9.417        -2.551
spi_mode_config2_0.tx_ss_counter[7]          CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       tx_ss_counter_n7              9.380        -2.536
spi_mode_config2_0.tx_ss_counter[6]          CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       tx_ss_counter_n6              9.380        -2.338
spi_mode_config2_0.tx_ss_counter[11]         CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       tx_ss_counter_n11             9.417        -2.240
spi_mode_config2_0.miso_high_counter[11]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       miso_high_counter_RNO[11]     9.417        -2.114
spi_mode_config2_0.miso_high_counter[12]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       miso_high_counter_RNO[12]     9.417        -2.114
spi_mode_config2_0.miso_high_counter[16]     CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       miso_high_counter_RNO[16]     9.417        -1.945
spi_mode_config2_0.tx_ss_counter[8]          CLK_26MHZ|GLA_inferred_clock     DFN1C0     D       tx_ss_counter_n8              9.380        -1.812
==================================================================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:93571:98443:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      13.769
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.351

    Number of logic level(s):                13
    Starting point:                          spi_mode_config2_0.miso_high_counter[0] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[15] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[0]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[0]                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      A        In      -         1.382       -         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      Y        Out     0.556     1.938       -         
ss_b51_1                                              Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      B        In      -         2.218       -         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      Y        Out     0.679     2.896       -         
miso_high_counter_c2                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      B        In      -         3.176       -         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      Y        Out     0.679     3.855       -         
miso_high_counter_c3                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      B        In      -         4.439       -         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      Y        Out     0.679     5.118       -         
ss_b51_16                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      B        In      -         6.045       -         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      Y        Out     0.679     6.724       -         
miso_high_counter_c8                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      A        In      -         7.003       -         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      Y        Out     0.556     7.560       -         
miso_high_counter_c9                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      A        In      -         7.840       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      Y        Out     0.556     8.396       -         
miso_high_counter_c10                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         8.676       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     9.232       -         
miso_high_counter_c11                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         9.512       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     10.068      -         
miso_high_counter_c12                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         10.348      -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     10.904      -         
miso_high_counter_c13                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_344_RNO          NOR2B      B        In      -         11.184      -         
spi_mode_config2_0.miso_high_counter_344_RNO          NOR2B      Y        Out     0.679     11.863      -         
miso_high_counter_344_0                               Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_344              AND2       B        In      -         12.096      -         
spi_mode_config2_0.miso_high_counter_344              AND2       Y        Out     0.679     12.774      -         
N_1315                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_n15              XOR2       A        In      -         13.007      -         
spi_mode_config2_0.miso_high_counter_n15              XOR2       Y        Out     0.528     13.536      -         
miso_high_counter_n15                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[15]              DFN1C0     D        In      -         13.769      -         
==================================================================================================================
Total path delay (propagation time + setup) of 14.351 is 9.318(64.9%) logic and 5.034(35.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      13.586
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.169

    Number of logic level(s):                13
    Starting point:                          spi_mode_config2_0.miso_high_counter[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[15] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[1]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[1]                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      B        In      -         1.077       -         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      Y        Out     0.679     1.755       -         
ss_b51_1                                              Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      B        In      -         2.035       -         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      Y        Out     0.679     2.714       -         
miso_high_counter_c2                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      B        In      -         2.993       -         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      Y        Out     0.679     3.672       -         
miso_high_counter_c3                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      B        In      -         4.257       -         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      Y        Out     0.679     4.935       -         
ss_b51_16                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      B        In      -         5.862       -         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      Y        Out     0.679     6.541       -         
miso_high_counter_c8                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      A        In      -         6.821       -         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      Y        Out     0.556     7.377       -         
miso_high_counter_c9                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      A        In      -         7.657       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      Y        Out     0.556     8.213       -         
miso_high_counter_c10                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         8.493       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     9.049       -         
miso_high_counter_c11                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         9.329       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     9.886       -         
miso_high_counter_c12                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         10.165      -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     10.722      -         
miso_high_counter_c13                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_344_RNO          NOR2B      B        In      -         11.001      -         
spi_mode_config2_0.miso_high_counter_344_RNO          NOR2B      Y        Out     0.679     11.680      -         
miso_high_counter_344_0                               Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_344              AND2       B        In      -         11.913      -         
spi_mode_config2_0.miso_high_counter_344              AND2       Y        Out     0.679     12.592      -         
N_1315                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_n15              XOR2       A        In      -         12.825      -         
spi_mode_config2_0.miso_high_counter_n15              XOR2       Y        Out     0.528     13.353      -         
miso_high_counter_n15                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[15]              DFN1C0     D        In      -         13.586      -         
==================================================================================================================
Total path delay (propagation time + setup) of 14.169 is 9.440(66.6%) logic and 4.729(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.804
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.387

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[0] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[0]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[0]                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      A        In      -         1.382       -         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      Y        Out     0.556     1.938       -         
ss_b51_1                                              Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      B        In      -         2.218       -         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      Y        Out     0.679     2.896       -         
miso_high_counter_c2                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      B        In      -         3.176       -         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      Y        Out     0.679     3.855       -         
miso_high_counter_c3                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      B        In      -         4.439       -         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      Y        Out     0.679     5.118       -         
ss_b51_16                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      B        In      -         6.045       -         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      Y        Out     0.679     6.724       -         
miso_high_counter_c8                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      A        In      -         7.003       -         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      Y        Out     0.556     7.560       -         
miso_high_counter_c9                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      A        In      -         7.840       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      Y        Out     0.556     8.396       -         
miso_high_counter_c10                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         8.676       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     9.232       -         
miso_high_counter_c11                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         9.512       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     10.068      -         
miso_high_counter_c12                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         10.348      -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     10.904      -         
miso_high_counter_c13                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        A        In      -         11.184      -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        Y        Out     0.521     11.705      -         
miso_high_counter_n14                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        B        In      -         11.938      -         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        Y        Out     0.633     12.571      -         
miso_high_counter_RNO[14]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]              DFN1C0     D        In      -         12.804      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.387 is 8.587(64.1%) logic and 4.800(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.204

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[1] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[14] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[1]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[1]                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      B        In      -         1.077       -         
spi_mode_config2_0.miso_high_counter_RNI5SRT[1]       NOR2B      Y        Out     0.679     1.755       -         
ss_b51_1                                              Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      B        In      -         2.035       -         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      Y        Out     0.679     2.714       -         
miso_high_counter_c2                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      B        In      -         2.993       -         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      Y        Out     0.679     3.672       -         
miso_high_counter_c3                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      B        In      -         4.257       -         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      Y        Out     0.679     4.935       -         
ss_b51_16                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      B        In      -         5.862       -         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      Y        Out     0.679     6.541       -         
miso_high_counter_c8                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      A        In      -         6.821       -         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      Y        Out     0.556     7.377       -         
miso_high_counter_c9                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      A        In      -         7.657       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      Y        Out     0.556     8.213       -         
miso_high_counter_c10                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         8.493       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     9.049       -         
miso_high_counter_c11                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         9.329       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     9.886       -         
miso_high_counter_c12                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         10.165      -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     10.722      -         
miso_high_counter_c13                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        A        In      -         11.001      -         
spi_mode_config2_0.miso_high_counter_RNO_0[14]        XA1        Y        Out     0.521     11.522      -         
miso_high_counter_n14                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        B        In      -         11.755      -         
spi_mode_config2_0.miso_high_counter_RNO[14]          MX2        Y        Out     0.633     12.389      -         
miso_high_counter_RNO[14]                             Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[14]              DFN1C0     D        In      -         12.622      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.204 is 8.709(66.0%) logic and 4.496(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      12.506
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.088

    Number of logic level(s):                12
    Starting point:                          spi_mode_config2_0.miso_high_counter[2] / Q
    Ending point:                            spi_mode_config2_0.miso_high_counter[15] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                  Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.miso_high_counter[2]               DFN1C0     Q        Out     0.797     0.797       -         
miso_high_counter[2]                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      A        In      -         1.077       -         
spi_mode_config2_0.miso_high_counter_RNIPRPC1[2]      NOR2B      Y        Out     0.556     1.633       -         
miso_high_counter_c2                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      B        In      -         1.913       -         
spi_mode_config2_0.miso_high_counter_RNIESNR1[3]      NOR2B      Y        Out     0.679     2.591       -         
miso_high_counter_c3                                  Net        -        -       0.585     -           3         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      B        In      -         3.176       -         
spi_mode_config2_0.miso_high_counter_RNIC9GN3[7]      NOR2B      Y        Out     0.679     3.855       -         
ss_b51_16                                             Net        -        -       0.927     -           5         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      B        In      -         4.782       -         
spi_mode_config2_0.miso_high_counter_RNI6FE64[8]      NOR2B      Y        Out     0.679     5.461       -         
miso_high_counter_c8                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      A        In      -         5.740       -         
spi_mode_config2_0.miso_high_counter_RNI1MCL4[9]      NOR2B      Y        Out     0.556     6.297       -         
miso_high_counter_c9                                  Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      A        In      -         6.576       -         
spi_mode_config2_0.miso_high_counter_RNI4S725[10]     NOR2B      Y        Out     0.556     7.133       -         
miso_high_counter_c10                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      A        In      -         7.412       -         
spi_mode_config2_0.miso_high_counter_RNI833F5[11]     NOR2B      Y        Out     0.556     7.969       -         
miso_high_counter_c11                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      A        In      -         8.249       -         
spi_mode_config2_0.miso_high_counter_RNIDBUR5[12]     NOR2B      Y        Out     0.556     8.805       -         
miso_high_counter_c12                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      A        In      -         9.085       -         
spi_mode_config2_0.miso_high_counter_RNIJKP86[13]     NOR2B      Y        Out     0.556     9.641       -         
miso_high_counter_c13                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.miso_high_counter_344_RNO          NOR2B      B        In      -         9.921       -         
spi_mode_config2_0.miso_high_counter_344_RNO          NOR2B      Y        Out     0.679     10.599      -         
miso_high_counter_344_0                               Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_344              AND2       B        In      -         10.833      -         
spi_mode_config2_0.miso_high_counter_344              AND2       Y        Out     0.679     11.511      -         
N_1315                                                Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter_n15              XOR2       A        In      -         11.744      -         
spi_mode_config2_0.miso_high_counter_n15              XOR2       Y        Out     0.528     12.272      -         
miso_high_counter_n15                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.miso_high_counter[15]              DFN1C0     D        In      -         12.506      -         
==================================================================================================================
Total path delay (propagation time + setup) of 13.088 is 8.639(66.0%) logic and 4.449(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17>Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack18>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]                       0.797       -2.190
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.829
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.798
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -1.780
orbit_control_0.cntr[1]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]                       0.797       -1.763
timestamp_0.TIMESTAMP[3]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[3]      0.797       -1.378
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.797       -1.231
timestamp_0.TIMESTAMP[4]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[4]      0.797       -1.187
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -1.004
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -0.987
================================================================================================================================================


<a name=endingSlack19>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[12]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12          9.417        -2.190
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -1.829
orbit_control_0.cntr[11]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11          9.417        -1.690
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -1.309
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -0.894
orbit_control_0.cntr[10]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10          9.417        -0.854
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.651
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        -0.373
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.130
orbit_control_0.cntr[9]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n9           9.417        -0.018
=====================================================================================================================================



<a name=worstPaths20>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:129101:132701:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.190

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         10.354      -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     11.374      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.607      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.190 is 8.575(70.3%) logic and 3.615(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.247
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.829

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.380       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      B        In      -         2.965       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.679     3.644       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         4.228       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     4.922       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.506       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.063       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.647       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.204       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.788       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.444       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         9.029       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.685       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         9.965       -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     11.014      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.247      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.829 is 6.882(58.2%) logic and 4.948(41.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.215
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.798

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.679     3.612       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         4.197       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     4.890       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.475       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.031       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.616       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.172       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.757       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.413       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         8.997       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.653       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         9.933       -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     10.982      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.215      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.798 is 6.919(58.6%) logic and 4.879(41.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.780

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      A        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.502     2.331       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      B        In      -         2.915       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR2B      Y        Out     0.679     3.594       -         
TIMESTAMP_c4                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      C        In      -         4.179       -         
timestamp_0.TIMESTAMP_RNIDICS1[5]      NOR3C      Y        Out     0.694     4.872       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.457       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.013       -         
TIMESTAMP_c14                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      A        In      -         6.598       -         
timestamp_0.TIMESTAMP_RNII9EO2[15]     NOR2B      Y        Out     0.556     7.154       -         
TIMESTAMP_c15                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      B        In      -         7.739       -         
timestamp_0.TIMESTAMP_RNIR4GK3[17]     NOR3C      Y        Out     0.656     8.395       -         
TIMESTAMP_c17                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      B        In      -         8.979       -         
timestamp_0.TIMESTAMP_RNI84IG4[19]     NOR3C      Y        Out     0.656     9.635       -         
TIMESTAMP_c19                          Net        -        -       0.280     -           2         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       B        In      -         9.915       -         
timestamp_0.TIMESTAMP_RNO[21]          AX1C       Y        Out     1.049     10.964      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.197      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.780 is 6.728(57.1%) logic and 5.052(42.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.763

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.927       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.947      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.180      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.763 is 8.453(71.9%) logic and 3.310(28.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21>Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack22>Starting Points with Worst Slack</a>
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[1]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       state_a[1]         0.570       -5.304
i2c_interface2_0.state_a[2]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       state_a[2]         0.707       -5.292
i2c_interface2_0.state_a[3]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       state_a[3]         0.570       -5.120
i2c_interface2_0.state_a[0]             clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       state_a[0]         0.570       -4.975
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -4.780
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -4.629
i2c_interface2_0.wait_ctr[0]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       wait_ctr[0]        0.707       -4.519
i2c_interface2_0.wait_ctr[1]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       wait_ctr[1]        0.707       -4.091
i2c_interface2_0.data_cntr[2]           clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       Q       data_cntr[2]       0.707       -3.997
i2c_interface2_0.wait_ctr[2]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     Q       wait_ctr[2]        0.707       -3.978
===================================================================================================================================================


<a name=endingSlack23>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
i2c_interface2_0.data_cntr[1]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[1]     9.229        -5.304
i2c_interface2_0.data_cntr[2]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[2]     9.229        -5.231
i2c_interface2_0.data_cntr[3]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0C0       D       data_cntr_12[3]     9.229        -5.163
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -4.780
i2c_interface2_0.wait_ctr[17]            clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN0E1C0     D       wait_ctr_n17        9.229        -4.519
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.455        -4.158
i2c_interface2_0.data_b[16]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_230               4.417        -3.997
i2c_interface2_0.data_b[17]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_232               4.417        -3.997
i2c_interface2_0.data_b[18]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_234               4.417        -3.997
i2c_interface2_0.data_b[19]              clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       N_27                4.417        -3.997
======================================================================================================================================================



<a name=worstPaths24>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:156764:160328:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.534
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.304

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[1] / Q
    Ending point:                            i2c_interface2_0.data_cntr[1] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[1]                 DFN0E1C0     Q        Out     0.570     0.570       -         
state_a[1]                                  Net          -        -       1.210     -           9         
i2c_interface2_0.state_a_RNIGEVU[3]         NOR2         B        In      -         1.779       -         
i2c_interface2_0.state_a_RNIGEVU[3]         NOR2         Y        Out     0.556     2.336       -         
un4_sda_2                                   Net          -        -       0.280     -           2         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        B        In      -         2.615       -         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        Y        Out     0.679     3.294       -         
un4_sda                                     Net          -        -       1.032     -           6         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        A        In      -         4.326       -         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        Y        Out     0.679     5.004       -         
sda_a_0_sqmuxa_4                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        A        In      -         5.589       -         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        Y        Out     0.556     6.145       -         
sda_a_0_sqmuxa_6                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIMLAE4              OR2          B        In      -         6.730       -         
i2c_interface2_0.init_RNIMLAE4              OR2          Y        Out     0.699     7.429       -         
un1_data_cntr_0_sqmuxa_2_1_tz[1]            Net          -        -       0.233     -           1         
i2c_interface2_0.init_RNIGEQE5              NOR2B        B        In      -         7.662       -         
i2c_interface2_0.init_RNIGEQE5              NOR2B        Y        Out     0.679     8.341       -         
un1_data_cntr_0_sqmuxa_2_1[1]               Net          -        -       0.927     -           5         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          B        In      -         9.268       -         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          Y        Out     0.699     9.968       -         
un1_data_cntr_0_sqmuxa_2[1]                 Net          -        -       1.032     -           6         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          A        In      -         11.000      -         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          Y        Out     0.791     11.791      -         
N_2                                         Net          -        -       0.585     -           3         
i2c_interface2_0.un1_data_cntr_1.m8         XNOR3        C        In      -         12.376      -         
i2c_interface2_0.un1_data_cntr_1.m8         XNOR3        Y        Out     1.066     13.442      -         
un1_data_cntr_1_i[1]                        Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[1]           MX2A         A        In      -         13.675      -         
i2c_interface2_0.data_cntr_RNO[1]           MX2A         Y        Out     0.626     14.301      -         
data_cntr_12[1]                             Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[1]               DFN0C0       D        In      -         14.534      -         
==========================================================================================================
Total path delay (propagation time + setup) of 15.304 is 8.371(54.7%) logic and 6.934(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.521
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.292

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[2] / Q
    Ending point:                            i2c_interface2_0.data_cntr[1] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[2]                 DFN0E1C0     Q        Out     0.707     0.707       -         
state_a[2]                                  Net          -        -       1.106     -           7         
i2c_interface2_0.state_a_RNIECVU[2]         NOR2A        A        In      -         1.813       -         
i2c_interface2_0.state_a_RNIECVU[2]         NOR2A        Y        Out     0.679     2.492       -         
un4_sda_0                                   Net          -        -       0.233     -           1         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        A        In      -         2.725       -         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        Y        Out     0.556     3.281       -         
un4_sda                                     Net          -        -       1.032     -           6         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        A        In      -         4.313       -         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        Y        Out     0.679     4.992       -         
sda_a_0_sqmuxa_4                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        A        In      -         5.576       -         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        Y        Out     0.556     6.133       -         
sda_a_0_sqmuxa_6                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIMLAE4              OR2          B        In      -         6.717       -         
i2c_interface2_0.init_RNIMLAE4              OR2          Y        Out     0.699     7.417       -         
un1_data_cntr_0_sqmuxa_2_1_tz[1]            Net          -        -       0.233     -           1         
i2c_interface2_0.init_RNIGEQE5              NOR2B        B        In      -         7.650       -         
i2c_interface2_0.init_RNIGEQE5              NOR2B        Y        Out     0.679     8.328       -         
un1_data_cntr_0_sqmuxa_2_1[1]               Net          -        -       0.927     -           5         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          B        In      -         9.256       -         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          Y        Out     0.699     9.955       -         
un1_data_cntr_0_sqmuxa_2[1]                 Net          -        -       1.032     -           6         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          A        In      -         10.987      -         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          Y        Out     0.791     11.778      -         
N_2                                         Net          -        -       0.585     -           3         
i2c_interface2_0.un1_data_cntr_1.m8         XNOR3        C        In      -         12.363      -         
i2c_interface2_0.un1_data_cntr_1.m8         XNOR3        Y        Out     1.066     13.429      -         
un1_data_cntr_1_i[1]                        Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[1]           MX2A         A        In      -         13.662      -         
i2c_interface2_0.data_cntr_RNO[1]           MX2A         Y        Out     0.626     14.288      -         
data_cntr_12[1]                             Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[1]               DFN0C0       D        In      -         14.521      -         
==========================================================================================================
Total path delay (propagation time + setup) of 15.292 is 8.508(55.6%) logic and 6.784(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.163

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[1] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[1]                 DFN0E1C0     Q        Out     0.570     0.570       -         
state_a[1]                                  Net          -        -       1.210     -           9         
i2c_interface2_0.state_a_RNIGEVU[3]         NOR2         B        In      -         1.779       -         
i2c_interface2_0.state_a_RNIGEVU[3]         NOR2         Y        Out     0.556     2.336       -         
un4_sda_2                                   Net          -        -       0.280     -           2         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        B        In      -         2.615       -         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        Y        Out     0.679     3.294       -         
un4_sda                                     Net          -        -       1.032     -           6         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        A        In      -         4.326       -         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        Y        Out     0.679     5.004       -         
sda_a_0_sqmuxa_4                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        A        In      -         5.589       -         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        Y        Out     0.556     6.145       -         
sda_a_0_sqmuxa_6                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIMLAE4              OR2          B        In      -         6.730       -         
i2c_interface2_0.init_RNIMLAE4              OR2          Y        Out     0.699     7.429       -         
un1_data_cntr_0_sqmuxa_2_1_tz[1]            Net          -        -       0.233     -           1         
i2c_interface2_0.init_RNIGEQE5              NOR2B        B        In      -         7.662       -         
i2c_interface2_0.init_RNIGEQE5              NOR2B        Y        Out     0.679     8.341       -         
un1_data_cntr_0_sqmuxa_2_1[1]               Net          -        -       0.927     -           5         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          B        In      -         9.268       -         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          Y        Out     0.699     9.968       -         
un1_data_cntr_0_sqmuxa_2[1]                 Net          -        -       1.032     -           6         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          A        In      -         11.000      -         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          Y        Out     0.791     11.791      -         
N_2                                         Net          -        -       0.585     -           3         
i2c_interface2_0.un1_data_cntr_1.m12        MX2B         B        In      -         12.376      -         
i2c_interface2_0.un1_data_cntr_1.m12        MX2B         Y        Out     0.660     13.035      -         
i4_mux                                      Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]           XA1C         A        In      -         13.269      -         
i2c_interface2_0.data_cntr_RNO[3]           XA1C         Y        Out     0.891     14.160      -         
data_cntr_12[3]                             Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]               DFN0C0       D        In      -         14.393      -         
==========================================================================================================
Total path delay (propagation time + setup) of 15.163 is 8.230(54.3%) logic and 6.934(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.380
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.151

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[2] / Q
    Ending point:                            i2c_interface2_0.data_cntr[3] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[2]                 DFN0E1C0     Q        Out     0.707     0.707       -         
state_a[2]                                  Net          -        -       1.106     -           7         
i2c_interface2_0.state_a_RNIECVU[2]         NOR2A        A        In      -         1.813       -         
i2c_interface2_0.state_a_RNIECVU[2]         NOR2A        Y        Out     0.679     2.492       -         
un4_sda_0                                   Net          -        -       0.233     -           1         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        A        In      -         2.725       -         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        Y        Out     0.556     3.281       -         
un4_sda                                     Net          -        -       1.032     -           6         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        A        In      -         4.313       -         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        Y        Out     0.679     4.992       -         
sda_a_0_sqmuxa_4                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        A        In      -         5.576       -         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        Y        Out     0.556     6.133       -         
sda_a_0_sqmuxa_6                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIMLAE4              OR2          B        In      -         6.717       -         
i2c_interface2_0.init_RNIMLAE4              OR2          Y        Out     0.699     7.417       -         
un1_data_cntr_0_sqmuxa_2_1_tz[1]            Net          -        -       0.233     -           1         
i2c_interface2_0.init_RNIGEQE5              NOR2B        B        In      -         7.650       -         
i2c_interface2_0.init_RNIGEQE5              NOR2B        Y        Out     0.679     8.328       -         
un1_data_cntr_0_sqmuxa_2_1[1]               Net          -        -       0.927     -           5         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          B        In      -         9.256       -         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          Y        Out     0.699     9.955       -         
un1_data_cntr_0_sqmuxa_2[1]                 Net          -        -       1.032     -           6         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          A        In      -         10.987      -         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          Y        Out     0.791     11.778      -         
N_2                                         Net          -        -       0.585     -           3         
i2c_interface2_0.un1_data_cntr_1.m12        MX2B         B        In      -         12.363      -         
i2c_interface2_0.un1_data_cntr_1.m12        MX2B         Y        Out     0.660     13.023      -         
i4_mux                                      Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[3]           XA1C         A        In      -         13.256      -         
i2c_interface2_0.data_cntr_RNO[3]           XA1C         Y        Out     0.891     14.147      -         
data_cntr_12[3]                             Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[3]               DFN0C0       D        In      -         14.380      -         
==========================================================================================================
Total path delay (propagation time + setup) of 15.151 is 8.367(55.2%) logic and 6.784(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      14.349
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.120

    Number of logic level(s):                10
    Starting point:                          i2c_interface2_0.state_a[3] / Q
    Ending point:                            i2c_interface2_0.data_cntr[1] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [falling] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
i2c_interface2_0.state_a[3]                 DFN0E1C0     Q        Out     0.570     0.570       -         
state_a[3]                                  Net          -        -       1.188     -           8         
i2c_interface2_0.state_a_RNIGEVU[3]         NOR2         A        In      -         1.758       -         
i2c_interface2_0.state_a_RNIGEVU[3]         NOR2         Y        Out     0.393     2.151       -         
un4_sda_2                                   Net          -        -       0.280     -           2         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        B        In      -         2.430       -         
i2c_interface2_0.state_a_RNIUQUT1_0[2]      NOR2B        Y        Out     0.679     3.109       -         
un4_sda                                     Net          -        -       1.032     -           6         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        A        In      -         4.141       -         
i2c_interface2_0.state_a_RNI7CJA2_0[2]      NOR2A        Y        Out     0.679     4.819       -         
sda_a_0_sqmuxa_4                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        A        In      -         5.404       -         
i2c_interface2_0.init_RNIOQBG2_0            NOR2B        Y        Out     0.556     5.960       -         
sda_a_0_sqmuxa_6                            Net          -        -       0.585     -           3         
i2c_interface2_0.init_RNIMLAE4              OR2          B        In      -         6.545       -         
i2c_interface2_0.init_RNIMLAE4              OR2          Y        Out     0.699     7.244       -         
un1_data_cntr_0_sqmuxa_2_1_tz[1]            Net          -        -       0.233     -           1         
i2c_interface2_0.init_RNIGEQE5              NOR2B        B        In      -         7.478       -         
i2c_interface2_0.init_RNIGEQE5              NOR2B        Y        Out     0.679     8.156       -         
un1_data_cntr_0_sqmuxa_2_1[1]               Net          -        -       0.927     -           5         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          B        In      -         9.084       -         
i2c_interface2_0.state_hold_RNIIMM0A[0]     OR2          Y        Out     0.699     9.783       -         
un1_data_cntr_0_sqmuxa_2[1]                 Net          -        -       1.032     -           6         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          A        In      -         10.815      -         
i2c_interface2_0.un1_data_cntr_1.m1         OA1          Y        Out     0.791     11.606      -         
N_2                                         Net          -        -       0.585     -           3         
i2c_interface2_0.un1_data_cntr_1.m8         XNOR3        C        In      -         12.191      -         
i2c_interface2_0.un1_data_cntr_1.m8         XNOR3        Y        Out     1.066     13.257      -         
un1_data_cntr_1_i[1]                        Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr_RNO[1]           MX2A         A        In      -         13.490      -         
i2c_interface2_0.data_cntr_RNO[1]           MX2A         Y        Out     0.626     14.116      -         
data_cntr_12[1]                             Net          -        -       0.233     -           1         
i2c_interface2_0.data_cntr[1]               DFN0C0       D        In      -         14.349      -         
==========================================================================================================
Total path delay (propagation time + setup) of 15.120 is 8.207(54.3%) logic and 6.912(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25>Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock</a>
====================================



<a name=startingSlack26>Starting Points with Worst Slack</a>
********************************

                                       Starting                                                                          Arrival          
Instance                               Reference                                       Type       Pin     Net            Time        Slack
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================================


<a name=endingSlack27>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                             Required          
Instance                                Reference                                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================================



<a name=worstPaths28>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:186799:188689:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29>Detailed Report for Clock: memory_controller|next_read_inferred_clock</a>
====================================



<a name=startingSlack30>Starting Points with Worst Slack</a>
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.729
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.580
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.577 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       0.633 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.636 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.679 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.688 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.786 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.838 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       1.706 
==============================================================================================================================================================================


<a name=endingSlack31>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.729
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.203 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        0.559 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.183 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.342        1.491 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.162 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_33                9.342        2.470 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        3.106 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.140 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.433 
====================================================================================================================================================



<a name=worstPaths32>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:195466:198463:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.071
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.729

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.847       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.546       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.131       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.943       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.223       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.922       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.202       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.901       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.181       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.880       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.160       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.859       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.139       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.838       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.071      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.729 is 6.822(63.6%) logic and 3.907(36.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.922
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.580

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.114       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.698       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.397       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.982       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.794       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.074       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.773       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.053       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.752       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.032       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.731       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.011       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.710       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         8.990       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.689       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.922       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.580 is 6.852(64.8%) logic and 3.728(35.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.204

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.847       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.546       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.131       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.943       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.223       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.922       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.202       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.901       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.181       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.880       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.160       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.859       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.139       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.797 is 6.123(62.5%) logic and 3.674(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.990
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.352

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       0.927     -           5         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.555       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.114       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.698       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.397       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         3.982       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.794       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.074       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.773       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.053       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.752       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.032       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.731       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.011       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.710       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         8.990       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.648 is 6.153(63.8%) logic and 3.495(36.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.784
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.559

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[16] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.734       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.262       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_m6_0_a2_7     NOR3B        C        In      -         2.847       -         
read_address_traversal_0.address_m6_0_a2_7     NOR3B        Y        Out     0.528     3.375       -         
address_m6_0_a2_7                              Net          -        -       0.585     -           3         
read_address_traversal_0.address_n12_0_o2      OR3C         B        In      -         3.960       -         
read_address_traversal_0.address_n12_0_o2      OR3C         Y        Out     0.675     4.635       -         
N_31                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n13_0_o2      OR2A         B        In      -         4.914       -         
read_address_traversal_0.address_n13_0_o2      OR2A         Y        Out     0.699     5.614       -         
N_32                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n14_0_o2      OR2A         B        In      -         5.893       -         
read_address_traversal_0.address_n14_0_o2      OR2A         Y        Out     0.699     6.593       -         
N_33                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n15_0_o2      OR2A         B        In      -         6.872       -         
read_address_traversal_0.address_n15_0_o2      OR2A         Y        Out     0.699     7.572       -         
N_34                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n16_0_o2      OR2A         B        In      -         7.851       -         
read_address_traversal_0.address_n16_0_o2      OR2A         Y        Out     0.699     8.550       -         
N_35                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[16]           DFN1E0C0     E        In      -         8.784       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.441 is 5.814(61.6%) logic and 3.627(38.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33>Detailed Report for Clock: memory_controller|next_write_inferred_clock</a>
====================================



<a name=startingSlack34>Starting Points with Worst Slack</a>
********************************

                                          Starting                                                                                                             Arrival           
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack 
                                          Clock                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       -0.993
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       -0.920
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       0.533 
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       1.491 
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[8]      0.797       1.851 
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[12]     0.797       1.918 
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.797       1.933 
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[9]      0.797       2.055 
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       2.056 
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       2.746 
=================================================================================================================================================================================


<a name=endingSlack35>Ending Points with Worst Slack</a>
******************************

                                          Starting                                                                                   Required           
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack 
                                          Clock                                                                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[9]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_28                  9.342        -0.993
write_address_traversal_0.address[8]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_27                  9.342        -0.060
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        0.353 
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        0.451 
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.729 
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_26                  9.342        0.918 
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        1.291 
write_address_traversal_0.address[13]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n13           9.417        1.298 
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.661 
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        1.898 
========================================================================================================================================================



<a name=worstPaths36>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:222488:225512:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.335
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.993

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.403       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.102      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.335      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.993 is 6.709(61.0%) logic and 4.284(39.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.920

    Number of logic level(s):                8
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.106     -           7         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.734       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.292       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.151       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.850       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.130       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.829       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.413       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.113       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.392       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.092       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.371       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.071       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.350       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.050       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         9.329       -         
write_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     10.029      -         
N_28                                            Net          -        -       0.233     -           1         
write_address_traversal_0.address[9]            DFN1E0C0     E        In      -         10.262      -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.920 is 6.739(61.7%) logic and 4.181(38.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.403
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.060

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]      Net          -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3               OR2B         A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.528     2.366       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.923       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.902       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.487       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.186       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.466       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.165       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.445       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.144       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.424       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.123       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.403       -         
==============================================================================================================
Total path delay (propagation time + setup) of 10.060 is 6.010(59.7%) logic and 4.051(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.329
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.013

    Number of logic level(s):                7
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[8] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]      Net          -        -       1.106     -           7         
read_buffer_0.init_stage_tr3_2_o3               OR2B         B        In      -         1.734       -         
read_buffer_0.init_stage_tr3_2_o3               OR2B         Y        Out     0.558     2.292       -         
N_8                                             Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         3.151       -         
write_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.850       -         
N_22                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2       OR2A         B        In      -         4.130       -         
write_address_traversal_0.address_n4_0_o2       OR2A         Y        Out     0.699     4.829       -         
N_23                                            Net          -        -       0.585     -           3         
write_address_traversal_0.address_n6_0_o2_0     OR2A         B        In      -         5.413       -         
write_address_traversal_0.address_n6_0_o2_0     OR2A         Y        Out     0.699     6.113       -         
N_24                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         6.392       -         
write_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     7.092       -         
N_25                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         7.371       -         
write_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     8.071       -         
N_26                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         8.350       -         
write_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     9.050       -         
N_27                                            Net          -        -       0.280     -           2         
write_address_traversal_0.address[8]            DFN1E0C0     E        In      -         9.329       -         
==============================================================================================================
Total path delay (propagation time + setup) of 9.987 is 6.040(60.5%) logic and 3.948(39.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      9.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.353

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[0] / Q
    Ending point:                            write_address_traversal_0.chip_select / D
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[0]           DFN1C0     Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[0]     Net        -        -       1.210     -           9         
read_buffer_0.init_stage_tr3_2_o3              OR2B       A        In      -         1.837       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B       Y        Out     0.528     2.366       -         
N_8                                            Net        -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A       B        In      -         3.224       -         
write_address_traversal_0.address_n3_0_o2      OR2A       Y        Out     0.699     3.923       -         
N_22                                           Net        -        -       0.280     -           2         
write_address_traversal_0.address_n4_0_o2      OR2A       B        In      -         4.203       -         
write_address_traversal_0.address_n4_0_o2      OR2A       Y        Out     0.699     4.902       -         
N_23                                           Net        -        -       0.585     -           3         
write_address_traversal_0.address_m6_0_a2      NOR3B      C        In      -         5.487       -         
write_address_traversal_0.address_m6_0_a2      NOR3B      Y        Out     0.528     6.015       -         
address_N_13_mux                               Net        -        -       0.858     -           4         
write_address_traversal_0.address_n17_0_o2     OR3C       A        In      -         6.873       -         
write_address_traversal_0.address_n17_0_o2     OR3C       Y        Out     0.568     7.441       -         
N_36                                           Net        -        -       0.280     -           2         
write_address_traversal_0.chip_select_RNO      AX1        A        In      -         7.720       -         
write_address_traversal_0.chip_select_RNO      AX1        Y        Out     1.073     8.794       -         
chip_select_RNO_0                              Net        -        -       0.233     -           1         
write_address_traversal_0.chip_select          DFN1C0     D        In      -         9.027       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.647 is 5.344(55.4%) logic and 4.303(44.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37>Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock</a>
====================================



<a name=startingSlack38>Starting Points with Worst Slack</a>
********************************

                                     Starting                                                                         Arrival           
Instance                             Reference                                    Type       Pin     Net              Time        Slack 
                                     Clock                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[67]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[67]     0.797       -9.355
memory_controller_0.mag_prev[14]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[14]     0.797       -9.204
memory_controller_0.mag_prev[28]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[28]     0.797       -9.165
memory_controller_0.mag_prev[51]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[51]     0.797       -9.041
memory_controller_0.mag_prev[10]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[10]     0.797       -8.920
memory_controller_0.mag_prev[62]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[62]     0.797       -8.920
memory_controller_0.mag_prev[79]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[79]     0.797       -8.890
memory_controller_0.mag_prev[12]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[12]     0.797       -8.851
memory_controller_0.mag_prev[46]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[46]     0.797       -8.607
memory_controller_0.mag_prev[59]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[59]     0.797       -8.607
========================================================================================================================================


<a name=endingSlack39>Ending Points with Worst Slack</a>
******************************

                                        Starting                                                                                Required           
Instance                                Reference                                    Type         Pin     Net                   Time         Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.data_buffer[48]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[48]     9.455        -9.355
memory_controller_0.data_buffer[50]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[50]     9.455        -9.355
memory_controller_0.data_buffer[52]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[52]     9.455        -9.355
memory_controller_0.data_buffer[54]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[54]     9.455        -9.355
memory_controller_0.data_buffer[56]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[56]     9.455        -9.355
memory_controller_0.data_buffer[60]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[60]     9.455        -9.355
memory_controller_0.data_buffer[58]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[58]     9.417        -8.903
memory_controller_0.data_buffer[62]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[62]     9.417        -8.903
memory_controller_0.data_buffer[36]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[36]     9.417        -8.873
memory_controller_0.data_buffer[34]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     D       data_buffer_9[34]     9.455        -8.678
===================================================================================================================================================



<a name=worstPaths40>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:248563:253351:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.355

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[67] / Q
    Ending point:                            memory_controller_0.data_buffer[48] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[67]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[67]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_67                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_24                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_48                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_60                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_66                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                                Net          -        -       1.106     -           7         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          B        In      -         7.522       -         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          Y        Out     0.699     8.221       -         
mag_buffer4                                       Net          -        -       1.726     -           21        
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        A        In      -         9.948       -         
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        Y        Out     0.556     10.504      -         
schedule_1_RNIA99R02[2]                           Net          -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          B        In      -         11.431      -         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          Y        Out     0.699     12.131      -         
num_cycles11                                      Net          -        -       1.673     -           19        
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        A        In      -         13.804      -         
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        Y        Out     0.556     14.360      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[48]         NOR2A        A        In      -         15.935      -         
memory_controller_0.data_buffer_RNO_3[48]         NOR2A        Y        Out     0.679     16.614      -         
N_276                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[48]         AO1          C        In      -         16.847      -         
memory_controller_0.data_buffer_RNO_2[48]         AO1          Y        Out     0.684     17.531      -         
data_buffer_9_0_0[48]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[48]           OR3          C        In      -         17.764      -         
memory_controller_0.data_buffer_RNO[48]           OR3          Y        Out     0.812     18.576      -         
data_buffer_9[48]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[48]               DFN1E1C0     D        In      -         18.810      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.355 is 10.249(53.0%) logic and 9.106(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.355

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[67] / Q
    Ending point:                            memory_controller_0.data_buffer[50] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[67]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[67]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_67                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_24                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_48                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_60                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_66                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                                Net          -        -       1.106     -           7         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          B        In      -         7.522       -         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          Y        Out     0.699     8.221       -         
mag_buffer4                                       Net          -        -       1.726     -           21        
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        A        In      -         9.948       -         
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        Y        Out     0.556     10.504      -         
schedule_1_RNIA99R02[2]                           Net          -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          B        In      -         11.431      -         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          Y        Out     0.699     12.131      -         
num_cycles11                                      Net          -        -       1.673     -           19        
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        A        In      -         13.804      -         
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        Y        Out     0.556     14.360      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[50]         NOR2A        A        In      -         15.935      -         
memory_controller_0.data_buffer_RNO_3[50]         NOR2A        Y        Out     0.679     16.614      -         
N_270                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[50]         AO1          C        In      -         16.847      -         
memory_controller_0.data_buffer_RNO_2[50]         AO1          Y        Out     0.684     17.531      -         
data_buffer_9_0_0[50]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[50]           OR3          C        In      -         17.764      -         
memory_controller_0.data_buffer_RNO[50]           OR3          Y        Out     0.812     18.576      -         
data_buffer_9[50]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[50]               DFN1E1C0     D        In      -         18.810      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.355 is 10.249(53.0%) logic and 9.106(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.355

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[67] / Q
    Ending point:                            memory_controller_0.data_buffer[52] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[67]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[67]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_67                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_24                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_48                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_60                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_66                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                                Net          -        -       1.106     -           7         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          B        In      -         7.522       -         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          Y        Out     0.699     8.221       -         
mag_buffer4                                       Net          -        -       1.726     -           21        
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        A        In      -         9.948       -         
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        Y        Out     0.556     10.504      -         
schedule_1_RNIA99R02[2]                           Net          -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          B        In      -         11.431      -         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          Y        Out     0.699     12.131      -         
num_cycles11                                      Net          -        -       1.673     -           19        
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        A        In      -         13.804      -         
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        Y        Out     0.556     14.360      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[52]         NOR2A        A        In      -         15.935      -         
memory_controller_0.data_buffer_RNO_3[52]         NOR2A        Y        Out     0.679     16.614      -         
N_264                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[52]         AO1          C        In      -         16.847      -         
memory_controller_0.data_buffer_RNO_2[52]         AO1          Y        Out     0.684     17.531      -         
data_buffer_9_0_0[52]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[52]           OR3          C        In      -         17.764      -         
memory_controller_0.data_buffer_RNO[52]           OR3          Y        Out     0.812     18.576      -         
data_buffer_9[52]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[52]               DFN1E1C0     D        In      -         18.810      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.355 is 10.249(53.0%) logic and 9.106(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.355

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[67] / Q
    Ending point:                            memory_controller_0.data_buffer[54] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[67]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[67]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_67                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_24                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_48                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_60                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_66                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                                Net          -        -       1.106     -           7         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          B        In      -         7.522       -         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          Y        Out     0.699     8.221       -         
mag_buffer4                                       Net          -        -       1.726     -           21        
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        A        In      -         9.948       -         
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        Y        Out     0.556     10.504      -         
schedule_1_RNIA99R02[2]                           Net          -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          B        In      -         11.431      -         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          Y        Out     0.699     12.131      -         
num_cycles11                                      Net          -        -       1.673     -           19        
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        A        In      -         13.804      -         
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        Y        Out     0.556     14.360      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[54]         NOR2A        A        In      -         15.935      -         
memory_controller_0.data_buffer_RNO_3[54]         NOR2A        Y        Out     0.679     16.614      -         
N_258                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[54]         AO1          C        In      -         16.847      -         
memory_controller_0.data_buffer_RNO_2[54]         AO1          Y        Out     0.684     17.531      -         
data_buffer_9_0_0[54]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[54]           OR3          C        In      -         17.764      -         
memory_controller_0.data_buffer_RNO[54]           OR3          Y        Out     0.812     18.576      -         
data_buffer_9[54]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[54]               DFN1E1C0     D        In      -         18.810      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.355 is 10.249(53.0%) logic and 9.106(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      18.810
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.355

    Number of logic level(s):                13
    Starting point:                          memory_controller_0.mag_prev[67] / Q
    Ending point:                            memory_controller_0.data_buffer[56] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[67]                  DFN1C0       Q        Out     0.797     0.797       -         
mag_prev[67]                                      Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         A        In      -         1.030       -         
memory_controller_0.mag_prev_RNI2QRQ[67]          XOR2         Y        Out     0.442     1.472       -         
un1_MAG_DATA_67                                   Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          C        In      -         1.705       -         
memory_controller_0.mag_prev_RNIM3LL1[51]         XO1          Y        Out     0.530     2.235       -         
un1_MAG_DATA_NE_24                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          C        In      -         2.468       -         
memory_controller_0.mag_prev_RNIANRA3[19]         OR3          Y        Out     0.812     3.280       -         
un1_MAG_DATA_NE_48                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          C        In      -         3.513       -         
memory_controller_0.mag_prev_RNI20RL6[20]         OR3          Y        Out     0.812     4.325       -         
un1_MAG_DATA_NE_60                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          C        In      -         4.559       -         
memory_controller_0.mag_prev_RNI44QBD[20]         OR3          Y        Out     0.812     5.371       -         
un1_MAG_DATA_NE_66                                Net          -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          C        In      -         5.604       -         
memory_controller_0.mag_prev_RNI4HKPQ[24]         OR3          Y        Out     0.812     6.416       -         
un1_MAG_DATA_NE_69                                Net          -        -       1.106     -           7         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          B        In      -         7.522       -         
memory_controller_0.mag_prev_RNIG8K1T1_3[17]      OR2          Y        Out     0.699     8.221       -         
mag_buffer4                                       Net          -        -       1.726     -           21        
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        A        In      -         9.948       -         
memory_controller_0.schedule_1_RNIA99R02[2]       NOR2B        Y        Out     0.556     10.504      -         
schedule_1_RNIA99R02[2]                           Net          -        -       0.927     -           5         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          B        In      -         11.431      -         
memory_controller_0.schedule_1_RNI85U922_0[3]     OR2          Y        Out     0.699     12.131      -         
num_cycles11                                      Net          -        -       1.673     -           19        
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        A        In      -         13.804      -         
memory_controller_0.busy_hold_RNI2NBJ74           NOR2B        Y        Out     0.556     14.360      -         
N_430                                             Net          -        -       1.575     -           16        
memory_controller_0.data_buffer_RNO_3[56]         NOR2A        A        In      -         15.935      -         
memory_controller_0.data_buffer_RNO_3[56]         NOR2A        Y        Out     0.679     16.614      -         
N_252                                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO_2[56]         AO1          C        In      -         16.847      -         
memory_controller_0.data_buffer_RNO_2[56]         AO1          Y        Out     0.684     17.531      -         
data_buffer_9_0_0[56]                             Net          -        -       0.233     -           1         
memory_controller_0.data_buffer_RNO[56]           OR3          C        In      -         17.764      -         
memory_controller_0.data_buffer_RNO[56]           OR3          Y        Out     0.812     18.576      -         
data_buffer_9[56]                                 Net          -        -       0.233     -           1         
memory_controller_0.data_buffer[56]               DFN1E1C0     D        In      -         18.810      -         
================================================================================================================
Total path delay (propagation time + setup) of 19.355 is 10.249(53.0%) logic and 9.106(47.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport41>Detailed Report for Clock: spi_master|busy_inferred_clock</a>
====================================



<a name=startingSlack42>Starting Points with Worst Slack</a>
********************************

                                            Starting                                                                         Arrival           
Instance                                    Reference                          Type         Pin     Net                      Time        Slack 
                                            Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.read_tracker             spi_master|busy_inferred_clock     DFN0E1C0     Q       read_tracker             0.707       -3.203
spi_mode_config2_0.read_data[0]             spi_master|busy_inferred_clock     DFN0E1C0     Q       read_data[0]             0.707       -2.188
spi_mode_config2_0.read_data[3]             spi_master|busy_inferred_clock     DFN0E1C0     Q       read_data[3]             0.707       -2.038
spi_mode_config2_0.read_data[7]             spi_master|busy_inferred_clock     DFN0E1C0     Q       read_data[7]             0.707       -2.038
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[4]     0.707       -2.020
spi_mode_config2_0.read_data[1]             spi_master|busy_inferred_clock     DFN0E1C0     Q       read_data[1]             0.707       -1.887
spi_mode_config2_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[1]     0.707       -1.736
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[5]     0.707       -1.707
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[3]     0.707       -1.571
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0       Q       tx_packet_counter[2]     0.707       -1.561
===============================================================================================================================================


<a name=endingSlack43>Ending Points with Worst Slack</a>
******************************

                                                Starting                                                                     Required           
Instance                                        Reference                          Type         Pin     Net                  Time         Slack 
                                                Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.byte_out_a[0]                spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_20[0]     9.229        -3.203
spi_mode_config2_0.byte_out_a[3]                spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_20[3]     9.229        -3.203
spi_mode_config2_0.byte_out_a[2]                spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_20[2]     9.229        -1.875
spi_mode_config2_0.byte_out_a[6]                spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_20[6]     9.229        -1.834
spi_mode_config2_0.byte_out_a[7]                spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_20[7]     9.229        -1.834
spi_mode_config2_0.byte_out_a[1]                spi_master|busy_inferred_clock     DFN0C0       D       byte_out_a_20[1]     9.229        -1.664
spi_mode_config2_0.state_a[2]                   spi_master|busy_inferred_clock     DFN0P0       D       state_a_11[2]        9.229        -0.980
spi_mode_config2_0.poll_interupt_counter[0]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_2043               9.229        -0.876
spi_mode_config2_0.state_a[0]                   spi_master|busy_inferred_clock     DFN0P0       D       state_a_11[0]        9.229        -0.867
spi_mode_config2_0.poll_interupt_counter[1]     spi_master|busy_inferred_clock     DFN0E0C0     D       N_167                9.229        -0.855
================================================================================================================================================



<a name=worstPaths44>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:284898:288528:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.203

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.read_tracker / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[0] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.read_tracker               DFN0E1C0     Q        Out     0.707     0.707       -         
read_tracker                                  Net          -        -       1.445     -           12        
spi_mode_config2_0.read_data_RNI90BH[0]       MX2          S        In      -         2.152       -         
spi_mode_config2_0.read_data_RNI90BH[0]       MX2          Y        Out     0.429     2.581       -         
read_data_4[0]                                Net          -        -       0.280     -           2         
spi_mode_config2_0.read_data_RNI0FM21[0]      OR2          B        In      -         2.860       -         
spi_mode_config2_0.read_data_RNI0FM21[0]      OR2          Y        Out     0.699     3.560       -         
poll_interupt_0_sqmuxa_i_o2_0                 Net          -        -       0.233     -           1         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          B        In      -         3.793       -         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          Y        Out     0.699     4.492       -         
N_290                                         Net          -        -       0.585     -           3         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          B        In      -         5.077       -         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          Y        Out     0.699     5.776       -         
N_297                                         Net          -        -       0.280     -           2         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        A        In      -         6.056       -         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        Y        Out     0.679     6.734       -         
state_a_1_sqmuxa_4                            Net          -        -       0.858     -           4         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        B        In      -         7.592       -         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        Y        Out     0.679     8.271       -         
byte_out_a_0_sqmuxa_3                         Net          -        -       0.280     -           2         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          B        In      -         8.551       -         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          Y        Out     0.699     9.250       -         
byte_out_a_cnst_5[0]                          Net          -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_2[0]        OR3          C        In      -         9.530       -         
spi_mode_config2_0.byte_out_a_RNO_2[0]        OR3          Y        Out     0.812     10.342      -         
byte_out_a_cnst_0_7[0]                        Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[0]        OR3          B        In      -         10.575      -         
spi_mode_config2_0.byte_out_a_RNO_1[0]        OR3          Y        Out     0.773     11.347      -         
byte_out_a_cnst[0]                            Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[0]          MX2          B        In      -         11.581      -         
spi_mode_config2_0.byte_out_a_RNO[0]          MX2          Y        Out     0.618     12.199      -         
byte_out_a_20[0]                              Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[0]              DFN0C0       D        In      -         12.432      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.203 is 8.264(62.6%) logic and 4.939(37.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.432
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.203

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.read_tracker / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.read_tracker               DFN0E1C0     Q        Out     0.707     0.707       -         
read_tracker                                  Net          -        -       1.445     -           12        
spi_mode_config2_0.read_data_RNI90BH[0]       MX2          S        In      -         2.152       -         
spi_mode_config2_0.read_data_RNI90BH[0]       MX2          Y        Out     0.429     2.581       -         
read_data_4[0]                                Net          -        -       0.280     -           2         
spi_mode_config2_0.read_data_RNI0FM21[0]      OR2          B        In      -         2.860       -         
spi_mode_config2_0.read_data_RNI0FM21[0]      OR2          Y        Out     0.699     3.560       -         
poll_interupt_0_sqmuxa_i_o2_0                 Net          -        -       0.233     -           1         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          B        In      -         3.793       -         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          Y        Out     0.699     4.492       -         
N_290                                         Net          -        -       0.585     -           3         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          B        In      -         5.077       -         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          Y        Out     0.699     5.776       -         
N_297                                         Net          -        -       0.280     -           2         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        A        In      -         6.056       -         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        Y        Out     0.679     6.734       -         
state_a_1_sqmuxa_4                            Net          -        -       0.858     -           4         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        B        In      -         7.592       -         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        Y        Out     0.679     8.271       -         
byte_out_a_0_sqmuxa_3                         Net          -        -       0.280     -           2         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          B        In      -         8.551       -         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          Y        Out     0.699     9.250       -         
byte_out_a_cnst_5[0]                          Net          -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_2[3]        OR3          C        In      -         9.530       -         
spi_mode_config2_0.byte_out_a_RNO_2[3]        OR3          Y        Out     0.812     10.342      -         
byte_out_a_cnst_0_9[3]                        Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[3]        OR3          B        In      -         10.575      -         
spi_mode_config2_0.byte_out_a_RNO_1[3]        OR3          Y        Out     0.773     11.347      -         
byte_out_a_cnst[3]                            Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]          MX2          B        In      -         11.581      -         
spi_mode_config2_0.byte_out_a_RNO[3]          MX2          Y        Out     0.618     12.199      -         
byte_out_a_20[3]                              Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]              DFN0C0       D        In      -         12.432      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.203 is 8.264(62.6%) logic and 4.939(37.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.282
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.052

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.read_tracker / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[0] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.read_tracker               DFN0E1C0     Q        Out     0.707     0.707       -         
read_tracker                                  Net          -        -       1.445     -           12        
spi_mode_config2_0.read_data_RNIF6BH[3]       MX2          S        In      -         2.152       -         
spi_mode_config2_0.read_data_RNIF6BH[3]       MX2          Y        Out     0.429     2.581       -         
read_data_4[3]                                Net          -        -       0.280     -           2         
spi_mode_config2_0.read_data_RNIQ8M21[1]      OR2          B        In      -         2.860       -         
spi_mode_config2_0.read_data_RNIQ8M21[1]      OR2          Y        Out     0.699     3.560       -         
poll_interupt_0_sqmuxa_i_o2_1                 Net          -        -       0.233     -           1         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          A        In      -         3.793       -         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          Y        Out     0.549     4.342       -         
N_290                                         Net          -        -       0.585     -           3         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          B        In      -         4.926       -         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          Y        Out     0.699     5.625       -         
N_297                                         Net          -        -       0.280     -           2         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        A        In      -         5.905       -         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        Y        Out     0.679     6.584       -         
state_a_1_sqmuxa_4                            Net          -        -       0.858     -           4         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        B        In      -         7.442       -         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        Y        Out     0.679     8.120       -         
byte_out_a_0_sqmuxa_3                         Net          -        -       0.280     -           2         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          B        In      -         8.400       -         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          Y        Out     0.699     9.100       -         
byte_out_a_cnst_5[0]                          Net          -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_2[0]        OR3          C        In      -         9.379       -         
spi_mode_config2_0.byte_out_a_RNO_2[0]        OR3          Y        Out     0.812     10.191      -         
byte_out_a_cnst_0_7[0]                        Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[0]        OR3          B        In      -         10.424      -         
spi_mode_config2_0.byte_out_a_RNO_1[0]        OR3          Y        Out     0.773     11.197      -         
byte_out_a_cnst[0]                            Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[0]          MX2          B        In      -         11.430      -         
spi_mode_config2_0.byte_out_a_RNO[0]          MX2          Y        Out     0.618     12.049      -         
byte_out_a_20[0]                              Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[0]              DFN0C0       D        In      -         12.282      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.052 is 8.113(62.2%) logic and 4.939(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.282
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.052

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.read_tracker / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[0] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.read_tracker               DFN0E1C0     Q        Out     0.707     0.707       -         
read_tracker                                  Net          -        -       1.445     -           12        
spi_mode_config2_0.read_data_RNINEBH[7]       MX2          S        In      -         2.152       -         
spi_mode_config2_0.read_data_RNINEBH[7]       MX2          Y        Out     0.429     2.581       -         
N_398                                         Net          -        -       0.280     -           2         
spi_mode_config2_0.read_data_RNI0FM21[0]      OR2          A        In      -         2.860       -         
spi_mode_config2_0.read_data_RNI0FM21[0]      OR2          Y        Out     0.549     3.409       -         
poll_interupt_0_sqmuxa_i_o2_0                 Net          -        -       0.233     -           1         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          B        In      -         3.642       -         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          Y        Out     0.699     4.342       -         
N_290                                         Net          -        -       0.585     -           3         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          B        In      -         4.926       -         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          Y        Out     0.699     5.625       -         
N_297                                         Net          -        -       0.280     -           2         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        A        In      -         5.905       -         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        Y        Out     0.679     6.584       -         
state_a_1_sqmuxa_4                            Net          -        -       0.858     -           4         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        B        In      -         7.442       -         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        Y        Out     0.679     8.120       -         
byte_out_a_0_sqmuxa_3                         Net          -        -       0.280     -           2         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          B        In      -         8.400       -         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          Y        Out     0.699     9.100       -         
byte_out_a_cnst_5[0]                          Net          -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_2[0]        OR3          C        In      -         9.379       -         
spi_mode_config2_0.byte_out_a_RNO_2[0]        OR3          Y        Out     0.812     10.191      -         
byte_out_a_cnst_0_7[0]                        Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[0]        OR3          B        In      -         10.424      -         
spi_mode_config2_0.byte_out_a_RNO_1[0]        OR3          Y        Out     0.773     11.197      -         
byte_out_a_cnst[0]                            Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[0]          MX2          B        In      -         11.430      -         
spi_mode_config2_0.byte_out_a_RNO[0]          MX2          Y        Out     0.618     12.049      -         
byte_out_a_20[0]                              Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[0]              DFN0C0       D        In      -         12.282      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.052 is 8.113(62.2%) logic and 4.939(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      12.282
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.052

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.read_tracker / Q
    Ending point:                            spi_mode_config2_0.byte_out_a[3] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.read_tracker               DFN0E1C0     Q        Out     0.707     0.707       -         
read_tracker                                  Net          -        -       1.445     -           12        
spi_mode_config2_0.read_data_RNIF6BH[3]       MX2          S        In      -         2.152       -         
spi_mode_config2_0.read_data_RNIF6BH[3]       MX2          Y        Out     0.429     2.581       -         
read_data_4[3]                                Net          -        -       0.280     -           2         
spi_mode_config2_0.read_data_RNIQ8M21[1]      OR2          B        In      -         2.860       -         
spi_mode_config2_0.read_data_RNIQ8M21[1]      OR2          Y        Out     0.699     3.560       -         
poll_interupt_0_sqmuxa_i_o2_1                 Net          -        -       0.233     -           1         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          A        In      -         3.793       -         
spi_mode_config2_0.read_data_RNIQNC52[0]      OR2          Y        Out     0.549     4.342       -         
N_290                                         Net          -        -       0.585     -           3         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          B        In      -         4.926       -         
spi_mode_config2_0.read_data_RNI0SPA4[4]      OR2          Y        Out     0.699     5.625       -         
N_297                                         Net          -        -       0.280     -           2         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        A        In      -         5.905       -         
spi_mode_config2_0.chip_state_RNI8SKT6[1]     NOR2A        Y        Out     0.679     6.584       -         
state_a_1_sqmuxa_4                            Net          -        -       0.858     -           4         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        B        In      -         7.442       -         
spi_mode_config2_0.read_tracker_RNI3EMB7      NOR2B        Y        Out     0.679     8.120       -         
byte_out_a_0_sqmuxa_3                         Net          -        -       0.280     -           2         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          B        In      -         8.400       -         
spi_mode_config2_0.read_tracker_RNILPCDH      OR2          Y        Out     0.699     9.100       -         
byte_out_a_cnst_5[0]                          Net          -        -       0.280     -           2         
spi_mode_config2_0.byte_out_a_RNO_2[3]        OR3          C        In      -         9.379       -         
spi_mode_config2_0.byte_out_a_RNO_2[3]        OR3          Y        Out     0.812     10.191      -         
byte_out_a_cnst_0_9[3]                        Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO_1[3]        OR3          B        In      -         10.424      -         
spi_mode_config2_0.byte_out_a_RNO_1[3]        OR3          Y        Out     0.773     11.197      -         
byte_out_a_cnst[3]                            Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a_RNO[3]          MX2          B        In      -         11.430      -         
spi_mode_config2_0.byte_out_a_RNO[3]          MX2          Y        Out     0.618     12.049      -         
byte_out_a_20[3]                              Net          -        -       0.233     -           1         
spi_mode_config2_0.byte_out_a[3]              DFN0C0       D        In      -         12.282      -         
============================================================================================================
Total path delay (propagation time + setup) of 13.052 is 8.113(62.2%) logic and 4.939(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport45>Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock</a>
====================================



<a name=startingSlack46>Starting Points with Worst Slack</a>
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


<a name=endingSlack47>Ending Points with Worst Slack</a>
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



<a name=worstPaths48>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:314002:314902:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport49>Detailed Report for Clock: spi_mode_config2|ss_b_inferred_clock</a>
====================================



<a name=startingSlack50>Starting Points with Worst Slack</a>
********************************

                            Starting                                                                              Arrival          
Instance                    Reference                                Type     Pin     Net                         Time        Slack
                            Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0     spi_mode_config2|ss_b_inferred_clock     DLN1     Q       spi_master_0_chip_rdy_0     0.588       3.089
===================================================================================================================================


<a name=endingSlack51>Ending Points with Worst Slack</a>
******************************

                            Starting                                                             Required          
Instance                    Reference                                Type       Pin     Net      Time         Slack
                            Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------
spi_master_0.mosi_d         spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_28     9.186        3.089
spi_master_0.state_d[1]     spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_26     9.186        3.272
===================================================================================================================



<a name=worstPaths52>Worst Path Information</a>
<a href="C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srr:srsfC:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.srs:fp:318313:319798:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -4.186
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.186

    - Propagation time:                      6.097
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.089

    Number of logic level(s):                4
    Starting point:                          spi_master_0.chip_rdy_0 / Q
    Ending point:                            spi_master_0.mosi_d / D
    The start point is clocked by            spi_mode_config2|ss_b_inferred_clock [falling] on pin G
    The end   point is clocked by            spi_mode_config2|ss_b_inferred_clock [rising] on pin G

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy_0              DLN1       Q        Out     0.588     0.588       -         
spi_master_0_chip_rdy_0              Net        -        -       1.542     -           15        
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      A        In      -         2.131       -         
spi_master_0.sck_q_RNIGKR3[1]        NOR3A      Y        Out     0.718     2.849       -         
N_131                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNIB6A31[1]     OA1C       B        In      -         3.082       -         
spi_master_0.state_q_RNIB6A31[1]     OA1C       Y        Out     0.974     4.056       -         
N_140                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNILKEI2[1]     OR2A       B        In      -         4.289       -         
spi_master_0.state_q_RNILKEI2[1]     OR2A       Y        Out     0.556     4.845       -         
N_71                                 Net        -        -       0.280     -           2         
spi_master_0.mosi_d_RNO              NOR3       C        In      -         5.125       -         
spi_master_0.mosi_d_RNO              NOR3       Y        Out     0.739     5.864       -         
N_28                                 Net        -        -       0.233     -           1         
spi_master_0.mosi_d                  DLN0C0     D        In      -         6.097       -         
=================================================================================================
Total path delay (propagation time + setup) of 1.911 is -0.611(-32.0%) logic and 2.521(132.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 189MB peak: 196MB)


Finished timing report (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 189MB peak: 196MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
<a name=cellReport53>Report for cell full_system.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    34      1.0       34.0
             AND2A     1      1.0        1.0
              AND3    62      1.0       62.0
               AO1   101      1.0      101.0
              AO12     1      1.0        1.0
              AO13    17      1.0       17.0
              AO16     1      1.0        1.0
              AO18     2      1.0        2.0
              AO1A    51      1.0       51.0
              AO1B     6      1.0        6.0
              AO1C     6      1.0        6.0
              AO1D    13      1.0       13.0
              AOI1    32      1.0       32.0
             AOI1A     1      1.0        1.0
             AOI1B    22      1.0       22.0
               AX1     3      1.0        3.0
              AX1A     2      1.0        2.0
              AX1B     1      1.0        1.0
              AX1C    36      1.0       36.0
              AX1E     1      1.0        1.0
              AXO1     1      1.0        1.0
              AXO3     5      1.0        5.0
             AXOI5     2      1.0        2.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    17      0.0        0.0
               INV    28      1.0       28.0
              MIN3     2      1.0        2.0
               MX2   408      1.0      408.0
              MX2A    13      1.0       13.0
              MX2B    31      1.0       31.0
              MX2C     4      1.0        4.0
              NOR2   111      1.0      111.0
             NOR2A   219      1.0      219.0
             NOR2B   323      1.0      323.0
              NOR3    40      1.0       40.0
             NOR3A   109      1.0      109.0
             NOR3B   116      1.0      116.0
             NOR3C   143      1.0      143.0
               OA1    25      1.0       25.0
              OA1A    18      1.0       18.0
              OA1B    13      1.0       13.0
              OA1C     8      1.0        8.0
              OAI1     2      1.0        2.0
               OR2   151      1.0      151.0
              OR2A    84      1.0       84.0
              OR2B    28      1.0       28.0
               OR3   183      1.0      183.0
              OR3A    20      1.0       20.0
              OR3B    12      1.0       12.0
              OR3C     9      1.0        9.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    17      0.0        0.0
               XA1    41      1.0       41.0
              XA1A     1      1.0        1.0
              XA1B    15      1.0       15.0
              XA1C     6      1.0        6.0
              XAI1     5      1.0        5.0
             XAI1A     5      1.0        5.0
             XNOR2    23      1.0       23.0
             XNOR3    12      1.0       12.0
               XO1    51      1.0       51.0
              XO1A     1      1.0        1.0
              XOR2   194      1.0      194.0
              XOR3     2      1.0        2.0


            DFN0C0    44      1.0       44.0
          DFN0E0C0    45      1.0       45.0
          DFN0E0P0     5      1.0        5.0
          DFN0E1C0   126      1.0      126.0
          DFN0E1P0     6      1.0        6.0
            DFN0P0     9      1.0        9.0
            DFN1C0   302      1.0      302.0
          DFN1E0C0    65      1.0       65.0
          DFN1E0P0     1      1.0        1.0
          DFN1E1C0   406      1.0      406.0
          DFN1E1P0     2      1.0        2.0
            DFN1P0    34      1.0       34.0
            DLN0C0    23      1.0       23.0
            DLN0P0     1      1.0        1.0
              DLN1     2      1.0        2.0
          DLN1P1C1     1      2.0        2.0
                   -----          ----------
             TOTAL  3972              3932.0


  IO Cell usage:
              cell count
             BIBUF    33
             INBUF     4
            OUTBUF    37
                   -----
             TOTAL    74


Core Cells         : 3932 of 24576 (16%)
IO Cells           : 74

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 58MB peak: 196MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime
# Tue Apr 12 23:11:09 2016

###########################################################]

</pre></samp></body></html>
