$date
	Wed Feb 21 08:33:16 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module decode_test $end
$var wire 8 ! sysreg_data [7:0] $end
$var wire 8 " sysreg_addr [7:0] $end
$var wire 1 # syscall $end
$var wire 1 $ stall_output $end
$var wire 5 % rsb [4:0] $end
$var wire 5 & rsa [4:0] $end
$var wire 5 ' reg_select [4:0] $end
$var wire 5 ( rd [4:0] $end
$var wire 1 ) permission_inc $end
$var wire 1 * permission_dec $end
$var wire 1 + pc_change_relative $end
$var wire 1 , pc_change_absolute $end
$var wire 1 - nri_flag $end
$var wire 1 . memsync $end
$var wire 1 / mem_write $end
$var wire 1 0 mem_read $end
$var wire 1 1 jlnk $end
$var wire 32 2 insn_pc_output [31:0] $end
$var wire 21 3 imm [20:0] $end
$var wire 31 4 cp_insn [30:0] $end
$var wire 2 5 branch_funct [1:0] $end
$var wire 4 6 aluop [3:0] $end
$var reg 1 7 clk $end
$var reg 32 8 insn [31:0] $end
$var reg 32 9 insn_address [31:0] $end
$var reg 1 : reset $end
$var reg 1 ; stall $end
$var reg 8 < sysreg_data_input [7:0] $end
$var integer 32 = count [31:0] $end
$var integer 32 > i [31:0] $end
$scope module decode_ut $end
$var wire 1 ? aluop_addsig_w $end
$var wire 1 @ aluop_bsig_w $end
$var wire 1 A aluop_intsig_w $end
$var wire 1 7 clk_in $end
$var wire 32 B insn_in [31:0] $end
$var wire 32 C insn_pc_in [31:0] $end
$var wire 1 D mem_access_w $end
$var wire 1 E mem_read_req_w $end
$var wire 1 F mem_write_req_w $end
$var wire 1 G memsync_w $end
$var wire 1 H pc_abs_w $end
$var wire 1 I pc_change_w $end
$var wire 1 J pc_link_w $end
$var wire 1 K pc_rel_w $end
$var wire 1 : reset_in $end
$var wire 1 ; stall_in $end
$var wire 1 L sys_insn_w $end
$var wire 8 M sysreg_data_in [7:0] $end
$var wire 1 N use_imm_w $end
$var wire 1 O use_rd_w $end
$var wire 1 P use_rsa_w $end
$var wire 1 Q use_rsb_w $end
$var wire 5 R rsb_addr_w [4:0] $end
$var wire 5 S rsa_addr_w [4:0] $end
$var wire 5 T rd_addr_w [4:0] $end
$var wire 6 U opcode_w [5:0] $end
$var wire 1 V is_cp_insn_w $end
$var wire 8 W imm_sys_w [7:0] $end
$var wire 14 X imm_st_w [13:0] $end
$var wire 5 Y imm_sel_w [4:0] $end
$var wire 16 Z imm_li_w [15:0] $end
$var wire 14 [ imm_ld_w [13:0] $end
$var wire 21 \ imm_j_w [20:0] $end
$var wire 12 ] imm_i_w [11:0] $end
$var wire 14 ^ imm_b_w [13:0] $end
$var wire 8 _ funct_sys_w [7:0] $end
$var wire 2 ` funct_st_w [1:0] $end
$var wire 2 a funct_ld_w [1:0] $end
$var wire 2 b funct_b_w [1:0] $end
$var wire 4 c dsel_li_w [3:0] $end
$var wire 4 d aluop_w [3:0] $end
$var reg 4 e aluop_out [3:0] $end
$var reg 2 f branch_funct_out [1:0] $end
$var reg 31 g cp_insn_out [30:0] $end
$var reg 21 h imm_out [20:0] $end
$var reg 32 i insn_pc_out [31:0] $end
$var reg 1 1 jlnk_out $end
$var reg 1 0 mem_read_out $end
$var reg 1 / mem_write_out $end
$var reg 3 j memstall_count [2:0] $end
$var reg 1 . memsync_out $end
$var reg 1 - nri_flg_out $end
$var reg 1 , pc_change_abs_out $end
$var reg 1 + pc_change_rel_out $end
$var reg 1 * pem_dec_req_out $end
$var reg 1 ) pem_inc_req_out $end
$var reg 5 k rd_out [4:0] $end
$var reg 5 l reg_select_out [4:0] $end
$var reg 5 m rsa_out [4:0] $end
$var reg 5 n rsb_out [4:0] $end
$var reg 1 $ stall_out $end
$var reg 1 # syscall_out $end
$var reg 8 o sysreg_addr_out [7:0] $end
$var reg 8 p sysreg_data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
xV
bx U
bx T
bx S
bx R
xQ
xP
xO
xN
bx M
xL
xK
xJ
xI
xH
xG
xF
xE
xD
bx C
bx B
xA
x@
x?
b0 >
bx =
bx <
x;
x:
bx 9
bx 8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
x1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
bx %
x$
x#
bx "
bx !
$end
#100
b1 >
#200
b10 >
#300
b11 >
#400
b100 >
#500
b101 >
#600
b110 >
#700
b111 >
#800
b1000 >
#900
b1001 >
#1000
b1010 >
#1100
b1011 >
#1200
b1100 >
#1300
b1101 >
#1400
b1110 >
#1500
b1111 >
#1600
b10000 >
#1700
b10001 >
#1800
b10010 >
#1900
b10011 >
#2000
b10100 >
#2100
b10101 >
#2200
b10110 >
#2300
b10111 >
#2400
b11000 >
#2500
b11001 >
#2600
b11010 >
#2700
b11011 >
#2800
b11100 >
#2900
b11101 >
#3000
b11110 >
#3100
b11111 >
#3200
b100000 >
#4200
0$
b0 4
b0 g
b0 2
b0 i
b0 !
b0 p
b0 "
b0 o
0*
0)
0#
0.
b0 5
b0 f
0-
0/
00
0,
0+
01
b0 (
b0 k
b0 %
b0 n
b0 &
b0 m
b0 3
b0 h
b0 '
b0 l
b0 6
b0 e
0:
07
#4300
b0 2
b0 i
bx (
bx k
bx %
bx n
bx &
bx m
x,
x+
x0
x/
bx 4
bx g
b0 <
b0 M
b0 9
b0 C
0;
b0 5
b0 f
b0 6
b0 e
17
#4400
b0 4
b0 g
0/
00
0,
0+
b0 (
b0 k
b0 %
b0 n
b0 &
b0 m
b0 5
b0 f
b0 6
b0 e
b0 =
1:
07
#4500
bx (
bx k
bx %
bx n
bx &
bx m
x,
x+
x0
x/
bx 4
bx g
bx 5
bx f
b1111 6
b1111 e
17
#4600
07
#4650
1A
0@
0?
0K
0F
0E
0J
1O
0Q
0H
0G
b10110 Y
0I
0D
0L
1P
1N
0V
b0 c
b10110 U
b0 S
b0 R
b11111 T
b0 d
b0 a
b11 `
b0 b
b10 _
b101010 ]
b1010100000 [
b1010100000 Z
b1010100000 X
b111110000001010100000 \
b11111010101000 ^
b10100000 W
b1011011111000000000001010100000 8
b1011011111000000000001010100000 B
b1 9
b1 C
#4700
b101010 3
b101010 h
b1 2
b1 i
b11111 (
b11111 k
b0 %
b0 n
b0 &
b0 m
0,
0+
00
0/
b0 4
b0 g
b0 5
b0 f
b0 6
b0 e
17
#4800
07
#4850
b11110 T
b111100000001010100000 \
b11110010101000 ^
b1011011110000000000001010100000 8
b1011011110000000000001010100000 B
b10 9
b10 C
#4900
b10 2
b10 i
b11110 (
b11110 k
17
#5000
07
#5050
b11101 T
b111010000001010100000 \
b11101010101000 ^
b1011011101000000000001010100000 8
b1011011101000000000001010100000 B
b11 9
b11 C
#5100
b11 2
b11 i
b11101 (
b11101 k
17
#5200
07
#5250
b11100 T
b111000000001010100000 \
b11100010101000 ^
b1011011100000000000001010100000 8
b1011011100000000000001010100000 B
b100 9
b100 C
#5300
b100 2
b100 i
b11100 (
b11100 k
17
#5400
07
#5450
b11011 T
b110110000001010100000 \
b11011010101000 ^
b1011011011000000000001010100000 8
b1011011011000000000001010100000 B
b101 9
b101 C
#5500
b101 2
b101 i
b11011 (
b11011 k
17
#5600
07
#5650
b11010 T
b110100000001010100000 \
b11010010101000 ^
b1011011010000000000001010100000 8
b1011011010000000000001010100000 B
b110 9
b110 C
#5700
b110 2
b110 i
b11010 (
b11010 k
17
#5800
07
#5850
b11001 T
b110010000001010100000 \
b11001010101000 ^
b1011011001000000000001010100000 8
b1011011001000000000001010100000 B
b111 9
b111 C
#5900
b111 2
b111 i
b11001 (
b11001 k
17
#6000
07
#6050
b11000 T
b110000000001010100000 \
b11000010101000 ^
b1011011000000000000001010100000 8
b1011011000000000000001010100000 B
b1000 9
b1000 C
#6100
b1000 2
b1000 i
b11000 (
b11000 k
17
#6200
07
#6250
b10111 T
b10 `
b101110000001010100000 \
b10111010101000 ^
b1011010111000000000001010100000 8
b1011010111000000000001010100000 B
b1001 9
b1001 C
#6300
b1001 2
b1001 i
b10111 (
b10111 k
17
#6400
07
#6450
b10110 T
b101100000001010100000 \
b10110010101000 ^
b1011010110000000000001010100000 8
b1011010110000000000001010100000 B
b1010 9
b1010 C
#6500
b1010 2
b1010 i
b10110 (
b10110 k
17
#6600
07
#6650
b10101 T
b101010000001010100000 \
b10101010101000 ^
b1011010101000000000001010100000 8
b1011010101000000000001010100000 B
b1011 9
b1011 C
#6700
b1011 2
b1011 i
b10101 (
b10101 k
17
#6800
07
#6850
b10100 T
b101000000001010100000 \
b10100010101000 ^
b1011010100000000000001010100000 8
b1011010100000000000001010100000 B
b1100 9
b1100 C
#6900
b1100 2
b1100 i
b10100 (
b10100 k
17
#7000
07
#7050
b10011 T
b100110000001010100000 \
b10011010101000 ^
b1011010011000000000001010100000 8
b1011010011000000000001010100000 B
b1101 9
b1101 C
#7100
b1101 2
b1101 i
b10011 (
b10011 k
17
#7200
07
#7250
b10010 T
b100100000001010100000 \
b10010010101000 ^
b1011010010000000000001010100000 8
b1011010010000000000001010100000 B
b1110 9
b1110 C
#7300
b1110 2
b1110 i
b10010 (
b10010 k
17
#7400
07
#7450
b10001 T
b100010000001010100000 \
b10001010101000 ^
b1011010001000000000001010100000 8
b1011010001000000000001010100000 B
b1111 9
b1111 C
#7500
b1111 2
b1111 i
b10001 (
b10001 k
17
#7600
07
#7650
b10000 T
b100000000001010100000 \
b10000010101000 ^
b1011010000000000000001010100000 8
b1011010000000000000001010100000 B
b10000 9
b10000 C
#7700
b10000 2
b10000 i
b10000 (
b10000 k
17
#7800
07
#7850
b1111 T
b1 `
b11110000001010100000 \
b1111010101000 ^
b1011001111000000000001010100000 8
b1011001111000000000001010100000 B
b10001 9
b10001 C
#7900
b10001 2
b10001 i
b1111 (
b1111 k
17
#8000
07
#8050
b1110 T
b11100000001010100000 \
b1110010101000 ^
b1011001110000000000001010100000 8
b1011001110000000000001010100000 B
b10010 9
b10010 C
#8100
b10010 2
b10010 i
b1110 (
b1110 k
17
#8200
07
#8250
b1101 T
b11010000001010100000 \
b1101010101000 ^
b1011001101000000000001010100000 8
b1011001101000000000001010100000 B
b10011 9
b10011 C
#8300
b10011 2
b10011 i
b1101 (
b1101 k
17
#8400
07
#8450
b1100 T
b11000000001010100000 \
b1100010101000 ^
b1011001100000000000001010100000 8
b1011001100000000000001010100000 B
b10100 9
b10100 C
#8500
b10100 2
b10100 i
b1100 (
b1100 k
17
#8600
07
#8650
b1011 T
b10110000001010100000 \
b1011010101000 ^
b1011001011000000000001010100000 8
b1011001011000000000001010100000 B
b10101 9
b10101 C
#8700
b10101 2
b10101 i
b1011 (
b1011 k
17
#8800
07
#8850
b1010 T
b10100000001010100000 \
b1010010101000 ^
b1011001010000000000001010100000 8
b1011001010000000000001010100000 B
b10110 9
b10110 C
#8900
b10110 2
b10110 i
b1010 (
b1010 k
17
#9000
07
#9050
b1001 T
b10010000001010100000 \
b1001010101000 ^
b1011001001000000000001010100000 8
b1011001001000000000001010100000 B
b10111 9
b10111 C
#9100
b10111 2
b10111 i
b1001 (
b1001 k
17
#9200
07
#9250
b1000 T
b10000000001010100000 \
b1000010101000 ^
b1011001000000000000001010100000 8
b1011001000000000000001010100000 B
b11000 9
b11000 C
#9300
b11000 2
b11000 i
b1000 (
b1000 k
17
#9400
07
#9450
b111 T
b0 `
b1110000001010100000 \
b111010101000 ^
b1011000111000000000001010100000 8
b1011000111000000000001010100000 B
b11001 9
b11001 C
#9500
b11001 2
b11001 i
b111 (
b111 k
17
#9600
07
#9650
b110 T
b1100000001010100000 \
b110010101000 ^
b1011000110000000000001010100000 8
b1011000110000000000001010100000 B
b11010 9
b11010 C
#9700
b11010 2
b11010 i
b110 (
b110 k
17
#9800
07
#9850
b101 T
b1010000001010100000 \
b101010101000 ^
b1011000101000000000001010100000 8
b1011000101000000000001010100000 B
b11011 9
b11011 C
#9900
b11011 2
b11011 i
b101 (
b101 k
17
#10000
07
#10050
b100 T
b1000000001010100000 \
b100010101000 ^
b1011000100000000000001010100000 8
b1011000100000000000001010100000 B
b11100 9
b11100 C
#10100
b11100 2
b11100 i
b100 (
b100 k
17
#10200
07
#10250
b11 T
b110000001010100000 \
b11010101000 ^
b1011000011000000000001010100000 8
b1011000011000000000001010100000 B
b11101 9
b11101 C
#10300
b11101 2
b11101 i
b11 (
b11 k
17
#10400
07
#10450
b10 T
b100000001010100000 \
b10010101000 ^
b1011000010000000000001010100000 8
b1011000010000000000001010100000 B
b11110 9
b11110 C
#10500
b11110 2
b11110 i
b10 (
b10 k
17
#10600
07
#10650
b1 T
b10000001010100000 \
b1010101000 ^
b1011000001000000000001010100000 8
b1011000001000000000001010100000 B
b11111 9
b11111 C
#10700
b11111 2
b11111 i
b1 (
b1 k
17
#10800
07
#10850
b0 T
b1010100000 \
b10101000 ^
b1011000000000000000001010100000 8
b1011000000000000000001010100000 B
b100000 9
b100000 C
#10900
b100000 2
b100000 i
b0 (
b0 k
17
#11000
07
#11050
xH
x@
x?
xK
xF
xE
xJ
xO
xQ
xA
xG
bx Y
xI
xD
xL
xP
xN
xV
bx c
bx U
bx S
bx R
bx T
bx d
bx a
bx `
bx b
bx _
bx ]
bx [
bx Z
bx X
bx \
bx ^
bx W
bx 8
bx B
b100001 9
b100001 C
