// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright (C) 2022-2025, X-Ring technologies Inc., All rights reserved.
 */

#ifndef TOP_REG_REGIF_H
#define TOP_REG_REGIF_H

#define TOP_REG_COUL1_POCV_0                           0x0000
#define TOP_REG_COUL1_POCV_1                           0x0001
#define TOP_REG_COUL1_POCV_2                           0x0002
#define TOP_REG_COUL1_POCI_0                           0x0003
#define TOP_REG_COUL1_POCI_1                           0x0004
#define TOP_REG_COUL1_POCI_2                           0x0005
#define TOP_REG_COUL1_CAL_V_0                          0x0006
#define TOP_REG_COUL1_CAL_V_1                          0x0007
#define TOP_REG_COUL1_CAL_V_2                          0x0008
#define TOP_REG_COUL1_CAL_I_0                          0x0009
#define TOP_REG_COUL1_CAL_I_1                          0x000a
#define TOP_REG_COUL1_CAL_I_2                          0x000b
#define TOP_REG_COUL1_SAMP_V_0                         0x000c
#define TOP_REG_COUL1_SAMP_V_1                         0x000d
#define TOP_REG_COUL1_SAMP_V_2                         0x000e
#define TOP_REG_COUL1_SAMP_I_0                         0x000f
#define TOP_REG_COUL1_SAMP_I_1                         0x0010
#define TOP_REG_COUL1_SAMP_I_2                         0x0011
#define TOP_REG_COUL1_V_RO_0                           0x0012
#define TOP_REG_COUL1_V_RO_1                           0x0013
#define TOP_REG_COUL1_V_RO_2                           0x0014
#define TOP_REG_COUL1_I_RO_0                           0x0015
#define TOP_REG_COUL1_I_RO_1                           0x0016
#define TOP_REG_COUL1_I_RO_2                           0x0017
#define TOP_REG_COUL1_TEMP_0                           0x0018
#define TOP_REG_COUL1_TEMP_1                           0x0019
#define TOP_REG_COUL1_TEMP_1_COUL1_TEMP_1_SHIFT                                      0
#define TOP_REG_COUL1_TEMP_1_COUL1_TEMP_1_MASK                                       0x0000000f
#define TOP_REG_COUL1_TEMP_1_COUL1_TEMP_TIMEOUT_EVT_SHIFT                            4
#define TOP_REG_COUL1_TEMP_1_COUL1_TEMP_TIMEOUT_EVT_MASK                             0x00000010
#define TOP_REG_COUL1_LP_CNT_0                         0x001a
#define TOP_REG_COUL1_LP_CNT_1                         0x001b
#define TOP_REG_COUL1_LP_CNT_2                         0x001c
#define TOP_REG_COUL1_V_RO_0_0                         0x001d
#define TOP_REG_COUL1_V_RO_0_1                         0x001e
#define TOP_REG_COUL1_V_RO_0_2                         0x001f
#define TOP_REG_COUL1_V_RO_1_0                         0x0020
#define TOP_REG_COUL1_V_RO_1_1                         0x0021
#define TOP_REG_COUL1_V_RO_1_2                         0x0022
#define TOP_REG_COUL1_V_RO_2_0                         0x0023
#define TOP_REG_COUL1_V_RO_2_1                         0x0024
#define TOP_REG_COUL1_V_RO_2_2                         0x0025
#define TOP_REG_COUL1_V_RO_3_0                         0x0026
#define TOP_REG_COUL1_V_RO_3_1                         0x0027
#define TOP_REG_COUL1_V_RO_3_2                         0x0028
#define TOP_REG_COUL1_V_RO_4_0                         0x0029
#define TOP_REG_COUL1_V_RO_4_1                         0x002a
#define TOP_REG_COUL1_V_RO_4_2                         0x002b
#define TOP_REG_COUL1_V_RO_5_0                         0x002c
#define TOP_REG_COUL1_V_RO_5_1                         0x002d
#define TOP_REG_COUL1_V_RO_5_2                         0x002e
#define TOP_REG_COUL1_V_RO_6_0                         0x002f
#define TOP_REG_COUL1_V_RO_6_1                         0x0030
#define TOP_REG_COUL1_V_RO_6_2                         0x0031
#define TOP_REG_COUL1_V_RO_7_0                         0x0032
#define TOP_REG_COUL1_V_RO_7_1                         0x0033
#define TOP_REG_COUL1_V_RO_7_2                         0x0034
#define TOP_REG_COUL1_I_RO_0_0                         0x0035
#define TOP_REG_COUL1_I_RO_0_1                         0x0036
#define TOP_REG_COUL1_I_RO_0_2                         0x0037
#define TOP_REG_COUL1_I_RO_1_0                         0x0038
#define TOP_REG_COUL1_I_RO_1_1                         0x0039
#define TOP_REG_COUL1_I_RO_1_2                         0x003a
#define TOP_REG_COUL1_I_RO_2_0                         0x003b
#define TOP_REG_COUL1_I_RO_2_1                         0x003c
#define TOP_REG_COUL1_I_RO_2_2                         0x003d
#define TOP_REG_COUL1_I_RO_3_0                         0x003e
#define TOP_REG_COUL1_I_RO_3_1                         0x003f
#define TOP_REG_COUL1_I_RO_3_2                         0x0040
#define TOP_REG_COUL1_I_RO_4_0                         0x0041
#define TOP_REG_COUL1_I_RO_4_1                         0x0042
#define TOP_REG_COUL1_I_RO_4_2                         0x0043
#define TOP_REG_COUL1_I_RO_5_0                         0x0044
#define TOP_REG_COUL1_I_RO_5_1                         0x0045
#define TOP_REG_COUL1_I_RO_5_2                         0x0046
#define TOP_REG_COUL1_I_RO_6_0                         0x0047
#define TOP_REG_COUL1_I_RO_6_1                         0x0048
#define TOP_REG_COUL1_I_RO_6_2                         0x0049
#define TOP_REG_COUL1_I_RO_7_0                         0x004a
#define TOP_REG_COUL1_I_RO_7_1                         0x004b
#define TOP_REG_COUL1_I_RO_7_2                         0x004c
#define TOP_REG_COUL1_TEMP_0_0                         0x004d
#define TOP_REG_COUL1_TEMP_0_1                         0x004e
#define TOP_REG_COUL1_TEMP_0_1_COUL1_TEMP_0_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_0_1_COUL1_TEMP_0_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_TEMP_1_0                         0x004f
#define TOP_REG_COUL1_TEMP_1_1                         0x0050
#define TOP_REG_COUL1_TEMP_1_1_COUL1_TEMP_1_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_1_1_COUL1_TEMP_1_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_TEMP_2_0                         0x0051
#define TOP_REG_COUL1_TEMP_2_1                         0x0052
#define TOP_REG_COUL1_TEMP_2_1_COUL1_TEMP_2_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_2_1_COUL1_TEMP_2_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_TEMP_3_0                         0x0053
#define TOP_REG_COUL1_TEMP_3_1                         0x0054
#define TOP_REG_COUL1_TEMP_3_1_COUL1_TEMP_3_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_3_1_COUL1_TEMP_3_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_TEMP_4_0                         0x0055
#define TOP_REG_COUL1_TEMP_4_1                         0x0056
#define TOP_REG_COUL1_TEMP_4_1_COUL1_TEMP_4_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_4_1_COUL1_TEMP_4_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_TEMP_5_0                         0x0057
#define TOP_REG_COUL1_TEMP_5_1                         0x0058
#define TOP_REG_COUL1_TEMP_5_1_COUL1_TEMP_5_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_5_1_COUL1_TEMP_5_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_TEMP_6_0                         0x0059
#define TOP_REG_COUL1_TEMP_6_1                         0x005a
#define TOP_REG_COUL1_TEMP_6_1_COUL1_TEMP_6_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_6_1_COUL1_TEMP_6_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_TEMP_7_0                         0x005b
#define TOP_REG_COUL1_TEMP_7_1                         0x005c
#define TOP_REG_COUL1_TEMP_7_1_COUL1_TEMP_7_1_SHIFT                                  0
#define TOP_REG_COUL1_TEMP_7_1_COUL1_TEMP_7_1_MASK                                   0x0000000f
#define TOP_REG_COUL1_LP_CNT_0_0                       0x005d
#define TOP_REG_COUL1_LP_CNT_0_1                       0x005e
#define TOP_REG_COUL1_LP_CNT_0_2                       0x005f
#define TOP_REG_COUL1_LP_CNT_1_0                       0x0060
#define TOP_REG_COUL1_LP_CNT_1_1                       0x0061
#define TOP_REG_COUL1_LP_CNT_1_2                       0x0062
#define TOP_REG_COUL1_LP_CNT_2_0                       0x0063
#define TOP_REG_COUL1_LP_CNT_2_1                       0x0064
#define TOP_REG_COUL1_LP_CNT_2_2                       0x0065
#define TOP_REG_COUL1_LP_CNT_3_0                       0x0066
#define TOP_REG_COUL1_LP_CNT_3_1                       0x0067
#define TOP_REG_COUL1_LP_CNT_3_2                       0x0068
#define TOP_REG_COUL1_LP_CNT_4_0                       0x0069
#define TOP_REG_COUL1_LP_CNT_4_1                       0x006a
#define TOP_REG_COUL1_LP_CNT_4_2                       0x006b
#define TOP_REG_COUL1_LP_CNT_5_0                       0x006c
#define TOP_REG_COUL1_LP_CNT_5_1                       0x006d
#define TOP_REG_COUL1_LP_CNT_5_2                       0x006e
#define TOP_REG_COUL1_LP_CNT_6_0                       0x006f
#define TOP_REG_COUL1_LP_CNT_6_1                       0x0070
#define TOP_REG_COUL1_LP_CNT_6_2                       0x0071
#define TOP_REG_COUL1_LP_CNT_7_0                       0x0072
#define TOP_REG_COUL1_LP_CNT_7_1                       0x0073
#define TOP_REG_COUL1_LP_CNT_7_2                       0x0074
#define TOP_REG_COUL1_CAL_Q_IN_0                       0x0075
#define TOP_REG_COUL1_CAL_Q_IN_1                       0x0076
#define TOP_REG_COUL1_CAL_Q_IN_2                       0x0077
#define TOP_REG_COUL1_CAL_Q_IN_3                       0x0078
#define TOP_REG_COUL1_CAL_Q_IN_4                       0x0079
#define TOP_REG_COUL1_CAL_Q_OUT_0                      0x007a
#define TOP_REG_COUL1_CAL_Q_OUT_1                      0x007b
#define TOP_REG_COUL1_CAL_Q_OUT_2                      0x007c
#define TOP_REG_COUL1_CAL_Q_OUT_3                      0x007d
#define TOP_REG_COUL1_CAL_Q_OUT_4                      0x007e
#define TOP_REG_COUL1_Q_IN_0                           0x007f
#define TOP_REG_COUL1_Q_IN_1                           0x0080
#define TOP_REG_COUL1_Q_IN_2                           0x0081
#define TOP_REG_COUL1_Q_IN_3                           0x0082
#define TOP_REG_COUL1_Q_IN_4                           0x0083
#define TOP_REG_COUL1_Q_OUT_0                          0x0084
#define TOP_REG_COUL1_Q_OUT_1                          0x0085
#define TOP_REG_COUL1_Q_OUT_2                          0x0086
#define TOP_REG_COUL1_Q_OUT_3                          0x0087
#define TOP_REG_COUL1_Q_OUT_4                          0x0088
#define TOP_REG_COUL1_Q_IN_LP_0                        0x0089
#define TOP_REG_COUL1_Q_IN_LP_1                        0x008a
#define TOP_REG_COUL1_Q_IN_LP_2                        0x008b
#define TOP_REG_COUL1_Q_IN_LP_3                        0x008c
#define TOP_REG_COUL1_Q_IN_LP_4                        0x008d
#define TOP_REG_COUL1_Q_OUT_LP_0                       0x008e
#define TOP_REG_COUL1_Q_OUT_LP_1                       0x008f
#define TOP_REG_COUL1_Q_OUT_LP_2                       0x0090
#define TOP_REG_COUL1_Q_OUT_LP_3                       0x0091
#define TOP_REG_COUL1_Q_OUT_LP_4                       0x0092
#define TOP_REG_SW_COUL1_CHARGE_TIME_0                 0x0093
#define TOP_REG_SW_COUL1_CHARGE_TIME_1                 0x0094
#define TOP_REG_SW_COUL1_CHARGE_TIME_2                 0x0095
#define TOP_REG_SW_COUL1_CHARGE_TIME_3                 0x0096
#define TOP_REG_SW_COUL1_DISCHARGE_TIME_0              0x0097
#define TOP_REG_SW_COUL1_DISCHARGE_TIME_1              0x0098
#define TOP_REG_SW_COUL1_DISCHARGE_TIME_2              0x0099
#define TOP_REG_SW_COUL1_DISCHARGE_TIME_3              0x009a
#define TOP_REG_SW_COUL1_EN                            0x009b
#define TOP_REG_SW_COUL1_EN_SW_COUL1_EN_SHIFT                                        0
#define TOP_REG_SW_COUL1_EN_SW_COUL1_EN_MASK                                         0x00000001
#define TOP_REG_SW_COUL_ADC_EN                         0x009c
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL1_ADC_V_EN_SHIFT                               0
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL1_ADC_V_EN_MASK                                0x00000001
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL1_ADC_I_EN_SHIFT                               1
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL1_ADC_I_EN_MASK                                0x00000002
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL2_ADC_V_EN_SHIFT                               2
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL2_ADC_V_EN_MASK                                0x00000004
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL2_ADC_I_EN_SHIFT                               3
#define TOP_REG_SW_COUL_ADC_EN_SW_COUL2_ADC_I_EN_MASK                                0x00000008
#define TOP_REG_SW_COUL1_CAL_EN                        0x009e
#define TOP_REG_SW_COUL1_CAL_EN_SW_COUL1_CAL_EN_SHIFT                                0
#define TOP_REG_SW_COUL1_CAL_VLD_EN                    0x009f
#define TOP_REG_SW_COUL1_CAL_VLD_EN_SW_COUL1_CAL_VLD_EN_SHIFT                        0
#define TOP_REG_SW_COUL1_CAL_VLD_EN_SW_COUL1_CAL_VLD_EN_MASK                         0x00000003
#define TOP_REG_SW_COUL1_DEBUG_EN                      0x00a0
#define TOP_REG_SW_COUL1_DEBUG_EN_SW_COUL1_DEBUG_EN_SHIFT                            0
#define TOP_REG_SW_COUL1_OFFSET_EN                     0x00a1
#define TOP_REG_SW_COUL1_OFFSET_EN_SW_COUL1_OFFSET_EN_SHIFT                          0
#define TOP_REG_SW_COUL1_LP_FOLLOW_EN                  0x00a2
#define TOP_REG_SW_COUL1_LP_FOLLOW_EN_SW_COUL1_LP_FOLLOW_EN_SHIFT                    0
#define TOP_REG_SW_COUL1_LP_FOLLOW_EN_SW_COUL1_LP_FOLLOW_EN_MASK                     0x00000001
#define TOP_REG_SW_COUL1_LP_CNT_EN                     0x00a3
#define TOP_REG_SW_COUL1_LP_CNT_EN_SW_COUL1_LP_CNT_EN_SHIFT                          0
#define TOP_REG_SW_COUL1_LP_CNT_EN_SW_COUL1_LP_CNT_EN_MASK                           0x00000001
#define TOP_REG_SW_COUL1_CAPTURE_LP_EN                 0x00a4
#define TOP_REG_SW_COUL1_CAPTURE_LP_EN_SW_COUL1_CAPTURE_LP_EN_SHIFT                  0
#define TOP_REG_SW_COUL1_CAPTURE_LP_EN_SW_COUL1_CAPTURE_LP_EN_MASK                   0x00000001
#define TOP_REG_SW_COUL1_VI_RO_FIFO_EN                 0x00a5
#define TOP_REG_SW_COUL1_VI_RO_FIFO_EN_SW_COUL1_VI_RO_FIFO_EN_SHIFT                  0
#define TOP_REG_SW_COUL1_VI_RO_FIFO_EN_SW_COUL1_VI_RO_FIFO_EN_MASK                   0x00000003
#define TOP_REG_SW_COUL1_CAL_AVE_MODE                  0x00a6
#define TOP_REG_SW_COUL1_CAL_AVE_MODE_SW_COUL1_CAL_AVE_MODE_SHIFT                    0
#define TOP_REG_SW_COUL1_CAL_AVE_MODE_SW_COUL1_CAL_AVE_MODE_MASK                     0x00000003
#define TOP_REG_SW_COUL1_AVE_MODE                      0x00a7
#define TOP_REG_SW_COUL1_AVE_MODE_SW_COUL1_AVE_MODE_SHIFT                            0
#define TOP_REG_SW_COUL1_AVE_MODE_SW_COUL1_AVE_MODE_MASK                             0x00000003
#define TOP_REG_SW_COUL1_LP_AVE_MODE                   0x00a8
#define TOP_REG_SW_COUL1_LP_AVE_MODE_SW_COUL1_LP_AVE_MODE_SHIFT                      0
#define TOP_REG_SW_COUL1_LP_AVE_MODE_SW_COUL1_LP_AVE_MODE_MASK                       0x00000003
#define TOP_REG_SW_COUL1_LP_PERIOD_SEL                 0x00a9
#define TOP_REG_SW_COUL1_LP_PERIOD_SEL_SW_COUL1_LP_PERIOD_SEL_SHIFT                  0
#define TOP_REG_SW_COUL1_LP_PERIOD_SEL_SW_COUL1_LP_PERIOD_SEL_MASK                   0x00000003
#define TOP_REG_SW_COUL1_LP_DELAY_TIME_CFG             0x00aa
#define TOP_REG_SW_COUL1_LP_DELAY_TIME_CFG_SW_COUL1_LP_DELAY_TIME_CFG_SHIFT          0
#define TOP_REG_SW_COUL1_LP_DELAY_TIME_CFG_SW_COUL1_LP_DELAY_TIME_CFG_MASK           0x00000003
#define TOP_REG_SW_COUL1_CIC_DEC                       0x00ab
#define TOP_REG_SW_COUL1_CIC_DEC_SW_COUL1_CIC_DEC_SHIFT                              0
#define TOP_REG_SW_COUL1_CIC_DEC_SW_COUL1_CIC_DEC_MASK                               0x00000001
#define TOP_REG_SW_COUL1_THROW_SAMP_NUM                0x00ac
#define TOP_REG_SW_COUL1_THROW_SAMP_NUM_SW_COUL1_THROW_SAMP_NUM_SHIFT                0
#define TOP_REG_SW_COUL1_THROW_SAMP_NUM_SW_COUL1_THROW_SAMP_NUM_MASK                 0x00000003
#define TOP_REG_SW_COUL1_OFFSET_V_0                    0x00ad
#define TOP_REG_SW_COUL1_OFFSET_V_1                    0x00ae
#define TOP_REG_SW_COUL1_OFFSET_I_0                    0x00b0
#define TOP_REG_SW_COUL1_OFFSET_I_1                    0x00b1
#define TOP_REG_SW_COUL1_I_IN_OCD_TH_0                 0x00b4
#define TOP_REG_SW_COUL1_I_IN_OCD_TH_1                 0x00b5
#define TOP_REG_SW_COUL1_I_IN_OCD_TH_2                 0x00b6
#define TOP_REG_SW_COUL1_I_OUT_OCD_TH_0                0x00b8
#define TOP_REG_SW_COUL1_I_OUT_OCD_TH_1                0x00b9
#define TOP_REG_SW_COUL1_I_OUT_OCD_TH_2                0x00ba
#define TOP_REG_SW_COUL1_UV_ALARM_TH_0                 0x00bc
#define TOP_REG_SW_COUL1_UV_ALARM_TH_1                 0x00bd
#define TOP_REG_SW_COUL1_UV_ALARM_TH_2                 0x00be
#define TOP_REG_SW_COUL1_Q_IN_CFG_0                    0x00bf
#define TOP_REG_SW_COUL1_Q_IN_CFG_1                    0x00c0
#define TOP_REG_SW_COUL1_Q_IN_CFG_2                    0x00c1
#define TOP_REG_SW_COUL1_Q_IN_CFG_3                    0x00c2
#define TOP_REG_SW_COUL1_Q_IN_CFG_4                    0x00c3
#define TOP_REG_SW_COUL1_Q_OUT_CFG_0                   0x00c4
#define TOP_REG_SW_COUL1_Q_OUT_CFG_1                   0x00c5
#define TOP_REG_SW_COUL1_Q_OUT_CFG_2                   0x00c6
#define TOP_REG_SW_COUL1_Q_OUT_CFG_3                   0x00c7
#define TOP_REG_SW_COUL1_Q_OUT_CFG_4                   0x00c8
#define TOP_REG_SW_COUL1_CFG                           0x00c9
#define TOP_REG_SW_COUL1_CFG_SW_COUL1_CIC_V_CLK_BYP_SHIFT                            0
#define TOP_REG_SW_COUL1_CFG_SW_COUL1_CIC_V_CLK_BYP_MASK                             0x00000001
#define TOP_REG_SW_COUL1_CFG_SW_COUL1_CIC_I_CLK_BYP_SHIFT                            1
#define TOP_REG_SW_COUL1_CFG_SW_COUL1_CIC_I_CLK_BYP_MASK                             0x00000002
#define TOP_REG_SW_COUL1_CFG_SW_COUL1_RD_CLK_BYP_SHIFT                               2
#define TOP_REG_SW_COUL1_CFG_SW_COUL1_RD_CLK_BYP_MASK                                0x00000004
#define TOP_REG_SW_COUL1_LP_FORCE_EN                   0x00ca
#define TOP_REG_SW_COUL1_LP_FORCE_EN_SW_COUL1_LP_FORCE_EN_SHIFT                      0
#define TOP_REG_SW_COUL1_LP_FORCE_EN_SW_COUL1_LP_FORCE_EN_MASK                       0x00000001
#define TOP_REG_SW_COUL_DATA_LOCK                      0x00cb
#define TOP_REG_SW_COUL_DATA_LOCK_SW_COUL_DATA_LOCK_SHIFT                            0
#define TOP_REG_SW_COUL_DATA_LOCK_SW_COUL_DATA_LOCK_MASK                             0x00000001
#define TOP_REG_SW_COUL1_OFFSET_VLD_MASK               0x00cc
#define TOP_REG_SW_COUL1_OFFSET_VLD_MASK_SW_COUL1_OFFSET_VLD_MASK_SHIFT              0
#define TOP_REG_SW_COUL1_OFFSET_VLD_MASK_SW_COUL1_OFFSET_VLD_MASK_MASK               0x00000001
#define TOP_REG_COUL1_OVERFLOW_REG                     0x00cd
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_SUM_I_SHIFT                              0
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_SUM_I_MASK                               0x00000001
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_SUM_V_SHIFT                              1
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_SUM_V_MASK                               0x00000002
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_OUT_SHIFT                              2
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_OUT_MASK                               0x00000004
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_IN_SHIFT                               3
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_IN_MASK                                0x00000008
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_CAL_OUT_SHIFT                          4
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_CAL_OUT_MASK                           0x00000010
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_CAL_IN_SHIFT                           5
#define TOP_REG_COUL1_OVERFLOW_REG_COUL1_OV_Q_CAL_IN_MASK                            0x00000020
#define TOP_REG_COUL1_DEBUG1_REG                       0x00ce
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_ADC_PWR_CHG_SHIFT                         0
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_ADC_PWR_CHG_MASK                          0x00000001
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_ADC_PWR_EN_SHIFT                          1
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_ADC_PWR_EN_MASK                           0x00000002
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_COUL_PWR_CHG_SHIFT                        2
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_COUL_PWR_CHG_MASK                         0x00000004
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_COUL_PWR_EN_SHIFT                         3
#define TOP_REG_COUL1_DEBUG1_REG_COULC_LDO_COUL_PWR_EN_MASK                          0x00000008
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_CAL_I_EN_SHIFT                                4
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_CAL_I_EN_MASK                                 0x00000010
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_CAL_V_EN_SHIFT                                5
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_CAL_V_EN_MASK                                 0x00000020
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_ADC_I_EN_SHIFT                                6
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_ADC_I_EN_MASK                                 0x00000040
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_ADC_V_EN_SHIFT                                7
#define TOP_REG_COUL1_DEBUG1_REG_COUL1_ADC_V_EN_MASK                                 0x00000080
#define TOP_REG_COUL1_DEBUG2_REG                       0x00cf
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_LP_VI_SAMP_CAPTURE_EN_SHIFT                   0
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_LP_VI_SAMP_CAPTURE_EN_MASK                    0x00000001
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_LP_END_CAPTURE_EN_SHIFT                       1
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_LP_END_CAPTURE_EN_MASK                        0x00000002
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_LP_START_CAPTURE_EN_SHIFT                     2
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_LP_START_CAPTURE_EN_MASK                      0x00000004
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_POFF_CAPTURE_EN_SHIFT                         3
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_POFF_CAPTURE_EN_MASK                          0x00000008
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_POCV_CAPTURE_EN_SHIFT                         4
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_POCV_CAPTURE_EN_MASK                          0x00000010
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_AUXADC_START_SHIFT                            5
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_AUXADC_START_MASK                             0x00000020
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_AUXADC_EN_SHIFT                               6
#define TOP_REG_COUL1_DEBUG2_REG_COUL1_AUXADC_EN_MASK                                0x00000040
#define TOP_REG_COUL1_DEBUG3_REG                       0x00d0
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_LP_POW_ON_SHIFT                               0
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_LP_POW_ON_MASK                                0x00000001
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_LP_VI_DONE_POS_SHIFT                          1
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_LP_VI_DONE_POS_MASK                           0x00000002
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_CAL_DONE_POS_SHIFT                            2
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_CAL_DONE_POS_MASK                             0x00000004
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_VI_DONE_POS_SHIFT                             3
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_VI_DONE_POS_MASK                              0x00000008
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_POCV_DONE_POS_SHIFT                           4
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_POCV_DONE_POS_MASK                            0x00000010
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_WAIT_TIME_DONE_SHIFT                          5
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_WAIT_TIME_DONE_MASK                           0x00000020
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_WAIT_LDO_DONE_SHIFT                           6
#define TOP_REG_COUL1_DEBUG3_REG_COUL1_WAIT_LDO_DONE_MASK                            0x00000040
#define TOP_REG_COUL1_DEBUG4_REG                       0x00d1
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_CIC_V_CLK_EN_SHIFT                            0
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_CIC_V_CLK_EN_MASK                             0x00000001
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_CIC_I_CLK_EN_SHIFT                            1
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_CIC_I_CLK_EN_MASK                             0x00000002
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_CURR_STAT_SHIFT                               2
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_CURR_STAT_MASK                                0x0000001c
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_RD_CLK_EN_SHIFT                               5
#define TOP_REG_COUL1_DEBUG4_REG_COUL1_RD_CLK_EN_MASK                                0x00000020
#define TOP_REG_RTC_POCV_T_0                           0x0200
#define TOP_REG_RTC_POCV_T_1                           0x0201
#define TOP_REG_RTC_POCV_T_2                           0x0202
#define TOP_REG_RTC_POCV_T_3                           0x0203
#define TOP_REG_RTC_POFF_T_0                           0x0204
#define TOP_REG_RTC_POFF_T_1                           0x0205
#define TOP_REG_RTC_POFF_T_2                           0x0206
#define TOP_REG_RTC_POFF_T_3                           0x0207
#define TOP_REG_RTC_COUL_LP_START_T_0                  0x0208
#define TOP_REG_RTC_COUL_LP_START_T_1                  0x0209
#define TOP_REG_RTC_COUL_LP_START_T_2                  0x020a
#define TOP_REG_RTC_COUL_LP_START_T_3                  0x020b
#define TOP_REG_RTC_COUL_LP_END_T_0                    0x020c
#define TOP_REG_RTC_COUL_LP_END_T_1                    0x020d
#define TOP_REG_RTC_COUL_LP_END_T_2                    0x020e
#define TOP_REG_RTC_COUL_LP_END_T_3                    0x020f
#define TOP_REG_RTC_COUL_LP_VI_T0_0                    0x0210
#define TOP_REG_RTC_COUL_LP_VI_T0_1                    0x0211
#define TOP_REG_RTC_COUL_LP_VI_T0_2                    0x0212
#define TOP_REG_RTC_COUL_LP_VI_T1_0                    0x0213
#define TOP_REG_RTC_COUL_LP_VI_T1_1                    0x0214
#define TOP_REG_RTC_COUL_LP_VI_T1_2                    0x0215
#define TOP_REG_RTC_COUL_LP_VI_T2_0                    0x0216
#define TOP_REG_RTC_COUL_LP_VI_T2_1                    0x0217
#define TOP_REG_RTC_COUL_LP_VI_T2_2                    0x0218
#define TOP_REG_RTC_COUL_LP_VI_T3_0                    0x0219
#define TOP_REG_RTC_COUL_LP_VI_T3_1                    0x021a
#define TOP_REG_RTC_COUL_LP_VI_T3_2                    0x021b
#define TOP_REG_RTC_COUL_LP_VI_T4_0                    0x021c
#define TOP_REG_RTC_COUL_LP_VI_T4_1                    0x021d
#define TOP_REG_RTC_COUL_LP_VI_T4_2                    0x021e
#define TOP_REG_RTC_COUL_LP_VI_T5_0                    0x021f
#define TOP_REG_RTC_COUL_LP_VI_T5_1                    0x0220
#define TOP_REG_RTC_COUL_LP_VI_T5_2                    0x0221
#define TOP_REG_RTC_COUL_LP_VI_T6_0                    0x0222
#define TOP_REG_RTC_COUL_LP_VI_T6_1                    0x0223
#define TOP_REG_RTC_COUL_LP_VI_T6_2                    0x0224
#define TOP_REG_RTC_COUL_LP_VI_T7_0                    0x0225
#define TOP_REG_RTC_COUL_LP_VI_T7_1                    0x0226
#define TOP_REG_RTC_COUL_LP_VI_T7_2                    0x0227
#define TOP_REG_RTC_TIME_0                             0x0228
#define TOP_REG_RTC_TIME_1                             0x0229
#define TOP_REG_RTC_TIME_2                             0x022a
#define TOP_REG_RTC_TIME_3                             0x022b
#define TOP_REG_SW_CAL_PERIOD_CFG                      0x022d
#define TOP_REG_SW_CAL_PERIOD_CFG_SW_CAL_PERIOD_CFG_SHIFT                            0
#define TOP_REG_SW_CAL_PERIOD_CFG_SW_CAL_PERIOD_CFG_MASK                             0x00000003
#define TOP_REG_SW_ALARM_CFG1_EN                       0x022e
#define TOP_REG_SW_ALARM_CFG1_EN_SW_ALARM_CFG1_EN_SHIFT                              0
#define TOP_REG_SW_ALARM_CFG1_EN_SW_ALARM_CFG1_EN_MASK                               0x00000001
#define TOP_REG_SW_ALARM_CFG2_EN                       0x022f
#define TOP_REG_SW_ALARM_CFG2_EN_SW_ALARM_CFG2_EN_SHIFT                              0
#define TOP_REG_SW_ALARM_CFG2_EN_SW_ALARM_CFG2_EN_MASK                               0x00000001
#define TOP_REG_SW_RELOAD_RTC_EN                       0x0230
#define TOP_REG_SW_RELOAD_RTC_EN_SW_RELOAD_RTC_EN_SHIFT                              0
#define TOP_REG_SW_ALARM_T_CFG1_0                      0x0231
#define TOP_REG_SW_ALARM_T_CFG1_1                      0x0232
#define TOP_REG_SW_ALARM_T_CFG1_2                      0x0233
#define TOP_REG_SW_ALARM_T_CFG1_3                      0x0234
#define TOP_REG_SW_ALARM_T_CFG2_0                      0x0235
#define TOP_REG_SW_ALARM_T_CFG2_1                      0x0236
#define TOP_REG_SW_ALARM_T_CFG2_2                      0x0237
#define TOP_REG_SW_ALARM_T_CFG2_3                      0x0238
#define TOP_REG_SW_RELOAD_RTC_CFG_0                    0x0239
#define TOP_REG_SW_RELOAD_RTC_CFG_1                    0x023a
#define TOP_REG_SW_RELOAD_RTC_CFG_2                    0x023b
#define TOP_REG_SW_RELOAD_RTC_CFG_3                    0x023c
#define TOP_REG_SW_COUL_PERIOD_CAL_EN                  0x023d
#define TOP_REG_SW_COUL_PERIOD_CAL_EN_SW_COUL_PERIOD_CAL_EN_SHIFT                    0
#define TOP_REG_SW_COUL_PERIOD_CAL_EN_SW_COUL_PERIOD_CAL_EN_MASK                     0x00000001
#define TOP_REG_SW_COUL_PERIOD_CAL_CFG                 0x023e
#define TOP_REG_SW_COUL_PERIOD_CAL_CFG_SW_COUL_PERIOD_CAL_CFG_SHIFT                  0
#define TOP_REG_SW_COUL_PERIOD_CAL_CFG_SW_COUL_PERIOD_CAL_CFG_MASK                   0x00000003
#define TOP_REG_RTC_ABN_EVT1                           0x023f
#define TOP_REG_RTC_ABN_EVT1_RTC_OSC_LOSS_EVT_SHIFT                                  0
#define TOP_REG_RTC_ABN_EVT1_RTC_OSC_LOSS_EVT_MASK                                   0x00000001
#define TOP_REG_RTC_ABN_EVT1_RTC_REF_OTMP_EVT_SHIFT                                  1
#define TOP_REG_RTC_ABN_EVT1_RTC_REF_OTMP_EVT_MASK                                   0x00000002
#define TOP_REG_RTC_ABN_EVT1_RTC_BUCK9_SCP_EVT_SHIFT                                 2
#define TOP_REG_RTC_ABN_EVT1_RTC_BUCK9_SCP_EVT_MASK                                  0x00000004
#define TOP_REG_RTC_ABN_EVT1_RTC_BUCK9_OCP_EVT_SHIFT                                 3
#define TOP_REG_RTC_ABN_EVT1_RTC_BUCK9_OCP_EVT_MASK                                  0x00000008
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOPMUH_SCP_EVT_SHIFT                               4
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOPMUH_SCP_EVT_MASK                                0x00000010
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOPMUH_OCP_EVT_SHIFT                               5
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOPMUH_OCP_EVT_MASK                                0x00000020
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOXO_SCP_EVT_SHIFT                                 6
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOXO_SCP_EVT_MASK                                  0x00000040
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOXO_OCP_EVT_SHIFT                                 7
#define TOP_REG_RTC_ABN_EVT1_RTC_LDOXO_OCP_EVT_MASK                                  0x00000080
#define TOP_REG_RTC_ABN_EVT2                           0x0240
#define TOP_REG_RTC_ABN_EVT2_RTC_SYS_OVP_EVT_SHIFT                                   0
#define TOP_REG_RTC_ABN_EVT2_RTC_SYS_OVP_EVT_MASK                                    0x00000001
#define TOP_REG_RTC_ABN_EVT2_RTC_SYS_UVP_ABS_EVT_SHIFT                               1
#define TOP_REG_RTC_ABN_EVT2_RTC_SYS_UVP_ABS_EVT_MASK                                0x00000002
#define TOP_REG_RTC_ABN_EVT2_RTC_SYS_UVP_DEB_EVT_SHIFT                               2
#define TOP_REG_RTC_ABN_EVT2_RTC_SYS_UVP_DEB_EVT_MASK                                0x00000004
#define TOP_REG_RTC_ABN_EVT2_RTC_LDOPMU_SCP_EVT_SHIFT                                3
#define TOP_REG_RTC_ABN_EVT2_RTC_LDOPMU_SCP_EVT_MASK                                 0x00000008
#define TOP_REG_RTC_ABN_EVT2_RTC_POFF_CAL_FAIL_EVT_SHIFT                             4
#define TOP_REG_RTC_ABN_EVT2_RTC_POFF_CAL_FAIL_EVT_MASK                              0x00000010
#define TOP_REG_SW_CAL_LENGTH_CFG                      0x0241
#define TOP_REG_SW_CAL_LENGTH_CFG_SW_CAL_LENGTH_CFG_SHIFT                            0
#define TOP_REG_SW_CAL_LENGTH_CFG_SW_CAL_LENGTH_CFG_MASK                             0x00000003
#define TOP_REG_SW_RTC_CNT_EN                          0x0244
#define TOP_REG_SW_RTC_CNT_EN_SW_RTC_CNT_EN_SHIFT                                    0
#define TOP_REG_SW_RTC_CNT_EN_SW_RTC_CNT_EN_MASK                                     0x00000001
#define TOP_REG_RTC_DEBUG1_REG                         0x0245
#define TOP_REG_RTC_DEBUG1_REG_RTC_SE_CLK_1HZ_EN_SHIFT                               0
#define TOP_REG_RTC_DEBUG1_REG_RTC_SE_CLK_1HZ_EN_MASK                                0x00000001
#define TOP_REG_RTC_DEBUG1_REG_RTC_CLK_1HZ_EN_SHIFT                                  1
#define TOP_REG_RTC_DEBUG1_REG_RTC_CLK_1HZ_EN_MASK                                   0x00000002
#define TOP_REG_RTC_DEBUG1_REG_RTC_OSC_LOSS_SHIFT                                    2
#define TOP_REG_RTC_DEBUG1_REG_RTC_OSC_LOSS_MASK                                     0x00000004
#define TOP_REG_RTC_DEBUG1_REG_RTC_CLK_19M2_OPEN_SHIFT                               3
#define TOP_REG_RTC_DEBUG1_REG_RTC_CLK_19M2_OPEN_MASK                                0x00000008
#define TOP_REG_RTC_DEBUG1_REG_RTC_FDIV_UPDATE_SHIFT                                 4
#define TOP_REG_RTC_DEBUG1_REG_RTC_FDIV_UPDATE_MASK                                  0x00000010
#define TOP_REG_RTC_DEBUG1_REG_RTC_CAL_CNT_DONE_SHIFT                                5
#define TOP_REG_RTC_DEBUG1_REG_RTC_CAL_CNT_DONE_MASK                                 0x00000020
#define TOP_REG_RTC_DEBUG1_REG_RTC_CAL_LEN_19M2_FLAG_SHIFT                           6
#define TOP_REG_RTC_DEBUG1_REG_RTC_CAL_LEN_19M2_FLAG_MASK                            0x00000040
#define TOP_REG_RTC_DEBUG1_REG_RTC_CAL_LEN_32K_FLAG_SHIFT                            7
#define TOP_REG_RTC_DEBUG1_REG_RTC_CAL_LEN_32K_FLAG_MASK                             0x00000080
#define TOP_REG_RTC_DEBUG2_REG                         0x0246
#define TOP_REG_RTC_DEBUG2_REG_RTC_CAL_CURR_STAT_SHIFT                               2
#define TOP_REG_RTC_DEBUG2_REG_RTC_CAL_CURR_STAT_MASK                                0x0000000c
#define TOP_REG_RTC_DEBUG2_REG_RTC_TIME_PON_ALARM_SHIFT                              4
#define TOP_REG_RTC_DEBUG2_REG_RTC_TIME_PON_ALARM_MASK                               0x00000010
#define TOP_REG_RTC_DEBUG2_REG_RTC_LDO_XO_PON_SHIFT                                  5
#define TOP_REG_RTC_DEBUG2_REG_RTC_LDO_XO_PON_MASK                                   0x00000020
#define TOP_REG_RTC_DEBUG2_REG_RTC_LDO_XO_POFF_SHIFT                                 6
#define TOP_REG_RTC_DEBUG2_REG_RTC_LDO_XO_POFF_MASK                                  0x00000040
#define TOP_REG_RTC_DEBUG2_REG_RTC_COUL_HW_CAL_EN_SHIFT                              7
#define TOP_REG_RTC_DEBUG2_REG_RTC_COUL_HW_CAL_EN_MASK                               0x00000080
#define TOP_REG_RTC_DEBUG3_REG                         0x0247
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_EN_SHIFT                                      0
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_EN_MASK                                       0x00000001
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_SST_END_SHIFT                                 1
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_SST_END_MASK                                  0x00000002
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_RES_SW_SHIFT                                  2
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_RES_SW_MASK                                   0x00000004
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_THSD_EN_SHIFT                                 3
#define TOP_REG_RTC_DEBUG3_REG_RTC_REF_THSD_EN_MASK                                  0x00000008
#define TOP_REG_RTC_DEBUG3_REG_RTC_LDO_PMUH_PON_SHIFT                                4
#define TOP_REG_RTC_DEBUG3_REG_RTC_LDO_PMUH_PON_MASK                                 0x00000010
#define TOP_REG_RTC_DEBUG3_REG_RTC_LDO_PMUH_POFF_SHIFT                               5
#define TOP_REG_RTC_DEBUG3_REG_RTC_LDO_PMUH_POFF_MASK                                0x00000020
#define TOP_REG_RTC_DEBUG3_REG_RTC_MBUCK9_PON_SHIFT                                  6
#define TOP_REG_RTC_DEBUG3_REG_RTC_MBUCK9_PON_MASK                                   0x00000040
#define TOP_REG_RTC_DEBUG3_REG_RTC_MBUCK9_POFF_SHIFT                                 7
#define TOP_REG_RTC_DEBUG3_REG_RTC_MBUCK9_POFF_MASK                                  0x00000080
#define TOP_REG_AUXADC_START_REG                       0x0400
#define TOP_REG_AUXADC_START_REG_SW_AUXADC_START_SHIFT                               0
#define TOP_REG_AUXADC_CTRL_SETUP_REG                  0x0401
#define TOP_REG_AUXADC_CTRL_SETUP_REG_SW_AUXADC_CHANNEL_SEL_SHIFT                    0
#define TOP_REG_AUXADC_CTRL_SETUP_REG_SW_AUXADC_CHANNEL_SEL_MASK                     0x0000000f
#define TOP_REG_AUXADC_CTRL_SETUP_REG_SW_AUXADC_CTRL_MODE_SHIFT                      4
#define TOP_REG_AUXADC_CTRL_SETUP_REG_SW_AUXADC_CTRL_MODE_MASK                       0x00000010
#define TOP_REG_AUXADC_CTRL_SETUP_REG_SW_AUXADC_EN_SHIFT                             5
#define TOP_REG_AUXADC_CTRL_SETUP_REG_SW_AUXADC_EN_MASK                              0x00000020
#define TOP_REG_AUXADC_TIME_SETUP_REG                  0x0402
#define TOP_REG_AUXADC_TIME_SETUP_REG_SW_AUXADC_START_WAIT_SHIFT                     0
#define TOP_REG_AUXADC_TIME_SETUP_REG_SW_AUXADC_START_WAIT_MASK                      0x00000003
#define TOP_REG_AUXADC_TRANS_DATAL_REG                 0x0403
#define TOP_REG_AUXADC_TRANS_DATAH_REG                 0x0404
#define TOP_REG_AUXADC_TRANS_DATAH_REG_AUXADC_TRANS_DATA_11_8_SHIFT                  0
#define TOP_REG_AUXADC_TRANS_DATAH_REG_AUXADC_TRANS_DATA_11_8_MASK                   0x0000000f
#define TOP_REG_AUXADC_CHOP_DATA1L_REG                 0x0405
#define TOP_REG_AUXADC_CHOP_DATA1H_REG                 0x0406
#define TOP_REG_AUXADC_CHOP_DATA1H_REG_AUXADC_CHOP_DATA1_11_8_SHIFT                  0
#define TOP_REG_AUXADC_CHOP_DATA1H_REG_AUXADC_CHOP_DATA1_11_8_MASK                   0x0000000f
#define TOP_REG_AUXADC_CHOP_DATA2L_REG                 0x0407
#define TOP_REG_AUXADC_CHOP_DATA2H_REG                 0x0408
#define TOP_REG_AUXADC_CHOP_DATA2H_REG_AUXADC_CHOP_DATA2_11_8_SHIFT                  0
#define TOP_REG_AUXADC_CHOP_DATA2H_REG_AUXADC_CHOP_DATA2_11_8_MASK                   0x0000000f
#define TOP_REG_AUXADC_CAL_DATAL_REG                   0x0409
#define TOP_REG_AUXADC_CAL_DATAH_REG                   0x040a
#define TOP_REG_AUXADC_CAL_DATAH_REG_AUXADC_CAL_DATA_11_8_SHIFT                      0
#define TOP_REG_AUXADC_CAL_DATAH_REG_AUXADC_CAL_DATA_11_8_MASK                       0x0000000f
#define TOP_REG_AUXADC_TRANS_DONE_REG                  0x040b
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_TRANS_DONE_SHIFT                        0
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_TRANS_DONE_MASK                         0x00000001
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_TRANS_VLD_SHIFT                    1
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_TRANS_VLD_MASK                     0x00000002
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_CAL_VLD_SHIFT                      2
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_CAL_VLD_MASK                       0x00000004
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_TIMEOUT_SHIFT                      3
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_TIMEOUT_MASK                       0x00000008
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_SW_LP_AB_SHIFT                     4
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_CTRL_SW_LP_AB_MASK                      0x00000010
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_COUL_SAMPLE_FLAG_SHIFT                  5
#define TOP_REG_AUXADC_TRANS_DONE_REG_AUXADC_COUL_SAMPLE_FLAG_MASK                   0x00000020
#define TOP_REG_AUXADC_CTRL_DEBUG1_REG                 0x040c
#define TOP_REG_AUXADC_CTRL_DEBUG2_REG                 0x040d
#define TOP_REG_AUXADC_CTRL_CAL_SETUP                  0x040e
#define TOP_REG_AUXADC_CTRL_CAL_SETUP_SW_AUXADC_CAL_EN_SHIFT                         0
#define TOP_REG_AUXADC_CTRL_CAL_SETUP_SW_AUXADC_CAL_EN_MASK                          0x00000001
#define TOP_REG_PWM_CTRL_EN_REG                        0x0600
#define TOP_REG_PWM_CTRL_EN_REG_SW_RGB3_EN_SHIFT                                     0
#define TOP_REG_PWM_CTRL_EN_REG_SW_RGB3_EN_MASK                                      0x00000001
#define TOP_REG_PWM_CTRL_EN_REG_SW_RGB2_EN_SHIFT                                     1
#define TOP_REG_PWM_CTRL_EN_REG_SW_RGB2_EN_MASK                                      0x00000002
#define TOP_REG_PWM_CTRL_EN_REG_SW_RGB1_EN_SHIFT                                     2
#define TOP_REG_PWM_CTRL_EN_REG_SW_RGB1_EN_MASK                                      0x00000004
#define TOP_REG_PWM_CTRL_MODE_REG                      0x0601
#define TOP_REG_PWM_CTRL_MODE_REG_SW_RGB3_MODE_SHIFT                                 0
#define TOP_REG_PWM_CTRL_MODE_REG_SW_RGB3_MODE_MASK                                  0x00000003
#define TOP_REG_PWM_CTRL_MODE_REG_SW_RGB2_MODE_SHIFT                                 2
#define TOP_REG_PWM_CTRL_MODE_REG_SW_RGB2_MODE_MASK                                  0x0000000c
#define TOP_REG_PWM_CTRL_MODE_REG_SW_RGB1_MODE_SHIFT                                 4
#define TOP_REG_PWM_CTRL_MODE_REG_SW_RGB1_MODE_MASK                                  0x00000030
#define TOP_REG_RGB1_PWM_FRE_REG                       0x0602
#define TOP_REG_RGB1_PWM_FRE_REG_SW_RGB1_PWM_FRE_SHIFT                               0
#define TOP_REG_RGB1_PWM_FRE_REG_SW_RGB1_PWM_FRE_MASK                                0x00000007
#define TOP_REG_RGB1_DIMMING_DUTY_REG                  0x0603
#define TOP_REG_RGB1_DIMMING_DUTY_REG_SW_RGB1_DIMMING_DUTY_SHIFT                     0
#define TOP_REG_RGB1_DIMMING_DUTY_REG_SW_RGB1_DIMMING_DUTY_MASK                      0x0000007f
#define TOP_REG_RGBL_TON_TOFF_REG                      0x0604
#define TOP_REG_RGBL_TON_TOFF_REG_SW_RGB1_TON_SHIFT                                  0
#define TOP_REG_RGBL_TON_TOFF_REG_SW_RGB1_TON_MASK                                   0x0000000f
#define TOP_REG_RGBL_TON_TOFF_REG_SW_RGB1_TOFF_SHIFT                                 4
#define TOP_REG_RGBL_TON_TOFF_REG_SW_RGB1_TOFF_MASK                                  0x000000f0
#define TOP_REG_RGBL_TR1_TR2_REG                       0x0605
#define TOP_REG_RGBL_TR1_TR2_REG_SW_RGB1_TR2_SHIFT                                   0
#define TOP_REG_RGBL_TR1_TR2_REG_SW_RGB1_TR2_MASK                                    0x0000000f
#define TOP_REG_RGBL_TR1_TR2_REG_SW_RGB1_TR1_SHIFT                                   4
#define TOP_REG_RGBL_TR1_TR2_REG_SW_RGB1_TR1_MASK                                    0x000000f0
#define TOP_REG_RGBL_TF1_TF2_REG                       0x0606
#define TOP_REG_RGBL_TF1_TF2_REG_SW_RGB1_TF2_SHIFT                                   0
#define TOP_REG_RGBL_TF1_TF2_REG_SW_RGB1_TF2_MASK                                    0x0000000f
#define TOP_REG_RGBL_TF1_TF2_REG_SW_RGB1_TF1_SHIFT                                   4
#define TOP_REG_RGBL_TF1_TF2_REG_SW_RGB1_TF1_MASK                                    0x000000f0
#define TOP_REG_RGB2_PWM_FRE_REG                       0x0607
#define TOP_REG_RGB2_PWM_FRE_REG_SW_RGB2_PWM_FRE_SHIFT                               0
#define TOP_REG_RGB2_PWM_FRE_REG_SW_RGB2_PWM_FRE_MASK                                0x00000007
#define TOP_REG_RGB2_DIMMING_DUTY_REG                  0x0608
#define TOP_REG_RGB2_DIMMING_DUTY_REG_SW_RGB2_DIMMING_DUTY_SHIFT                     0
#define TOP_REG_RGB2_DIMMING_DUTY_REG_SW_RGB2_DIMMING_DUTY_MASK                      0x0000007f
#define TOP_REG_RGB2_TON_TOFF_REG                      0x0609
#define TOP_REG_RGB2_TON_TOFF_REG_SW_RGB2_TON_SHIFT                                  0
#define TOP_REG_RGB2_TON_TOFF_REG_SW_RGB2_TON_MASK                                   0x0000000f
#define TOP_REG_RGB2_TON_TOFF_REG_SW_RGB2_TOFF_SHIFT                                 4
#define TOP_REG_RGB2_TON_TOFF_REG_SW_RGB2_TOFF_MASK                                  0x000000f0
#define TOP_REG_RGB2_TR1_TR2_REG                       0x060a
#define TOP_REG_RGB2_TR1_TR2_REG_SW_RGB2_TR2_SHIFT                                   0
#define TOP_REG_RGB2_TR1_TR2_REG_SW_RGB2_TR2_MASK                                    0x0000000f
#define TOP_REG_RGB2_TR1_TR2_REG_SW_RGB2_TR1_SHIFT                                   4
#define TOP_REG_RGB2_TR1_TR2_REG_SW_RGB2_TR1_MASK                                    0x000000f0
#define TOP_REG_RGB2_TF1_TF2_REG                       0x060b
#define TOP_REG_RGB2_TF1_TF2_REG_SW_RGB2_TF2_SHIFT                                   0
#define TOP_REG_RGB2_TF1_TF2_REG_SW_RGB2_TF2_MASK                                    0x0000000f
#define TOP_REG_RGB2_TF1_TF2_REG_SW_RGB2_TF1_SHIFT                                   4
#define TOP_REG_RGB2_TF1_TF2_REG_SW_RGB2_TF1_MASK                                    0x000000f0
#define TOP_REG_RGB3_PWM_FRE_REG                       0x060c
#define TOP_REG_RGB3_PWM_FRE_REG_SW_RGB3_PWM_FRE_SHIFT                               0
#define TOP_REG_RGB3_PWM_FRE_REG_SW_RGB3_PWM_FRE_MASK                                0x00000007
#define TOP_REG_RGB3_DIMMING_DUTY_REG                  0x060d
#define TOP_REG_RGB3_DIMMING_DUTY_REG_SW_RGB3_DIMMING_DUTY_SHIFT                     0
#define TOP_REG_RGB3_DIMMING_DUTY_REG_SW_RGB3_DIMMING_DUTY_MASK                      0x0000007f
#define TOP_REG_RGB3_TON_TOFF_REG                      0x060e
#define TOP_REG_RGB3_TON_TOFF_REG_SW_RGB3_TON_SHIFT                                  0
#define TOP_REG_RGB3_TON_TOFF_REG_SW_RGB3_TON_MASK                                   0x0000000f
#define TOP_REG_RGB3_TON_TOFF_REG_SW_RGB3_TOFF_SHIFT                                 4
#define TOP_REG_RGB3_TON_TOFF_REG_SW_RGB3_TOFF_MASK                                  0x000000f0
#define TOP_REG_RGB3_TR1_TR2_REG                       0x060f
#define TOP_REG_RGB3_TR1_TR2_REG_SW_RGB3_TR2_SHIFT                                   0
#define TOP_REG_RGB3_TR1_TR2_REG_SW_RGB3_TR2_MASK                                    0x0000000f
#define TOP_REG_RGB3_TR1_TR2_REG_SW_RGB3_TR1_SHIFT                                   4
#define TOP_REG_RGB3_TR1_TR2_REG_SW_RGB3_TR1_MASK                                    0x000000f0
#define TOP_REG_RGB3_TF1_TF2_REG                       0x0610
#define TOP_REG_RGB3_TF1_TF2_REG_SW_RGB3_TF2_SHIFT                                   0
#define TOP_REG_RGB3_TF1_TF2_REG_SW_RGB3_TF2_MASK                                    0x0000000f
#define TOP_REG_RGB3_TF1_TF2_REG_SW_RGB3_TF1_SHIFT                                   4
#define TOP_REG_RGB3_TF1_TF2_REG_SW_RGB3_TF1_MASK                                    0x000000f0
#define TOP_REG_PWM_CTRL_DEBUG1_REG                    0x0611
#define TOP_REG_PWM_CTRL_DEBUG2_REG                    0x0612
#define TOP_REG_PWM_CTRL_DEBUG3_REG                    0x0613
#define TOP_REG_PWM_CTRL_DEBUG4_REG                    0x0614
#define TOP_REG_LLDO3_PWR_REG                          0x0a00
#define TOP_REG_LLDO3_PWR_REG_SW_LLDO3_PWR_EN_SHIFT                                  0
#define TOP_REG_LLDO3_PWR_REG_SW_LLDO3_PWR_EN_MASK                                   0x00000001
#define TOP_REG_LLDO3_PWR_REG_VR_LLDO3_EN_SHIFT                                      7
#define TOP_REG_LLDO3_PWR_REG_VR_LLDO3_EN_MASK                                       0x00000080
#define TOP_REG_LLDO3_LP_REG                           0x0a01
#define TOP_REG_LLDO3_LP_REG_SW_LLDO3_LP_EN_SHIFT                                    0
#define TOP_REG_LLDO3_LP_REG_SW_LLDO3_LP_EN_MASK                                     0x00000001
#define TOP_REG_LLDO3_LP_REG_VR_LLDO3_LP_EN_SHIFT                                    7
#define TOP_REG_LLDO3_LP_REG_VR_LLDO3_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_LLDO3_VSET                          0x0a02
#define TOP_REG_VR_LLDO3_VSET_VR_LLDO3_VSET_SHIFT                                    0
#define TOP_REG_VR_LLDO3_VSET_VR_LLDO3_VSET_MASK                                     0x0000007f
#define TOP_REG_SW_LLDO3_VSET                          0x0a03
#define TOP_REG_SW_LLDO3_VSET_SW_LLDO3_VSET_SHIFT                                    0
#define TOP_REG_SW_LLDO3_VSET_SW_LLDO3_VSET_MASK                                     0x0000007f
#define TOP_REG_LLDO4_PWR_REG                          0x0a04
#define TOP_REG_LLDO4_PWR_REG_SW_LLDO4_PWR_EN_SHIFT                                  0
#define TOP_REG_LLDO4_PWR_REG_SW_LLDO4_PWR_EN_MASK                                   0x00000001
#define TOP_REG_LLDO4_PWR_REG_VR_LLDO4_EN_SHIFT                                      7
#define TOP_REG_LLDO4_PWR_REG_VR_LLDO4_EN_MASK                                       0x00000080
#define TOP_REG_LLDO4_LP_REG                           0x0a05
#define TOP_REG_LLDO4_LP_REG_SW_LLDO4_LP_EN_SHIFT                                    0
#define TOP_REG_LLDO4_LP_REG_SW_LLDO4_LP_EN_MASK                                     0x00000001
#define TOP_REG_LLDO4_LP_REG_VR_LLDO4_LP_EN_SHIFT                                    7
#define TOP_REG_LLDO4_LP_REG_VR_LLDO4_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_LLDO4_VSET                          0x0a06
#define TOP_REG_VR_LLDO4_VSET_VR_LLDO4_VSET_SHIFT                                    0
#define TOP_REG_VR_LLDO4_VSET_VR_LLDO4_VSET_MASK                                     0x0000007f
#define TOP_REG_SW_LLDO4_VSET                          0x0a07
#define TOP_REG_SW_LLDO4_VSET_SW_LLDO4_VSET_SHIFT                                    0
#define TOP_REG_SW_LLDO4_VSET_SW_LLDO4_VSET_MASK                                     0x0000007f
#define TOP_REG_LLDO5_PWR_REG                          0x0a08
#define TOP_REG_LLDO5_PWR_REG_SW_LLDO5_PWR_EN_SHIFT                                  0
#define TOP_REG_LLDO5_PWR_REG_SW_LLDO5_PWR_EN_MASK                                   0x00000001
#define TOP_REG_LLDO5_PWR_REG_VR_LLDO5_EN_SHIFT                                      7
#define TOP_REG_LLDO5_PWR_REG_VR_LLDO5_EN_MASK                                       0x00000080
#define TOP_REG_LLDO5_LP_REG                           0x0a09
#define TOP_REG_LLDO5_LP_REG_SW_LLDO5_LP_EN_SHIFT                                    0
#define TOP_REG_LLDO5_LP_REG_SW_LLDO5_LP_EN_MASK                                     0x00000001
#define TOP_REG_LLDO5_LP_REG_VR_LLDO5_LP_EN_SHIFT                                    7
#define TOP_REG_LLDO5_LP_REG_VR_LLDO5_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_LLDO5_VSET                          0x0a0a
#define TOP_REG_VR_LLDO5_VSET_VR_LLDO5_VSET_SHIFT                                    0
#define TOP_REG_VR_LLDO5_VSET_VR_LLDO5_VSET_MASK                                     0x0000007f
#define TOP_REG_SW_LLDO5_VSET                          0x0a0b
#define TOP_REG_SW_LLDO5_VSET_SW_LLDO5_VSET_SHIFT                                    0
#define TOP_REG_SW_LLDO5_VSET_SW_LLDO5_VSET_MASK                                     0x0000007f
#define TOP_REG_MLDO1_PWR_REG                          0x0a0c
#define TOP_REG_MLDO1_PWR_REG_SW_MLDO1_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO1_PWR_REG_SW_MLDO1_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO1_PWR_REG_VR_MLDO1_EN_SHIFT                                      7
#define TOP_REG_MLDO1_PWR_REG_VR_MLDO1_EN_MASK                                       0x00000080
#define TOP_REG_MLDO1_LP_REG                           0x0a0d
#define TOP_REG_MLDO1_LP_REG_SW_MLDO1_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO1_LP_REG_SW_MLDO1_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO1_LP_REG_VR_MLDO1_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO1_LP_REG_VR_MLDO1_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO1_VSET                          0x0a0e
#define TOP_REG_VR_MLDO1_VSET_VR_MLDO1_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO1_VSET_VR_MLDO1_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO1_VSET                          0x0a0f
#define TOP_REG_SW_MLDO1_VSET_SW_MLDO1_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO1_VSET_SW_MLDO1_VSET_MASK                                     0x0000001f
#define TOP_REG_MLDO4_PWR_REG                          0x0a10
#define TOP_REG_MLDO4_PWR_REG_SW_MLDO4_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO4_PWR_REG_SW_MLDO4_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO4_PWR_REG_VR_MLDO4_EN_SHIFT                                      7
#define TOP_REG_MLDO4_PWR_REG_VR_MLDO4_EN_MASK                                       0x00000080
#define TOP_REG_MLDO4_LP_REG                           0x0a11
#define TOP_REG_MLDO4_LP_REG_SW_MLDO4_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO4_LP_REG_SW_MLDO4_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO4_LP_REG_VR_MLDO4_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO4_LP_REG_VR_MLDO4_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO4_VSET                          0x0a12
#define TOP_REG_VR_MLDO4_VSET_VR_MLDO4_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO4_VSET_VR_MLDO4_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO4_VSET                          0x0a13
#define TOP_REG_SW_MLDO4_VSET_SW_MLDO4_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO4_VSET_SW_MLDO4_VSET_MASK                                     0x0000001f
#define TOP_REG_MLDO6_PWR_REG                          0x0a14
#define TOP_REG_MLDO6_PWR_REG_SW_MLDO6_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO6_PWR_REG_SW_MLDO6_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO6_PWR_REG_VR_MLDO6_EN_SHIFT                                      7
#define TOP_REG_MLDO6_PWR_REG_VR_MLDO6_EN_MASK                                       0x00000080
#define TOP_REG_MLDO6_LP_REG                           0x0a15
#define TOP_REG_MLDO6_LP_REG_SW_MLDO6_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO6_LP_REG_SW_MLDO6_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO6_LP_REG_VR_MLDO6_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO6_LP_REG_VR_MLDO6_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO6_VSET                          0x0a16
#define TOP_REG_VR_MLDO6_VSET_VR_MLDO6_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO6_VSET_VR_MLDO6_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO6_VSET                          0x0a17
#define TOP_REG_SW_MLDO6_VSET_SW_MLDO6_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO6_VSET_SW_MLDO6_VSET_MASK                                     0x0000001f
#define TOP_REG_MLDO7_PWR_REG                          0x0a18
#define TOP_REG_MLDO7_PWR_REG_SW_MLDO7_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO7_PWR_REG_SW_MLDO7_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO7_PWR_REG_VR_MLDO7_EN_SHIFT                                      7
#define TOP_REG_MLDO7_PWR_REG_VR_MLDO7_EN_MASK                                       0x00000080
#define TOP_REG_MLDO7_LP_REG                           0x0a19
#define TOP_REG_MLDO7_LP_REG_SW_MLDO7_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO7_LP_REG_SW_MLDO7_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO7_LP_REG_VR_MLDO7_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO7_LP_REG_VR_MLDO7_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO7_VSET                          0x0a1a
#define TOP_REG_VR_MLDO7_VSET_VR_MLDO7_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO7_VSET_VR_MLDO7_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO7_VSET                          0x0a1b
#define TOP_REG_SW_MLDO7_VSET_SW_MLDO7_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO7_VSET_SW_MLDO7_VSET_MASK                                     0x0000001f
#define TOP_REG_MLDO8_PWR_REG                          0x0a1c
#define TOP_REG_MLDO8_PWR_REG_SW_MLDO8_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO8_PWR_REG_SW_MLDO8_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO8_PWR_REG_VR_MLDO8_EN_SHIFT                                      7
#define TOP_REG_MLDO8_PWR_REG_VR_MLDO8_EN_MASK                                       0x00000080
#define TOP_REG_MLDO8_LP_REG                           0x0a1d
#define TOP_REG_MLDO8_LP_REG_SW_MLDO8_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO8_LP_REG_SW_MLDO8_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO8_LP_REG_VR_MLDO8_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO8_LP_REG_VR_MLDO8_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO8_VSET                          0x0a1e
#define TOP_REG_VR_MLDO8_VSET_VR_MLDO8_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO8_VSET_VR_MLDO8_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO8_VSET                          0x0a1f
#define TOP_REG_SW_MLDO8_VSET_SW_MLDO8_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO8_VSET_SW_MLDO8_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO1_PWR_REG                          0x0a20
#define TOP_REG_HLDO1_PWR_REG_SW_HLDO1_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO1_PWR_REG_SW_HLDO1_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO1_PWR_REG_VR_HLDO1_EN_SHIFT                                      7
#define TOP_REG_HLDO1_PWR_REG_VR_HLDO1_EN_MASK                                       0x00000080
#define TOP_REG_HLDO1_LP_REG                           0x0a21
#define TOP_REG_HLDO1_LP_REG_SW_HLDO1_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO1_LP_REG_SW_HLDO1_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO1_LP_REG_VR_HLDO1_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO1_LP_REG_VR_HLDO1_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO1_VSET                          0x0a22
#define TOP_REG_VR_HLDO1_VSET_VR_HLDO1_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO1_VSET_VR_HLDO1_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO1_VSET                          0x0a23
#define TOP_REG_SW_HLDO1_VSET_SW_HLDO1_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO1_VSET_SW_HLDO1_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO2_PWR_REG                          0x0a24
#define TOP_REG_HLDO2_PWR_REG_SW_HLDO2_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO2_PWR_REG_SW_HLDO2_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO2_PWR_REG_VR_HLDO2_EN_SHIFT                                      7
#define TOP_REG_HLDO2_PWR_REG_VR_HLDO2_EN_MASK                                       0x00000080
#define TOP_REG_HLDO2_LP_REG                           0x0a25
#define TOP_REG_HLDO2_LP_REG_SW_HLDO2_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO2_LP_REG_SW_HLDO2_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO2_LP_REG_VR_HLDO2_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO2_LP_REG_VR_HLDO2_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO2_VSET                          0x0a26
#define TOP_REG_VR_HLDO2_VSET_VR_HLDO2_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO2_VSET_VR_HLDO2_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO2_VSET                          0x0a27
#define TOP_REG_SW_HLDO2_VSET_SW_HLDO2_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO2_VSET_SW_HLDO2_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO3_PWR_REG                          0x0a28
#define TOP_REG_HLDO3_PWR_REG_SW_HLDO3_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO3_PWR_REG_SW_HLDO3_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO3_PWR_REG_VR_HLDO3_EN_SHIFT                                      7
#define TOP_REG_HLDO3_PWR_REG_VR_HLDO3_EN_MASK                                       0x00000080
#define TOP_REG_HLDO3_LP_REG                           0x0a29
#define TOP_REG_HLDO3_LP_REG_SW_HLDO3_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO3_LP_REG_SW_HLDO3_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO3_LP_REG_VR_HLDO3_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO3_LP_REG_VR_HLDO3_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO3_VSET                          0x0a2a
#define TOP_REG_VR_HLDO3_VSET_VR_HLDO3_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO3_VSET_VR_HLDO3_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO3_VSET                          0x0a2b
#define TOP_REG_SW_HLDO3_VSET_SW_HLDO3_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO3_VSET_SW_HLDO3_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO4_PWR_REG                          0x0a2c
#define TOP_REG_HLDO4_PWR_REG_SW_HLDO4_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO4_PWR_REG_SW_HLDO4_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO4_PWR_REG_VR_HLDO4_EN_SHIFT                                      7
#define TOP_REG_HLDO4_PWR_REG_VR_HLDO4_EN_MASK                                       0x00000080
#define TOP_REG_HLDO4_LP_REG                           0x0a2d
#define TOP_REG_HLDO4_LP_REG_SW_HLDO4_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO4_LP_REG_SW_HLDO4_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO4_LP_REG_VR_HLDO4_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO4_LP_REG_VR_HLDO4_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO4_VSET                          0x0a2e
#define TOP_REG_VR_HLDO4_VSET_VR_HLDO4_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO4_VSET_VR_HLDO4_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO4_VSET                          0x0a2f
#define TOP_REG_SW_HLDO4_VSET_SW_HLDO4_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO4_VSET_SW_HLDO4_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO5_PWR_REG                          0x0a30
#define TOP_REG_HLDO5_PWR_REG_SW_HLDO5_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO5_PWR_REG_SW_HLDO5_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO5_PWR_REG_VR_HLDO5_EN_SHIFT                                      7
#define TOP_REG_HLDO5_PWR_REG_VR_HLDO5_EN_MASK                                       0x00000080
#define TOP_REG_HLDO5_LP_REG                           0x0a31
#define TOP_REG_HLDO5_LP_REG_SW_HLDO5_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO5_LP_REG_SW_HLDO5_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO5_LP_REG_VR_HLDO5_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO5_LP_REG_VR_HLDO5_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO5_VSET                          0x0a32
#define TOP_REG_VR_HLDO5_VSET_VR_HLDO5_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO5_VSET_VR_HLDO5_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO5_VSET                          0x0a33
#define TOP_REG_SW_HLDO5_VSET_SW_HLDO5_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO5_VSET_SW_HLDO5_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO6_PWR_REG                          0x0a34
#define TOP_REG_HLDO6_PWR_REG_SW_HLDO6_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO6_PWR_REG_SW_HLDO6_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO6_PWR_REG_VR_HLDO6_EN_SHIFT                                      7
#define TOP_REG_HLDO6_PWR_REG_VR_HLDO6_EN_MASK                                       0x00000080
#define TOP_REG_HLDO6_LP_REG                           0x0a35
#define TOP_REG_HLDO6_LP_REG_SW_HLDO6_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO6_LP_REG_SW_HLDO6_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO6_LP_REG_VR_HLDO6_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO6_LP_REG_VR_HLDO6_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO6_VSET                          0x0a36
#define TOP_REG_VR_HLDO6_VSET_VR_HLDO6_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO6_VSET_VR_HLDO6_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO6_VSET                          0x0a37
#define TOP_REG_SW_HLDO6_VSET_SW_HLDO6_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO6_VSET_SW_HLDO6_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO7_PWR_REG                          0x0a38
#define TOP_REG_HLDO7_PWR_REG_SW_HLDO7_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO7_PWR_REG_SW_HLDO7_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO7_PWR_REG_VR_HLDO7_EN_SHIFT                                      7
#define TOP_REG_HLDO7_PWR_REG_VR_HLDO7_EN_MASK                                       0x00000080
#define TOP_REG_HLDO7_LP_REG                           0x0a39
#define TOP_REG_HLDO7_LP_REG_SW_HLDO7_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO7_LP_REG_SW_HLDO7_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO7_LP_REG_VR_HLDO7_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO7_LP_REG_VR_HLDO7_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO7_VSET                          0x0a3a
#define TOP_REG_VR_HLDO7_VSET_VR_HLDO7_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO7_VSET_VR_HLDO7_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO7_VSET                          0x0a3b
#define TOP_REG_SW_HLDO7_VSET_SW_HLDO7_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO7_VSET_SW_HLDO7_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO8_PWR_REG                          0x0a3c
#define TOP_REG_HLDO8_PWR_REG_SW_HLDO8_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO8_PWR_REG_SW_HLDO8_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO8_PWR_REG_VR_HLDO8_EN_SHIFT                                      7
#define TOP_REG_HLDO8_PWR_REG_VR_HLDO8_EN_MASK                                       0x00000080
#define TOP_REG_HLDO8_LP_REG                           0x0a3d
#define TOP_REG_HLDO8_LP_REG_SW_HLDO8_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO8_LP_REG_SW_HLDO8_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO8_LP_REG_VR_HLDO8_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO8_LP_REG_VR_HLDO8_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO8_VSET                          0x0a3e
#define TOP_REG_VR_HLDO8_VSET_VR_HLDO8_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO8_VSET_VR_HLDO8_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO8_VSET                          0x0a3f
#define TOP_REG_SW_HLDO8_VSET_SW_HLDO8_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO8_VSET_SW_HLDO8_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO9_PWR_REG                          0x0a40
#define TOP_REG_HLDO9_PWR_REG_SW_HLDO9_PWR_EN_SHIFT                                  0
#define TOP_REG_HLDO9_PWR_REG_SW_HLDO9_PWR_EN_MASK                                   0x00000001
#define TOP_REG_HLDO9_PWR_REG_VR_HLDO9_EN_SHIFT                                      7
#define TOP_REG_HLDO9_PWR_REG_VR_HLDO9_EN_MASK                                       0x00000080
#define TOP_REG_HLDO9_LP_REG                           0x0a41
#define TOP_REG_HLDO9_LP_REG_SW_HLDO9_LP_EN_SHIFT                                    0
#define TOP_REG_HLDO9_LP_REG_SW_HLDO9_LP_EN_MASK                                     0x00000001
#define TOP_REG_HLDO9_LP_REG_VR_HLDO9_LP_EN_SHIFT                                    7
#define TOP_REG_HLDO9_LP_REG_VR_HLDO9_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_HLDO9_VSET                          0x0a42
#define TOP_REG_VR_HLDO9_VSET_VR_HLDO9_VSET_SHIFT                                    0
#define TOP_REG_VR_HLDO9_VSET_VR_HLDO9_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_HLDO9_VSET                          0x0a43
#define TOP_REG_SW_HLDO9_VSET_SW_HLDO9_VSET_SHIFT                                    0
#define TOP_REG_SW_HLDO9_VSET_SW_HLDO9_VSET_MASK                                     0x0000001f
#define TOP_REG_HLDO10_PWR_REG                         0x0a44
#define TOP_REG_HLDO10_PWR_REG_SW_HLDO10_PWR_EN_SHIFT                                0
#define TOP_REG_HLDO10_PWR_REG_SW_HLDO10_PWR_EN_MASK                                 0x00000001
#define TOP_REG_HLDO10_PWR_REG_VR_HLDO10_EN_SHIFT                                    7
#define TOP_REG_HLDO10_PWR_REG_VR_HLDO10_EN_MASK                                     0x00000080
#define TOP_REG_HLDO10_LP_REG                          0x0a45
#define TOP_REG_HLDO10_LP_REG_SW_HLDO10_LP_EN_SHIFT                                  0
#define TOP_REG_HLDO10_LP_REG_SW_HLDO10_LP_EN_MASK                                   0x00000001
#define TOP_REG_HLDO10_LP_REG_VR_HLDO10_LP_EN_SHIFT                                  7
#define TOP_REG_HLDO10_LP_REG_VR_HLDO10_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_HLDO10_VSET                         0x0a46
#define TOP_REG_VR_HLDO10_VSET_VR_HLDO10_VSET_SHIFT                                  0
#define TOP_REG_VR_HLDO10_VSET_VR_HLDO10_VSET_MASK                                   0x0000001f
#define TOP_REG_SW_HLDO10_VSET                         0x0a47
#define TOP_REG_SW_HLDO10_VSET_SW_HLDO10_VSET_SHIFT                                  0
#define TOP_REG_SW_HLDO10_VSET_SW_HLDO10_VSET_MASK                                   0x0000001f
#define TOP_REG_LDO_COUL_PWR_REG                       0x0a48
#define TOP_REG_LDO_COUL_PWR_REG_SW_LDO_COUL_PWR_EN_SHIFT                            0
#define TOP_REG_LDO_COUL_PWR_REG_SW_LDO_COUL_PWR_EN_MASK                             0x00000001
#define TOP_REG_LDO_COUL_PWR_REG_VR_LDO_COUL_EN_SHIFT                                7
#define TOP_REG_LDO_COUL_PWR_REG_VR_LDO_COUL_EN_MASK                                 0x00000080
#define TOP_REG_VR_LDO_COUL_VSET                       0x0a49
#define TOP_REG_VR_LDO_COUL_VSET_VR_LDO_COUL_VSET_SHIFT                              0
#define TOP_REG_VR_LDO_COUL_VSET_VR_LDO_COUL_VSET_MASK                               0x00000007
#define TOP_REG_SW_LDO_COUL_VSET                       0x0a4a
#define TOP_REG_SW_LDO_COUL_VSET_SW_LDO_COUL_VSET_SHIFT                              0
#define TOP_REG_SW_LDO_COUL_VSET_SW_LDO_COUL_VSET_MASK                               0x00000007
#define TOP_REG_LDO_ADC_PWR_REG                        0x0a4b
#define TOP_REG_LDO_ADC_PWR_REG_SW_LDO_ADC_PWR_EN_SHIFT                              0
#define TOP_REG_LDO_ADC_PWR_REG_SW_LDO_ADC_PWR_EN_MASK                               0x00000001
#define TOP_REG_LDO_ADC_PWR_REG_VR_LDO_ADC_EN_SHIFT                                  7
#define TOP_REG_LDO_ADC_PWR_REG_VR_LDO_ADC_EN_MASK                                   0x00000080
#define TOP_REG_VR_LDO_ADC_VSET                        0x0a4c
#define TOP_REG_VR_LDO_ADC_VSET_VR_LDO_ADC_VSET_SHIFT                                0
#define TOP_REG_VR_LDO_ADC_VSET_VR_LDO_ADC_VSET_MASK                                 0x0000000f
#define TOP_REG_SW_LDO_ADC_VSET                        0x0a4d
#define TOP_REG_SW_LDO_ADC_VSET_SW_LDO_ADC_VSET_SHIFT                                0
#define TOP_REG_SW_LDO_ADC_VSET_SW_LDO_ADC_VSET_MASK                                 0x0000000f
#define TOP_REG_VR_EVENT_REG                           0x0a4e
#define TOP_REG_VR_EVENT_REG_VR_ENTRY_ECO_BK_SHIFT                                   0
#define TOP_REG_VR_EVENT_REG_VR_ENTRY_ECO_BK_MASK                                    0x00000001
#define TOP_REG_VR_EVENT_REG_VR_QUIT_ECO_BK_SHIFT                                    1
#define TOP_REG_VR_EVENT_REG_VR_QUIT_ECO_BK_MASK                                     0x00000002
#define TOP_REG_VR_EVENT_REG_VR_ENTRYECOMD_CHGVSET_SHIFT                             2
#define TOP_REG_VR_EVENT_REG_VR_ENTRYECOMD_CHGVSET_MASK                              0x00000004
#define TOP_REG_ULLDO5_PWR_REG                         0x0a4f
#define TOP_REG_ULLDO5_PWR_REG_SW_ULLDO5_PWR_EN_SHIFT                                0
#define TOP_REG_ULLDO5_PWR_REG_SW_ULLDO5_PWR_EN_MASK                                 0x00000001
#define TOP_REG_ULLDO5_PWR_REG_VR_ULLDO5_EN_SHIFT                                    7
#define TOP_REG_ULLDO5_PWR_REG_VR_ULLDO5_EN_MASK                                     0x00000080
#define TOP_REG_ULLDO5_LP_REG                          0x0a50
#define TOP_REG_ULLDO5_LP_REG_SW_ULLDO5_LP_EN_SHIFT                                  0
#define TOP_REG_ULLDO5_LP_REG_SW_ULLDO5_LP_EN_MASK                                   0x00000001
#define TOP_REG_ULLDO5_LP_REG_VR_ULLDO5_LP_EN_SHIFT                                  7
#define TOP_REG_ULLDO5_LP_REG_VR_ULLDO5_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_ULLDO5_VSET                         0x0a51
#define TOP_REG_VR_ULLDO5_VSET_VR_ULLDO5_VSET_SHIFT                                  0
#define TOP_REG_VR_ULLDO5_VSET_VR_ULLDO5_VSET_MASK                                   0x0000007f
#define TOP_REG_SW_ULLDO5_VSET                         0x0a52
#define TOP_REG_SW_ULLDO5_VSET_SW_ULLDO5_VSET_SHIFT                                  0
#define TOP_REG_SW_ULLDO5_VSET_SW_ULLDO5_VSET_MASK                                   0x0000007f
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_1                  0x0a53
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_1_SW_ULLDO5_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_1_SW_ULLDO5_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_1_SW_ULLDO5_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_1_SW_ULLDO5_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_1_SW_ULLDO5_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_1_SW_ULLDO5_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2                  0x0a54
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TDN_END_SHIFT                        0
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TUP_END_SHIFT                        4
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_ULLDO5_RAMP_CTRL_2_SW_ULLDO5_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_ULLDO5_RAMP_STAT                    0x0a55
#define TOP_REG_VR_ULLDO5_RAMP_STAT_VR_ULLDO5_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_ULLDO5_RAMP_STAT_VR_ULLDO5_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_ULLDO5_RAMP_STAT_SW_ULLDO5_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_ULLDO5_RAMP_STAT_VR_ULLDO5_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_ULLDO5_RAMP_STAT_VR_ULLDO5_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_VR_DEBUG_0                             0x0a56
#define TOP_REG_VR_DEBUG_0_VR_MBUCK1_SST_END_SHIFT                                   0
#define TOP_REG_VR_DEBUG_0_VR_MBUCK1_SST_END_MASK                                    0x00000001
#define TOP_REG_VR_DEBUG_0_VR_MBUCK2_SST_END_SHIFT                                   1
#define TOP_REG_VR_DEBUG_0_VR_MBUCK2_SST_END_MASK                                    0x00000002
#define TOP_REG_VR_DEBUG_0_VR_MBUCK3_SST_END_SHIFT                                   2
#define TOP_REG_VR_DEBUG_0_VR_MBUCK3_SST_END_MASK                                    0x00000004
#define TOP_REG_VR_DEBUG_0_VR_MBUCK4_SST_END_SHIFT                                   3
#define TOP_REG_VR_DEBUG_0_VR_MBUCK4_SST_END_MASK                                    0x00000008
#define TOP_REG_VR_DEBUG_0_VR_MBUCK5_SST_END_SHIFT                                   4
#define TOP_REG_VR_DEBUG_0_VR_MBUCK5_SST_END_MASK                                    0x00000010
#define TOP_REG_VR_DEBUG_0_VR_MBUCK6_SST_END_SHIFT                                   5
#define TOP_REG_VR_DEBUG_0_VR_MBUCK6_SST_END_MASK                                    0x00000020
#define TOP_REG_VR_DEBUG_0_VR_MBUCK7_SST_END_SHIFT                                   6
#define TOP_REG_VR_DEBUG_0_VR_MBUCK7_SST_END_MASK                                    0x00000040
#define TOP_REG_VR_DEBUG_0_VR_MBUCK8_SST_END_SHIFT                                   7
#define TOP_REG_VR_DEBUG_0_VR_MBUCK8_SST_END_MASK                                    0x00000080
#define TOP_REG_VR_DEBUG_1                             0x0a57
#define TOP_REG_VR_DEBUG_1_VR_MBUCK9_SST_END_SHIFT                                   0
#define TOP_REG_VR_DEBUG_1_VR_MBUCK9_SST_END_MASK                                    0x00000001
#define TOP_REG_VR_DEBUG_1_VR_MBUCK10_SST_END_SHIFT                                  1
#define TOP_REG_VR_DEBUG_1_VR_MBUCK10_SST_END_MASK                                   0x00000002
#define TOP_REG_VR_DEBUG_1_VR_ULLDO1_SST_END_SHIFT                                   2
#define TOP_REG_VR_DEBUG_1_VR_ULLDO1_SST_END_MASK                                    0x00000004
#define TOP_REG_VR_DEBUG_1_VR_ULLDO2_SST_END_SHIFT                                   3
#define TOP_REG_VR_DEBUG_1_VR_ULLDO2_SST_END_MASK                                    0x00000008
#define TOP_REG_VR_DEBUG_1_VR_ULLDO3_SST_END_SHIFT                                   4
#define TOP_REG_VR_DEBUG_1_VR_ULLDO3_SST_END_MASK                                    0x00000010
#define TOP_REG_VR_DEBUG_1_VR_ULLDO4_SST_END_SHIFT                                   5
#define TOP_REG_VR_DEBUG_1_VR_ULLDO4_SST_END_MASK                                    0x00000020
#define TOP_REG_VR_DEBUG_1_VR_ULLDO5_SST_END_SHIFT                                   6
#define TOP_REG_VR_DEBUG_1_VR_ULLDO5_SST_END_MASK                                    0x00000040
#define TOP_REG_VR_DEBUG_1_VR_ULLDO6_SST_END_SHIFT                                   7
#define TOP_REG_VR_DEBUG_1_VR_ULLDO6_SST_END_MASK                                    0x00000080
#define TOP_REG_VR_DEBUG_2                             0x0a58
#define TOP_REG_VR_DEBUG_2_VR_LLDO1_SST_END_SHIFT                                    0
#define TOP_REG_VR_DEBUG_2_VR_LLDO1_SST_END_MASK                                     0x00000001
#define TOP_REG_VR_DEBUG_2_VR_LLDO2_SST_END_SHIFT                                    1
#define TOP_REG_VR_DEBUG_2_VR_LLDO2_SST_END_MASK                                     0x00000002
#define TOP_REG_VR_DEBUG_2_VR_LLDO3_SST_END_SHIFT                                    2
#define TOP_REG_VR_DEBUG_2_VR_LLDO3_SST_END_MASK                                     0x00000004
#define TOP_REG_VR_DEBUG_2_VR_LLDO4_SST_END_SHIFT                                    3
#define TOP_REG_VR_DEBUG_2_VR_LLDO4_SST_END_MASK                                     0x00000008
#define TOP_REG_VR_DEBUG_2_VR_LLDO5_SST_END_SHIFT                                    4
#define TOP_REG_VR_DEBUG_2_VR_LLDO5_SST_END_MASK                                     0x00000010
#define TOP_REG_VR_DEBUG_2_VR_MLDO1_SST_END_SHIFT                                    5
#define TOP_REG_VR_DEBUG_2_VR_MLDO1_SST_END_MASK                                     0x00000020
#define TOP_REG_VR_DEBUG_2_VR_MLDO2_SST_END_SHIFT                                    6
#define TOP_REG_VR_DEBUG_2_VR_MLDO2_SST_END_MASK                                     0x00000040
#define TOP_REG_VR_DEBUG_2_VR_MLDO3_SST_END_SHIFT                                    7
#define TOP_REG_VR_DEBUG_2_VR_MLDO3_SST_END_MASK                                     0x00000080
#define TOP_REG_VR_DEBUG_3                             0x0a59
#define TOP_REG_VR_DEBUG_3_VR_MLDO4_SST_END_SHIFT                                    0
#define TOP_REG_VR_DEBUG_3_VR_MLDO4_SST_END_MASK                                     0x00000001
#define TOP_REG_VR_DEBUG_3_VR_MLDO5_SST_END_SHIFT                                    1
#define TOP_REG_VR_DEBUG_3_VR_MLDO5_SST_END_MASK                                     0x00000002
#define TOP_REG_VR_DEBUG_3_VR_MLDO6_SST_END_SHIFT                                    2
#define TOP_REG_VR_DEBUG_3_VR_MLDO6_SST_END_MASK                                     0x00000004
#define TOP_REG_VR_DEBUG_3_VR_MLDO7_SST_END_SHIFT                                    3
#define TOP_REG_VR_DEBUG_3_VR_MLDO7_SST_END_MASK                                     0x00000008
#define TOP_REG_VR_DEBUG_3_VR_MLDO8_SST_END_SHIFT                                    4
#define TOP_REG_VR_DEBUG_3_VR_MLDO8_SST_END_MASK                                     0x00000010
#define TOP_REG_VR_DEBUG_3_VR_HLDO1_SST_END_SHIFT                                    5
#define TOP_REG_VR_DEBUG_3_VR_HLDO1_SST_END_MASK                                     0x00000020
#define TOP_REG_VR_DEBUG_3_VR_HLDO2_SST_END_SHIFT                                    6
#define TOP_REG_VR_DEBUG_3_VR_HLDO2_SST_END_MASK                                     0x00000040
#define TOP_REG_VR_DEBUG_3_VR_HLDO3_SST_END_SHIFT                                    7
#define TOP_REG_VR_DEBUG_3_VR_HLDO3_SST_END_MASK                                     0x00000080
#define TOP_REG_VR_DEBUG_4                             0x0a5a
#define TOP_REG_VR_DEBUG_4_VR_HLDO4_SST_END_SHIFT                                    0
#define TOP_REG_VR_DEBUG_4_VR_HLDO4_SST_END_MASK                                     0x00000001
#define TOP_REG_VR_DEBUG_4_VR_HLDO5_SST_END_SHIFT                                    1
#define TOP_REG_VR_DEBUG_4_VR_HLDO5_SST_END_MASK                                     0x00000002
#define TOP_REG_VR_DEBUG_4_VR_HLDO6_SST_END_SHIFT                                    2
#define TOP_REG_VR_DEBUG_4_VR_HLDO6_SST_END_MASK                                     0x00000004
#define TOP_REG_VR_DEBUG_4_VR_HLDO7_SST_END_SHIFT                                    3
#define TOP_REG_VR_DEBUG_4_VR_HLDO7_SST_END_MASK                                     0x00000008
#define TOP_REG_VR_DEBUG_4_VR_HLDO8_SST_END_SHIFT                                    4
#define TOP_REG_VR_DEBUG_4_VR_HLDO8_SST_END_MASK                                     0x00000010
#define TOP_REG_VR_DEBUG_4_VR_HLDO9_SST_END_SHIFT                                    5
#define TOP_REG_VR_DEBUG_4_VR_HLDO9_SST_END_MASK                                     0x00000020
#define TOP_REG_VR_DEBUG_4_VR_HLDO10_SST_END_SHIFT                                   6
#define TOP_REG_VR_DEBUG_4_VR_HLDO10_SST_END_MASK                                    0x00000040
#define TOP_REG_VR_DEBUG_4_VR_LDO_XO_SST_END_SHIFT                                   7
#define TOP_REG_VR_DEBUG_4_VR_LDO_XO_SST_END_MASK                                    0x00000080
#define TOP_REG_VR_DEBUG_5                             0x0a5b
#define TOP_REG_VR_DEBUG_5_VR_LDO_BUF_SST_END_SHIFT                                  0
#define TOP_REG_VR_DEBUG_5_VR_LDO_BUF_SST_END_MASK                                   0x00000001
#define TOP_REG_VR_DEBUG_5_VR_LDO_COUL_SST_END_SHIFT                                 1
#define TOP_REG_VR_DEBUG_5_VR_LDO_COUL_SST_END_MASK                                  0x00000002
#define TOP_REG_VR_DEBUG_5_VR_LDO_ADC_SST_END_SHIFT                                  2
#define TOP_REG_VR_DEBUG_5_VR_LDO_ADC_SST_END_MASK                                   0x00000004
#define TOP_REG_VR_DEBUG_5_VR_LDO_PMUH_SST_END_SHIFT                                 3
#define TOP_REG_VR_DEBUG_5_VR_LDO_PMUH_SST_END_MASK                                  0x00000008
#define TOP_REG_VR_DEBUG_5_VR_REF_EN_SHIFT                                           4
#define TOP_REG_VR_DEBUG_5_VR_REF_EN_MASK                                            0x00000010
#define TOP_REG_VR_DEBUG_5_VR_REF_SST_END_SHIFT                                      5
#define TOP_REG_VR_DEBUG_5_VR_REF_SST_END_MASK                                       0x00000020
#define TOP_REG_VR_DEBUG_5_VR_REF_RES_SW_SHIFT                                       6
#define TOP_REG_VR_DEBUG_5_VR_REF_RES_SW_MASK                                        0x00000040
#define TOP_REG_VR_DEBUG_5_VR_REF_THSD_EN_SHIFT                                      7
#define TOP_REG_VR_DEBUG_5_VR_REF_THSD_EN_MASK                                       0x00000080
#define TOP_REG_INTF_COUL1_CFG1                        0x0c00
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_GAIN_SEL_SHIFT                       0
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_GAIN_SEL_MASK                        0x00000003
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_CHOP_FREQ_SEL_SHIFT                  2
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_CHOP_FREQ_SEL_MASK                   0x0000000c
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_CHOP_EN_SHIFT                        4
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_CHOP_EN_MASK                         0x00000010
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_DEBUG_SHIFT                          5
#define TOP_REG_INTF_COUL1_CFG1_SW_INTF_COUL1_V_DEBUG_MASK                           0x000000e0
#define TOP_REG_INTF_COUL1_CFG2                        0x0c01
#define TOP_REG_INTF_COUL1_CFG3                        0x0c02
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_GAIN_SEL_SHIFT                       0
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_GAIN_SEL_MASK                        0x00000003
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_CHOP_FREQ_SEL_SHIFT                  2
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_CHOP_FREQ_SEL_MASK                   0x0000000c
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_CHOP_EN_SHIFT                        4
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_CHOP_EN_MASK                         0x00000010
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_DEBUG_SHIFT                          5
#define TOP_REG_INTF_COUL1_CFG3_SW_INTF_COUL1_I_DEBUG_MASK                           0x000000e0
#define TOP_REG_INTF_COUL1_CFG4                        0x0c03
#define TOP_REG_INTF_COUL1_CFG5                        0x0c04
#define TOP_REG_INTF_COUL1_CFG6                        0x0c05
#define TOP_REG_INTF_COUL2_CFG1                        0x0c06
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_GAIN_SEL_SHIFT                       0
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_GAIN_SEL_MASK                        0x00000003
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_CHOP_FREQ_SEL_SHIFT                  2
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_CHOP_FREQ_SEL_MASK                   0x0000000c
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_CHOP_EN_SHIFT                        4
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_CHOP_EN_MASK                         0x00000010
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_DEBUG_SHIFT                          5
#define TOP_REG_INTF_COUL2_CFG1_SW_INTF_COUL2_V_DEBUG_MASK                           0x000000e0
#define TOP_REG_INTF_COUL2_CFG2                        0x0c07
#define TOP_REG_INTF_COUL2_CFG3                        0x0c08
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_GAIN_SEL_SHIFT                       0
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_GAIN_SEL_MASK                        0x00000003
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_CHOP_FREQ_SEL_SHIFT                  2
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_CHOP_FREQ_SEL_MASK                   0x0000000c
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_CHOP_EN_SHIFT                        4
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_CHOP_EN_MASK                         0x00000010
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_DEBUG_SHIFT                          5
#define TOP_REG_INTF_COUL2_CFG3_SW_INTF_COUL2_I_DEBUG_MASK                           0x000000e0
#define TOP_REG_INTF_COUL2_CFG4                        0x0c09
#define TOP_REG_INTF_COUL2_CFG5                        0x0c0a
#define TOP_REG_INTF_COUL2_CFG6                        0x0c0b
#define TOP_REG_INTF_AUXADC_CFG1                       0x0c0c
#define TOP_REG_INTF_AUXADC_CFG1_SW_INTF_AUXADC_LONGSAMPLE_SEL_SHIFT                 0
#define TOP_REG_INTF_AUXADC_CFG1_SW_INTF_AUXADC_LONGSAMPLE_SEL_MASK                  0x00000001
#define TOP_REG_INTF_AUXADC_CFG1_SW_INTF_AUXADC_REDUNDANCY_EN_SHIFT                  1
#define TOP_REG_INTF_AUXADC_CFG1_SW_INTF_AUXADC_REDUNDANCY_EN_MASK                   0x00000002
#define TOP_REG_INTF_AUXADC_CFG2                       0x0c0d
#define TOP_REG_INTF_AUXADC_CFG3                       0x0c0e
#define TOP_REG_INTF_AUXADC_CFG3_SW_INTF_AUXADC_CONFIG_SHIFT                         0
#define TOP_REG_INTF_AUXADC_CFG3_SW_INTF_AUXADC_CONFIG_MASK                          0x0000007f
#define TOP_REG_INTF_RGB_CFG1                          0x0c0f
#define TOP_REG_INTF_RGB_CFG1_SW_INTF_RGB_CFG_SHIFT                                  0
#define TOP_REG_INTF_RGB_CFG1_SW_INTF_RGB_CFG_MASK                                   0x0000000f
#define TOP_REG_INTF_RGB_CFG2                          0x0c10
#define TOP_REG_INTF_RGB_CFG2_SW_INTF_RGB1_CURR_SEL_SHIFT                            0
#define TOP_REG_INTF_RGB_CFG2_SW_INTF_RGB1_CURR_SEL_MASK                             0x00000007
#define TOP_REG_INTF_RGB_CFG3                          0x0c11
#define TOP_REG_INTF_RGB_CFG3_SW_INTF_RGB2_CURR_SEL_SHIFT                            0
#define TOP_REG_INTF_RGB_CFG3_SW_INTF_RGB2_CURR_SEL_MASK                             0x00000007
#define TOP_REG_INTF_RGB_CFG4                          0x0c12
#define TOP_REG_INTF_RGB_CFG4_SW_INTF_RGB3_CURR_SEL_SHIFT                            0
#define TOP_REG_INTF_RGB_CFG4_SW_INTF_RGB3_CURR_SEL_MASK                             0x00000007
#define TOP_REG_INTF_VERSION_STAT                      0x0c13
#define TOP_REG_INTF_MBUCK1_INTER_STAT                 0x0c14
#define TOP_REG_INTF_MBUCK2_INTER_STAT                 0x0c15
#define TOP_REG_INTF_MBUCK3_INTER_STAT                 0x0c16
#define TOP_REG_INTF_MBUCK4_INTER_STAT                 0x0c17
#define TOP_REG_INTF_MBUCK5_INTER_STAT                 0x0c18
#define TOP_REG_INTF_MBUCK6_INTER_STAT                 0x0c19
#define TOP_REG_INTF_MBUCK7_INTER_STAT                 0x0c1a
#define TOP_REG_INTF_MBUCK8_INTER_STAT                 0x0c1b
#define TOP_REG_INTF_MBUCK9_INTER_STAT                 0x0c1c
#define TOP_REG_INTF_MBUCK10_INTER_STAT                0x0c1d
#define TOP_REG_INTF_RESERV_STAT0                      0x0c1e
#define TOP_REG_INTF_RESERV_STAT1                      0x0c1f
#define TOP_REG_INTF_GPIO_POS_INT_EN                   0x0c20
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO0_POS_INT_EN_SHIFT                       0
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO0_POS_INT_EN_MASK                        0x00000001
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO1_POS_INT_EN_SHIFT                       1
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO1_POS_INT_EN_MASK                        0x00000002
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO2_POS_INT_EN_SHIFT                       2
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO2_POS_INT_EN_MASK                        0x00000004
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO3_POS_INT_EN_SHIFT                       3
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO3_POS_INT_EN_MASK                        0x00000008
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO4_POS_INT_EN_SHIFT                       4
#define TOP_REG_INTF_GPIO_POS_INT_EN_SW_GPIO4_POS_INT_EN_MASK                        0x00000010
#define TOP_REG_INTF_GPIO_NEG_INT_EN                   0x0c21
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO0_NEG_INT_EN_SHIFT                       0
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO0_NEG_INT_EN_MASK                        0x00000001
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO1_NEG_INT_EN_SHIFT                       1
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO1_NEG_INT_EN_MASK                        0x00000002
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO2_NEG_INT_EN_SHIFT                       2
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO2_NEG_INT_EN_MASK                        0x00000004
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO3_NEG_INT_EN_SHIFT                       3
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO3_NEG_INT_EN_MASK                        0x00000008
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO4_NEG_INT_EN_SHIFT                       4
#define TOP_REG_INTF_GPIO_NEG_INT_EN_SW_GPIO4_NEG_INT_EN_MASK                        0x00000010
#define TOP_REG_INTF_IO_STAT1                          0x0c22
#define TOP_REG_INTF_IO_STAT1_INTF_IO_LPIS_WAKEUP_STAT_SHIFT                         0
#define TOP_REG_INTF_IO_STAT1_INTF_IO_LPIS_WAKEUP_STAT_MASK                          0x00000001
#define TOP_REG_INTF_IO_STAT1_INTF_IO_NFC_CLK_EN_STAT_SHIFT                          1
#define TOP_REG_INTF_IO_STAT1_INTF_IO_NFC_CLK_EN_STAT_MASK                           0x00000002
#define TOP_REG_INTF_IO_STAT1_INTF_IO_PMU_RST_O_N_STAT_SHIFT                         2
#define TOP_REG_INTF_IO_STAT1_INTF_IO_PMU_RST_O_N_STAT_MASK                          0x00000004
#define TOP_REG_INTF_IO_STAT1_INTF_IO_PMU_RST_I_N_STAT_SHIFT                         3
#define TOP_REG_INTF_IO_STAT1_INTF_IO_PMU_RST_I_N_STAT_MASK                          0x00000008
#define TOP_REG_INTF_IO_STAT1_INTF_IO_PSHOLD_STAT_SHIFT                              4
#define TOP_REG_INTF_IO_STAT1_INTF_IO_PSHOLD_STAT_MASK                               0x00000010
#define TOP_REG_INTF_IO_STAT1_INTF_IO_DFT_MODE_STAT_SHIFT                            5
#define TOP_REG_INTF_IO_STAT1_INTF_IO_DFT_MODE_STAT_MASK                             0x00000020
#define TOP_REG_INTF_IO_STAT2                          0x0c23
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO0_STAT_SHIFT                               0
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO0_STAT_MASK                                0x00000001
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO1_STAT_SHIFT                               1
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO1_STAT_MASK                                0x00000002
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO2_STAT_SHIFT                               2
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO2_STAT_MASK                                0x00000004
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO3_STAT_SHIFT                               3
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO3_STAT_MASK                                0x00000008
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO4_STAT_SHIFT                               4
#define TOP_REG_INTF_IO_STAT2_INTF_IO_GPIO4_STAT_MASK                                0x00000010
#define TOP_REG_INTF_DEBUG1_REG                        0x0c24
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOBUF_OCP_PD_SHIFT                             0
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOBUF_OCP_PD_MASK                              0x00000001
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOXO_OCP_PD_SHIFT                              1
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOXO_OCP_PD_MASK                               0x00000002
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOXO_VLD_PD_SHIFT                              2
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOXO_VLD_PD_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOCOUL_OCP_PD_SHIFT                            3
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOCOUL_OCP_PD_MASK                             0x00000008
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMUH_OCP_PD_SHIFT                            4
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMUH_OCP_PD_MASK                             0x00000010
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMU_OCP_PD_SHIFT                             5
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMU_OCP_PD_MASK                              0x00000020
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMUH_SCP_PD_SHIFT                            6
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMUH_SCP_PD_MASK                             0x00000040
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMU_SCP_PD_SHIFT                             7
#define TOP_REG_INTF_DEBUG1_REG_INTF_LDOPMU_SCP_PD_MASK                              0x00000080
#define TOP_REG_INTF_DEBUG2_REG                        0x0c25
#define TOP_REG_INTF_DEBUG2_REG_INTF_REF_OTMP_DAMG_SHIFT                             0
#define TOP_REG_INTF_DEBUG2_REG_INTF_REF_OTMP_DAMG_MASK                              0x00000001
#define TOP_REG_INTF_DEBUG2_REG_INTF_REF_OTMP_WARN_SHIFT                             1
#define TOP_REG_INTF_DEBUG2_REG_INTF_REF_OTMP_WARN_MASK                              0x00000002
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_UVP_WARN_SHIFT                              2
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_UVP_WARN_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_UVP_DEB_SHIFT                               3
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_UVP_DEB_MASK                                0x00000008
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_UVP_ABS_SHIFT                               4
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_UVP_ABS_MASK                                0x00000010
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_VOL_VLD_SHIFT                               5
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_VOL_VLD_MASK                                0x00000020
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_OVP_PD_SHIFT                                6
#define TOP_REG_INTF_DEBUG2_REG_INTF_SYS_OVP_PD_MASK                                 0x00000040
#define TOP_REG_INTF_DEBUG2_REG_INTF_LDOADC_OCP_PD_SHIFT                             7
#define TOP_REG_INTF_DEBUG2_REG_INTF_LDOADC_OCP_PD_MASK                              0x00000080
#define TOP_REG_INTF_DEBUG3_REG                        0x0c26
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK1_OCP_PD_SHIFT                              0
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK1_OCP_PD_MASK                               0x00000001
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK2_OCP_PD_SHIFT                              1
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK2_OCP_PD_MASK                               0x00000002
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK3_OCP_PD_SHIFT                              2
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK3_OCP_PD_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK4_OCP_PD_SHIFT                              3
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK4_OCP_PD_MASK                               0x00000008
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK5_OCP_PD_SHIFT                              4
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK5_OCP_PD_MASK                               0x00000010
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK6_OCP_PD_SHIFT                              5
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK6_OCP_PD_MASK                               0x00000020
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK7_OCP_PD_SHIFT                              6
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK7_OCP_PD_MASK                               0x00000040
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK8_OCP_PD_SHIFT                              7
#define TOP_REG_INTF_DEBUG3_REG_INTF_BUCK8_OCP_PD_MASK                               0x00000080
#define TOP_REG_INTF_DEBUG4_REG                        0x0c27
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK9_OCP_PD_SHIFT                              0
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK9_OCP_PD_MASK                               0x00000001
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK10_OCP_PD_SHIFT                             1
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK10_OCP_PD_MASK                              0x00000002
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK1_SCP_PD_SHIFT                              2
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK1_SCP_PD_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK2_SCP_PD_SHIFT                              3
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK2_SCP_PD_MASK                               0x00000008
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK3_SCP_PD_SHIFT                              4
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK3_SCP_PD_MASK                               0x00000010
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK4_SCP_PD_SHIFT                              5
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK4_SCP_PD_MASK                               0x00000020
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK5_SCP_PD_SHIFT                              6
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK5_SCP_PD_MASK                               0x00000040
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK6_SCP_PD_SHIFT                              7
#define TOP_REG_INTF_DEBUG4_REG_INTF_BUCK6_SCP_PD_MASK                               0x00000080
#define TOP_REG_INTF_DEBUG5_REG                        0x0c28
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK7_SCP_PD_SHIFT                              0
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK7_SCP_PD_MASK                               0x00000001
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK8_SCP_PD_SHIFT                              1
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK8_SCP_PD_MASK                               0x00000002
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK9_SCP_PD_SHIFT                              2
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK9_SCP_PD_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK10_SCP_PD_SHIFT                             3
#define TOP_REG_INTF_DEBUG5_REG_INTF_BUCK10_SCP_PD_MASK                              0x00000008
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO1_OCP_PD_SHIFT                              4
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO1_OCP_PD_MASK                               0x00000010
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO2_OCP_PD_SHIFT                              5
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO2_OCP_PD_MASK                               0x00000020
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO3_OCP_PD_SHIFT                              6
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO3_OCP_PD_MASK                               0x00000040
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO4_OCP_PD_SHIFT                              7
#define TOP_REG_INTF_DEBUG5_REG_INTF_ULDO4_OCP_PD_MASK                               0x00000080
#define TOP_REG_INTF_DEBUG6_REG                        0x0c29
#define TOP_REG_INTF_DEBUG6_REG_INTF_ULDO5_OCP_PD_SHIFT                              0
#define TOP_REG_INTF_DEBUG6_REG_INTF_ULDO5_OCP_PD_MASK                               0x00000001
#define TOP_REG_INTF_DEBUG6_REG_INTF_ULDO6_OCP_PD_SHIFT                              1
#define TOP_REG_INTF_DEBUG6_REG_INTF_ULDO6_OCP_PD_MASK                               0x00000002
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO1_OCP_PD_SHIFT                              2
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO1_OCP_PD_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO2_OCP_PD_SHIFT                              3
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO2_OCP_PD_MASK                               0x00000008
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO3_OCP_PD_SHIFT                              4
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO3_OCP_PD_MASK                               0x00000010
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO4_OCP_PD_SHIFT                              5
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO4_OCP_PD_MASK                               0x00000020
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO5_OCP_PD_SHIFT                              6
#define TOP_REG_INTF_DEBUG6_REG_INTF_LLDO5_OCP_PD_MASK                               0x00000040
#define TOP_REG_INTF_DEBUG6_REG_INTF_MLDO1_OCP_PD_SHIFT                              7
#define TOP_REG_INTF_DEBUG6_REG_INTF_MLDO1_OCP_PD_MASK                               0x00000080
#define TOP_REG_INTF_DEBUG7_REG                        0x0c30
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO2_OCP_PD_SHIFT                              0
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO2_OCP_PD_MASK                               0x00000001
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO3_OCP_PD_SHIFT                              1
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO3_OCP_PD_MASK                               0x00000002
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO4_OCP_PD_SHIFT                              2
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO4_OCP_PD_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO5_OCP_PD_SHIFT                              3
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO5_OCP_PD_MASK                               0x00000008
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO6_OCP_PD_SHIFT                              4
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO6_OCP_PD_MASK                               0x00000010
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO7_OCP_PD_SHIFT                              5
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO7_OCP_PD_MASK                               0x00000020
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO8_OCP_PD_SHIFT                              6
#define TOP_REG_INTF_DEBUG7_REG_INTF_MLDO8_OCP_PD_MASK                               0x00000040
#define TOP_REG_INTF_DEBUG7_REG_INTF_HLDO1_OCP_PD_SHIFT                              7
#define TOP_REG_INTF_DEBUG7_REG_INTF_HLDO1_OCP_PD_MASK                               0x00000080
#define TOP_REG_INTF_DEBUG8_REG                        0x0c31
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO2_OCP_PD_SHIFT                              0
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO2_OCP_PD_MASK                               0x00000001
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO3_OCP_PD_SHIFT                              1
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO3_OCP_PD_MASK                               0x00000002
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO4_OCP_PD_SHIFT                              2
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO4_OCP_PD_MASK                               0x00000004
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO5_OCP_PD_SHIFT                              3
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO5_OCP_PD_MASK                               0x00000008
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO6_OCP_PD_SHIFT                              4
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO6_OCP_PD_MASK                               0x00000010
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO7_OCP_PD_SHIFT                              5
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO7_OCP_PD_MASK                               0x00000020
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO8_OCP_PD_SHIFT                              6
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO8_OCP_PD_MASK                               0x00000040
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO9_OCP_PD_SHIFT                              7
#define TOP_REG_INTF_DEBUG8_REG_INTF_HLDO9_OCP_PD_MASK                               0x00000080
#define TOP_REG_INTF_DEBUG9_REG                        0x0c32
#define TOP_REG_INTF_DEBUG9_REG_INTF_HLDO10_OCP_PD_SHIFT                             0
#define TOP_REG_INTF_DEBUG9_REG_INTF_HLDO10_OCP_PD_MASK                              0x00000001
#define TOP_REG_INTF_DEBUG9_REG_INTF_VC_DET_FLG_SHIFT                                4
#define TOP_REG_INTF_DEBUG9_REG_INTF_VC_DET_FLG_MASK                                 0x00000010
#define TOP_REG_INTF_DEBUG9_REG_INTF_VDDIO_VLD_PD_SHIFT                              5
#define TOP_REG_INTF_DEBUG9_REG_INTF_VDDIO_VLD_PD_MASK                               0x00000020
#define TOP_REG_PCTRL_CONFIG29_2                       0x0e00
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF2_EN_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF2_EN_MASK                                 0x00000001
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF3_EN_SHIFT                                1
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF3_EN_MASK                                 0x00000002
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF4_EN_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF4_EN_MASK                                 0x00000004
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF5_EN_SHIFT                                3
#define TOP_REG_PCTRL_CONFIG29_2_SW_CLK_BUF5_EN_MASK                                 0x00000008
#define TOP_REG_PCTRL_CONFIG30                         0x0e01
#define TOP_REG_PCTRL_CONFIG30_SW_VC_DET_PRD_SHIFT                                   0
#define TOP_REG_PCTRL_CONFIG30_SW_VC_DET_PRD_MASK                                    0x00000003
#define TOP_REG_PCTRL_CONFIG30_SW_VC_DET_MOD_SHIFT                                   2
#define TOP_REG_PCTRL_CONFIG30_SW_VC_DET_MOD_MASK                                    0x00000004
#define TOP_REG_PCTRL_CONFIG30_SW_VC_DET_EN_SHIFT                                    3
#define TOP_REG_PCTRL_CONFIG30_SW_VC_DET_EN_MASK                                     0x00000008
#define TOP_REG_PCTRL_STATUS3                          0x0e04
#define TOP_REG_PCTRL_STATUS3_PCTRL_PMU_RSTIN_STAT_SHIFT                             0
#define TOP_REG_PCTRL_STATUS3_PCTRL_PMU_RSTIN_STAT_MASK                              0x00000001
#define TOP_REG_PCTRL_STATUS3_PCTRL_VBD_ALM_STAT_SHIFT                               1
#define TOP_REG_PCTRL_STATUS3_PCTRL_VBD_ALM_STAT_MASK                                0x00000002
#define TOP_REG_PCTRL_STATUS3_PCTRL_OTMP_ALM_STAT_SHIFT                              2
#define TOP_REG_PCTRL_STATUS3_PCTRL_OTMP_ALM_STAT_MASK                               0x00000004
#define TOP_REG_PCTRL_STATUS3_PCTRL_VOL_MINU_STAT_SHIFT                              3
#define TOP_REG_PCTRL_STATUS3_PCTRL_VOL_MINU_STAT_MASK                               0x00000008
#define TOP_REG_PCTRL_STATUS3_PCTRL_VOL_PLUS_STAT_SHIFT                              4
#define TOP_REG_PCTRL_STATUS3_PCTRL_VOL_PLUS_STAT_MASK                               0x00000010
#define TOP_REG_PCTRL_STATUS3_PCTRL_POW_KEY_STAT_SHIFT                               5
#define TOP_REG_PCTRL_STATUS3_PCTRL_POW_KEY_STAT_MASK                                0x00000020
#define TOP_REG_PCTRL_STATUS3_PCTRL_CHG_DET_STAT_SHIFT                               6
#define TOP_REG_PCTRL_STATUS3_PCTRL_CHG_DET_STAT_MASK                                0x00000040
#define TOP_REG_PCTRL_STATUS4                          0x0e05
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO0_STAT_SHIFT                                 0
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO0_STAT_MASK                                  0x00000001
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO1_STAT_SHIFT                                 1
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO1_STAT_MASK                                  0x00000002
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO2_STAT_SHIFT                                 2
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO2_STAT_MASK                                  0x00000004
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO3_STAT_SHIFT                                 3
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO3_STAT_MASK                                  0x00000008
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO4_STAT_SHIFT                                 4
#define TOP_REG_PCTRL_STATUS4_PCTRL_GPIO4_STAT_MASK                                  0x00000010
#define TOP_REG_PCTRL_STATUS4_PCTRL_VC_DET_STAT_SHIFT                                5
#define TOP_REG_PCTRL_STATUS4_PCTRL_VC_DET_STAT_MASK                                 0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD1                    0x0e06
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_PWKEY_FON_EVT_SHIFT                        0
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_PWKEY_FON_EVT_MASK                         0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_PWKEY_NON_EVT_SHIFT                        1
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_PWKEY_NON_EVT_MASK                         0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_CHGDET_PON_EVT_SHIFT                       2
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_CHGDET_PON_EVT_MASK                        0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_RTC_PON_EVT_SHIFT                          3
#define TOP_REG_PCTRL_EVENT_RECORD1_PCTRL_RTC_PON_EVT_MASK                           0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD2                    0x0e07
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_OSCLOS_CRST_EVT_SHIFT                      0
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_OSCLOS_CRST_EVT_MASK                       0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PMUIN_HRST_EVT_SHIFT                       1
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PMUIN_HRST_EVT_MASK                        0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PMUIN_CRST_EVT_SHIFT                       2
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PMUIN_CRST_EVT_MASK                        0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PSHOLD_POFF_EVT_SHIFT                      3
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PSHOLD_POFF_EVT_MASK                       0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PWKEY_HRST_EVT_SHIFT                       4
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PWKEY_HRST_EVT_MASK                        0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PWKEY_CRST_EVT_SHIFT                       5
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PWKEY_CRST_EVT_MASK                        0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PWKEY_POFF_EVT_SHIFT                       6
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_PWKEY_POFF_EVT_MASK                        0x00000040
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_SMPL_PON_EVT_SHIFT                         7
#define TOP_REG_PCTRL_EVENT_RECORD2_PCTRL_SMPL_PON_EVT_MASK                          0x00000080
#define TOP_REG_PCTRL_EVENT_RECORD3                    0x0e08
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_UVP_ABS_EVT_SHIFT                          0
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_UVP_ABS_EVT_MASK                           0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_UVP_DEB_EVT_SHIFT                          1
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_UVP_DEB_EVT_MASK                           0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_RTCPUP_ACK_TIMOUT_SHIFT                    2
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_RTCPUP_ACK_TIMOUT_MASK                     0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_OVP_POFF_EVT_SHIFT                         3
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_OVP_POFF_EVT_MASK                          0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_OTMP_POFF_EVT_SHIFT                        4
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_OTMP_POFF_EVT_MASK                         0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_CRST_ABN_EVT_SHIFT                         5
#define TOP_REG_PCTRL_EVENT_RECORD3_PCTRL_CRST_ABN_EVT_MASK                          0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD4                    0x0e09
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK1_SCP_EVT_SHIFT                        0
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK1_SCP_EVT_MASK                         0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK2_SCP_EVT_SHIFT                        1
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK2_SCP_EVT_MASK                         0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK3_SCP_EVT_SHIFT                        2
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK3_SCP_EVT_MASK                         0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK4_SCP_EVT_SHIFT                        3
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK4_SCP_EVT_MASK                         0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK5_SCP_EVT_SHIFT                        4
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK5_SCP_EVT_MASK                         0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK6_SCP_EVT_SHIFT                        5
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK6_SCP_EVT_MASK                         0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK7_SCP_EVT_SHIFT                        6
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK7_SCP_EVT_MASK                         0x00000040
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK8_SCP_EVT_SHIFT                        7
#define TOP_REG_PCTRL_EVENT_RECORD4_PCTRL_BUCK8_SCP_EVT_MASK                         0x00000080
#define TOP_REG_PCTRL_EVENT_RECORD5                    0x0e0a
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK1_OCP_EVT_SHIFT                        0
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK1_OCP_EVT_MASK                         0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK2_OCP_EVT_SHIFT                        1
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK2_OCP_EVT_MASK                         0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK3_OCP_EVT_SHIFT                        2
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK3_OCP_EVT_MASK                         0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK4_OCP_EVT_SHIFT                        3
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK4_OCP_EVT_MASK                         0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK5_OCP_EVT_SHIFT                        4
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK5_OCP_EVT_MASK                         0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK6_OCP_EVT_SHIFT                        5
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK6_OCP_EVT_MASK                         0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK7_OCP_EVT_SHIFT                        6
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK7_OCP_EVT_MASK                         0x00000040
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK8_OCP_EVT_SHIFT                        7
#define TOP_REG_PCTRL_EVENT_RECORD5_PCTRL_BUCK8_OCP_EVT_MASK                         0x00000080
#define TOP_REG_PCTRL_EVENT_RECORD6                    0x0e0b
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK9_SCP_EVT_SHIFT                        0
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK9_SCP_EVT_MASK                         0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK10_SCP_EVT_SHIFT                       1
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK10_SCP_EVT_MASK                        0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK9_OCP_EVT_SHIFT                        2
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK9_OCP_EVT_MASK                         0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK10_OCP_EVT_SHIFT                       3
#define TOP_REG_PCTRL_EVENT_RECORD6_PCTRL_BUCK10_OCP_EVT_MASK                        0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD7                    0x0e0c
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO1_OCP_EVT_SHIFT                        0
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO1_OCP_EVT_MASK                         0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO2_OCP_EVT_SHIFT                        1
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO2_OCP_EVT_MASK                         0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO3_OCP_EVT_SHIFT                        2
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO3_OCP_EVT_MASK                         0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO4_OCP_EVT_SHIFT                        3
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO4_OCP_EVT_MASK                         0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO5_OCP_EVT_SHIFT                        4
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO5_OCP_EVT_MASK                         0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO6_OCP_EVT_SHIFT                        5
#define TOP_REG_PCTRL_EVENT_RECORD7_PCTRL_ULDO6_OCP_EVT_MASK                         0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD8                    0x0e0d
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO1_OCP_EVT_SHIFT                        0
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO1_OCP_EVT_MASK                         0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO2_OCP_EVT_SHIFT                        1
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO2_OCP_EVT_MASK                         0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO3_OCP_EVT_SHIFT                        2
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO3_OCP_EVT_MASK                         0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO4_OCP_EVT_SHIFT                        3
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO4_OCP_EVT_MASK                         0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO5_OCP_EVT_SHIFT                        4
#define TOP_REG_PCTRL_EVENT_RECORD8_PCTRL_LLDO5_OCP_EVT_MASK                         0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD9                    0x0e0e
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO1_OCP_EVT_SHIFT                        0
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO1_OCP_EVT_MASK                         0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO2_OCP_EVT_SHIFT                        1
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO2_OCP_EVT_MASK                         0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO3_OCP_EVT_SHIFT                        2
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO3_OCP_EVT_MASK                         0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO4_OCP_EVT_SHIFT                        3
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO4_OCP_EVT_MASK                         0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO5_OCP_EVT_SHIFT                        4
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO5_OCP_EVT_MASK                         0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO6_OCP_EVT_SHIFT                        5
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO6_OCP_EVT_MASK                         0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO7_OCP_EVT_SHIFT                        6
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO7_OCP_EVT_MASK                         0x00000040
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO8_OCP_EVT_SHIFT                        7
#define TOP_REG_PCTRL_EVENT_RECORD9_PCTRL_MLDO8_OCP_EVT_MASK                         0x00000080
#define TOP_REG_PCTRL_EVENT_RECORD10                   0x0e0f
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO1_OCP_EVT_SHIFT                       0
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO1_OCP_EVT_MASK                        0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO2_OCP_EVT_SHIFT                       1
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO2_OCP_EVT_MASK                        0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO3_OCP_EVT_SHIFT                       2
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO3_OCP_EVT_MASK                        0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO4_OCP_EVT_SHIFT                       3
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO4_OCP_EVT_MASK                        0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO5_OCP_EVT_SHIFT                       4
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO5_OCP_EVT_MASK                        0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO6_OCP_EVT_SHIFT                       5
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO6_OCP_EVT_MASK                        0x00000020
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO7_OCP_EVT_SHIFT                       6
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO7_OCP_EVT_MASK                        0x00000040
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO8_OCP_EVT_SHIFT                       7
#define TOP_REG_PCTRL_EVENT_RECORD10_PCTRL_HLDO8_OCP_EVT_MASK                        0x00000080
#define TOP_REG_PCTRL_EVENT_RECORD11                   0x0e10
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_HLDO9_OCP_EVT_SHIFT                       0
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_HLDO9_OCP_EVT_MASK                        0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_HLDO10_OCP_EVT_SHIFT                      1
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_HLDO10_OCP_EVT_MASK                       0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_LDOCOUL_OCP_EVT_SHIFT                     2
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_LDOCOUL_OCP_EVT_MASK                      0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_LDOADC_OCP_EVT_SHIFT                      3
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_LDOADC_OCP_EVT_MASK                       0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_LDOBUF_OCP_EVT_SHIFT                      4
#define TOP_REG_PCTRL_EVENT_RECORD11_PCTRL_LDOBUF_OCP_EVT_MASK                       0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD12                   0x0e11
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_VDDIO_VLD_EVT_SHIFT                       0
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_VDDIO_VLD_EVT_MASK                        0x00000001
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOXO_VLD_EVT_SHIFT                       1
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOXO_VLD_EVT_MASK                        0x00000002
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOXO_OCP_EVT_SHIFT                       2
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOXO_OCP_EVT_MASK                        0x00000004
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOPMU_SCP_EVT_SHIFT                      3
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOPMU_SCP_EVT_MASK                       0x00000008
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOPMUH_SCP_EVT_SHIFT                     4
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOPMUH_SCP_EVT_MASK                      0x00000010
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOPMUH_OCP_EVT_SHIFT                     5
#define TOP_REG_PCTRL_EVENT_RECORD12_PCTRL_LDOPMUH_OCP_EVT_MASK                      0x00000020
#define TOP_REG_PCTRL_DEBUG_0                          0x0e12
#define TOP_REG_PCTRL_DEBUG_1                          0x0e13
#define TOP_REG_PCTRL_DEBUG_2                          0x0e14
#define TOP_REG_PCTRL_DEBUG_3                          0x0e15
#define TOP_REG_PCTRL_DEBUG_4                          0x0e16
#define TOP_REG_PCTRL_DEBUG_5                          0x0e17
#define TOP_REG_PCTRL_DEBUG_6                          0x0e18
#define TOP_REG_PCTRL_DEBUG_7                          0x0e19
#define TOP_REG_CRG_CONFIG1                            0x1000
#define TOP_REG_CRG_CONFIG1_SW_CRG_ADC_CLKSEL_SHIFT                                  0
#define TOP_REG_CRG_CONFIG1_SW_CRG_ADC_CLKSEL_MASK                                   0x00000001
#define TOP_REG_CRG_CONFIG3_2                          0x1001
#define TOP_REG_CRG_CONFIG3_2_SW_CRG_32KO2_EN_SHIFT                                  0
#define TOP_REG_CRG_CONFIG3_2_SW_CRG_32KO2_EN_MASK                                   0x00000001
#define TOP_REG_CRG_CONFIG3_2_SW_CRG_32KO3_EN_SHIFT                                  1
#define TOP_REG_CRG_CONFIG3_2_SW_CRG_32KO3_EN_MASK                                   0x00000002
#define TOP_REG_CRG_CONFIG9                            0x1006
#define TOP_REG_CRG_CONFIG9_SW_RTCOSC_CLK_BYP_SHIFT                                  0
#define TOP_REG_CRG_CONFIG9_SW_RTCOSC_CLK_BYP_MASK                                   0x00000001
#define TOP_REG_CRG_CONFIG9_SW_RTCORE_CLK_BYP_SHIFT                                  1
#define TOP_REG_CRG_CONFIG9_SW_RTCORE_CLK_BYP_MASK                                   0x00000002
#define TOP_REG_CRG_CONFIG9_SW_COUL2_CLK_BYP_SHIFT                                   2
#define TOP_REG_CRG_CONFIG9_SW_COUL2_CLK_BYP_MASK                                    0x00000004
#define TOP_REG_CRG_CONFIG9_SW_COUL1_CLK_BYP_SHIFT                                   3
#define TOP_REG_CRG_CONFIG9_SW_COUL1_CLK_BYP_MASK                                    0x00000008
#define TOP_REG_CRG_CONFIG9_SW_VRPWR_CLK_BYP_SHIFT                                   4
#define TOP_REG_CRG_CONFIG9_SW_VRPWR_CLK_BYP_MASK                                    0x00000010
#define TOP_REG_CRG_CONFIG9_SW_VRCTRL_CLK_BYP_SHIFT                                  5
#define TOP_REG_CRG_CONFIG9_SW_VRCTRL_CLK_BYP_MASK                                   0x00000020
#define TOP_REG_CRG_CONFIG10                           0x1007
#define TOP_REG_CRG_CONFIG10_SW_ADC_CLK_BYP_SHIFT                                    0
#define TOP_REG_CRG_CONFIG10_SW_ADC_CLK_BYP_MASK                                     0x00000001
#define TOP_REG_CRG_CONFIG10_SW_PWM3_CLK_BYP_SHIFT                                   1
#define TOP_REG_CRG_CONFIG10_SW_PWM3_CLK_BYP_MASK                                    0x00000002
#define TOP_REG_CRG_CONFIG10_SW_PWM2_CLK_BYP_SHIFT                                   2
#define TOP_REG_CRG_CONFIG10_SW_PWM2_CLK_BYP_MASK                                    0x00000004
#define TOP_REG_CRG_CONFIG10_SW_PWM1_CLK_BYP_SHIFT                                   3
#define TOP_REG_CRG_CONFIG10_SW_PWM1_CLK_BYP_MASK                                    0x00000008
#define TOP_REG_CRG_CONFIG10_SW_OTPCTRL_CLK_BYP_SHIFT                                4
#define TOP_REG_CRG_CONFIG10_SW_OTPCTRL_CLK_BYP_MASK                                 0x00000010
#define TOP_REG_CRG_CONFIG10_SW_OTPREG_CLK_BYP_SHIFT                                 5
#define TOP_REG_CRG_CONFIG10_SW_OTPREG_CLK_BYP_MASK                                  0x00000020
#define TOP_REG_CRG_CONFIG10_SW_SPMI_CLK160_BYP_SHIFT                                6
#define TOP_REG_CRG_CONFIG10_SW_SPMI_CLK160_BYP_MASK                                 0x00000040
#define TOP_REG_CRG_RECORD1                            0x1008
#define TOP_REG_CRG_RECORD1_CRG_OSC_PUPLO_EVT_SHIFT                                  0
#define TOP_REG_CRG_RECORD1_CRG_OSC_PUPLO_EVT_MASK                                   0x00000001
#define TOP_REG_CRG_RECORD1_CRG_OTP_TIMOUT_EVT_SHIFT                                 1
#define TOP_REG_CRG_RECORD1_CRG_OTP_TIMOUT_EVT_MASK                                  0x00000002
#define TOP_REG_CRG_STATUS1                            0x1009
#define TOP_REG_CRG_STATUS1_SYS_CRG_32KMUX_SRC_SHIFT                                 0
#define TOP_REG_CRG_STATUS1_SYS_CRG_32KMUX_SRC_MASK                                  0x00000001
#define TOP_REG_CRG_STATUS1_SYS_CRG_SWIT1_SRC_SHIFT                                  1
#define TOP_REG_CRG_STATUS1_SYS_CRG_SWIT1_SRC_MASK                                   0x00000002
#define TOP_REG_CRG_STATUS1_SYS_CRG_SWIT0_SRC_SHIFT                                  2
#define TOP_REG_CRG_STATUS1_SYS_CRG_SWIT0_SRC_MASK                                   0x00000004
#define TOP_REG_CRG_DEBUG_0                            0x100a
#define TOP_REG_CRG_DEBUG_1                            0x100b
#define TOP_REG_CRG_DEBUG_2                            0x100c
#define TOP_REG_CRG_DEBUG_3                            0x100d
#define TOP_REG_CRG_DEBUG_4                            0x100e
#define TOP_REG_CRG_DEBUG_5                            0x100f
#define TOP_REG_CRG_DEBUG_6                            0x1010
#define TOP_REG_CRG_DEBUG_7                            0x1011
#define TOP_REG_COUL2_POCV_0                           0x1200
#define TOP_REG_COUL2_POCV_1                           0x1201
#define TOP_REG_COUL2_POCV_2                           0x1202
#define TOP_REG_COUL2_POCI_0                           0x1203
#define TOP_REG_COUL2_POCI_1                           0x1204
#define TOP_REG_COUL2_POCI_2                           0x1205
#define TOP_REG_COUL2_CAL_V_0                          0x1206
#define TOP_REG_COUL2_CAL_V_1                          0x1207
#define TOP_REG_COUL2_CAL_V_2                          0x1208
#define TOP_REG_COUL2_CAL_I_0                          0x1209
#define TOP_REG_COUL2_CAL_I_1                          0x120a
#define TOP_REG_COUL2_CAL_I_2                          0x120b
#define TOP_REG_COUL2_SAMP_V_0                         0x120c
#define TOP_REG_COUL2_SAMP_V_1                         0x120d
#define TOP_REG_COUL2_SAMP_V_2                         0x120e
#define TOP_REG_COUL2_SAMP_I_0                         0x120f
#define TOP_REG_COUL2_SAMP_I_1                         0x1210
#define TOP_REG_COUL2_SAMP_I_2                         0x1211
#define TOP_REG_COUL2_V_RO_0                           0x1212
#define TOP_REG_COUL2_V_RO_1                           0x1213
#define TOP_REG_COUL2_V_RO_2                           0x1214
#define TOP_REG_COUL2_I_RO_0                           0x1215
#define TOP_REG_COUL2_I_RO_1                           0x1216
#define TOP_REG_COUL2_I_RO_2                           0x1217
#define TOP_REG_COUL2_TEMP_0                           0x1218
#define TOP_REG_COUL2_TEMP_1                           0x1219
#define TOP_REG_COUL2_TEMP_1_COUL2_TEMP_1_SHIFT                                      0
#define TOP_REG_COUL2_TEMP_1_COUL2_TEMP_1_MASK                                       0x0000000f
#define TOP_REG_COUL2_TEMP_1_COUL2_TEMP_TIMEOUT_EVT_SHIFT                            4
#define TOP_REG_COUL2_TEMP_1_COUL2_TEMP_TIMEOUT_EVT_MASK                             0x00000010
#define TOP_REG_COUL2_LP_CNT_0                         0x121a
#define TOP_REG_COUL2_LP_CNT_1                         0x121b
#define TOP_REG_COUL2_LP_CNT_2                         0x121c
#define TOP_REG_COUL2_V_RO_0_0                         0x121d
#define TOP_REG_COUL2_V_RO_0_1                         0x121e
#define TOP_REG_COUL2_V_RO_0_2                         0x121f
#define TOP_REG_COUL2_V_RO_1_0                         0x1220
#define TOP_REG_COUL2_V_RO_1_1                         0x1221
#define TOP_REG_COUL2_V_RO_1_2                         0x1222
#define TOP_REG_COUL2_V_RO_2_0                         0x1223
#define TOP_REG_COUL2_V_RO_2_1                         0x1224
#define TOP_REG_COUL2_V_RO_2_2                         0x1225
#define TOP_REG_COUL2_V_RO_3_0                         0x1226
#define TOP_REG_COUL2_V_RO_3_1                         0x1227
#define TOP_REG_COUL2_V_RO_3_2                         0x1228
#define TOP_REG_COUL2_V_RO_4_0                         0x1229
#define TOP_REG_COUL2_V_RO_4_1                         0x122a
#define TOP_REG_COUL2_V_RO_4_2                         0x122b
#define TOP_REG_COUL2_V_RO_5_0                         0x122c
#define TOP_REG_COUL2_V_RO_5_1                         0x122d
#define TOP_REG_COUL2_V_RO_5_2                         0x122e
#define TOP_REG_COUL2_V_RO_6_0                         0x122f
#define TOP_REG_COUL2_V_RO_6_1                         0x1230
#define TOP_REG_COUL2_V_RO_6_2                         0x1231
#define TOP_REG_COUL2_V_RO_7_0                         0x1232
#define TOP_REG_COUL2_V_RO_7_1                         0x1233
#define TOP_REG_COUL2_V_RO_7_2                         0x1234
#define TOP_REG_COUL2_I_RO_0_0                         0x1235
#define TOP_REG_COUL2_I_RO_0_1                         0x1236
#define TOP_REG_COUL2_I_RO_0_2                         0x1237
#define TOP_REG_COUL2_I_RO_1_0                         0x1238
#define TOP_REG_COUL2_I_RO_1_1                         0x1239
#define TOP_REG_COUL2_I_RO_1_2                         0x123a
#define TOP_REG_COUL2_I_RO_2_0                         0x123b
#define TOP_REG_COUL2_I_RO_2_1                         0x123c
#define TOP_REG_COUL2_I_RO_2_2                         0x123d
#define TOP_REG_COUL2_I_RO_3_0                         0x123e
#define TOP_REG_COUL2_I_RO_3_1                         0x123f
#define TOP_REG_COUL2_I_RO_3_2                         0x1240
#define TOP_REG_COUL2_I_RO_4_0                         0x1241
#define TOP_REG_COUL2_I_RO_4_1                         0x1242
#define TOP_REG_COUL2_I_RO_4_2                         0x1243
#define TOP_REG_COUL2_I_RO_5_0                         0x1244
#define TOP_REG_COUL2_I_RO_5_1                         0x1245
#define TOP_REG_COUL2_I_RO_5_2                         0x1246
#define TOP_REG_COUL2_I_RO_6_0                         0x1247
#define TOP_REG_COUL2_I_RO_6_1                         0x1248
#define TOP_REG_COUL2_I_RO_6_2                         0x1249
#define TOP_REG_COUL2_I_RO_7_0                         0x124a
#define TOP_REG_COUL2_I_RO_7_1                         0x124b
#define TOP_REG_COUL2_I_RO_7_2                         0x124c
#define TOP_REG_COUL2_TEMP_0_0                         0x124d
#define TOP_REG_COUL2_TEMP_0_1                         0x124e
#define TOP_REG_COUL2_TEMP_0_1_COUL2_TEMP_0_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_0_1_COUL2_TEMP_0_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_TEMP_1_0                         0x124f
#define TOP_REG_COUL2_TEMP_1_1                         0x1250
#define TOP_REG_COUL2_TEMP_1_1_COUL2_TEMP_1_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_1_1_COUL2_TEMP_1_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_TEMP_2_0                         0x1251
#define TOP_REG_COUL2_TEMP_2_1                         0x1252
#define TOP_REG_COUL2_TEMP_2_1_COUL2_TEMP_2_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_2_1_COUL2_TEMP_2_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_TEMP_3_0                         0x1253
#define TOP_REG_COUL2_TEMP_3_1                         0x1254
#define TOP_REG_COUL2_TEMP_3_1_COUL2_TEMP_3_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_3_1_COUL2_TEMP_3_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_TEMP_4_0                         0x1255
#define TOP_REG_COUL2_TEMP_4_1                         0x1256
#define TOP_REG_COUL2_TEMP_4_1_COUL2_TEMP_4_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_4_1_COUL2_TEMP_4_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_TEMP_5_0                         0x1257
#define TOP_REG_COUL2_TEMP_5_1                         0x1258
#define TOP_REG_COUL2_TEMP_5_1_COUL2_TEMP_5_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_5_1_COUL2_TEMP_5_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_TEMP_6_0                         0x1259
#define TOP_REG_COUL2_TEMP_6_1                         0x125a
#define TOP_REG_COUL2_TEMP_6_1_COUL2_TEMP_6_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_6_1_COUL2_TEMP_6_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_TEMP_7_0                         0x125b
#define TOP_REG_COUL2_TEMP_7_1                         0x125c
#define TOP_REG_COUL2_TEMP_7_1_COUL2_TEMP_7_1_SHIFT                                  0
#define TOP_REG_COUL2_TEMP_7_1_COUL2_TEMP_7_1_MASK                                   0x0000000f
#define TOP_REG_COUL2_LP_CNT_0_0                       0x125d
#define TOP_REG_COUL2_LP_CNT_0_1                       0x125e
#define TOP_REG_COUL2_LP_CNT_0_2                       0x125f
#define TOP_REG_COUL2_LP_CNT_1_0                       0x1260
#define TOP_REG_COUL2_LP_CNT_1_1                       0x1261
#define TOP_REG_COUL2_LP_CNT_1_2                       0x1262
#define TOP_REG_COUL2_LP_CNT_2_0                       0x1263
#define TOP_REG_COUL2_LP_CNT_2_1                       0x1264
#define TOP_REG_COUL2_LP_CNT_2_2                       0x1265
#define TOP_REG_COUL2_LP_CNT_3_0                       0x1266
#define TOP_REG_COUL2_LP_CNT_3_1                       0x1267
#define TOP_REG_COUL2_LP_CNT_3_2                       0x1268
#define TOP_REG_COUL2_LP_CNT_4_0                       0x1269
#define TOP_REG_COUL2_LP_CNT_4_1                       0x126a
#define TOP_REG_COUL2_LP_CNT_4_2                       0x126b
#define TOP_REG_COUL2_LP_CNT_5_0                       0x126c
#define TOP_REG_COUL2_LP_CNT_5_1                       0x126d
#define TOP_REG_COUL2_LP_CNT_5_2                       0x126e
#define TOP_REG_COUL2_LP_CNT_6_0                       0x126f
#define TOP_REG_COUL2_LP_CNT_6_1                       0x1270
#define TOP_REG_COUL2_LP_CNT_6_2                       0x1271
#define TOP_REG_COUL2_LP_CNT_7_0                       0x1272
#define TOP_REG_COUL2_LP_CNT_7_1                       0x1273
#define TOP_REG_COUL2_LP_CNT_7_2                       0x1274
#define TOP_REG_COUL2_CAL_Q_IN_0                       0x1275
#define TOP_REG_COUL2_CAL_Q_IN_1                       0x1276
#define TOP_REG_COUL2_CAL_Q_IN_2                       0x1277
#define TOP_REG_COUL2_CAL_Q_IN_3                       0x1278
#define TOP_REG_COUL2_CAL_Q_IN_4                       0x1279
#define TOP_REG_COUL2_CAL_Q_OUT_0                      0x127a
#define TOP_REG_COUL2_CAL_Q_OUT_1                      0x127b
#define TOP_REG_COUL2_CAL_Q_OUT_2                      0x127c
#define TOP_REG_COUL2_CAL_Q_OUT_3                      0x127d
#define TOP_REG_COUL2_CAL_Q_OUT_4                      0x127e
#define TOP_REG_COUL2_Q_IN_0                           0x127f
#define TOP_REG_COUL2_Q_IN_1                           0x1280
#define TOP_REG_COUL2_Q_IN_2                           0x1281
#define TOP_REG_COUL2_Q_IN_3                           0x1282
#define TOP_REG_COUL2_Q_IN_4                           0x1283
#define TOP_REG_COUL2_Q_OUT_0                          0x1284
#define TOP_REG_COUL2_Q_OUT_1                          0x1285
#define TOP_REG_COUL2_Q_OUT_2                          0x1286
#define TOP_REG_COUL2_Q_OUT_3                          0x1287
#define TOP_REG_COUL2_Q_OUT_4                          0x1288
#define TOP_REG_COUL2_Q_IN_LP_0                        0x1289
#define TOP_REG_COUL2_Q_IN_LP_1                        0x128a
#define TOP_REG_COUL2_Q_IN_LP_2                        0x128b
#define TOP_REG_COUL2_Q_IN_LP_3                        0x128c
#define TOP_REG_COUL2_Q_IN_LP_4                        0x128d
#define TOP_REG_COUL2_Q_OUT_LP_0                       0x128e
#define TOP_REG_COUL2_Q_OUT_LP_1                       0x128f
#define TOP_REG_COUL2_Q_OUT_LP_2                       0x1290
#define TOP_REG_COUL2_Q_OUT_LP_3                       0x1291
#define TOP_REG_COUL2_Q_OUT_LP_4                       0x1292
#define TOP_REG_SW_COUL2_CHARGE_TIME_0                 0x1293
#define TOP_REG_SW_COUL2_CHARGE_TIME_1                 0x1294
#define TOP_REG_SW_COUL2_CHARGE_TIME_2                 0x1295
#define TOP_REG_SW_COUL2_CHARGE_TIME_3                 0x1296
#define TOP_REG_SW_COUL2_DISCHARGE_TIME_0              0x1297
#define TOP_REG_SW_COUL2_DISCHARGE_TIME_1              0x1298
#define TOP_REG_SW_COUL2_DISCHARGE_TIME_2              0x1299
#define TOP_REG_SW_COUL2_DISCHARGE_TIME_3              0x129a
#define TOP_REG_SW_COUL2_EN                            0x129b
#define TOP_REG_SW_COUL2_EN_SW_COUL2_EN_SHIFT                                        0
#define TOP_REG_SW_COUL2_EN_SW_COUL2_EN_MASK                                         0x00000001
#define TOP_REG_SW_COUL2_CAL_EN                        0x129e
#define TOP_REG_SW_COUL2_CAL_EN_SW_COUL2_CAL_EN_SHIFT                                0
#define TOP_REG_SW_COUL2_CAL_VLD_EN                    0x129f
#define TOP_REG_SW_COUL2_CAL_VLD_EN_SW_COUL2_CAL_VLD_EN_SHIFT                        0
#define TOP_REG_SW_COUL2_CAL_VLD_EN_SW_COUL2_CAL_VLD_EN_MASK                         0x00000003
#define TOP_REG_SW_COUL2_DEBUG_EN                      0x12a0
#define TOP_REG_SW_COUL2_DEBUG_EN_SW_COUL2_DEBUG_EN_SHIFT                            0
#define TOP_REG_SW_COUL2_OFFSET_EN                     0x12a1
#define TOP_REG_SW_COUL2_OFFSET_EN_SW_COUL2_OFFSET_EN_SHIFT                          0
#define TOP_REG_SW_COUL2_LP_FOLLOW_EN                  0x12a2
#define TOP_REG_SW_COUL2_LP_FOLLOW_EN_SW_COUL2_LP_FOLLOW_EN_SHIFT                    0
#define TOP_REG_SW_COUL2_LP_FOLLOW_EN_SW_COUL2_LP_FOLLOW_EN_MASK                     0x00000001
#define TOP_REG_SW_COUL2_LP_CNT_EN                     0x12a3
#define TOP_REG_SW_COUL2_LP_CNT_EN_SW_COUL2_LP_CNT_EN_SHIFT                          0
#define TOP_REG_SW_COUL2_LP_CNT_EN_SW_COUL2_LP_CNT_EN_MASK                           0x00000001
#define TOP_REG_SW_COUL2_CAPTURE_LP_EN                 0x12a4
#define TOP_REG_SW_COUL2_CAPTURE_LP_EN_SW_COUL2_CAPTURE_LP_EN_SHIFT                  0
#define TOP_REG_SW_COUL2_CAPTURE_LP_EN_SW_COUL2_CAPTURE_LP_EN_MASK                   0x00000001
#define TOP_REG_SW_COUL2_VI_RO_FIFO_EN                 0x12a5
#define TOP_REG_SW_COUL2_VI_RO_FIFO_EN_SW_COUL2_VI_RO_FIFO_EN_SHIFT                  0
#define TOP_REG_SW_COUL2_VI_RO_FIFO_EN_SW_COUL2_VI_RO_FIFO_EN_MASK                   0x00000003
#define TOP_REG_SW_COUL2_CAL_AVE_MODE                  0x12a6
#define TOP_REG_SW_COUL2_CAL_AVE_MODE_SW_COUL2_CAL_AVE_MODE_SHIFT                    0
#define TOP_REG_SW_COUL2_CAL_AVE_MODE_SW_COUL2_CAL_AVE_MODE_MASK                     0x00000003
#define TOP_REG_SW_COUL2_AVE_MODE                      0x12a7
#define TOP_REG_SW_COUL2_AVE_MODE_SW_COUL2_AVE_MODE_SHIFT                            0
#define TOP_REG_SW_COUL2_AVE_MODE_SW_COUL2_AVE_MODE_MASK                             0x00000003
#define TOP_REG_SW_COUL2_LP_AVE_MODE                   0x12a8
#define TOP_REG_SW_COUL2_LP_AVE_MODE_SW_COUL2_LP_AVE_MODE_SHIFT                      0
#define TOP_REG_SW_COUL2_LP_AVE_MODE_SW_COUL2_LP_AVE_MODE_MASK                       0x00000003
#define TOP_REG_SW_COUL2_LP_PERIOD_SEL                 0x12a9
#define TOP_REG_SW_COUL2_LP_PERIOD_SEL_SW_COUL2_LP_PERIOD_SEL_SHIFT                  0
#define TOP_REG_SW_COUL2_LP_PERIOD_SEL_SW_COUL2_LP_PERIOD_SEL_MASK                   0x00000003
#define TOP_REG_SW_COUL2_LP_DELAY_TIME_CFG             0x12aa
#define TOP_REG_SW_COUL2_LP_DELAY_TIME_CFG_SW_COUL2_LP_DELAY_TIME_CFG_SHIFT          0
#define TOP_REG_SW_COUL2_LP_DELAY_TIME_CFG_SW_COUL2_LP_DELAY_TIME_CFG_MASK           0x00000003
#define TOP_REG_SW_COUL2_CIC_DEC                       0x12ab
#define TOP_REG_SW_COUL2_CIC_DEC_SW_COUL2_CIC_DEC_SHIFT                              0
#define TOP_REG_SW_COUL2_CIC_DEC_SW_COUL2_CIC_DEC_MASK                               0x00000001
#define TOP_REG_SW_COUL2_THROW_SAMP_NUM                0x12ac
#define TOP_REG_SW_COUL2_THROW_SAMP_NUM_SW_COUL2_THROW_SAMP_NUM_SHIFT                0
#define TOP_REG_SW_COUL2_THROW_SAMP_NUM_SW_COUL2_THROW_SAMP_NUM_MASK                 0x00000003
#define TOP_REG_SW_COUL2_OFFSET_V_0                    0x12ad
#define TOP_REG_SW_COUL2_OFFSET_V_1                    0x12ae
#define TOP_REG_SW_COUL2_OFFSET_I_0                    0x12b0
#define TOP_REG_SW_COUL2_OFFSET_I_1                    0x12b1
#define TOP_REG_SW_COUL2_I_IN_OCD_TH_0                 0x12b4
#define TOP_REG_SW_COUL2_I_IN_OCD_TH_1                 0x12b5
#define TOP_REG_SW_COUL2_I_IN_OCD_TH_2                 0x12b6
#define TOP_REG_SW_COUL2_I_OUT_OCD_TH_0                0x12b8
#define TOP_REG_SW_COUL2_I_OUT_OCD_TH_1                0x12b9
#define TOP_REG_SW_COUL2_I_OUT_OCD_TH_2                0x12ba
#define TOP_REG_SW_COUL2_UV_ALARM_TH_0                 0x12bc
#define TOP_REG_SW_COUL2_UV_ALARM_TH_1                 0x12bd
#define TOP_REG_SW_COUL2_UV_ALARM_TH_2                 0x12be
#define TOP_REG_SW_COUL2_Q_IN_CFG_0                    0x12bf
#define TOP_REG_SW_COUL2_Q_IN_CFG_1                    0x12c0
#define TOP_REG_SW_COUL2_Q_IN_CFG_2                    0x12c1
#define TOP_REG_SW_COUL2_Q_IN_CFG_3                    0x12c2
#define TOP_REG_SW_COUL2_Q_IN_CFG_4                    0x12c3
#define TOP_REG_SW_COUL2_Q_OUT_CFG_0                   0x12c4
#define TOP_REG_SW_COUL2_Q_OUT_CFG_1                   0x12c5
#define TOP_REG_SW_COUL2_Q_OUT_CFG_2                   0x12c6
#define TOP_REG_SW_COUL2_Q_OUT_CFG_3                   0x12c7
#define TOP_REG_SW_COUL2_Q_OUT_CFG_4                   0x12c8
#define TOP_REG_SW_COUL2_CFG                           0x12c9
#define TOP_REG_SW_COUL2_CFG_SW_COUL2_CIC_V_CLK_BYP_SHIFT                            0
#define TOP_REG_SW_COUL2_CFG_SW_COUL2_CIC_V_CLK_BYP_MASK                             0x00000001
#define TOP_REG_SW_COUL2_CFG_SW_COUL2_CIC_I_CLK_BYP_SHIFT                            1
#define TOP_REG_SW_COUL2_CFG_SW_COUL2_CIC_I_CLK_BYP_MASK                             0x00000002
#define TOP_REG_SW_COUL2_CFG_SW_COUL2_RD_CLK_BYP_SHIFT                               2
#define TOP_REG_SW_COUL2_CFG_SW_COUL2_RD_CLK_BYP_MASK                                0x00000004
#define TOP_REG_SW_COUL2_LP_FORCE_EN                   0x12ca
#define TOP_REG_SW_COUL2_LP_FORCE_EN_SW_COUL2_LP_FORCE_EN_SHIFT                      0
#define TOP_REG_SW_COUL2_LP_FORCE_EN_SW_COUL2_LP_FORCE_EN_MASK                       0x00000001
#define TOP_REG_SW_COUL2_OFFSET_VLD_MASK               0x12cb
#define TOP_REG_SW_COUL2_OFFSET_VLD_MASK_SW_COUL2_OFFSET_VLD_MASK_SHIFT              0
#define TOP_REG_SW_COUL2_OFFSET_VLD_MASK_SW_COUL2_OFFSET_VLD_MASK_MASK               0x00000001
#define TOP_REG_COUL2_OVERFLOW_REG                     0x12cc
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_SUM_I_SHIFT                              0
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_SUM_I_MASK                               0x00000001
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_SUM_V_SHIFT                              1
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_SUM_V_MASK                               0x00000002
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_OUT_SHIFT                              2
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_OUT_MASK                               0x00000004
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_IN_SHIFT                               3
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_IN_MASK                                0x00000008
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_CAL_OUT_SHIFT                          4
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_CAL_OUT_MASK                           0x00000010
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_CAL_IN_SHIFT                           5
#define TOP_REG_COUL2_OVERFLOW_REG_COUL2_OV_Q_CAL_IN_MASK                            0x00000020
#define TOP_REG_COUL2_DEBUG1_REG                       0x12cd
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_POFF_CAPTURE_EN_SHIFT                         0
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_POFF_CAPTURE_EN_MASK                          0x00000001
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_POCV_CAPTURE_EN_SHIFT                         1
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_POCV_CAPTURE_EN_MASK                          0x00000002
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_AUXADC_START_SHIFT                            2
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_AUXADC_START_MASK                             0x00000004
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_AUXADC_EN_SHIFT                               3
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_AUXADC_EN_MASK                                0x00000008
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_CAL_I_EN_SHIFT                                4
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_CAL_I_EN_MASK                                 0x00000010
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_CAL_V_EN_SHIFT                                5
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_CAL_V_EN_MASK                                 0x00000020
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_ADC_I_EN_SHIFT                                6
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_ADC_I_EN_MASK                                 0x00000040
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_ADC_V_EN_SHIFT                                7
#define TOP_REG_COUL2_DEBUG1_REG_COUL2_ADC_V_EN_MASK                                 0x00000080
#define TOP_REG_COUL2_DEBUG2_REG                       0x12ce
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_POCV_DONE_POS_SHIFT                           0
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_POCV_DONE_POS_MASK                            0x00000001
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_WAIT_TIME_DONE_SHIFT                          1
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_WAIT_TIME_DONE_MASK                           0x00000002
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_WAIT_LDO_DONE_SHIFT                           2
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_WAIT_LDO_DONE_MASK                            0x00000004
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_LP_VI_SAMP_CAPTURE_EN_SHIFT                   3
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_LP_VI_SAMP_CAPTURE_EN_MASK                    0x00000008
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_LP_END_CAPTURE_EN_SHIFT                       4
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_LP_END_CAPTURE_EN_MASK                        0x00000010
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_LP_START_CAPTURE_EN_SHIFT                     5
#define TOP_REG_COUL2_DEBUG2_REG_COUL2_LP_START_CAPTURE_EN_MASK                      0x00000020
#define TOP_REG_COUL2_DEBUG3_REG                       0x12cf
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_CIC_V_CLK_EN_SHIFT                            0
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_CIC_V_CLK_EN_MASK                             0x00000001
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_CURR_STAT_SHIFT                               1
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_CURR_STAT_MASK                                0x0000000e
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_LP_POW_ON_SHIFT                               4
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_LP_POW_ON_MASK                                0x00000010
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_LP_VI_DONE_POS_SHIFT                          5
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_LP_VI_DONE_POS_MASK                           0x00000020
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_CAL_DONE_POS_SHIFT                            6
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_CAL_DONE_POS_MASK                             0x00000040
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_VI_DONE_POS_SHIFT                             7
#define TOP_REG_COUL2_DEBUG3_REG_COUL2_VI_DONE_POS_MASK                              0x00000080
#define TOP_REG_COUL2_DEBUG4_REG                       0x12d0
#define TOP_REG_COUL2_DEBUG4_REG_COUL2_CIC_I_CLK_EN_SHIFT                            0
#define TOP_REG_COUL2_DEBUG4_REG_COUL2_CIC_I_CLK_EN_MASK                             0x00000001
#define TOP_REG_COUL2_DEBUG4_REG_COUL2_RD_CLK_EN_SHIFT                               1
#define TOP_REG_COUL2_DEBUG4_REG_COUL2_RD_CLK_EN_MASK                                0x00000002
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW            0x1400
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_PWKEY_P20MS_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_PWKEY_N20MS_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_PWKEY_N1S_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_PWKEY_N6S_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_CHGDET_P20MS_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_CHGDET_N20MS_INT_RAW_SHIFT         5
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_VCDET_POS_INT_RAW_SHIFT            6
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_RAW_PCTRL_VCDET_NEG_INT_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE          0x1401
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_PWKEY_P20MS_INT_RAW_SHIFT        0
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_PWKEY_N20MS_INT_RAW_SHIFT        1
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_PWKEY_N1S_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_PWKEY_N6S_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_CHGDET_P20MS_INT_RAW_SHIFT       4
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_CHGDET_N20MS_INT_RAW_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_VCDET_POS_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_FORCE_PCTRL_VCDET_NEG_INT_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK           0x1402
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_P20MS_INT_MASK_SHIFT        0
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_P20MS_INT_MASK_MASK         0x00000001
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_N20MS_INT_MASK_SHIFT        1
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_N20MS_INT_MASK_MASK         0x00000002
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_N1S_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_N1S_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_N6S_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_PWKEY_N6S_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_CHGDET_P20MS_INT_MASK_SHIFT       4
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_CHGDET_P20MS_INT_MASK_MASK        0x00000010
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_CHGDET_N20MS_INT_MASK_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_CHGDET_N20MS_INT_MASK_MASK        0x00000020
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_VCDET_POS_INT_MASK_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_VCDET_POS_INT_MASK_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_VCDET_NEG_INT_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_MASK_PCTRL_VCDET_NEG_INT_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS         0x1403
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_P20MS_INT_STATUS_SHIFT    0
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_P20MS_INT_STATUS_MASK     0x00000001
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_N20MS_INT_STATUS_SHIFT    1
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_N20MS_INT_STATUS_MASK     0x00000002
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_N1S_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_N1S_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_N6S_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_PWKEY_N6S_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_CHGDET_P20MS_INT_STATUS_SHIFT   4
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_CHGDET_P20MS_INT_STATUS_MASK    0x00000010
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_CHGDET_N20MS_INT_STATUS_SHIFT   5
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_CHGDET_N20MS_INT_STATUS_MASK    0x00000020
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_VCDET_POS_INT_STATUS_SHIFT      6
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_VCDET_POS_INT_STATUS_MASK       0x00000040
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_VCDET_NEG_INT_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O1_IRQ_INT_STATUS_PCTRL_VCDET_NEG_INT_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW            0x1404
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_PCTRL_VOL_PP20MS_INT_RAW_SHIFT           0
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_PCTRL_VOL_PN20MS_INT_RAW_SHIFT           1
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_PCTRL_VOL_PN1S_INT_RAW_SHIFT             2
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_PCTRL_VOL_MP20MS_INT_RAW_SHIFT           3
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_PCTRL_VOL_MN20MS_INT_RAW_SHIFT           4
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_PCTRL_VOL_MN1S_INT_RAW_SHIFT             5
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_AUXADC_CTRL_TRANS_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_RAW_AUXADC_CTRL_AB_INT_RAW_SHIFT             7
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE          0x1405
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_PCTRL_VOL_PP20MS_INT_RAW_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_PCTRL_VOL_PN20MS_INT_RAW_SHIFT         1
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_PCTRL_VOL_PN1S_INT_RAW_SHIFT           2
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_PCTRL_VOL_MP20MS_INT_RAW_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_PCTRL_VOL_MN20MS_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_PCTRL_VOL_MN1S_INT_RAW_SHIFT           5
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_AUXADC_CTRL_TRANS_INT_RAW_SHIFT        6
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_FORCE_AUXADC_CTRL_AB_INT_RAW_SHIFT           7
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK           0x1406
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_PP20MS_INT_MASK_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_PP20MS_INT_MASK_MASK          0x00000001
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_PN20MS_INT_MASK_SHIFT         1
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_PN20MS_INT_MASK_MASK          0x00000002
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_PN1S_INT_MASK_SHIFT           2
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_PN1S_INT_MASK_MASK            0x00000004
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_MP20MS_INT_MASK_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_MP20MS_INT_MASK_MASK          0x00000008
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_MN20MS_INT_MASK_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_MN20MS_INT_MASK_MASK          0x00000010
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_MN1S_INT_MASK_SHIFT           5
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_PCTRL_VOL_MN1S_INT_MASK_MASK            0x00000020
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_AUXADC_CTRL_TRANS_INT_MASK_SHIFT        6
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_AUXADC_CTRL_TRANS_INT_MASK_MASK         0x00000040
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_AUXADC_CTRL_AB_INT_MASK_SHIFT           7
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_MASK_AUXADC_CTRL_AB_INT_MASK_MASK            0x00000080
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS         0x1407
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_PP20MS_INT_STATUS_SHIFT     0
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_PP20MS_INT_STATUS_MASK      0x00000001
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_PN20MS_INT_STATUS_SHIFT     1
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_PN20MS_INT_STATUS_MASK      0x00000002
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_PN1S_INT_STATUS_SHIFT       2
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_PN1S_INT_STATUS_MASK        0x00000004
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_MP20MS_INT_STATUS_SHIFT     3
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_MP20MS_INT_STATUS_MASK      0x00000008
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_MN20MS_INT_STATUS_SHIFT     4
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_MN20MS_INT_STATUS_MASK      0x00000010
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_MN1S_INT_STATUS_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_PCTRL_VOL_MN1S_INT_STATUS_MASK        0x00000020
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_AUXADC_CTRL_TRANS_INT_STATUS_SHIFT    6
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_AUXADC_CTRL_TRANS_INT_STATUS_MASK     0x00000040
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_AUXADC_CTRL_AB_INT_STATUS_SHIFT       7
#define TOP_REG_PMIC_LVL2INT_O2_IRQ_INT_STATUS_AUXADC_CTRL_AB_INT_STATUS_MASK        0x00000080
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW            0x1408
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK1_SCP_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK2_SCP_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK3_SCP_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK4_SCP_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK5_SCP_INT_RAW_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK6_SCP_INT_RAW_SHIFT            5
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK7_SCP_INT_RAW_SHIFT            6
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_RAW_PCTRL_BUCK8_SCP_INT_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE          0x1409
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK1_SCP_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK2_SCP_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK3_SCP_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK4_SCP_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK5_SCP_INT_RAW_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK6_SCP_INT_RAW_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK7_SCP_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_FORCE_PCTRL_BUCK8_SCP_INT_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK           0x140a
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK1_SCP_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK1_SCP_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK2_SCP_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK2_SCP_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK3_SCP_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK3_SCP_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK4_SCP_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK4_SCP_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK5_SCP_INT_MASK_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK5_SCP_INT_MASK_MASK           0x00000010
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK6_SCP_INT_MASK_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK6_SCP_INT_MASK_MASK           0x00000020
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK7_SCP_INT_MASK_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK7_SCP_INT_MASK_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK8_SCP_INT_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_MASK_PCTRL_BUCK8_SCP_INT_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS         0x140b
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK1_SCP_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK1_SCP_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK2_SCP_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK2_SCP_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK3_SCP_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK3_SCP_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK4_SCP_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK4_SCP_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK5_SCP_INT_STATUS_SHIFT      4
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK5_SCP_INT_STATUS_MASK       0x00000010
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK6_SCP_INT_STATUS_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK6_SCP_INT_STATUS_MASK       0x00000020
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK7_SCP_INT_STATUS_SHIFT      6
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK7_SCP_INT_STATUS_MASK       0x00000040
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK8_SCP_INT_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O3_IRQ_INT_STATUS_PCTRL_BUCK8_SCP_INT_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW            0x140c
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK1_OCP_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK2_OCP_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK3_OCP_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK4_OCP_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK5_OCP_INT_RAW_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK6_OCP_INT_RAW_SHIFT            5
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK7_OCP_INT_RAW_SHIFT            6
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_RAW_PCTRL_BUCK8_OCP_INT_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE          0x140d
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK1_OCP_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK2_OCP_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK3_OCP_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK4_OCP_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK5_OCP_INT_RAW_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK6_OCP_INT_RAW_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK7_OCP_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_FORCE_PCTRL_BUCK8_OCP_INT_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK           0x140e
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK1_OCP_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK1_OCP_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK2_OCP_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK2_OCP_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK3_OCP_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK3_OCP_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK4_OCP_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK4_OCP_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK5_OCP_INT_MASK_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK5_OCP_INT_MASK_MASK           0x00000010
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK6_OCP_INT_MASK_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK6_OCP_INT_MASK_MASK           0x00000020
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK7_OCP_INT_MASK_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK7_OCP_INT_MASK_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK8_OCP_INT_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_MASK_PCTRL_BUCK8_OCP_INT_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS         0x140f
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK1_OCP_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK1_OCP_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK2_OCP_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK2_OCP_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK3_OCP_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK3_OCP_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK4_OCP_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK4_OCP_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK5_OCP_INT_STATUS_SHIFT      4
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK5_OCP_INT_STATUS_MASK       0x00000010
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK6_OCP_INT_STATUS_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK6_OCP_INT_STATUS_MASK       0x00000020
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK7_OCP_INT_STATUS_SHIFT      6
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK7_OCP_INT_STATUS_MASK       0x00000040
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK8_OCP_INT_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O4_IRQ_INT_STATUS_PCTRL_BUCK8_OCP_INT_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_RAW            0x1410
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_RAW_PCTRL_BUCK9_SCP_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_RAW_PCTRL_BUCK10_SCP_INT_RAW_SHIFT           1
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_RAW_PCTRL_BUCK9_OCP_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_RAW_PCTRL_BUCK10_OCP_INT_RAW_SHIFT           3
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_RAW_TOPREG_AD_ERR_INT_RAW_SHIFT              4
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_RAW_SPMI_INT_PS_LP_IN_DLY_ERR_RAW_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_FORCE          0x1411
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_FORCE_PCTRL_BUCK9_SCP_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_FORCE_PCTRL_BUCK10_SCP_INT_RAW_SHIFT         1
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_FORCE_PCTRL_BUCK9_OCP_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_FORCE_PCTRL_BUCK10_OCP_INT_RAW_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_FORCE_TOPREG_AD_ERR_INT_RAW_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_FORCE_SPMI_INT_PS_LP_IN_DLY_ERR_RAW_SHIFT    5
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK           0x1412
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK9_SCP_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK9_SCP_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK10_SCP_INT_MASK_SHIFT         1
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK10_SCP_INT_MASK_MASK          0x00000002
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK9_OCP_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK9_OCP_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK10_OCP_INT_MASK_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_PCTRL_BUCK10_OCP_INT_MASK_MASK          0x00000008
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_TOPREG_AD_ERR_INT_MASK_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_TOPREG_AD_ERR_INT_MASK_MASK             0x00000010
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_SPMI_INT_PS_LP_IN_DLY_ERR_MASK_SHIFT    5
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_MASK_SPMI_INT_PS_LP_IN_DLY_ERR_MASK_MASK     0x00000020
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS         0x1413
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK9_SCP_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK9_SCP_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK10_SCP_INT_STATUS_SHIFT     1
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK10_SCP_INT_STATUS_MASK      0x00000002
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK9_OCP_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK9_OCP_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK10_OCP_INT_STATUS_SHIFT     3
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_PCTRL_BUCK10_OCP_INT_STATUS_MASK      0x00000008
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_TOPREG_AD_ERR_INT_STATUS_SHIFT        4
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_TOPREG_AD_ERR_INT_STATUS_MASK         0x00000010
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_SPMI_INT_PS_LP_IN_DLY_ERR_STATUS_SHIFT 5
#define TOP_REG_PMIC_LVL2INT_O5_IRQ_INT_STATUS_SPMI_INT_PS_LP_IN_DLY_ERR_STATUS_MASK  0x00000020
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW            0x1414
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_ULLDO1_OCP_INT_RAW_SHIFT           0
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_ULLDO2_OCP_INT_RAW_SHIFT           1
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_ULLDO3_OCP_INT_RAW_SHIFT           2
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_ULLDO4_OCP_INT_RAW_SHIFT           3
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_ULLDO5_OCP_INT_RAW_SHIFT           4
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_ULLDO6_OCP_INT_RAW_SHIFT           5
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_LLDO1_OCP_INT_RAW_SHIFT            6
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_RAW_PCTRL_LLDO2_OCP_INT_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE          0x1415
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_ULLDO1_OCP_INT_RAW_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_ULLDO2_OCP_INT_RAW_SHIFT         1
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_ULLDO3_OCP_INT_RAW_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_ULLDO4_OCP_INT_RAW_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_ULLDO5_OCP_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_ULLDO6_OCP_INT_RAW_SHIFT         5
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_LLDO1_OCP_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_FORCE_PCTRL_LLDO2_OCP_INT_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK           0x1416
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO1_OCP_INT_MASK_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO1_OCP_INT_MASK_MASK          0x00000001
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO2_OCP_INT_MASK_SHIFT         1
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO2_OCP_INT_MASK_MASK          0x00000002
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO3_OCP_INT_MASK_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO3_OCP_INT_MASK_MASK          0x00000004
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO4_OCP_INT_MASK_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO4_OCP_INT_MASK_MASK          0x00000008
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO5_OCP_INT_MASK_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO5_OCP_INT_MASK_MASK          0x00000010
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO6_OCP_INT_MASK_SHIFT         5
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_ULLDO6_OCP_INT_MASK_MASK          0x00000020
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_LLDO1_OCP_INT_MASK_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_LLDO1_OCP_INT_MASK_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_LLDO2_OCP_INT_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_MASK_PCTRL_LLDO2_OCP_INT_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS         0x1417
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO1_OCP_INT_STATUS_SHIFT     0
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO1_OCP_INT_STATUS_MASK      0x00000001
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO2_OCP_INT_STATUS_SHIFT     1
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO2_OCP_INT_STATUS_MASK      0x00000002
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO3_OCP_INT_STATUS_SHIFT     2
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO3_OCP_INT_STATUS_MASK      0x00000004
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO4_OCP_INT_STATUS_SHIFT     3
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO4_OCP_INT_STATUS_MASK      0x00000008
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO5_OCP_INT_STATUS_SHIFT     4
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO5_OCP_INT_STATUS_MASK      0x00000010
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO6_OCP_INT_STATUS_SHIFT     5
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_ULLDO6_OCP_INT_STATUS_MASK      0x00000020
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_LLDO1_OCP_INT_STATUS_SHIFT      6
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_LLDO1_OCP_INT_STATUS_MASK       0x00000040
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_LLDO2_OCP_INT_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O6_IRQ_INT_STATUS_PCTRL_LLDO2_OCP_INT_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW            0x1418
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_LLDO3_OCP_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_LLDO4_OCP_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_LLDO5_OCP_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_MLDO1_OCP_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_MLDO2_OCP_INT_RAW_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_MLDO3_OCP_INT_RAW_SHIFT            5
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_MLDO4_OCP_INT_RAW_SHIFT            6
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_RAW_PCTRL_MLDO5_OCP_INT_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE          0x1419
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_LLDO3_OCP_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_LLDO4_OCP_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_LLDO5_OCP_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_MLDO1_OCP_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_MLDO2_OCP_INT_RAW_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_MLDO3_OCP_INT_RAW_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_MLDO4_OCP_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_FORCE_PCTRL_MLDO5_OCP_INT_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK           0x141a
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_LLDO3_OCP_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_LLDO3_OCP_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_LLDO4_OCP_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_LLDO4_OCP_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_LLDO5_OCP_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_LLDO5_OCP_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO1_OCP_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO1_OCP_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO2_OCP_INT_MASK_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO2_OCP_INT_MASK_MASK           0x00000010
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO3_OCP_INT_MASK_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO3_OCP_INT_MASK_MASK           0x00000020
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO4_OCP_INT_MASK_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO4_OCP_INT_MASK_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO5_OCP_INT_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_MASK_PCTRL_MLDO5_OCP_INT_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS         0x141b
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_LLDO3_OCP_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_LLDO3_OCP_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_LLDO4_OCP_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_LLDO4_OCP_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_LLDO5_OCP_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_LLDO5_OCP_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO1_OCP_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO1_OCP_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO2_OCP_INT_STATUS_SHIFT      4
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO2_OCP_INT_STATUS_MASK       0x00000010
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO3_OCP_INT_STATUS_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO3_OCP_INT_STATUS_MASK       0x00000020
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO4_OCP_INT_STATUS_SHIFT      6
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO4_OCP_INT_STATUS_MASK       0x00000040
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO5_OCP_INT_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O7_IRQ_INT_STATUS_PCTRL_MLDO5_OCP_INT_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW            0x141c
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_MLDO6_OCP_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_MLDO7_OCP_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_MLDO8_OCP_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_HLDO1_OCP_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_HLDO2_OCP_INT_RAW_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_HLDO3_OCP_INT_RAW_SHIFT            5
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_HLDO4_OCP_INT_RAW_SHIFT            6
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_RAW_PCTRL_HLDO5_OCP_INT_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE          0x141d
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_MLDO6_OCP_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_MLDO7_OCP_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_MLDO8_OCP_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_HLDO1_OCP_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_HLDO2_OCP_INT_RAW_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_HLDO3_OCP_INT_RAW_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_HLDO4_OCP_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_FORCE_PCTRL_HLDO5_OCP_INT_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK           0x141e
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_MLDO6_OCP_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_MLDO6_OCP_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_MLDO7_OCP_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_MLDO7_OCP_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_MLDO8_OCP_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_MLDO8_OCP_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO1_OCP_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO1_OCP_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO2_OCP_INT_MASK_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO2_OCP_INT_MASK_MASK           0x00000010
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO3_OCP_INT_MASK_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO3_OCP_INT_MASK_MASK           0x00000020
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO4_OCP_INT_MASK_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO4_OCP_INT_MASK_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO5_OCP_INT_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_MASK_PCTRL_HLDO5_OCP_INT_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS         0x141f
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_MLDO6_OCP_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_MLDO6_OCP_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_MLDO7_OCP_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_MLDO7_OCP_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_MLDO8_OCP_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_MLDO8_OCP_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO1_OCP_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO1_OCP_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO2_OCP_INT_STATUS_SHIFT      4
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO2_OCP_INT_STATUS_MASK       0x00000010
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO3_OCP_INT_STATUS_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO3_OCP_INT_STATUS_MASK       0x00000020
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO4_OCP_INT_STATUS_SHIFT      6
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO4_OCP_INT_STATUS_MASK       0x00000040
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO5_OCP_INT_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O8_IRQ_INT_STATUS_PCTRL_HLDO5_OCP_INT_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW            0x1420
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_HLDO6_OCP_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_HLDO7_OCP_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_HLDO8_OCP_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_HLDO9_OCP_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_HLDO10_OCP_INT_RAW_SHIFT           4
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_REF_OTMP_INT_RAW_SHIFT             5
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_LDOBUF_OCP_INT_RAW_SHIFT           6
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_RAW_PCTRL_LDOADC_OCP_INT_RAW_SHIFT           7
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE          0x1421
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_HLDO6_OCP_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_HLDO7_OCP_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_HLDO8_OCP_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_HLDO9_OCP_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_HLDO10_OCP_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_REF_OTMP_INT_RAW_SHIFT           5
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_LDOBUF_OCP_INT_RAW_SHIFT         6
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_FORCE_PCTRL_LDOADC_OCP_INT_RAW_SHIFT         7
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK           0x1422
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO6_OCP_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO6_OCP_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO7_OCP_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO7_OCP_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO8_OCP_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO8_OCP_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO9_OCP_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO9_OCP_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO10_OCP_INT_MASK_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_HLDO10_OCP_INT_MASK_MASK          0x00000010
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_REF_OTMP_INT_MASK_SHIFT           5
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_REF_OTMP_INT_MASK_MASK            0x00000020
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_LDOBUF_OCP_INT_MASK_SHIFT         6
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_LDOBUF_OCP_INT_MASK_MASK          0x00000040
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_LDOADC_OCP_INT_MASK_SHIFT         7
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_MASK_PCTRL_LDOADC_OCP_INT_MASK_MASK          0x00000080
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS         0x1423
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO6_OCP_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO6_OCP_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO7_OCP_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO7_OCP_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO8_OCP_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO8_OCP_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO9_OCP_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO9_OCP_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO10_OCP_INT_STATUS_SHIFT     4
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_HLDO10_OCP_INT_STATUS_MASK      0x00000010
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_REF_OTMP_INT_STATUS_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_REF_OTMP_INT_STATUS_MASK        0x00000020
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_LDOBUF_OCP_INT_STATUS_SHIFT     6
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_LDOBUF_OCP_INT_STATUS_MASK      0x00000040
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_LDOADC_OCP_INT_STATUS_SHIFT     7
#define TOP_REG_PMIC_LVL2INT_O9_IRQ_INT_STATUS_PCTRL_LDOADC_OCP_INT_STATUS_MASK      0x00000080
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW           0x1424
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_PCTRL_LDOCOUL_OCP_INT_RAW_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_PCTRL_LDOPMU_OCP_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_PCTRL_LDOPMUH_OCP_INT_RAW_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_PCTRL_LDOXO_OCP_INT_RAW_SHIFT           3
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_PCTRL_LDOXO_SCP_INT_RAW_SHIFT           4
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_SPMI_INT_PS_VROPT_ERR_RAW_SHIFT         5
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_SPMI_INT_PER_CMD_DB_RAW_SHIFT           6
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_RAW_PCTRL_UVP_VBD_INT_RAW_SHIFT             7
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE         0x1425
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_PCTRL_LDOCOUL_OCP_INT_RAW_SHIFT       0
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_PCTRL_LDOPMU_OCP_INT_RAW_SHIFT        1
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_PCTRL_LDOPMUH_OCP_INT_RAW_SHIFT       2
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_PCTRL_LDOXO_OCP_INT_RAW_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_PCTRL_LDOXO_SCP_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_SPMI_INT_PS_VROPT_ERR_RAW_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_SPMI_INT_PER_CMD_DB_RAW_SHIFT         6
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_FORCE_PCTRL_UVP_VBD_INT_RAW_SHIFT           7
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK          0x1426
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOCOUL_OCP_INT_MASK_SHIFT       0
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOCOUL_OCP_INT_MASK_MASK        0x00000001
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOPMU_OCP_INT_MASK_SHIFT        1
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOPMU_OCP_INT_MASK_MASK         0x00000002
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOPMUH_OCP_INT_MASK_SHIFT       2
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOPMUH_OCP_INT_MASK_MASK        0x00000004
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOXO_OCP_INT_MASK_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOXO_OCP_INT_MASK_MASK          0x00000008
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOXO_SCP_INT_MASK_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_LDOXO_SCP_INT_MASK_MASK          0x00000010
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_SPMI_INT_PS_VROPT_ERR_MASK_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_SPMI_INT_PS_VROPT_ERR_MASK_MASK        0x00000020
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_SPMI_INT_PER_CMD_DB_MASK_SHIFT         6
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_SPMI_INT_PER_CMD_DB_MASK_MASK          0x00000040
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_UVP_VBD_INT_MASK_SHIFT           7
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_MASK_PCTRL_UVP_VBD_INT_MASK_MASK            0x00000080
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS        0x1427
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOCOUL_OCP_INT_STATUS_SHIFT   0
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOCOUL_OCP_INT_STATUS_MASK    0x00000001
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOPMU_OCP_INT_STATUS_SHIFT    1
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOPMU_OCP_INT_STATUS_MASK     0x00000002
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOPMUH_OCP_INT_STATUS_SHIFT   2
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOPMUH_OCP_INT_STATUS_MASK    0x00000004
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOXO_OCP_INT_STATUS_SHIFT     3
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOXO_OCP_INT_STATUS_MASK      0x00000008
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOXO_SCP_INT_STATUS_SHIFT     4
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_LDOXO_SCP_INT_STATUS_MASK      0x00000010
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_SPMI_INT_PS_VROPT_ERR_STATUS_SHIFT   5
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_SPMI_INT_PS_VROPT_ERR_STATUS_MASK    0x00000020
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_SPMI_INT_PER_CMD_DB_STATUS_SHIFT     6
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_SPMI_INT_PER_CMD_DB_STATUS_MASK      0x00000040
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_UVP_VBD_INT_STATUS_SHIFT       7
#define TOP_REG_PMIC_LVL2INT_O10_IRQ_INT_STATUS_PCTRL_UVP_VBD_INT_STATUS_MASK        0x00000080
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW           0x1428
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_TX_CMD_ERR_RAW_SHIFT           0
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_RX_WCMD_ERR_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_RX_RCMD_ERR_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_RX_ERR_CMD_RAW_SHIFT           3
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_SSC_ERR_RAW_SHIFT              4
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_96US_ERR_RAW_SHIFT             5
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_PS_CMD_ERR_RAW_SHIFT           6
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_RAW_SPMI_INT_PS_CMD_DB_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE         0x1429
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_TX_CMD_ERR_RAW_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_RX_WCMD_ERR_RAW_SHIFT        1
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_RX_RCMD_ERR_RAW_SHIFT        2
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_RX_ERR_CMD_RAW_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_SSC_ERR_RAW_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_96US_ERR_RAW_SHIFT           5
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_PS_CMD_ERR_RAW_SHIFT         6
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_FORCE_SPMI_INT_PS_CMD_DB_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK          0x142a
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_TX_CMD_ERR_MASK_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_TX_CMD_ERR_MASK_MASK          0x00000001
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_RX_WCMD_ERR_MASK_SHIFT        1
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_RX_WCMD_ERR_MASK_MASK         0x00000002
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_RX_RCMD_ERR_MASK_SHIFT        2
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_RX_RCMD_ERR_MASK_MASK         0x00000004
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_RX_ERR_CMD_MASK_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_RX_ERR_CMD_MASK_MASK          0x00000008
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_SSC_ERR_MASK_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_SSC_ERR_MASK_MASK             0x00000010
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_96US_ERR_MASK_SHIFT           5
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_96US_ERR_MASK_MASK            0x00000020
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_PS_CMD_ERR_MASK_SHIFT         6
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_PS_CMD_ERR_MASK_MASK          0x00000040
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_PS_CMD_DB_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_MASK_SPMI_INT_PS_CMD_DB_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS        0x142b
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_TX_CMD_ERR_STATUS_SHIFT     0
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_TX_CMD_ERR_STATUS_MASK      0x00000001
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_RX_WCMD_ERR_STATUS_SHIFT    1
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_RX_WCMD_ERR_STATUS_MASK     0x00000002
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_RX_RCMD_ERR_STATUS_SHIFT    2
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_RX_RCMD_ERR_STATUS_MASK     0x00000004
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_RX_ERR_CMD_STATUS_SHIFT     3
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_RX_ERR_CMD_STATUS_MASK      0x00000008
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_SSC_ERR_STATUS_SHIFT        4
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_SSC_ERR_STATUS_MASK         0x00000010
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_96US_ERR_STATUS_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_96US_ERR_STATUS_MASK        0x00000020
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_PS_CMD_ERR_STATUS_SHIFT     6
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_PS_CMD_ERR_STATUS_MASK      0x00000040
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_PS_CMD_DB_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O11_IRQ_INT_STATUS_SPMI_INT_PS_CMD_DB_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW           0x142c
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW_COUL2_CAL_DONE_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW_COUL2_I_IN_OCD_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW_COUL2_I_OUT_OCD_INT_RAW_SHIFT           2
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW_COUL2_Q_IN_OTH_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW_COUL2_Q_OUT_OTH_INT_RAW_SHIFT           4
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW_COUL2_UV_ALARM_INT_RAW_SHIFT            5
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_RAW_COUL2_QUIT_LP_INT_RAW_SHIFT             6
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE         0x142d
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE_COUL2_CAL_DONE_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE_COUL2_I_IN_OCD_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE_COUL2_I_OUT_OCD_INT_RAW_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE_COUL2_Q_IN_OTH_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE_COUL2_Q_OUT_OTH_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE_COUL2_UV_ALARM_INT_RAW_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_FORCE_COUL2_QUIT_LP_INT_RAW_SHIFT           6
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK          0x142e
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_CAL_DONE_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_CAL_DONE_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_I_IN_OCD_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_I_IN_OCD_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_I_OUT_OCD_INT_MASK_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_I_OUT_OCD_INT_MASK_MASK          0x00000004
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_Q_IN_OTH_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_Q_IN_OTH_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_Q_OUT_OTH_INT_MASK_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_Q_OUT_OTH_INT_MASK_MASK          0x00000010
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_UV_ALARM_INT_MASK_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_UV_ALARM_INT_MASK_MASK           0x00000020
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_QUIT_LP_INT_MASK_SHIFT           6
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_MASK_COUL2_QUIT_LP_INT_MASK_MASK            0x00000040
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS        0x142f
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_CAL_DONE_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_CAL_DONE_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_I_IN_OCD_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_I_IN_OCD_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_I_OUT_OCD_INT_STATUS_SHIFT     2
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_I_OUT_OCD_INT_STATUS_MASK      0x00000004
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_Q_IN_OTH_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_Q_IN_OTH_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_Q_OUT_OTH_INT_STATUS_SHIFT     4
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_Q_OUT_OTH_INT_STATUS_MASK      0x00000010
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_UV_ALARM_INT_STATUS_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_UV_ALARM_INT_STATUS_MASK       0x00000020
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_QUIT_LP_INT_STATUS_SHIFT       6
#define TOP_REG_PMIC_LVL2INT_O12_IRQ_INT_STATUS_COUL2_QUIT_LP_INT_STATUS_MASK        0x00000040
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW           0x1430
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW_INTF_GPIO0_POS_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW_INTF_GPIO1_POS_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW_INTF_GPIO2_POS_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW_INTF_GPIO3_POS_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW_INTF_GPIO4_POS_INT_RAW_SHIFT            4
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW_INTF_GPIO0_NEG_INT_RAW_SHIFT            5
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_RAW_INTF_GPIO1_NEG_INT_RAW_SHIFT            6
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE         0x1431
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE_INTF_GPIO0_POS_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE_INTF_GPIO1_POS_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE_INTF_GPIO2_POS_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE_INTF_GPIO3_POS_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE_INTF_GPIO4_POS_INT_RAW_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE_INTF_GPIO0_NEG_INT_RAW_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_FORCE_INTF_GPIO1_NEG_INT_RAW_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK          0x1432
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO0_POS_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO0_POS_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO1_POS_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO1_POS_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO2_POS_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO2_POS_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO3_POS_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO3_POS_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO4_POS_INT_MASK_SHIFT          4
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO4_POS_INT_MASK_MASK           0x00000010
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO0_NEG_INT_MASK_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO0_NEG_INT_MASK_MASK           0x00000020
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO1_NEG_INT_MASK_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_MASK_INTF_GPIO1_NEG_INT_MASK_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS        0x1433
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO0_POS_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO0_POS_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO1_POS_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO1_POS_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO2_POS_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO2_POS_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO3_POS_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO3_POS_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO4_POS_INT_STATUS_SHIFT      4
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO4_POS_INT_STATUS_MASK       0x00000010
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO0_NEG_INT_STATUS_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO0_NEG_INT_STATUS_MASK       0x00000020
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO1_NEG_INT_STATUS_SHIFT      6
#define TOP_REG_PMIC_LVL2INT_O13_IRQ_INT_STATUS_INTF_GPIO1_NEG_INT_STATUS_MASK       0x00000040
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW           0x1434
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_INTF_GPIO2_NEG_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_INTF_GPIO3_NEG_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_INTF_GPIO4_NEG_INT_RAW_SHIFT            2
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_RTC_ALARM_INT_RAW_SHIFT                 3
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_VR_MBUCK1_RAMP_BK_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_VR_MBUCK2_RAMP_BK_INT_RAW_SHIFT         5
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_VR_MBUCK3_RAMP_BK_INT_RAW_SHIFT         6
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_RAW_VR_PTR_ADVANCE_INT_RAW_SHIFT            7
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE         0x1435
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_INTF_GPIO2_NEG_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_INTF_GPIO3_NEG_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_INTF_GPIO4_NEG_INT_RAW_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_RTC_ALARM_INT_RAW_SHIFT               3
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_VR_MBUCK1_RAMP_BK_INT_RAW_SHIFT       4
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_VR_MBUCK2_RAMP_BK_INT_RAW_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_VR_MBUCK3_RAMP_BK_INT_RAW_SHIFT       6
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_FORCE_VR_PTR_ADVANCE_INT_RAW_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK          0x1436
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_INTF_GPIO2_NEG_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_INTF_GPIO2_NEG_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_INTF_GPIO3_NEG_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_INTF_GPIO3_NEG_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_INTF_GPIO4_NEG_INT_MASK_SHIFT          2
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_INTF_GPIO4_NEG_INT_MASK_MASK           0x00000004
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_RTC_ALARM_INT_MASK_SHIFT               3
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_RTC_ALARM_INT_MASK_MASK                0x00000008
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_MBUCK1_RAMP_BK_INT_MASK_SHIFT       4
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_MBUCK1_RAMP_BK_INT_MASK_MASK        0x00000010
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_MBUCK2_RAMP_BK_INT_MASK_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_MBUCK2_RAMP_BK_INT_MASK_MASK        0x00000020
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_MBUCK3_RAMP_BK_INT_MASK_SHIFT       6
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_MBUCK3_RAMP_BK_INT_MASK_MASK        0x00000040
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_PTR_ADVANCE_INT_MASK_SHIFT          7
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_MASK_VR_PTR_ADVANCE_INT_MASK_MASK           0x00000080
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS        0x1437
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_INTF_GPIO2_NEG_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_INTF_GPIO2_NEG_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_INTF_GPIO3_NEG_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_INTF_GPIO3_NEG_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_INTF_GPIO4_NEG_INT_STATUS_SHIFT      2
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_INTF_GPIO4_NEG_INT_STATUS_MASK       0x00000004
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_RTC_ALARM_INT_STATUS_SHIFT           3
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_RTC_ALARM_INT_STATUS_MASK            0x00000008
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_MBUCK1_RAMP_BK_INT_STATUS_SHIFT   4
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_MBUCK1_RAMP_BK_INT_STATUS_MASK    0x00000010
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_MBUCK2_RAMP_BK_INT_STATUS_SHIFT   5
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_MBUCK2_RAMP_BK_INT_STATUS_MASK    0x00000020
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_MBUCK3_RAMP_BK_INT_STATUS_SHIFT   6
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_MBUCK3_RAMP_BK_INT_STATUS_MASK    0x00000040
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_PTR_ADVANCE_INT_STATUS_SHIFT      7
#define TOP_REG_PMIC_LVL2INT_O14_IRQ_INT_STATUS_VR_PTR_ADVANCE_INT_STATUS_MASK       0x00000080
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW           0x1438
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_VR_MBUCK6_RAMP_BK_INT_RAW_SHIFT         0
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_VR_MBUCK7_RAMP_BK_INT_RAW_SHIFT         1
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_VR_ULLDO1_RAMP_BK_INT_RAW_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_VR_ULLDO2_RAMP_BK_INT_RAW_SHIFT         3
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_VR_ULLDO3_RAMP_BK_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_VR_ULLDO5_RAMP_BK_INT_RAW_SHIFT         5
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_OTP_REJECT_INT_RAW_SHIFT                6
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_RAW_OTP_SW_RD_INT_RAW_SHIFT                 7
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE         0x1439
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_VR_MBUCK6_RAMP_BK_INT_RAW_SHIFT       0
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_VR_MBUCK7_RAMP_BK_INT_RAW_SHIFT       1
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_VR_ULLDO1_RAMP_BK_INT_RAW_SHIFT       2
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_VR_ULLDO2_RAMP_BK_INT_RAW_SHIFT       3
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_VR_ULLDO3_RAMP_BK_INT_RAW_SHIFT       4
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_VR_ULLDO5_RAMP_BK_INT_RAW_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_OTP_REJECT_INT_RAW_SHIFT              6
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_FORCE_OTP_SW_RD_INT_RAW_SHIFT               7
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK          0x143a
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_MBUCK6_RAMP_BK_INT_MASK_SHIFT       0
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_MBUCK6_RAMP_BK_INT_MASK_MASK        0x00000001
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_MBUCK7_RAMP_BK_INT_MASK_SHIFT       1
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_MBUCK7_RAMP_BK_INT_MASK_MASK        0x00000002
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO1_RAMP_BK_INT_MASK_SHIFT       2
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO1_RAMP_BK_INT_MASK_MASK        0x00000004
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO2_RAMP_BK_INT_MASK_SHIFT       3
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO2_RAMP_BK_INT_MASK_MASK        0x00000008
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO3_RAMP_BK_INT_MASK_SHIFT       4
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO3_RAMP_BK_INT_MASK_MASK        0x00000010
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO5_RAMP_BK_INT_MASK_SHIFT       5
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_VR_ULLDO5_RAMP_BK_INT_MASK_MASK        0x00000020
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_OTP_REJECT_INT_MASK_SHIFT              6
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_OTP_REJECT_INT_MASK_MASK               0x00000040
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_OTP_SW_RD_INT_MASK_SHIFT               7
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_MASK_OTP_SW_RD_INT_MASK_MASK                0x00000080
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS        0x143b
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_MBUCK6_RAMP_BK_INT_STATUS_SHIFT   0
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_MBUCK6_RAMP_BK_INT_STATUS_MASK    0x00000001
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_MBUCK7_RAMP_BK_INT_STATUS_SHIFT   1
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_MBUCK7_RAMP_BK_INT_STATUS_MASK    0x00000002
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO1_RAMP_BK_INT_STATUS_SHIFT   2
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO1_RAMP_BK_INT_STATUS_MASK    0x00000004
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO2_RAMP_BK_INT_STATUS_SHIFT   3
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO2_RAMP_BK_INT_STATUS_MASK    0x00000008
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO3_RAMP_BK_INT_STATUS_SHIFT   4
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO3_RAMP_BK_INT_STATUS_MASK    0x00000010
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO5_RAMP_BK_INT_STATUS_SHIFT   5
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_VR_ULLDO5_RAMP_BK_INT_STATUS_MASK    0x00000020
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_OTP_REJECT_INT_STATUS_SHIFT          6
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_OTP_REJECT_INT_STATUS_MASK           0x00000040
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_OTP_SW_RD_INT_STATUS_SHIFT           7
#define TOP_REG_PMIC_LVL2INT_O15_IRQ_INT_STATUS_OTP_SW_RD_INT_STATUS_MASK            0x00000080
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW           0x143c
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW_COUL1_CAL_DONE_INT_RAW_SHIFT            0
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW_COUL1_I_IN_OCD_INT_RAW_SHIFT            1
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW_COUL1_I_OUT_OCD_INT_RAW_SHIFT           2
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW_COUL1_Q_IN_OTH_INT_RAW_SHIFT            3
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW_COUL1_Q_OUT_OTH_INT_RAW_SHIFT           4
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW_COUL1_UV_ALARM_INT_RAW_SHIFT            5
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_RAW_COUL1_QUIT_LP_INT_RAW_SHIFT             6
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE         0x143d
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE_COUL1_CAL_DONE_INT_RAW_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE_COUL1_I_IN_OCD_INT_RAW_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE_COUL1_I_OUT_OCD_INT_RAW_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE_COUL1_Q_IN_OTH_INT_RAW_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE_COUL1_Q_OUT_OTH_INT_RAW_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE_COUL1_UV_ALARM_INT_RAW_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_FORCE_COUL1_QUIT_LP_INT_RAW_SHIFT           6
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK          0x143e
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_CAL_DONE_INT_MASK_SHIFT          0
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_CAL_DONE_INT_MASK_MASK           0x00000001
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_I_IN_OCD_INT_MASK_SHIFT          1
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_I_IN_OCD_INT_MASK_MASK           0x00000002
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_I_OUT_OCD_INT_MASK_SHIFT         2
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_I_OUT_OCD_INT_MASK_MASK          0x00000004
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_Q_IN_OTH_INT_MASK_SHIFT          3
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_Q_IN_OTH_INT_MASK_MASK           0x00000008
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_Q_OUT_OTH_INT_MASK_SHIFT         4
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_Q_OUT_OTH_INT_MASK_MASK          0x00000010
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_UV_ALARM_INT_MASK_SHIFT          5
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_UV_ALARM_INT_MASK_MASK           0x00000020
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_QUIT_LP_INT_MASK_SHIFT           6
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_MASK_COUL1_QUIT_LP_INT_MASK_MASK            0x00000040
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS        0x143f
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_CAL_DONE_INT_STATUS_SHIFT      0
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_CAL_DONE_INT_STATUS_MASK       0x00000001
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_I_IN_OCD_INT_STATUS_SHIFT      1
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_I_IN_OCD_INT_STATUS_MASK       0x00000002
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_I_OUT_OCD_INT_STATUS_SHIFT     2
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_I_OUT_OCD_INT_STATUS_MASK      0x00000004
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_Q_IN_OTH_INT_STATUS_SHIFT      3
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_Q_IN_OTH_INT_STATUS_MASK       0x00000008
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_Q_OUT_OTH_INT_STATUS_SHIFT     4
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_Q_OUT_OTH_INT_STATUS_MASK      0x00000010
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_UV_ALARM_INT_STATUS_SHIFT      5
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_UV_ALARM_INT_STATUS_MASK       0x00000020
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_QUIT_LP_INT_STATUS_SHIFT       6
#define TOP_REG_PMIC_LVL2INT_O16_IRQ_INT_STATUS_COUL1_QUIT_LP_INT_STATUS_MASK        0x00000040
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK           0x1440
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I1_MASK_SHIFT              0
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I1_MASK_MASK               0x00000001
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I2_MASK_SHIFT              1
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I2_MASK_MASK               0x00000002
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I3_MASK_SHIFT              2
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I3_MASK_MASK               0x00000004
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I4_MASK_SHIFT              3
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I4_MASK_MASK               0x00000008
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I5_MASK_SHIFT              4
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I5_MASK_MASK               0x00000010
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I6_MASK_SHIFT              5
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I6_MASK_MASK               0x00000020
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I7_MASK_SHIFT              6
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I7_MASK_MASK               0x00000040
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I8_MASK_SHIFT              7
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_MASK_PMIC_LVL2INT_I8_MASK_MASK               0x00000080
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS         0x1441
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I1_STATUS_SHIFT          0
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I1_STATUS_MASK           0x00000001
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I2_STATUS_SHIFT          1
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I2_STATUS_MASK           0x00000002
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I3_STATUS_SHIFT          2
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I3_STATUS_MASK           0x00000004
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I4_STATUS_SHIFT          3
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I4_STATUS_MASK           0x00000008
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I5_STATUS_SHIFT          4
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I5_STATUS_MASK           0x00000010
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I6_STATUS_SHIFT          5
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I6_STATUS_MASK           0x00000020
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I7_STATUS_SHIFT          6
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I7_STATUS_MASK           0x00000040
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I8_STATUS_SHIFT          7
#define TOP_REG_PMIC_LVL1INT_1_SIRQ_INT_STATUS_PMIC_LVL2INT_I8_STATUS_MASK           0x00000080
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK           0x1442
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I9_MASK_SHIFT              0
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I9_MASK_MASK               0x00000001
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I10_MASK_SHIFT             1
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I10_MASK_MASK              0x00000002
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I11_MASK_SHIFT             2
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I11_MASK_MASK              0x00000004
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I12_MASK_SHIFT             3
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I12_MASK_MASK              0x00000008
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I13_MASK_SHIFT             4
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I13_MASK_MASK              0x00000010
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I14_MASK_SHIFT             5
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I14_MASK_MASK              0x00000020
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I15_MASK_SHIFT             6
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I15_MASK_MASK              0x00000040
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I16_MASK_SHIFT             7
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_MASK_PMIC_LVL2INT_I16_MASK_MASK              0x00000080
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS         0x1443
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I9_STATUS_SHIFT          0
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I9_STATUS_MASK           0x00000001
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I10_STATUS_SHIFT         1
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I10_STATUS_MASK          0x00000002
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I11_STATUS_SHIFT         2
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I11_STATUS_MASK          0x00000004
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I12_STATUS_SHIFT         3
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I12_STATUS_MASK          0x00000008
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I13_STATUS_SHIFT         4
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I13_STATUS_MASK          0x00000010
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I14_STATUS_SHIFT         5
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I14_STATUS_MASK          0x00000020
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I15_STATUS_SHIFT         6
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I15_STATUS_MASK          0x00000040
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I16_STATUS_SHIFT         7
#define TOP_REG_PMIC_LVL1INT_2_SIRQ_INT_STATUS_PMIC_LVL2INT_I16_STATUS_MASK          0x00000080
#define TOP_REG_INTR_FORCE_WEN_KEY                     0x1500
#define TOP_REG_RESERVE_POR_R1                         0x1501
#define TOP_REG_RESERVE_POR_R2                         0x1502
#define TOP_REG_RESERVE_POR_R3                         0x1503
#define TOP_REG_RESERVE_POR_R4                         0x1504
#define TOP_REG_RESERVE_POR_R5                         0x1505
#define TOP_REG_RESERVE_POR_R6                         0x1506
#define TOP_REG_RESERVE_POR_R7                         0x1507
#define TOP_REG_RESERVE_POR_R8                         0x1508
#define TOP_REG_RESERVE_POR_R9                         0x1509
#define TOP_REG_RESERVE_POR_R10                        0x150a
#define TOP_REG_RESERVE_POR_R11                        0x150b
#define TOP_REG_RESERVE_POR_R12                        0x150c
#define TOP_REG_RESERVE_POR_R13                        0x150d
#define TOP_REG_RESERVE_POR_R14                        0x150e
#define TOP_REG_RESERVE_POR_R15                        0x150f
#define TOP_REG_RESERVE_POR_R16                        0x1510
#define TOP_REG_RESERVE_POR_R17                        0x1511
#define TOP_REG_RESERVE_POR_R18                        0x1512
#define TOP_REG_RESERVE_POR_R19                        0x1513
#define TOP_REG_RESERVE_POR_R20                        0x1514
#define TOP_REG_RESERVE_POR_R21                        0x1515
#define TOP_REG_RESERVE_POR_R22                        0x1516
#define TOP_REG_RESERVE_POR_R23                        0x1517
#define TOP_REG_RESERVE_POR_R24                        0x1518
#define TOP_REG_INTR_OUT_EN_REG                        0x1519
#define TOP_REG_INTR_OUT_EN_REG_SW_PMU_INT_OEN_SHIFT                                 0
#define TOP_REG_INTR_OUT_EN_REG_SW_PMU_INT_OEN_MASK                                  0x00000001
#define TOP_REG_INTR_OUT_EN_REG_SW_INT_N_OEN_SHIFT                                   1
#define TOP_REG_INTR_OUT_EN_REG_SW_INT_N_OEN_MASK                                    0x00000002
#define TOP_REG_SW_OTP_CTRL_EN_REG                     0x2000
#define TOP_REG_SW_OTP_CTRL_EN_REG_SW_OTP_TEST_MODE_SHIFT                            0
#define TOP_REG_SW_OTP_CTRL_EN_REG_SW_OTP_TEST_MODE_MASK                             0x00000001
#define TOP_REG_SW_OTP_CTRL_EN_REG_SW_OTP_RD_EN_SHIFT                                1
#define TOP_REG_SW_OTP_CTRL_EN_REG_SW_OTP_RD_EN_MASK                                 0x00000002
#define TOP_REG_SW_OTP_CTRL_EN_REG_SW_OTP_PROG_EN_DBG_SHIFT                          2
#define TOP_REG_SW_OTP_CTRL_EN_REG_SW_OTP_PROG_EN_DBG_MASK                           0x00000004
#define TOP_REG_SW_OTP_RW_ADDR_REG                     0x2001
#define TOP_REG_SW_OTP_RW_ADDR_REG_SW_OTP_RW_ADDR_6_0_SHIFT                          0
#define TOP_REG_SW_OTP_RW_ADDR_REG_SW_OTP_RW_ADDR_6_0_MASK                           0x0000007f
#define TOP_REG_SW_OTP_RW_DLEN_REG                     0x2002
#define TOP_REG_OTP_CTRL_DONE_REG                      0x2003
#define TOP_REG_OTP_CTRL_DONE_REG_OTP_SW_PROG_DONE_SHIFT                             0
#define TOP_REG_OTP_CTRL_DONE_REG_OTP_SW_PROG_DONE_MASK                              0x00000001
#define TOP_REG_OTP_CTRL_DONE_REG_OTP_SW_RD_DONE_SHIFT                               1
#define TOP_REG_OTP_CTRL_DONE_REG_OTP_SW_RD_DONE_MASK                                0x00000002
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG             0x2004
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS1_SHIFT             0
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS1_MASK              0x00000001
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS2_SHIFT             1
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS2_MASK              0x00000002
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS3_SHIFT             2
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS3_MASK              0x00000004
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS4_SHIFT             3
#define TOP_REG_OTP_CTRL_REJECT_STATUS_REG_OTP_CTRL_REJECT_STATUS4_MASK              0x00000008
#define TOP_REG_SW_RELOAD_RTC_SE_EN                    0x2200
#define TOP_REG_SW_RELOAD_RTC_SE_EN_SW_RELOAD_RTC_SE_EN_SHIFT                        0
#define TOP_REG_SW_RELOAD_RTC_SE_CFG_0                 0x2201
#define TOP_REG_SW_RELOAD_RTC_SE_CFG_1                 0x2202
#define TOP_REG_SW_RELOAD_RTC_SE_CFG_2                 0x2203
#define TOP_REG_SW_RELOAD_RTC_SE_CFG_3                 0x2204
#define TOP_REG_RTC_SE_TIME_0                          0x2205
#define TOP_REG_RTC_SE_TIME_1                          0x2206
#define TOP_REG_RTC_SE_TIME_2                          0x2207
#define TOP_REG_RTC_SE_TIME_3                          0x2208
#define TOP_REG_SW_RTC_SE_EN_CFG                       0x2209
#define TOP_REG_SW_RTC_SE_EN_CFG_SW_RTC_SE_CNT_EN_SHIFT                              0
#define TOP_REG_SW_RTC_SE_EN_CFG_SW_RTC_SE_CNT_EN_MASK                               0x00000001
#define TOP_REG_SW_RTC_SE_EN_CFG_SW_RTC_POFF_CAL_EN_SHIFT                            1
#define TOP_REG_SW_RTC_SE_EN_CFG_SW_RTC_POFF_CAL_EN_MASK                             0x00000002
#define TOP_REG_MBUCK1_PWR_REG                         0x2400
#define TOP_REG_MBUCK1_PWR_REG_SW_MBUCK1_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK1_PWR_REG_SW_MBUCK1_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK1_PWR_REG_VR_MBUCK1_EN_SHIFT                                    7
#define TOP_REG_MBUCK1_PWR_REG_VR_MBUCK1_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK1_LP_REG                          0x2401
#define TOP_REG_MBUCK1_LP_REG_SW_MBUCK1_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK1_LP_REG_SW_MBUCK1_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK1_LP_REG_VR_MBUCK1_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK1_LP_REG_VR_MBUCK1_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK1_VSET                         0x2402
#define TOP_REG_SW_MBUCK1_VSET                         0x2403
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_1                  0x2404
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_1_SW_MBUCK1_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_1_SW_MBUCK1_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_1_SW_MBUCK1_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_1_SW_MBUCK1_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_1_SW_MBUCK1_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_1_SW_MBUCK1_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2                  0x2405
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TDN_END_SHIFT                        0
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TUP_END_SHIFT                        4
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_MBUCK1_RAMP_CTRL_2_SW_MBUCK1_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_MBUCK1_RAMP_STAT                    0x2406
#define TOP_REG_VR_MBUCK1_RAMP_STAT_VR_MBUCK1_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_MBUCK1_RAMP_STAT_VR_MBUCK1_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_MBUCK1_RAMP_STAT_SW_MBUCK1_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_MBUCK1_RAMP_STAT_VR_MBUCK1_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_MBUCK1_RAMP_STAT_VR_MBUCK1_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_MBUCK2_PWR_REG                         0x2407
#define TOP_REG_MBUCK2_PWR_REG_SW_MBUCK2_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK2_PWR_REG_SW_MBUCK2_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK2_PWR_REG_VR_MBUCK2_EN_SHIFT                                    7
#define TOP_REG_MBUCK2_PWR_REG_VR_MBUCK2_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK2_LP_REG                          0x2408
#define TOP_REG_MBUCK2_LP_REG_SW_MBUCK2_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK2_LP_REG_SW_MBUCK2_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK2_LP_REG_VR_MBUCK2_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK2_LP_REG_VR_MBUCK2_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK2_VSET                         0x2409
#define TOP_REG_SW_MBUCK2_VSET                         0x240a
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_1                  0x240b
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_1_SW_MBUCK2_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_1_SW_MBUCK2_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_1_SW_MBUCK2_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_1_SW_MBUCK2_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_1_SW_MBUCK2_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_1_SW_MBUCK2_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2                  0x240c
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TDN_END_SHIFT                        0
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TUP_END_SHIFT                        4
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_MBUCK2_RAMP_CTRL_2_SW_MBUCK2_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_MBUCK2_RAMP_STAT                    0x240d
#define TOP_REG_VR_MBUCK2_RAMP_STAT_VR_MBUCK2_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_MBUCK2_RAMP_STAT_VR_MBUCK2_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_MBUCK2_RAMP_STAT_SW_MBUCK2_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_MBUCK2_RAMP_STAT_VR_MBUCK2_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_MBUCK2_RAMP_STAT_VR_MBUCK2_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_MBUCK3_PWR_REG                         0x240e
#define TOP_REG_MBUCK3_PWR_REG_SW_MBUCK3_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK3_PWR_REG_SW_MBUCK3_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK3_PWR_REG_VR_MBUCK3_EN_SHIFT                                    7
#define TOP_REG_MBUCK3_PWR_REG_VR_MBUCK3_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK3_LP_REG                          0x240f
#define TOP_REG_MBUCK3_LP_REG_SW_MBUCK3_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK3_LP_REG_SW_MBUCK3_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK3_LP_REG_VR_MBUCK3_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK3_LP_REG_VR_MBUCK3_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK3_VSET                         0x2410
#define TOP_REG_SW_MBUCK3_VSET                         0x2411
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_1                  0x2412
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_1_SW_MBUCK3_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_1_SW_MBUCK3_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_1_SW_MBUCK3_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_1_SW_MBUCK3_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_1_SW_MBUCK3_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_1_SW_MBUCK3_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_2                  0x2413
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_2_SW_MBUCK3_TDN_PRE_SHIFT                        0
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_2_SW_MBUCK3_TDN_PRE_MASK                         0x00000003
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_2_SW_MBUCK3_TUP_PRE_SHIFT                        2
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_2_SW_MBUCK3_TUP_PRE_MASK                         0x0000000c
#define TOP_REG_VR_MBUCK3_RAMP_STAT                    0x2414
#define TOP_REG_VR_MBUCK3_RAMP_STAT_VR_MBUCK3_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_MBUCK3_RAMP_STAT_VR_MBUCK3_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_MBUCK3_RAMP_STAT_SW_MBUCK3_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_MBUCK3_RAMP_STAT_VR_MBUCK3_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_MBUCK3_RAMP_STAT_VR_MBUCK3_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_MBUCK4_PWR_REG                         0x2415
#define TOP_REG_MBUCK4_PWR_REG_SW_MBUCK4_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK4_PWR_REG_SW_MBUCK4_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK4_PWR_REG_VR_MBUCK4_EN_SHIFT                                    7
#define TOP_REG_MBUCK4_PWR_REG_VR_MBUCK4_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK4_LP_REG                          0x2416
#define TOP_REG_MBUCK4_LP_REG_SW_MBUCK4_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK4_LP_REG_SW_MBUCK4_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK4_LP_REG_VR_MBUCK4_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK4_LP_REG_VR_MBUCK4_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK4_VSET                         0x2417
#define TOP_REG_SW_MBUCK4_VSET                         0x2418
#define TOP_REG_MBUCK5_PWR_REG                         0x2419
#define TOP_REG_MBUCK5_PWR_REG_SW_MBUCK5_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK5_PWR_REG_SW_MBUCK5_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK5_PWR_REG_VR_MBUCK5_EN_SHIFT                                    7
#define TOP_REG_MBUCK5_PWR_REG_VR_MBUCK5_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK5_LP_REG                          0x241a
#define TOP_REG_MBUCK5_LP_REG_SW_MBUCK5_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK5_LP_REG_SW_MBUCK5_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK5_LP_REG_VR_MBUCK5_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK5_LP_REG_VR_MBUCK5_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK5_VSET                         0x241b
#define TOP_REG_SW_MBUCK5_VSET                         0x241c
#define TOP_REG_MBUCK6_PWR_REG                         0x241d
#define TOP_REG_MBUCK6_PWR_REG_SW_MBUCK6_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK6_PWR_REG_SW_MBUCK6_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK6_PWR_REG_VR_MBUCK6_EN_SHIFT                                    7
#define TOP_REG_MBUCK6_PWR_REG_VR_MBUCK6_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK6_LP_REG                          0x241e
#define TOP_REG_MBUCK6_LP_REG_SW_MBUCK6_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK6_LP_REG_SW_MBUCK6_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK6_LP_REG_VR_MBUCK6_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK6_LP_REG_VR_MBUCK6_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK6_VSET                         0x241f
#define TOP_REG_SW_MBUCK6_VSET                         0x2420
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_1                  0x2421
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_1_SW_MBUCK6_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_1_SW_MBUCK6_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_1_SW_MBUCK6_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_1_SW_MBUCK6_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_1_SW_MBUCK6_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_1_SW_MBUCK6_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2                  0x2422
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TDN_END_SHIFT                        0
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TUP_END_SHIFT                        4
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_MBUCK6_RAMP_CTRL_2_SW_MBUCK6_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_MBUCK6_RAMP_STAT                    0x2423
#define TOP_REG_VR_MBUCK6_RAMP_STAT_VR_MBUCK6_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_MBUCK6_RAMP_STAT_VR_MBUCK6_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_MBUCK6_RAMP_STAT_SW_MBUCK6_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_MBUCK6_RAMP_STAT_VR_MBUCK6_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_MBUCK6_RAMP_STAT_VR_MBUCK6_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_MBUCK7_PWR_REG                         0x2424
#define TOP_REG_MBUCK7_PWR_REG_SW_MBUCK7_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK7_PWR_REG_SW_MBUCK7_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK7_PWR_REG_VR_MBUCK7_EN_SHIFT                                    7
#define TOP_REG_MBUCK7_PWR_REG_VR_MBUCK7_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK7_LP_REG                          0x2425
#define TOP_REG_MBUCK7_LP_REG_SW_MBUCK7_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK7_LP_REG_SW_MBUCK7_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK7_LP_REG_VR_MBUCK7_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK7_LP_REG_VR_MBUCK7_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK7_VSET                         0x2426
#define TOP_REG_SW_MBUCK7_VSET                         0x2427
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_1                  0x2428
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_1_SW_MBUCK7_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_1_SW_MBUCK7_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_1_SW_MBUCK7_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_1_SW_MBUCK7_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_1_SW_MBUCK7_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_1_SW_MBUCK7_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2                  0x2429
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TDN_END_SHIFT                        0
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TUP_END_SHIFT                        4
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_MBUCK7_RAMP_CTRL_2_SW_MBUCK7_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_MBUCK7_RAMP_STAT                    0x242a
#define TOP_REG_VR_MBUCK7_RAMP_STAT_VR_MBUCK7_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_MBUCK7_RAMP_STAT_VR_MBUCK7_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_MBUCK7_RAMP_STAT_SW_MBUCK7_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_MBUCK7_RAMP_STAT_VR_MBUCK7_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_MBUCK7_RAMP_STAT_VR_MBUCK7_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_MBUCK8_PWR_REG                         0x242b
#define TOP_REG_MBUCK8_PWR_REG_SW_MBUCK8_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK8_PWR_REG_SW_MBUCK8_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK8_PWR_REG_VR_MBUCK8_EN_SHIFT                                    7
#define TOP_REG_MBUCK8_PWR_REG_VR_MBUCK8_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK8_LP_REG                          0x242c
#define TOP_REG_MBUCK8_LP_REG_SW_MBUCK8_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK8_LP_REG_SW_MBUCK8_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK8_LP_REG_VR_MBUCK8_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK8_LP_REG_VR_MBUCK8_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK8_VSET                         0x242d
#define TOP_REG_SW_MBUCK8_VSET                         0x242e
#define TOP_REG_MBUCK9_PWR_REG                         0x242f
#define TOP_REG_MBUCK9_PWR_REG_SW_MBUCK9_PWR_EN_SHIFT                                0
#define TOP_REG_MBUCK9_PWR_REG_SW_MBUCK9_PWR_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK9_PWR_REG_VR_MBUCK9_EN_SHIFT                                    7
#define TOP_REG_MBUCK9_PWR_REG_VR_MBUCK9_EN_MASK                                     0x00000080
#define TOP_REG_MBUCK9_LP_REG                          0x2430
#define TOP_REG_MBUCK9_LP_REG_SW_MBUCK9_LP_EN_SHIFT                                  0
#define TOP_REG_MBUCK9_LP_REG_SW_MBUCK9_LP_EN_MASK                                   0x00000001
#define TOP_REG_MBUCK9_LP_REG_VR_MBUCK9_LP_EN_SHIFT                                  7
#define TOP_REG_MBUCK9_LP_REG_VR_MBUCK9_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_MBUCK9_VSET                         0x2431
#define TOP_REG_SW_MBUCK9_VSET                         0x2432
#define TOP_REG_MBUCK10_PWR_REG                        0x2433
#define TOP_REG_MBUCK10_PWR_REG_SW_MBUCK10_PWR_EN_SHIFT                              0
#define TOP_REG_MBUCK10_PWR_REG_SW_MBUCK10_PWR_EN_MASK                               0x00000001
#define TOP_REG_MBUCK10_PWR_REG_VR_MBUCK10_EN_SHIFT                                  7
#define TOP_REG_MBUCK10_PWR_REG_VR_MBUCK10_EN_MASK                                   0x00000080
#define TOP_REG_MBUCK10_LP_REG                         0x2434
#define TOP_REG_MBUCK10_LP_REG_SW_MBUCK10_LP_EN_SHIFT                                0
#define TOP_REG_MBUCK10_LP_REG_SW_MBUCK10_LP_EN_MASK                                 0x00000001
#define TOP_REG_MBUCK10_LP_REG_VR_MBUCK10_LP_EN_SHIFT                                7
#define TOP_REG_MBUCK10_LP_REG_VR_MBUCK10_LP_EN_MASK                                 0x00000080
#define TOP_REG_VR_MBUCK10_VSET                        0x2435
#define TOP_REG_VR_MBUCK10_VSET_VR_MBUCK10_VSET_SHIFT                                0
#define TOP_REG_VR_MBUCK10_VSET_VR_MBUCK10_VSET_MASK                                 0x0000007f
#define TOP_REG_SW_MBUCK10_VSET                        0x2436
#define TOP_REG_SW_MBUCK10_VSET_SW_MBUCK10_VSET_SHIFT                                0
#define TOP_REG_SW_MBUCK10_VSET_SW_MBUCK10_VSET_MASK                                 0x0000007f
#define TOP_REG_ULLDO1_PWR_REG                         0x2437
#define TOP_REG_ULLDO1_PWR_REG_SW_ULLDO1_PWR_EN_SHIFT                                0
#define TOP_REG_ULLDO1_PWR_REG_SW_ULLDO1_PWR_EN_MASK                                 0x00000001
#define TOP_REG_ULLDO1_PWR_REG_VR_ULLDO1_EN_SHIFT                                    7
#define TOP_REG_ULLDO1_PWR_REG_VR_ULLDO1_EN_MASK                                     0x00000080
#define TOP_REG_ULLDO1_LP_REG                          0x2438
#define TOP_REG_ULLDO1_LP_REG_SW_ULLDO1_LP_EN_SHIFT                                  0
#define TOP_REG_ULLDO1_LP_REG_SW_ULLDO1_LP_EN_MASK                                   0x00000001
#define TOP_REG_ULLDO1_LP_REG_VR_ULLDO1_LP_EN_SHIFT                                  7
#define TOP_REG_ULLDO1_LP_REG_VR_ULLDO1_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_ULLDO1_VSET                         0x2439
#define TOP_REG_VR_ULLDO1_VSET_VR_ULLDO1_VSET_SHIFT                                  0
#define TOP_REG_VR_ULLDO1_VSET_VR_ULLDO1_VSET_MASK                                   0x0000007f
#define TOP_REG_SW_ULLDO1_VSET                         0x243a
#define TOP_REG_SW_ULLDO1_VSET_SW_ULLDO1_VSET_SHIFT                                  0
#define TOP_REG_SW_ULLDO1_VSET_SW_ULLDO1_VSET_MASK                                   0x0000007f
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_1                  0x243b
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_1_SW_ULLDO1_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_1_SW_ULLDO1_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_1_SW_ULLDO1_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_1_SW_ULLDO1_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_1_SW_ULLDO1_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_1_SW_ULLDO1_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2                  0x243c
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TDN_END_SHIFT                        0
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TUP_END_SHIFT                        4
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_ULLDO1_RAMP_CTRL_2_SW_ULLDO1_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_ULLDO1_RAMP_STAT                    0x243d
#define TOP_REG_VR_ULLDO1_RAMP_STAT_VR_ULLDO1_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_ULLDO1_RAMP_STAT_VR_ULLDO1_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_ULLDO1_RAMP_STAT_SW_ULLDO1_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_ULLDO1_RAMP_STAT_VR_ULLDO1_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_ULLDO1_RAMP_STAT_VR_ULLDO1_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_ULLDO2_PWR_REG                         0x243e
#define TOP_REG_ULLDO2_PWR_REG_SW_ULLDO2_PWR_EN_SHIFT                                0
#define TOP_REG_ULLDO2_PWR_REG_SW_ULLDO2_PWR_EN_MASK                                 0x00000001
#define TOP_REG_ULLDO2_PWR_REG_VR_ULLDO2_EN_SHIFT                                    7
#define TOP_REG_ULLDO2_PWR_REG_VR_ULLDO2_EN_MASK                                     0x00000080
#define TOP_REG_ULLDO2_LP_REG                          0x243f
#define TOP_REG_ULLDO2_LP_REG_SW_ULLDO2_LP_EN_SHIFT                                  0
#define TOP_REG_ULLDO2_LP_REG_SW_ULLDO2_LP_EN_MASK                                   0x00000001
#define TOP_REG_ULLDO2_LP_REG_VR_ULLDO2_LP_EN_SHIFT                                  7
#define TOP_REG_ULLDO2_LP_REG_VR_ULLDO2_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_ULLDO2_VSET                         0x2440
#define TOP_REG_VR_ULLDO2_VSET_VR_ULLDO2_VSET_SHIFT                                  0
#define TOP_REG_VR_ULLDO2_VSET_VR_ULLDO2_VSET_MASK                                   0x0000007f
#define TOP_REG_SW_ULLDO2_VSET                         0x2441
#define TOP_REG_SW_ULLDO2_VSET_SW_ULLDO2_VSET_SHIFT                                  0
#define TOP_REG_SW_ULLDO2_VSET_SW_ULLDO2_VSET_MASK                                   0x0000007f
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_1                  0x2442
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_1_SW_ULLDO2_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_1_SW_ULLDO2_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_1_SW_ULLDO2_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_1_SW_ULLDO2_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_1_SW_ULLDO2_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_1_SW_ULLDO2_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2                  0x2443
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TDN_END_SHIFT                        0
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TUP_END_SHIFT                        4
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_ULLDO2_RAMP_CTRL_2_SW_ULLDO2_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_ULLDO2_RAMP_STAT                    0x2444
#define TOP_REG_VR_ULLDO2_RAMP_STAT_VR_ULLDO2_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_ULLDO2_RAMP_STAT_VR_ULLDO2_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_ULLDO2_RAMP_STAT_SW_ULLDO2_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_ULLDO2_RAMP_STAT_VR_ULLDO2_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_ULLDO2_RAMP_STAT_VR_ULLDO2_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_ULLDO3_PWR_REG                         0x2445
#define TOP_REG_ULLDO3_PWR_REG_SW_ULLDO3_PWR_EN_SHIFT                                0
#define TOP_REG_ULLDO3_PWR_REG_SW_ULLDO3_PWR_EN_MASK                                 0x00000001
#define TOP_REG_ULLDO3_PWR_REG_VR_ULLDO3_EN_SHIFT                                    7
#define TOP_REG_ULLDO3_PWR_REG_VR_ULLDO3_EN_MASK                                     0x00000080
#define TOP_REG_ULLDO3_LP_REG                          0x2446
#define TOP_REG_ULLDO3_LP_REG_SW_ULLDO3_LP_EN_SHIFT                                  0
#define TOP_REG_ULLDO3_LP_REG_SW_ULLDO3_LP_EN_MASK                                   0x00000001
#define TOP_REG_ULLDO3_LP_REG_VR_ULLDO3_LP_EN_SHIFT                                  7
#define TOP_REG_ULLDO3_LP_REG_VR_ULLDO3_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_ULLDO3_VSET                         0x2447
#define TOP_REG_VR_ULLDO3_VSET_VR_ULLDO3_VSET_SHIFT                                  0
#define TOP_REG_VR_ULLDO3_VSET_VR_ULLDO3_VSET_MASK                                   0x0000007f
#define TOP_REG_SW_ULLDO3_VSET                         0x2448
#define TOP_REG_SW_ULLDO3_VSET_SW_ULLDO3_VSET_SHIFT                                  0
#define TOP_REG_SW_ULLDO3_VSET_SW_ULLDO3_VSET_MASK                                   0x0000007f
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_1                  0x2449
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_1_SW_ULLDO3_RAMPUP_SP_SHIFT                      0
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_1_SW_ULLDO3_RAMPUP_SP_MASK                       0x00000007
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_1_SW_ULLDO3_RAMP_BYPASS_SHIFT                    3
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_1_SW_ULLDO3_RAMP_BYPASS_MASK                     0x00000008
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_1_SW_ULLDO3_RAMPDN_SP_SHIFT                      4
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_1_SW_ULLDO3_RAMPDN_SP_MASK                       0x00000070
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2                  0x244a
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TDN_END_SHIFT                        0
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TDN_END_MASK                         0x00000003
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TDN_PRE_SHIFT                        2
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TDN_PRE_MASK                         0x0000000c
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TUP_END_SHIFT                        4
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TUP_END_MASK                         0x00000030
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TUP_PRE_SHIFT                        6
#define TOP_REG_VR_ULLDO3_RAMP_CTRL_2_SW_ULLDO3_TUP_PRE_MASK                         0x000000c0
#define TOP_REG_VR_ULLDO3_RAMP_STAT                    0x244b
#define TOP_REG_VR_ULLDO3_RAMP_STAT_VR_ULLDO3_RAMP_BK_SHIFT                          0
#define TOP_REG_VR_ULLDO3_RAMP_STAT_VR_ULLDO3_RAMP_BK_MASK                           0x0000000f
#define TOP_REG_VR_ULLDO3_RAMP_STAT_SW_ULLDO3_RAMP_BK_CLR_SHIFT                      4
#define TOP_REG_VR_ULLDO3_RAMP_STAT_VR_ULLDO3_RAMP_STAT_SHIFT                        5
#define TOP_REG_VR_ULLDO3_RAMP_STAT_VR_ULLDO3_RAMP_STAT_MASK                         0x000000e0
#define TOP_REG_ULLDO4_PWR_REG                         0x244c
#define TOP_REG_ULLDO4_PWR_REG_SW_ULLDO4_PWR_EN_SHIFT                                0
#define TOP_REG_ULLDO4_PWR_REG_SW_ULLDO4_PWR_EN_MASK                                 0x00000001
#define TOP_REG_ULLDO4_PWR_REG_VR_ULLDO4_EN_SHIFT                                    7
#define TOP_REG_ULLDO4_PWR_REG_VR_ULLDO4_EN_MASK                                     0x00000080
#define TOP_REG_ULLDO4_LP_REG                          0x244d
#define TOP_REG_ULLDO4_LP_REG_SW_ULLDO4_LP_EN_SHIFT                                  0
#define TOP_REG_ULLDO4_LP_REG_SW_ULLDO4_LP_EN_MASK                                   0x00000001
#define TOP_REG_ULLDO4_LP_REG_VR_ULLDO4_LP_EN_SHIFT                                  7
#define TOP_REG_ULLDO4_LP_REG_VR_ULLDO4_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_ULLDO4_VSET                         0x244e
#define TOP_REG_VR_ULLDO4_VSET_VR_ULLDO4_VSET_SHIFT                                  0
#define TOP_REG_VR_ULLDO4_VSET_VR_ULLDO4_VSET_MASK                                   0x0000007f
#define TOP_REG_SW_ULLDO4_VSET                         0x244f
#define TOP_REG_SW_ULLDO4_VSET_SW_ULLDO4_VSET_SHIFT                                  0
#define TOP_REG_SW_ULLDO4_VSET_SW_ULLDO4_VSET_MASK                                   0x0000007f
#define TOP_REG_ULLDO6_PWR_REG                         0x2457
#define TOP_REG_ULLDO6_PWR_REG_SW_ULLDO6_PWR_EN_SHIFT                                0
#define TOP_REG_ULLDO6_PWR_REG_SW_ULLDO6_PWR_EN_MASK                                 0x00000001
#define TOP_REG_ULLDO6_PWR_REG_VR_ULLDO6_EN_SHIFT                                    7
#define TOP_REG_ULLDO6_PWR_REG_VR_ULLDO6_EN_MASK                                     0x00000080
#define TOP_REG_ULLDO6_LP_REG                          0x2458
#define TOP_REG_ULLDO6_LP_REG_SW_ULLDO6_LP_EN_SHIFT                                  0
#define TOP_REG_ULLDO6_LP_REG_SW_ULLDO6_LP_EN_MASK                                   0x00000001
#define TOP_REG_ULLDO6_LP_REG_VR_ULLDO6_LP_EN_SHIFT                                  7
#define TOP_REG_ULLDO6_LP_REG_VR_ULLDO6_LP_EN_MASK                                   0x00000080
#define TOP_REG_VR_ULLDO6_VSET                         0x2459
#define TOP_REG_VR_ULLDO6_VSET_VR_ULLDO6_VSET_SHIFT                                  0
#define TOP_REG_VR_ULLDO6_VSET_VR_ULLDO6_VSET_MASK                                   0x0000007f
#define TOP_REG_SW_ULLDO6_VSET                         0x245a
#define TOP_REG_SW_ULLDO6_VSET_SW_ULLDO6_VSET_SHIFT                                  0
#define TOP_REG_SW_ULLDO6_VSET_SW_ULLDO6_VSET_MASK                                   0x0000007f
#define TOP_REG_LLDO1_PWR_REG                          0x245b
#define TOP_REG_LLDO1_PWR_REG_SW_LLDO1_PWR_EN_SHIFT                                  0
#define TOP_REG_LLDO1_PWR_REG_SW_LLDO1_PWR_EN_MASK                                   0x00000001
#define TOP_REG_LLDO1_PWR_REG_VR_LLDO1_EN_SHIFT                                      7
#define TOP_REG_LLDO1_PWR_REG_VR_LLDO1_EN_MASK                                       0x00000080
#define TOP_REG_LLDO1_LP_REG                           0x245c
#define TOP_REG_LLDO1_LP_REG_SW_LLDO1_LP_EN_SHIFT                                    0
#define TOP_REG_LLDO1_LP_REG_SW_LLDO1_LP_EN_MASK                                     0x00000001
#define TOP_REG_LLDO1_LP_REG_VR_LLDO1_LP_EN_SHIFT                                    7
#define TOP_REG_LLDO1_LP_REG_VR_LLDO1_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_LLDO1_VSET                          0x245d
#define TOP_REG_VR_LLDO1_VSET_VR_LLDO1_VSET_SHIFT                                    0
#define TOP_REG_VR_LLDO1_VSET_VR_LLDO1_VSET_MASK                                     0x0000007f
#define TOP_REG_SW_LLDO1_VSET                          0x245e
#define TOP_REG_SW_LLDO1_VSET_SW_LLDO1_VSET_SHIFT                                    0
#define TOP_REG_SW_LLDO1_VSET_SW_LLDO1_VSET_MASK                                     0x0000007f
#define TOP_REG_LLDO2_PWR_REG                          0x245f
#define TOP_REG_LLDO2_PWR_REG_SW_LLDO2_PWR_EN_SHIFT                                  0
#define TOP_REG_LLDO2_PWR_REG_SW_LLDO2_PWR_EN_MASK                                   0x00000001
#define TOP_REG_LLDO2_PWR_REG_VR_LLDO2_EN_SHIFT                                      7
#define TOP_REG_LLDO2_PWR_REG_VR_LLDO2_EN_MASK                                       0x00000080
#define TOP_REG_LLDO2_LP_REG                           0x2460
#define TOP_REG_LLDO2_LP_REG_SW_LLDO2_LP_EN_SHIFT                                    0
#define TOP_REG_LLDO2_LP_REG_SW_LLDO2_LP_EN_MASK                                     0x00000001
#define TOP_REG_LLDO2_LP_REG_VR_LLDO2_LP_EN_SHIFT                                    7
#define TOP_REG_LLDO2_LP_REG_VR_LLDO2_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_LLDO2_VSET                          0x2461
#define TOP_REG_VR_LLDO2_VSET_VR_LLDO2_VSET_SHIFT                                    0
#define TOP_REG_VR_LLDO2_VSET_VR_LLDO2_VSET_MASK                                     0x0000007f
#define TOP_REG_SW_LLDO2_VSET                          0x2462
#define TOP_REG_SW_LLDO2_VSET_SW_LLDO2_VSET_SHIFT                                    0
#define TOP_REG_SW_LLDO2_VSET_SW_LLDO2_VSET_MASK                                     0x0000007f
#define TOP_REG_MLDO2_PWR_REG                          0x2463
#define TOP_REG_MLDO2_PWR_REG_SW_MLDO2_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO2_PWR_REG_SW_MLDO2_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO2_PWR_REG_VR_MLDO2_EN_SHIFT                                      7
#define TOP_REG_MLDO2_PWR_REG_VR_MLDO2_EN_MASK                                       0x00000080
#define TOP_REG_MLDO2_LP_REG                           0x2464
#define TOP_REG_MLDO2_LP_REG_SW_MLDO2_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO2_LP_REG_SW_MLDO2_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO2_LP_REG_VR_MLDO2_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO2_LP_REG_VR_MLDO2_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO2_VSET                          0x2465
#define TOP_REG_VR_MLDO2_VSET_VR_MLDO2_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO2_VSET_VR_MLDO2_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO2_VSET                          0x2466
#define TOP_REG_SW_MLDO2_VSET_SW_MLDO2_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO2_VSET_SW_MLDO2_VSET_MASK                                     0x0000001f
#define TOP_REG_MLDO3_PWR_REG                          0x2467
#define TOP_REG_MLDO3_PWR_REG_SW_MLDO3_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO3_PWR_REG_SW_MLDO3_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO3_PWR_REG_VR_MLDO3_EN_SHIFT                                      7
#define TOP_REG_MLDO3_PWR_REG_VR_MLDO3_EN_MASK                                       0x00000080
#define TOP_REG_MLDO3_LP_REG                           0x2468
#define TOP_REG_MLDO3_LP_REG_SW_MLDO3_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO3_LP_REG_SW_MLDO3_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO3_LP_REG_VR_MLDO3_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO3_LP_REG_VR_MLDO3_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO3_VSET                          0x2469
#define TOP_REG_VR_MLDO3_VSET_VR_MLDO3_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO3_VSET_VR_MLDO3_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO3_VSET                          0x246a
#define TOP_REG_SW_MLDO3_VSET_SW_MLDO3_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO3_VSET_SW_MLDO3_VSET_MASK                                     0x0000001f
#define TOP_REG_MLDO5_PWR_REG                          0x246b
#define TOP_REG_MLDO5_PWR_REG_SW_MLDO5_PWR_EN_SHIFT                                  0
#define TOP_REG_MLDO5_PWR_REG_SW_MLDO5_PWR_EN_MASK                                   0x00000001
#define TOP_REG_MLDO5_PWR_REG_VR_MLDO5_EN_SHIFT                                      7
#define TOP_REG_MLDO5_PWR_REG_VR_MLDO5_EN_MASK                                       0x00000080
#define TOP_REG_MLDO5_LP_REG                           0x246c
#define TOP_REG_MLDO5_LP_REG_SW_MLDO5_LP_EN_SHIFT                                    0
#define TOP_REG_MLDO5_LP_REG_SW_MLDO5_LP_EN_MASK                                     0x00000001
#define TOP_REG_MLDO5_LP_REG_VR_MLDO5_LP_EN_SHIFT                                    7
#define TOP_REG_MLDO5_LP_REG_VR_MLDO5_LP_EN_MASK                                     0x00000080
#define TOP_REG_VR_MLDO5_VSET                          0x246d
#define TOP_REG_VR_MLDO5_VSET_VR_MLDO5_VSET_SHIFT                                    0
#define TOP_REG_VR_MLDO5_VSET_VR_MLDO5_VSET_MASK                                     0x0000001f
#define TOP_REG_SW_MLDO5_VSET                          0x246e
#define TOP_REG_SW_MLDO5_VSET_SW_MLDO5_VSET_SHIFT                                    0
#define TOP_REG_SW_MLDO5_VSET_SW_MLDO5_VSET_MASK                                     0x0000001f
#define TOP_REG_LDO_XO_PWR_REG                         0x246f
#define TOP_REG_LDO_XO_PWR_REG_SW_LDO_XO_PWR_EN_SHIFT                                0
#define TOP_REG_LDO_XO_PWR_REG_SW_LDO_XO_PWR_EN_MASK                                 0x00000001
#define TOP_REG_LDO_XO_PWR_REG_VR_LDO_XO_EN_SHIFT                                    7
#define TOP_REG_LDO_XO_PWR_REG_VR_LDO_XO_EN_MASK                                     0x00000080
#define TOP_REG_SW_LDO_XO_VSET0                        0x2470
#define TOP_REG_SW_LDO_XO_VSET0_SW_LDO_XO_VSET0_SHIFT                                0
#define TOP_REG_SW_LDO_XO_VSET0_SW_LDO_XO_VSET0_MASK                                 0x00000007
#define TOP_REG_VR_LDO_XO_VSET1                        0x2471
#define TOP_REG_VR_LDO_XO_VSET1_VR_LDO_XO_VSET_SHIFT                                 0
#define TOP_REG_VR_LDO_XO_VSET1_VR_LDO_XO_VSET_MASK                                  0x00000007
#define TOP_REG_SW_LDO_XO_VSET1                        0x2472
#define TOP_REG_SW_LDO_XO_VSET1_SW_LDO_XO_VSET1_SHIFT                                0
#define TOP_REG_SW_LDO_XO_VSET1_SW_LDO_XO_VSET1_MASK                                 0x00000007
#define TOP_REG_LDO_BUF_PWR_REG                        0x2473
#define TOP_REG_LDO_BUF_PWR_REG_SW_LDO_BUF_PWR_EN_SHIFT                              0
#define TOP_REG_LDO_BUF_PWR_REG_SW_LDO_BUF_PWR_EN_MASK                               0x00000001
#define TOP_REG_LDO_BUF_PWR_REG_VR_LDO_BUF_EN_SHIFT                                  7
#define TOP_REG_LDO_BUF_PWR_REG_VR_LDO_BUF_EN_MASK                                   0x00000080
#define TOP_REG_VR_LDO_BUF_VSET                        0x2474
#define TOP_REG_VR_LDO_BUF_VSET_VR_LDO_BUF_VSET_SHIFT                                0
#define TOP_REG_VR_LDO_BUF_VSET_VR_LDO_BUF_VSET_MASK                                 0x00000007
#define TOP_REG_SW_LDO_BUF_VSET                        0x2475
#define TOP_REG_SW_LDO_BUF_VSET_SW_LDO_BUF_VSET_SHIFT                                0
#define TOP_REG_SW_LDO_BUF_VSET_SW_LDO_BUF_VSET_MASK                                 0x00000007
#define TOP_REG_LDO_PMUH_PWR_REG                       0x2476
#define TOP_REG_LDO_PMUH_PWR_REG_SW_LDO_PMUH_PWR_EN_SHIFT                            0
#define TOP_REG_LDO_PMUH_PWR_REG_SW_LDO_PMUH_PWR_EN_MASK                             0x00000001
#define TOP_REG_LDO_PMUH_PWR_REG_VR_LDO_PMUH_EN_SHIFT                                7
#define TOP_REG_LDO_PMUH_PWR_REG_VR_LDO_PMUH_EN_MASK                                 0x00000080
#define TOP_REG_VR_LDO_PMUH_VSET                       0x2477
#define TOP_REG_VR_LDO_PMUH_VSET_VR_LDO_PMUH_VSET_SHIFT                              0
#define TOP_REG_VR_LDO_PMUH_VSET_VR_LDO_PMUH_VSET_MASK                               0x0000000f
#define TOP_REG_SW_LDO_PMUH_VSET                       0x2478
#define TOP_REG_SW_LDO_PMUH_VSET_SW_LDO_PMUH_VSET_SHIFT                              0
#define TOP_REG_SW_LDO_PMUH_VSET_SW_LDO_PMUH_VSET_MASK                               0x0000000f
#define TOP_REG_VR_LDO_PMU_VSET                        0x2479
#define TOP_REG_VR_LDO_PMU_VSET_VR_LDO_PMU_VSET_SHIFT                                0
#define TOP_REG_VR_LDO_PMU_VSET_VR_LDO_PMU_VSET_MASK                                 0x0000000f
#define TOP_REG_SW_LDO_PMU_VSET                        0x247a
#define TOP_REG_SW_LDO_PMU_VSET_SW_LDO_PMU_VSET_SHIFT                                0
#define TOP_REG_SW_LDO_PMU_VSET_SW_LDO_PMU_VSET_MASK                                 0x0000000f
#define TOP_REG_SW_XO_CORE_DRV_RG                      0x247b
#define TOP_REG_SW_XO_CORE_DRV_RG_SW_XO_CORE_DRV_RG0_SHIFT                           0
#define TOP_REG_SW_XO_CORE_DRV_RG_SW_XO_CORE_DRV_RG0_MASK                            0x0000000f
#define TOP_REG_SW_XO_CORE_DRV_RG_SW_XO_CORE_DRV_RG1_SHIFT                           4
#define TOP_REG_SW_XO_CORE_DRV_RG_SW_XO_CORE_DRV_RG1_MASK                            0x000000f0
#define TOP_REG_SW_XO_CORE_FST_CNT                     0x247c
#define TOP_REG_VR_XO_CORE_CTRLSTAT                    0x247d
#define TOP_REG_VR_XO_CORE_CTRLSTAT_SW_POWER_UNLOCK_SHIFT                            0
#define TOP_REG_VR_XO_CORE_CTRLSTAT_SW_POWER_UNLOCK_MASK                             0x00000001
#define TOP_REG_VR_XO_CORE_CTRLSTAT_VR_XO_CORE_FST_SETTLE_SHIFT                      6
#define TOP_REG_VR_XO_CORE_CTRLSTAT_VR_XO_CORE_FST_SETTLE_MASK                       0x00000040
#define TOP_REG_VR_XO_CORE_CTRLSTAT_VR_XO_CORE_EN_SHIFT                              7
#define TOP_REG_VR_XO_CORE_CTRLSTAT_VR_XO_CORE_EN_MASK                               0x00000080
#define TOP_REG_VR_PS_BIT6_MASK_0                      0x247e
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK1_GLB_LP_MASK_SHIFT                        0
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK1_GLB_LP_MASK_MASK                         0x00000001
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK2_GLB_LP_MASK_SHIFT                        1
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK2_GLB_LP_MASK_MASK                         0x00000002
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK3_GLB_LP_MASK_SHIFT                        2
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK3_GLB_LP_MASK_MASK                         0x00000004
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK4_GLB_LP_MASK_SHIFT                        3
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK4_GLB_LP_MASK_MASK                         0x00000008
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK5_GLB_LP_MASK_SHIFT                        4
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK5_GLB_LP_MASK_MASK                         0x00000010
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK6_GLB_LP_MASK_SHIFT                        5
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK6_GLB_LP_MASK_MASK                         0x00000020
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK7_GLB_LP_MASK_SHIFT                        6
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK7_GLB_LP_MASK_MASK                         0x00000040
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK8_GLB_LP_MASK_SHIFT                        7
#define TOP_REG_VR_PS_BIT6_MASK_0_SW_MBUCK8_GLB_LP_MASK_MASK                         0x00000080
#define TOP_REG_VR_PS_BIT6_MASK_1                      0x247f
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_MBUCK9_GLB_LP_MASK_SHIFT                        0
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_MBUCK9_GLB_LP_MASK_MASK                         0x00000001
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_MBUCK10_GLB_LP_MASK_SHIFT                       1
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_MBUCK10_GLB_LP_MASK_MASK                        0x00000002
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO1_GLB_LP_MASK_SHIFT                        2
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO1_GLB_LP_MASK_MASK                         0x00000004
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO2_GLB_LP_MASK_SHIFT                        3
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO2_GLB_LP_MASK_MASK                         0x00000008
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO3_GLB_LP_MASK_SHIFT                        4
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO3_GLB_LP_MASK_MASK                         0x00000010
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO4_GLB_LP_MASK_SHIFT                        5
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO4_GLB_LP_MASK_MASK                         0x00000020
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO5_GLB_LP_MASK_SHIFT                        6
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO5_GLB_LP_MASK_MASK                         0x00000040
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO6_GLB_LP_MASK_SHIFT                        7
#define TOP_REG_VR_PS_BIT6_MASK_1_SW_ULLDO6_GLB_LP_MASK_MASK                         0x00000080
#define TOP_REG_VR_PS_BIT6_MASK_2                      0x2480
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO1_GLB_LP_MASK_SHIFT                         0
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO1_GLB_LP_MASK_MASK                          0x00000001
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO2_GLB_LP_MASK_SHIFT                         1
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO2_GLB_LP_MASK_MASK                          0x00000002
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO3_GLB_LP_MASK_SHIFT                         2
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO3_GLB_LP_MASK_MASK                          0x00000004
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO4_GLB_LP_MASK_SHIFT                         3
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO4_GLB_LP_MASK_MASK                          0x00000008
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO5_GLB_LP_MASK_SHIFT                         4
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_LLDO5_GLB_LP_MASK_MASK                          0x00000010
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_MLDO1_GLB_LP_MASK_SHIFT                         5
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_MLDO1_GLB_LP_MASK_MASK                          0x00000020
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_MLDO2_GLB_LP_MASK_SHIFT                         6
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_MLDO2_GLB_LP_MASK_MASK                          0x00000040
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_MLDO3_GLB_LP_MASK_SHIFT                         7
#define TOP_REG_VR_PS_BIT6_MASK_2_SW_MLDO3_GLB_LP_MASK_MASK                          0x00000080
#define TOP_REG_VR_PS_BIT6_MASK_3                      0x2481
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO4_GLB_LP_MASK_SHIFT                         0
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO4_GLB_LP_MASK_MASK                          0x00000001
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO5_GLB_LP_MASK_SHIFT                         1
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO5_GLB_LP_MASK_MASK                          0x00000002
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO6_GLB_LP_MASK_SHIFT                         2
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO6_GLB_LP_MASK_MASK                          0x00000004
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO7_GLB_LP_MASK_SHIFT                         3
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO7_GLB_LP_MASK_MASK                          0x00000008
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO8_GLB_LP_MASK_SHIFT                         4
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_MLDO8_GLB_LP_MASK_MASK                          0x00000010
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_HLDO1_GLB_LP_MASK_SHIFT                         5
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_HLDO1_GLB_LP_MASK_MASK                          0x00000020
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_HLDO2_GLB_LP_MASK_SHIFT                         6
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_HLDO2_GLB_LP_MASK_MASK                          0x00000040
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_HLDO3_GLB_LP_MASK_SHIFT                         7
#define TOP_REG_VR_PS_BIT6_MASK_3_SW_HLDO3_GLB_LP_MASK_MASK                          0x00000080
#define TOP_REG_VR_PS_BIT6_MASK_4                      0x2482
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO4_GLB_LP_MASK_SHIFT                         0
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO4_GLB_LP_MASK_MASK                          0x00000001
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO5_GLB_LP_MASK_SHIFT                         1
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO5_GLB_LP_MASK_MASK                          0x00000002
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO6_GLB_LP_MASK_SHIFT                         2
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO6_GLB_LP_MASK_MASK                          0x00000004
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO7_GLB_LP_MASK_SHIFT                         3
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO7_GLB_LP_MASK_MASK                          0x00000008
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO8_GLB_LP_MASK_SHIFT                         4
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO8_GLB_LP_MASK_MASK                          0x00000010
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO9_GLB_LP_MASK_SHIFT                         5
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO9_GLB_LP_MASK_MASK                          0x00000020
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO10_GLB_LP_MASK_SHIFT                        6
#define TOP_REG_VR_PS_BIT6_MASK_4_SW_HLDO10_GLB_LP_MASK_MASK                         0x00000040
#define TOP_REG_VR_VDD_DDR_CSR                         0x2483
#define TOP_REG_VR_VDD_DDR_CSR_SW_PTR_TIMEOUT_CFG_SHIFT                              0
#define TOP_REG_VR_VDD_DDR_CSR_SW_PTR_TIMEOUT_CFG_MASK                               0x00000001
#define TOP_REG_VR_VDD_DDR_CSR_SW_PTR_BYPASS_SHIFT                                   1
#define TOP_REG_VR_VDD_DDR_CSR_SW_PTR_BYPASS_MASK                                    0x00000002
#define TOP_REG_VR_VDD_DDR_CSR_VR_PTR_TIMEOUT_EVT_SHIFT                              2
#define TOP_REG_VR_VDD_DDR_CSR_VR_PTR_TIMEOUT_EVT_MASK                               0x00000004
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_3                  0x2484
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_3_SW_MBUCK3_TUP_END_SHIFT                        0
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_3_SW_MBUCK3_TUP_END_MASK                         0x0000001f
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_4                  0x2485
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_4_SW_MBUCK3_TDN_END_SHIFT                        0
#define TOP_REG_VR_MBUCK3_RAMP_CTRL_4_SW_MBUCK3_TDN_END_MASK                         0x0000001f
#define TOP_REG_INTF_CONFIG1                           0x2600
#define TOP_REG_INTF_CONFIG1_SW_INTF_OVP_FLTH_SHIFT                                  0
#define TOP_REG_INTF_CONFIG1_SW_INTF_OVP_FLTH_MASK                                   0x00000003
#define TOP_REG_INTF_CONFIG1_SW_INTF_DEBUVP_FLTH_SHIFT                               2
#define TOP_REG_INTF_CONFIG1_SW_INTF_DEBUVP_FLTH_MASK                                0x0000000c
#define TOP_REG_INTF_CONFIG1_SW_INTF_VBDUVP_FLTH_SHIFT                               4
#define TOP_REG_INTF_CONFIG1_SW_INTF_VBDUVP_FLTH_MASK                                0x00000030
#define TOP_REG_INTF_CONFIG1_SW_INTF_PMUOCP_FLTH_SHIFT                               6
#define TOP_REG_INTF_CONFIG1_SW_INTF_PMUOCP_FLTH_MASK                                0x000000c0
#define TOP_REG_INTF_CONFIG2                           0x2601
#define TOP_REG_INTF_CONFIG2_SW_INTF_BUFOCP_FLTH_SHIFT                               0
#define TOP_REG_INTF_CONFIG2_SW_INTF_BUFOCP_FLTH_MASK                                0x00000003
#define TOP_REG_INTF_CONFIG2_SW_INTF_XOOCP_FLTH_SHIFT                                2
#define TOP_REG_INTF_CONFIG2_SW_INTF_XOOCP_FLTH_MASK                                 0x0000000c
#define TOP_REG_INTF_CONFIG2_SW_INTF_COULOCP_FLTH_SHIFT                              4
#define TOP_REG_INTF_CONFIG2_SW_INTF_COULOCP_FLTH_MASK                               0x00000030
#define TOP_REG_INTF_CONFIG2_SW_INTF_PMUHOCP_FLTH_SHIFT                              6
#define TOP_REG_INTF_CONFIG2_SW_INTF_PMUHOCP_FLTH_MASK                               0x000000c0
#define TOP_REG_INTF_CONFIG3                           0x2602
#define TOP_REG_INTF_CONFIG3_SW_INTF_ADCOCP_FLTH_SHIFT                               0
#define TOP_REG_INTF_CONFIG3_SW_INTF_ADCOCP_FLTH_MASK                                0x00000003
#define TOP_REG_INTF_CONFIG3_SW_INTF_ULDO1OCP_FLTH_SHIFT                             2
#define TOP_REG_INTF_CONFIG3_SW_INTF_ULDO1OCP_FLTH_MASK                              0x0000000c
#define TOP_REG_INTF_CONFIG3_SW_INTF_ULDO2OCP_FLTH_SHIFT                             4
#define TOP_REG_INTF_CONFIG3_SW_INTF_ULDO2OCP_FLTH_MASK                              0x00000030
#define TOP_REG_INTF_CONFIG3_SW_INTF_ULDO3OCP_FLTH_SHIFT                             6
#define TOP_REG_INTF_CONFIG3_SW_INTF_ULDO3OCP_FLTH_MASK                              0x000000c0
#define TOP_REG_INTF_CONFIG4                           0x2603
#define TOP_REG_INTF_CONFIG4_SW_INTF_ULDO4OCP_FLTH_SHIFT                             0
#define TOP_REG_INTF_CONFIG4_SW_INTF_ULDO4OCP_FLTH_MASK                              0x00000003
#define TOP_REG_INTF_CONFIG4_SW_INTF_ULDO5OCP_FLTH_SHIFT                             2
#define TOP_REG_INTF_CONFIG4_SW_INTF_ULDO5OCP_FLTH_MASK                              0x0000000c
#define TOP_REG_INTF_CONFIG4_SW_INTF_ULDO6OCP_FLTH_SHIFT                             4
#define TOP_REG_INTF_CONFIG4_SW_INTF_ULDO6OCP_FLTH_MASK                              0x00000030
#define TOP_REG_INTF_CONFIG4_SW_INTF_LLDO1OCP_FLTH_SHIFT                             6
#define TOP_REG_INTF_CONFIG4_SW_INTF_LLDO1OCP_FLTH_MASK                              0x000000c0
#define TOP_REG_INTF_CONFIG5                           0x2604
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO2OCP_FLTH_SHIFT                             0
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO2OCP_FLTH_MASK                              0x00000003
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO3OCP_FLTH_SHIFT                             2
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO3OCP_FLTH_MASK                              0x0000000c
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO4OCP_FLTH_SHIFT                             4
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO4OCP_FLTH_MASK                              0x00000030
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO5OCP_FLTH_SHIFT                             6
#define TOP_REG_INTF_CONFIG5_SW_INTF_LLDO5OCP_FLTH_MASK                              0x000000c0
#define TOP_REG_INTF_CONFIG6                           0x2605
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO1OCP_FLTH_SHIFT                             0
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO1OCP_FLTH_MASK                              0x00000003
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO2OCP_FLTH_SHIFT                             2
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO2OCP_FLTH_MASK                              0x0000000c
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO3OCP_FLTH_SHIFT                             4
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO3OCP_FLTH_MASK                              0x00000030
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO4OCP_FLTH_SHIFT                             6
#define TOP_REG_INTF_CONFIG6_SW_INTF_MLDO4OCP_FLTH_MASK                              0x000000c0
#define TOP_REG_INTF_CONFIG7                           0x2606
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO5OCP_FLTH_SHIFT                             0
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO5OCP_FLTH_MASK                              0x00000003
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO6OCP_FLTH_SHIFT                             2
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO6OCP_FLTH_MASK                              0x0000000c
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO7OCP_FLTH_SHIFT                             4
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO7OCP_FLTH_MASK                              0x00000030
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO8OCP_FLTH_SHIFT                             6
#define TOP_REG_INTF_CONFIG7_SW_INTF_MLDO8OCP_FLTH_MASK                              0x000000c0
#define TOP_REG_INTF_CONFIG8                           0x2607
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO1OCP_FLTH_SHIFT                             0
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO1OCP_FLTH_MASK                              0x00000003
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO2OCP_FLTH_SHIFT                             2
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO2OCP_FLTH_MASK                              0x0000000c
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO3OCP_FLTH_SHIFT                             4
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO3OCP_FLTH_MASK                              0x00000030
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO4OCP_FLTH_SHIFT                             6
#define TOP_REG_INTF_CONFIG8_SW_INTF_HLDO4OCP_FLTH_MASK                              0x000000c0
#define TOP_REG_INTF_CONFIG9                           0x2608
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO5OCP_FLTH_SHIFT                             0
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO5OCP_FLTH_MASK                              0x00000003
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO6OCP_FLTH_SHIFT                             2
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO6OCP_FLTH_MASK                              0x0000000c
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO7OCP_FLTH_SHIFT                             4
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO7OCP_FLTH_MASK                              0x00000030
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO8OCP_FLTH_SHIFT                             6
#define TOP_REG_INTF_CONFIG9_SW_INTF_HLDO8OCP_FLTH_MASK                              0x000000c0
#define TOP_REG_INTF_CONFIG10                          0x2609
#define TOP_REG_INTF_CONFIG10_SW_INTF_HLDO9OCP_FLTH_SHIFT                            0
#define TOP_REG_INTF_CONFIG10_SW_INTF_HLDO9OCP_FLTH_MASK                             0x00000003
#define TOP_REG_INTF_CONFIG10_SW_INTF_HLDO10OCP_FLTH_SHIFT                           2
#define TOP_REG_INTF_CONFIG10_SW_INTF_HLDO10OCP_FLTH_MASK                            0x0000000c
#define TOP_REG_INTF_CONFIG11                          0x260a
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_UV_DEB_SEL_SHIFT                           0
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_UV_DEB_SEL_MASK                            0x00000003
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_UV_ABS_SEL_SHIFT                           2
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_UV_ABS_SEL_MASK                            0x0000000c
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_VOL_SEL_SHIFT                              4
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_VOL_SEL_MASK                               0x00000030
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_OV_SEL_SHIFT                               6
#define TOP_REG_INTF_CONFIG11_SW_INTF_SYS_OV_SEL_MASK                                0x000000c0
#define TOP_REG_INTF_CONFIG12                          0x260b
#define TOP_REG_INTF_CONFIG13                          0x260c
#define TOP_REG_INTF_CONFIG13_SW_INTF_PRE_REF_CFG_SHIFT                              0
#define TOP_REG_INTF_CONFIG13_SW_INTF_PRE_REF_CFG_MASK                               0x0000000f
#define TOP_REG_INTF_CONFIG13_SW_INTF_SYS_UV_WARN_SEL_SHIFT                          4
#define TOP_REG_INTF_CONFIG13_SW_INTF_SYS_UV_WARN_SEL_MASK                           0x00000030
#define TOP_REG_INTF_CONFIG14                          0x260d
#define TOP_REG_INTF_CONFIG14_SW_INTF_REF_TEMP_WARNING_SEL_SHIFT                     0
#define TOP_REG_INTF_CONFIG14_SW_INTF_REF_TEMP_WARNING_SEL_MASK                      0x00000003
#define TOP_REG_INTF_CONFIG14_SW_INTF_REF_CHOP_FREQ_SEL_SHIFT                        2
#define TOP_REG_INTF_CONFIG14_SW_INTF_REF_CHOP_FREQ_SEL_MASK                         0x0000000c
#define TOP_REG_INTF_CONFIG14_SW_INTF_REF_CHOP_EN_SHIFT                              4
#define TOP_REG_INTF_CONFIG14_SW_INTF_REF_CHOP_EN_MASK                               0x00000010
#define TOP_REG_INTF_CONFIG15                          0x260e
#define TOP_REG_INTF_BUCK1_CFG1                        0x260f
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK1_CFG1_SW_INTF_B1EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK1_CFG2                        0x2610
#define TOP_REG_INTF_BUCK1_CFG2_SW_INTF_B1EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK1_CFG2_SW_INTF_B1EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK1_CFG2_SW_INTF_B1EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK1_CFG2_SW_INTF_B1EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK1_CFG2_SW_INTF_B1EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK1_CFG2_SW_INTF_B1EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK1_CFG3                        0x2611
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK1_CFG3_SW_INTF_B1CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK1_CFG4                        0x2612
#define TOP_REG_INTF_BUCK1_CFG4_SW_INTF_B1RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK1_CFG4_SW_INTF_B1RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK1_CFG4_SW_INTF_B1CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK1_CFG4_SW_INTF_B1CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK1_CFG5                        0x2613
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK1_CFG5_SW_INTF_B1OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK1_CFG6                        0x2614
#define TOP_REG_INTF_BUCK1_CFG6_SW_INTF_B1DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK1_CFG6_SW_INTF_B1DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK1_CFG6_SW_INTF_B1DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK1_CFG6_SW_INTF_B1DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK1_CFG7                        0x2615
#define TOP_REG_INTF_BUCK1_CFG7_SW_INTF_B1DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK1_CFG7_SW_INTF_B1DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK1_CFG7_SW_INTF_B1DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK1_CFG7_SW_INTF_B1DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK1_CFG7_SW_INTF_B1DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK1_CFG7_SW_INTF_B1DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK1_CFG8                        0x2616
#define TOP_REG_INTF_BUCK1_CFG8_SW_INTF_B1DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK1_CFG8_SW_INTF_B1DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK1_CFG8_SW_INTF_B1DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK1_CFG8_SW_INTF_B1DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK1_CFG8_SW_INTF_B1DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK1_CFG8_SW_INTF_B1DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK1_CFG9                        0x2617
#define TOP_REG_INTF_BUCK1_CFG9_SW_INTF_B1DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK1_CFG9_SW_INTF_B1DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK1_CFG9_SW_INTF_B1DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK1_CFG9_SW_INTF_B1DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK1_CFG9_SW_INTF_B1DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK1_CFG9_SW_INTF_B1DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK1_CFG10                       0x2618
#define TOP_REG_INTF_BUCK1_CFG10_SW_INTF_B1POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK1_CFG10_SW_INTF_B1POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK1_CFG10_SW_INTF_B1DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK1_CFG10_SW_INTF_B1DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK1_CFG11                       0x2619
#define TOP_REG_INTF_BUCK1_CFG12                       0x261a
#define TOP_REG_INTF_BUCK1_CFG13                       0x261b
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK1_CFG13_SW_INTF_B1TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK1_CFG14                       0x261c
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK1_CFG14_SW_INTF_B1EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK1_CFG15                       0x261d
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK1_CFG15_SW_INTF_B1CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK1_CFG16                       0x261e
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK1_CFG16_SW_INTF_B1PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK1_CFG17                       0x261f
#define TOP_REG_INTF_BUCK1_CFG17_SW_INTF_B1OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK1_CFG17_SW_INTF_B1OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK1_CFG17_SW_INTF_B1DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK1_CFG17_SW_INTF_B1DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK1_CFG17_SW_INTF_B1ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK1_CFG17_SW_INTF_B1ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK2_CFG1                        0x2620
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK2_CFG1_SW_INTF_B2EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK2_CFG2                        0x2621
#define TOP_REG_INTF_BUCK2_CFG2_SW_INTF_B2EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK2_CFG2_SW_INTF_B2EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK2_CFG2_SW_INTF_B2EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK2_CFG2_SW_INTF_B2EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK2_CFG2_SW_INTF_B2EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK2_CFG2_SW_INTF_B2EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK2_CFG3                        0x2622
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK2_CFG3_SW_INTF_B2CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK2_CFG4                        0x2623
#define TOP_REG_INTF_BUCK2_CFG4_SW_INTF_B2RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK2_CFG4_SW_INTF_B2RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK2_CFG4_SW_INTF_B2CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK2_CFG4_SW_INTF_B2CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK2_CFG5                        0x2624
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK2_CFG5_SW_INTF_B2OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK2_CFG6                        0x2625
#define TOP_REG_INTF_BUCK2_CFG6_SW_INTF_B2DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK2_CFG6_SW_INTF_B2DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK2_CFG6_SW_INTF_B2DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK2_CFG6_SW_INTF_B2DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK2_CFG7                        0x2626
#define TOP_REG_INTF_BUCK2_CFG7_SW_INTF_B2DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK2_CFG7_SW_INTF_B2DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK2_CFG7_SW_INTF_B2DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK2_CFG7_SW_INTF_B2DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK2_CFG7_SW_INTF_B2DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK2_CFG7_SW_INTF_B2DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK2_CFG8                        0x2627
#define TOP_REG_INTF_BUCK2_CFG8_SW_INTF_B2DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK2_CFG8_SW_INTF_B2DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK2_CFG8_SW_INTF_B2DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK2_CFG8_SW_INTF_B2DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK2_CFG8_SW_INTF_B2DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK2_CFG8_SW_INTF_B2DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK2_CFG9                        0x2628
#define TOP_REG_INTF_BUCK2_CFG9_SW_INTF_B2DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK2_CFG9_SW_INTF_B2DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK2_CFG9_SW_INTF_B2DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK2_CFG9_SW_INTF_B2DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK2_CFG9_SW_INTF_B2DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK2_CFG9_SW_INTF_B2DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK2_CFG10                       0x2629
#define TOP_REG_INTF_BUCK2_CFG10_SW_INTF_B2POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK2_CFG10_SW_INTF_B2POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK2_CFG10_SW_INTF_B2DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK2_CFG10_SW_INTF_B2DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK2_CFG11                       0x262a
#define TOP_REG_INTF_BUCK2_CFG12                       0x262b
#define TOP_REG_INTF_BUCK2_CFG13                       0x262c
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK2_CFG13_SW_INTF_B2TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK2_CFG14                       0x262d
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK2_CFG14_SW_INTF_B2EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK2_CFG15                       0x262e
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK2_CFG15_SW_INTF_B2CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK2_CFG16                       0x262f
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK2_CFG16_SW_INTF_B2PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK2_CFG17                       0x2630
#define TOP_REG_INTF_BUCK2_CFG17_SW_INTF_B2OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK2_CFG17_SW_INTF_B2OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK2_CFG17_SW_INTF_B2DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK2_CFG17_SW_INTF_B2DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK2_CFG17_SW_INTF_B2ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK2_CFG17_SW_INTF_B2ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK3_CFG1                        0x2631
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK3_CFG1_SW_INTF_B3EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK3_CFG2                        0x2632
#define TOP_REG_INTF_BUCK3_CFG2_SW_INTF_B3EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK3_CFG2_SW_INTF_B3EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK3_CFG2_SW_INTF_B3EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK3_CFG2_SW_INTF_B3EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK3_CFG2_SW_INTF_B3EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK3_CFG2_SW_INTF_B3EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK3_CFG3                        0x2633
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK3_CFG3_SW_INTF_B3CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK3_CFG4                        0x2634
#define TOP_REG_INTF_BUCK3_CFG4_SW_INTF_B3RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK3_CFG4_SW_INTF_B3RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK3_CFG4_SW_INTF_B3CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK3_CFG4_SW_INTF_B3CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK3_CFG5                        0x2635
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK3_CFG5_SW_INTF_B3OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK3_CFG6                        0x2636
#define TOP_REG_INTF_BUCK3_CFG6_SW_INTF_B3DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK3_CFG6_SW_INTF_B3DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK3_CFG6_SW_INTF_B3DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK3_CFG6_SW_INTF_B3DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK3_CFG7                        0x2637
#define TOP_REG_INTF_BUCK3_CFG7_SW_INTF_B3DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK3_CFG7_SW_INTF_B3DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK3_CFG7_SW_INTF_B3DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK3_CFG7_SW_INTF_B3DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK3_CFG7_SW_INTF_B3DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK3_CFG7_SW_INTF_B3DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK3_CFG8                        0x2638
#define TOP_REG_INTF_BUCK3_CFG8_SW_INTF_B3DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK3_CFG8_SW_INTF_B3DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK3_CFG8_SW_INTF_B3DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK3_CFG8_SW_INTF_B3DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK3_CFG8_SW_INTF_B3DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK3_CFG8_SW_INTF_B3DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK3_CFG9                        0x2639
#define TOP_REG_INTF_BUCK3_CFG9_SW_INTF_B3DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK3_CFG9_SW_INTF_B3DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK3_CFG9_SW_INTF_B3DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK3_CFG9_SW_INTF_B3DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK3_CFG9_SW_INTF_B3DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK3_CFG9_SW_INTF_B3DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK3_CFG10                       0x263a
#define TOP_REG_INTF_BUCK3_CFG10_SW_INTF_B3POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK3_CFG10_SW_INTF_B3POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK3_CFG10_SW_INTF_B3DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK3_CFG10_SW_INTF_B3DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK3_CFG11                       0x263b
#define TOP_REG_INTF_BUCK3_CFG12                       0x263c
#define TOP_REG_INTF_BUCK3_CFG13                       0x263d
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK3_CFG13_SW_INTF_B3TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK3_CFG14                       0x263e
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK3_CFG14_SW_INTF_B3EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK3_CFG15                       0x263f
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK3_CFG15_SW_INTF_B3CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK3_CFG16                       0x2640
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK3_CFG16_SW_INTF_B3PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK3_CFG17                       0x2641
#define TOP_REG_INTF_BUCK3_CFG17_SW_INTF_B3OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK3_CFG17_SW_INTF_B3OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK3_CFG17_SW_INTF_B3DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK3_CFG17_SW_INTF_B3DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK3_CFG17_SW_INTF_B3ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK3_CFG17_SW_INTF_B3ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK4_CFG1                        0x2642
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK4_CFG1_SW_INTF_B4EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK4_CFG2                        0x2643
#define TOP_REG_INTF_BUCK4_CFG2_SW_INTF_B4EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK4_CFG2_SW_INTF_B4EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK4_CFG2_SW_INTF_B4EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK4_CFG2_SW_INTF_B4EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK4_CFG2_SW_INTF_B4EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK4_CFG2_SW_INTF_B4EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK4_CFG3                        0x2644
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK4_CFG3_SW_INTF_B4CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK4_CFG4                        0x2645
#define TOP_REG_INTF_BUCK4_CFG4_SW_INTF_B4RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK4_CFG4_SW_INTF_B4RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK4_CFG4_SW_INTF_B4CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK4_CFG4_SW_INTF_B4CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK4_CFG5                        0x2646
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK4_CFG5_SW_INTF_B4OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK4_CFG6                        0x2647
#define TOP_REG_INTF_BUCK4_CFG6_SW_INTF_B4DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK4_CFG6_SW_INTF_B4DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK4_CFG6_SW_INTF_B4DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK4_CFG6_SW_INTF_B4DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK4_CFG7                        0x2648
#define TOP_REG_INTF_BUCK4_CFG7_SW_INTF_B4DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK4_CFG7_SW_INTF_B4DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK4_CFG7_SW_INTF_B4DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK4_CFG7_SW_INTF_B4DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK4_CFG7_SW_INTF_B4DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK4_CFG7_SW_INTF_B4DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK4_CFG8                        0x2649
#define TOP_REG_INTF_BUCK4_CFG8_SW_INTF_B4DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK4_CFG8_SW_INTF_B4DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK4_CFG8_SW_INTF_B4DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK4_CFG8_SW_INTF_B4DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK4_CFG8_SW_INTF_B4DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK4_CFG8_SW_INTF_B4DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK4_CFG9                        0x264a
#define TOP_REG_INTF_BUCK4_CFG9_SW_INTF_B4DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK4_CFG9_SW_INTF_B4DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK4_CFG9_SW_INTF_B4DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK4_CFG9_SW_INTF_B4DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK4_CFG9_SW_INTF_B4DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK4_CFG9_SW_INTF_B4DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK4_CFG10                       0x264b
#define TOP_REG_INTF_BUCK4_CFG10_SW_INTF_B4POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK4_CFG10_SW_INTF_B4POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK4_CFG10_SW_INTF_B4DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK4_CFG10_SW_INTF_B4DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK4_CFG11                       0x264c
#define TOP_REG_INTF_BUCK4_CFG12                       0x264d
#define TOP_REG_INTF_BUCK4_CFG13                       0x264e
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK4_CFG13_SW_INTF_B4TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK4_CFG14                       0x264f
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK4_CFG14_SW_INTF_B4EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK4_CFG15                       0x2650
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK4_CFG15_SW_INTF_B4CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK4_CFG16                       0x2651
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK4_CFG16_SW_INTF_B4PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK4_CFG17                       0x2652
#define TOP_REG_INTF_BUCK4_CFG17_SW_INTF_B4OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK4_CFG17_SW_INTF_B4OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK4_CFG17_SW_INTF_B4DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK4_CFG17_SW_INTF_B4DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK4_CFG17_SW_INTF_B4ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK4_CFG17_SW_INTF_B4ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK5_CFG1                        0x2653
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK5_CFG1_SW_INTF_B5EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK5_CFG2                        0x2654
#define TOP_REG_INTF_BUCK5_CFG2_SW_INTF_B5EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK5_CFG2_SW_INTF_B5EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK5_CFG2_SW_INTF_B5EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK5_CFG2_SW_INTF_B5EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK5_CFG2_SW_INTF_B5EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK5_CFG2_SW_INTF_B5EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK5_CFG3                        0x2655
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK5_CFG3_SW_INTF_B5CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK5_CFG4                        0x2656
#define TOP_REG_INTF_BUCK5_CFG4_SW_INTF_B5RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK5_CFG4_SW_INTF_B5RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK5_CFG4_SW_INTF_B5CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK5_CFG4_SW_INTF_B5CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK5_CFG5                        0x2657
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK5_CFG5_SW_INTF_B5OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK5_CFG6                        0x2658
#define TOP_REG_INTF_BUCK5_CFG6_SW_INTF_B5DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK5_CFG6_SW_INTF_B5DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK5_CFG6_SW_INTF_B5DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK5_CFG6_SW_INTF_B5DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK5_CFG7                        0x2659
#define TOP_REG_INTF_BUCK5_CFG7_SW_INTF_B5DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK5_CFG7_SW_INTF_B5DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK5_CFG7_SW_INTF_B5DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK5_CFG7_SW_INTF_B5DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK5_CFG7_SW_INTF_B5DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK5_CFG7_SW_INTF_B5DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK5_CFG8                        0x265a
#define TOP_REG_INTF_BUCK5_CFG8_SW_INTF_B5DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK5_CFG8_SW_INTF_B5DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK5_CFG8_SW_INTF_B5DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK5_CFG8_SW_INTF_B5DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK5_CFG8_SW_INTF_B5DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK5_CFG8_SW_INTF_B5DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK5_CFG9                        0x265b
#define TOP_REG_INTF_BUCK5_CFG9_SW_INTF_B5DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK5_CFG9_SW_INTF_B5DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK5_CFG9_SW_INTF_B5DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK5_CFG9_SW_INTF_B5DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK5_CFG9_SW_INTF_B5DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK5_CFG9_SW_INTF_B5DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK5_CFG10                       0x265c
#define TOP_REG_INTF_BUCK5_CFG10_SW_INTF_B5POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK5_CFG10_SW_INTF_B5POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK5_CFG10_SW_INTF_B5DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK5_CFG10_SW_INTF_B5DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK5_CFG11                       0x265d
#define TOP_REG_INTF_BUCK5_CFG12                       0x265e
#define TOP_REG_INTF_BUCK5_CFG13                       0x265f
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK5_CFG13_SW_INTF_B5TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK5_CFG14                       0x2660
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK5_CFG14_SW_INTF_B5EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK5_CFG15                       0x2661
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK5_CFG15_SW_INTF_B5CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK5_CFG16                       0x2662
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK5_CFG16_SW_INTF_B5PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK5_CFG17                       0x2663
#define TOP_REG_INTF_BUCK5_CFG17_SW_INTF_B5OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK5_CFG17_SW_INTF_B5OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK5_CFG17_SW_INTF_B5DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK5_CFG17_SW_INTF_B5DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK5_CFG17_SW_INTF_B5ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK5_CFG17_SW_INTF_B5ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK6_CFG1                        0x2664
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK6_CFG1_SW_INTF_B6EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK6_CFG2                        0x2665
#define TOP_REG_INTF_BUCK6_CFG2_SW_INTF_B6EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK6_CFG2_SW_INTF_B6EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK6_CFG2_SW_INTF_B6EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK6_CFG2_SW_INTF_B6EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK6_CFG2_SW_INTF_B6EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK6_CFG2_SW_INTF_B6EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK6_CFG3                        0x2666
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK6_CFG3_SW_INTF_B6CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK6_CFG4                        0x2667
#define TOP_REG_INTF_BUCK6_CFG4_SW_INTF_B6RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK6_CFG4_SW_INTF_B6RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK6_CFG4_SW_INTF_B6CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK6_CFG4_SW_INTF_B6CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK6_CFG5                        0x2668
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK6_CFG5_SW_INTF_B6OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK6_CFG6                        0x2669
#define TOP_REG_INTF_BUCK6_CFG6_SW_INTF_B6DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK6_CFG6_SW_INTF_B6DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK6_CFG6_SW_INTF_B6DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK6_CFG6_SW_INTF_B6DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK6_CFG7                        0x266a
#define TOP_REG_INTF_BUCK6_CFG7_SW_INTF_B6DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK6_CFG7_SW_INTF_B6DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK6_CFG7_SW_INTF_B6DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK6_CFG7_SW_INTF_B6DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK6_CFG7_SW_INTF_B6DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK6_CFG7_SW_INTF_B6DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK6_CFG8                        0x266b
#define TOP_REG_INTF_BUCK6_CFG8_SW_INTF_B6DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK6_CFG8_SW_INTF_B6DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK6_CFG8_SW_INTF_B6DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK6_CFG8_SW_INTF_B6DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK6_CFG8_SW_INTF_B6DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK6_CFG8_SW_INTF_B6DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK6_CFG9                        0x266c
#define TOP_REG_INTF_BUCK6_CFG9_SW_INTF_B6DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK6_CFG9_SW_INTF_B6DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK6_CFG9_SW_INTF_B6DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK6_CFG9_SW_INTF_B6DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK6_CFG9_SW_INTF_B6DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK6_CFG9_SW_INTF_B6DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK6_CFG10                       0x266d
#define TOP_REG_INTF_BUCK6_CFG10_SW_INTF_B6POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK6_CFG10_SW_INTF_B6POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK6_CFG10_SW_INTF_B6DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK6_CFG10_SW_INTF_B6DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK6_CFG11                       0x266e
#define TOP_REG_INTF_BUCK6_CFG12                       0x266f
#define TOP_REG_INTF_BUCK6_CFG13                       0x2670
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK6_CFG13_SW_INTF_B6TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK6_CFG14                       0x2671
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK6_CFG14_SW_INTF_B6EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK6_CFG15                       0x2672
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK6_CFG15_SW_INTF_B6CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK6_CFG16                       0x2673
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK6_CFG16_SW_INTF_B6PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK6_CFG17                       0x2674
#define TOP_REG_INTF_BUCK6_CFG17_SW_INTF_B6OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK6_CFG17_SW_INTF_B6OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK6_CFG17_SW_INTF_B6DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK6_CFG17_SW_INTF_B6DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK6_CFG17_SW_INTF_B6ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK6_CFG17_SW_INTF_B6ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK7_CFG1                        0x2675
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK7_CFG1_SW_INTF_B7EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK7_CFG2                        0x2676
#define TOP_REG_INTF_BUCK7_CFG2_SW_INTF_B7EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK7_CFG2_SW_INTF_B7EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK7_CFG2_SW_INTF_B7EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK7_CFG2_SW_INTF_B7EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK7_CFG2_SW_INTF_B7EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK7_CFG2_SW_INTF_B7EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK7_CFG3                        0x2677
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK7_CFG3_SW_INTF_B7CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK7_CFG4                        0x2678
#define TOP_REG_INTF_BUCK7_CFG4_SW_INTF_B7RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK7_CFG4_SW_INTF_B7RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK7_CFG4_SW_INTF_B7CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK7_CFG4_SW_INTF_B7CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK7_CFG5                        0x2679
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK7_CFG5_SW_INTF_B7OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK7_CFG6                        0x267a
#define TOP_REG_INTF_BUCK7_CFG6_SW_INTF_B7DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK7_CFG6_SW_INTF_B7DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK7_CFG6_SW_INTF_B7DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK7_CFG6_SW_INTF_B7DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK7_CFG7                        0x267b
#define TOP_REG_INTF_BUCK7_CFG7_SW_INTF_B7DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK7_CFG7_SW_INTF_B7DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK7_CFG7_SW_INTF_B7DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK7_CFG7_SW_INTF_B7DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK7_CFG7_SW_INTF_B7DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK7_CFG7_SW_INTF_B7DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK7_CFG8                        0x267c
#define TOP_REG_INTF_BUCK7_CFG8_SW_INTF_B7DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK7_CFG8_SW_INTF_B7DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK7_CFG8_SW_INTF_B7DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK7_CFG8_SW_INTF_B7DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK7_CFG8_SW_INTF_B7DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK7_CFG8_SW_INTF_B7DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK7_CFG9                        0x267d
#define TOP_REG_INTF_BUCK7_CFG9_SW_INTF_B7DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK7_CFG9_SW_INTF_B7DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK7_CFG9_SW_INTF_B7DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK7_CFG9_SW_INTF_B7DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK7_CFG9_SW_INTF_B7DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK7_CFG9_SW_INTF_B7DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK7_CFG10                       0x267e
#define TOP_REG_INTF_BUCK7_CFG10_SW_INTF_B7POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK7_CFG10_SW_INTF_B7POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK7_CFG10_SW_INTF_B7DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK7_CFG10_SW_INTF_B7DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK7_CFG11                       0x267f
#define TOP_REG_INTF_BUCK7_CFG12                       0x2680
#define TOP_REG_INTF_BUCK7_CFG13                       0x2681
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK7_CFG13_SW_INTF_B7TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK7_CFG14                       0x2682
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK7_CFG14_SW_INTF_B7EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK7_CFG15                       0x2683
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK7_CFG15_SW_INTF_B7CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK7_CFG16                       0x2684
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK7_CFG16_SW_INTF_B7PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK7_CFG17                       0x2685
#define TOP_REG_INTF_BUCK7_CFG17_SW_INTF_B7OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK7_CFG17_SW_INTF_B7OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK7_CFG17_SW_INTF_B7DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK7_CFG17_SW_INTF_B7DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK7_CFG17_SW_INTF_B7ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK7_CFG17_SW_INTF_B7ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK8_CFG1                        0x2686
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK8_CFG1_SW_INTF_B8EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK8_CFG2                        0x2687
#define TOP_REG_INTF_BUCK8_CFG2_SW_INTF_B8EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK8_CFG2_SW_INTF_B8EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK8_CFG2_SW_INTF_B8EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK8_CFG2_SW_INTF_B8EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK8_CFG2_SW_INTF_B8EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK8_CFG2_SW_INTF_B8EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK8_CFG3                        0x2688
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK8_CFG3_SW_INTF_B8CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK8_CFG4                        0x2689
#define TOP_REG_INTF_BUCK8_CFG4_SW_INTF_B8RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK8_CFG4_SW_INTF_B8RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK8_CFG4_SW_INTF_B8CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK8_CFG4_SW_INTF_B8CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK8_CFG5                        0x268a
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK8_CFG5_SW_INTF_B8OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK8_CFG6                        0x268b
#define TOP_REG_INTF_BUCK8_CFG6_SW_INTF_B8DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK8_CFG6_SW_INTF_B8DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK8_CFG6_SW_INTF_B8DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK8_CFG6_SW_INTF_B8DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK8_CFG7                        0x268c
#define TOP_REG_INTF_BUCK8_CFG7_SW_INTF_B8DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK8_CFG7_SW_INTF_B8DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK8_CFG7_SW_INTF_B8DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK8_CFG7_SW_INTF_B8DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK8_CFG7_SW_INTF_B8DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK8_CFG7_SW_INTF_B8DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK8_CFG8                        0x268d
#define TOP_REG_INTF_BUCK8_CFG8_SW_INTF_B8DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK8_CFG8_SW_INTF_B8DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK8_CFG8_SW_INTF_B8DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK8_CFG8_SW_INTF_B8DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK8_CFG8_SW_INTF_B8DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK8_CFG8_SW_INTF_B8DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK8_CFG9                        0x268e
#define TOP_REG_INTF_BUCK8_CFG9_SW_INTF_B8DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK8_CFG9_SW_INTF_B8DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK8_CFG9_SW_INTF_B8DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK8_CFG9_SW_INTF_B8DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK8_CFG9_SW_INTF_B8DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK8_CFG9_SW_INTF_B8DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK8_CFG10                       0x268f
#define TOP_REG_INTF_BUCK8_CFG10_SW_INTF_B8POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK8_CFG10_SW_INTF_B8POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK8_CFG10_SW_INTF_B8DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK8_CFG10_SW_INTF_B8DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK8_CFG11                       0x2690
#define TOP_REG_INTF_BUCK8_CFG12                       0x2691
#define TOP_REG_INTF_BUCK8_CFG13                       0x2692
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK8_CFG13_SW_INTF_B8TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK8_CFG14                       0x2693
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK8_CFG14_SW_INTF_B8EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK8_CFG15                       0x2694
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK8_CFG15_SW_INTF_B8CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK8_CFG16                       0x2695
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK8_CFG16_SW_INTF_B8PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK8_CFG17                       0x2696
#define TOP_REG_INTF_BUCK8_CFG17_SW_INTF_B8OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK8_CFG17_SW_INTF_B8OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK8_CFG17_SW_INTF_B8DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK8_CFG17_SW_INTF_B8DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK8_CFG17_SW_INTF_B8ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK8_CFG17_SW_INTF_B8ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK9_CFG1                        0x2697
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_COMPEN_R_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_COMPEN_R_SEL_MASK                       0x00000007
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_CLAMP_RES_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_CLAMP_RES_SEL_MASK                      0x00000038
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_DIS_SHIFT                               6
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_DIS_MASK                                0x00000040
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_CAP_SEL_SHIFT                           7
#define TOP_REG_INTF_BUCK9_CFG1_SW_INTF_B9EA_CAP_SEL_MASK                            0x00000080
#define TOP_REG_INTF_BUCK9_CFG2                        0x2698
#define TOP_REG_INTF_BUCK9_CFG2_SW_INTF_B9EA_VOFB_CAP_SHIFT                          0
#define TOP_REG_INTF_BUCK9_CFG2_SW_INTF_B9EA_VOFB_CAP_MASK                           0x00000001
#define TOP_REG_INTF_BUCK9_CFG2_SW_INTF_B9EA_IB_SEL_SHIFT                            1
#define TOP_REG_INTF_BUCK9_CFG2_SW_INTF_B9EA_IB_SEL_MASK                             0x0000000e
#define TOP_REG_INTF_BUCK9_CFG2_SW_INTF_B9EA_COMPEN_CAP_SEL_SHIFT                    4
#define TOP_REG_INTF_BUCK9_CFG2_SW_INTF_B9EA_COMPEN_CAP_SEL_MASK                     0x00000010
#define TOP_REG_INTF_BUCK9_CFG3                        0x2699
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9LOGIC_ONTIME_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9LOGIC_ONTIME_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9LOGIC_MINTOFF_SEL_SHIFT                    3
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9LOGIC_MINTOFF_SEL_MASK                     0x00000008
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9LOGIC_MINTON_SEL_SHIFT                     4
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9LOGIC_MINTON_SEL_MASK                      0x00000010
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9CMP_IB_SEL_SHIFT                           5
#define TOP_REG_INTF_BUCK9_CFG3_SW_INTF_B9CMP_IB_SEL_MASK                            0x00000060
#define TOP_REG_INTF_BUCK9_CFG4                        0x269a
#define TOP_REG_INTF_BUCK9_CFG4_SW_INTF_B9RLX_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK9_CFG4_SW_INTF_B9RLX_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK9_CFG4_SW_INTF_B9CLX_SEL_SHIFT                              4
#define TOP_REG_INTF_BUCK9_CFG4_SW_INTF_B9CLX_SEL_MASK                               0x00000070
#define TOP_REG_INTF_BUCK9_CFG5                        0x269b
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9SCP_EN_SHIFT                               0
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9SCP_EN_MASK                                0x00000001
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_IB_SEL_SHIFT                           1
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_IB_SEL_MASK                            0x00000002
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_BLANKTIME_SEL_MASK                     0x00000004
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_DEB_SEL_SHIFT                          3
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_DEB_SEL_MASK                           0x00000008
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_EN_SHIFT                               7
#define TOP_REG_INTF_BUCK9_CFG5_SW_INTF_B9OCP_EN_MASK                                0x00000080
#define TOP_REG_INTF_BUCK9_CFG6                        0x269c
#define TOP_REG_INTF_BUCK9_CFG6_SW_INTF_B9DMD_SEL_SHIFT                              0
#define TOP_REG_INTF_BUCK9_CFG6_SW_INTF_B9DMD_SEL_MASK                               0x0000000f
#define TOP_REG_INTF_BUCK9_CFG6_SW_INTF_B9DMD_EN_SHIFT                               4
#define TOP_REG_INTF_BUCK9_CFG6_SW_INTF_B9DMD_EN_MASK                                0x00000010
#define TOP_REG_INTF_BUCK9_CFG7                        0x269d
#define TOP_REG_INTF_BUCK9_CFG7_SW_INTF_B9DMD_CLAMP_EN_SHIFT                         0
#define TOP_REG_INTF_BUCK9_CFG7_SW_INTF_B9DMD_CLAMP_EN_MASK                          0x00000001
#define TOP_REG_INTF_BUCK9_CFG7_SW_INTF_B9DMD_AUTOZERO_EN_SHIFT                      1
#define TOP_REG_INTF_BUCK9_CFG7_SW_INTF_B9DMD_AUTOZERO_EN_MASK                       0x00000002
#define TOP_REG_INTF_BUCK9_CFG7_SW_INTF_B9DMD_BLANKTIME_SEL_SHIFT                    2
#define TOP_REG_INTF_BUCK9_CFG7_SW_INTF_B9DMD_BLANKTIME_SEL_MASK                     0x0000000c
#define TOP_REG_INTF_BUCK9_CFG8                        0x269e
#define TOP_REG_INTF_BUCK9_CFG8_SW_INTF_B9DRV_NG_NSEL_SHIFT                          0
#define TOP_REG_INTF_BUCK9_CFG8_SW_INTF_B9DRV_NG_NSEL_MASK                           0x00000003
#define TOP_REG_INTF_BUCK9_CFG8_SW_INTF_B9DRV_NG_PSEL_SHIFT                          2
#define TOP_REG_INTF_BUCK9_CFG8_SW_INTF_B9DRV_NG_PSEL_MASK                           0x0000001c
#define TOP_REG_INTF_BUCK9_CFG8_SW_INTF_B9DRV_PG_NSEL_SHIFT                          5
#define TOP_REG_INTF_BUCK9_CFG8_SW_INTF_B9DRV_PG_NSEL_MASK                           0x00000060
#define TOP_REG_INTF_BUCK9_CFG9                        0x269f
#define TOP_REG_INTF_BUCK9_CFG9_SW_INTF_B9DT_P2N_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK9_CFG9_SW_INTF_B9DT_P2N_SEL_MASK                            0x00000007
#define TOP_REG_INTF_BUCK9_CFG9_SW_INTF_B9DT_N2P_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK9_CFG9_SW_INTF_B9DT_N2P_SEL_MASK                            0x00000038
#define TOP_REG_INTF_BUCK9_CFG9_SW_INTF_B9DRV_LP_SEL_SHIFT                           6
#define TOP_REG_INTF_BUCK9_CFG9_SW_INTF_B9DRV_LP_SEL_MASK                            0x00000040
#define TOP_REG_INTF_BUCK9_CFG10                       0x26a0
#define TOP_REG_INTF_BUCK9_CFG10_SW_INTF_B9POWER_MOS_SEL_SHIFT                       0
#define TOP_REG_INTF_BUCK9_CFG10_SW_INTF_B9POWER_MOS_SEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK9_CFG10_SW_INTF_B9DRV_RON_TST_SHIFT                         3
#define TOP_REG_INTF_BUCK9_CFG10_SW_INTF_B9DRV_RON_TST_MASK                          0x00000018
#define TOP_REG_INTF_BUCK9_CFG11                       0x26a1
#define TOP_REG_INTF_BUCK9_CFG12                       0x26a2
#define TOP_REG_INTF_BUCK9_CFG13                       0x26a3
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9IBIAS_EA_SEL_SHIFT                        0
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9IBIAS_EA_SEL_MASK                         0x00000001
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9LP_OCP_CONFIG_SHIFT                       1
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9LP_OCP_CONFIG_MASK                        0x00000002
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9RAMP_PULSE_CONFIG_SHIFT                   2
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9RAMP_PULSE_CONFIG_MASK                    0x00000004
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9LP_EN_SYN_SEL_SHIFT                       3
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9LP_EN_SYN_SEL_MASK                        0x00000008
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9DMD_CNT_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9DMD_CNT_SEL_MASK                          0x00000010
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9OCP_DIS_SHIFT                             5
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9OCP_DIS_MASK                              0x00000020
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9TON_PRE_SHIFT                             6
#define TOP_REG_INTF_BUCK9_CFG13_SW_INTF_B9TON_PRE_MASK                              0x000000c0
#define TOP_REG_INTF_BUCK9_CFG14                       0x26a4
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9SST_SEL_SHIFT                             0
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9SST_SEL_MASK                              0x00000003
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9RAMP_IB_SHIFT                             2
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9RAMP_IB_MASK                              0x00000004
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9RSW_SWITCH_SHIFT                          3
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9RSW_SWITCH_MASK                           0x00000008
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9EA_FF_CAP_SHIFT                           4
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9EA_FF_CAP_MASK                            0x00000010
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9EA_CLAMP_EN_SHIFT                         7
#define TOP_REG_INTF_BUCK9_CFG14_SW_INTF_B9EA_CLAMP_EN_MASK                          0x00000080
#define TOP_REG_INTF_BUCK9_CFG15                       0x26a5
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9PWM_DMD_CURR_SW_SHIFT                     0
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9PWM_DMD_CURR_SW_MASK                      0x00000001
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9PWM_BLK_TIME_SHIFT                        1
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9PWM_BLK_TIME_MASK                         0x00000006
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9RAMPUP_NEGDMD_SHIFT                       3
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9RAMPUP_NEGDMD_MASK                        0x00000008
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9CMP_HP_SHIFT                              4
#define TOP_REG_INTF_BUCK9_CFG15_SW_INTF_B9CMP_HP_MASK                               0x00000070
#define TOP_REG_INTF_BUCK9_CFG16                       0x26a6
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9TEST_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9TEST_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9PD_SHIFT                                  1
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9PD_MASK                                   0x00000006
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9FCCM_SHIFT                                3
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9FCCM_MASK                                 0x00000008
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9PWM_TST_SHIFT                             4
#define TOP_REG_INTF_BUCK9_CFG16_SW_INTF_B9PWM_TST_MASK                              0x000000f0
#define TOP_REG_INTF_BUCK9_CFG17                       0x26a7
#define TOP_REG_INTF_BUCK9_CFG17_SW_INTF_B9OCP_DELAY_SHIFT                           0
#define TOP_REG_INTF_BUCK9_CFG17_SW_INTF_B9OCP_DELAY_MASK                            0x00000003
#define TOP_REG_INTF_BUCK9_CFG17_SW_INTF_B9DIG_TST_SHIFT                             2
#define TOP_REG_INTF_BUCK9_CFG17_SW_INTF_B9DIG_TST_MASK                              0x0000001c
#define TOP_REG_INTF_BUCK9_CFG17_SW_INTF_B9ANA_TST_SHIFT                             5
#define TOP_REG_INTF_BUCK9_CFG17_SW_INTF_B9ANA_TST_MASK                              0x000000e0
#define TOP_REG_INTF_BUCK10_CFG1                       0x26a8
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_COMPEN_R_SEL_SHIFT                    0
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_COMPEN_R_SEL_MASK                     0x00000007
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_CLAMP_RES_SEL_SHIFT                   3
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_CLAMP_RES_SEL_MASK                    0x00000038
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_DIS_SHIFT                             6
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_DIS_MASK                              0x00000040
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_CAP_SEL_SHIFT                         7
#define TOP_REG_INTF_BUCK10_CFG1_SW_INTF_B10EA_CAP_SEL_MASK                          0x00000080
#define TOP_REG_INTF_BUCK10_CFG2                       0x26a9
#define TOP_REG_INTF_BUCK10_CFG2_SW_INTF_B10EA_VOFB_CAP_SHIFT                        0
#define TOP_REG_INTF_BUCK10_CFG2_SW_INTF_B10EA_VOFB_CAP_MASK                         0x00000001
#define TOP_REG_INTF_BUCK10_CFG2_SW_INTF_B10EA_IB_SEL_SHIFT                          1
#define TOP_REG_INTF_BUCK10_CFG2_SW_INTF_B10EA_IB_SEL_MASK                           0x0000000e
#define TOP_REG_INTF_BUCK10_CFG2_SW_INTF_B10EA_COMPEN_CAP_SEL_SHIFT                  4
#define TOP_REG_INTF_BUCK10_CFG2_SW_INTF_B10EA_COMPEN_CAP_SEL_MASK                   0x00000010
#define TOP_REG_INTF_BUCK10_CFG3                       0x26aa
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10LOGIC_ONTIME_SEL_SHIFT                   0
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10LOGIC_ONTIME_SEL_MASK                    0x00000007
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10LOGIC_MINTOFF_SEL_SHIFT                  3
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10LOGIC_MINTOFF_SEL_MASK                   0x00000008
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10LOGIC_MINTON_SEL_SHIFT                   4
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10LOGIC_MINTON_SEL_MASK                    0x00000010
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10CMP_IB_SEL_SHIFT                         5
#define TOP_REG_INTF_BUCK10_CFG3_SW_INTF_B10CMP_IB_SEL_MASK                          0x00000060
#define TOP_REG_INTF_BUCK10_CFG4                       0x26ab
#define TOP_REG_INTF_BUCK10_CFG4_SW_INTF_B10RLX_SEL_SHIFT                            0
#define TOP_REG_INTF_BUCK10_CFG4_SW_INTF_B10RLX_SEL_MASK                             0x0000000f
#define TOP_REG_INTF_BUCK10_CFG4_SW_INTF_B10CLX_SEL_SHIFT                            4
#define TOP_REG_INTF_BUCK10_CFG4_SW_INTF_B10CLX_SEL_MASK                             0x00000070
#define TOP_REG_INTF_BUCK10_CFG5                       0x26ac
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10SCP_EN_SHIFT                             0
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10SCP_EN_MASK                              0x00000001
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_IB_SEL_SHIFT                         1
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_IB_SEL_MASK                          0x00000002
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_BLANKTIME_SEL_SHIFT                  2
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_BLANKTIME_SEL_MASK                   0x00000004
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_DEB_SEL_SHIFT                        3
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_DEB_SEL_MASK                         0x00000008
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_EN_SHIFT                             7
#define TOP_REG_INTF_BUCK10_CFG5_SW_INTF_B10OCP_EN_MASK                              0x00000080
#define TOP_REG_INTF_BUCK10_CFG6                       0x26ad
#define TOP_REG_INTF_BUCK10_CFG6_SW_INTF_B10DMD_SEL_SHIFT                            0
#define TOP_REG_INTF_BUCK10_CFG6_SW_INTF_B10DMD_SEL_MASK                             0x0000000f
#define TOP_REG_INTF_BUCK10_CFG6_SW_INTF_B10DMD_EN_SHIFT                             4
#define TOP_REG_INTF_BUCK10_CFG6_SW_INTF_B10DMD_EN_MASK                              0x00000010
#define TOP_REG_INTF_BUCK10_CFG7                       0x26ae
#define TOP_REG_INTF_BUCK10_CFG7_SW_INTF_B10DMD_CLAMP_EN_SHIFT                       0
#define TOP_REG_INTF_BUCK10_CFG7_SW_INTF_B10DMD_CLAMP_EN_MASK                        0x00000001
#define TOP_REG_INTF_BUCK10_CFG7_SW_INTF_B10DMD_AUTOZERO_EN_SHIFT                    1
#define TOP_REG_INTF_BUCK10_CFG7_SW_INTF_B10DMD_AUTOZERO_EN_MASK                     0x00000002
#define TOP_REG_INTF_BUCK10_CFG7_SW_INTF_B10DMD_BLANKTIME_SEL_SHIFT                  2
#define TOP_REG_INTF_BUCK10_CFG7_SW_INTF_B10DMD_BLANKTIME_SEL_MASK                   0x0000000c
#define TOP_REG_INTF_BUCK10_CFG8                       0x26af
#define TOP_REG_INTF_BUCK10_CFG8_SW_INTF_B10DRV_NG_NSEL_SHIFT                        0
#define TOP_REG_INTF_BUCK10_CFG8_SW_INTF_B10DRV_NG_NSEL_MASK                         0x00000003
#define TOP_REG_INTF_BUCK10_CFG8_SW_INTF_B10DRV_NG_PSEL_SHIFT                        2
#define TOP_REG_INTF_BUCK10_CFG8_SW_INTF_B10DRV_NG_PSEL_MASK                         0x0000001c
#define TOP_REG_INTF_BUCK10_CFG8_SW_INTF_B10DRV_PG_NSEL_SHIFT                        5
#define TOP_REG_INTF_BUCK10_CFG8_SW_INTF_B10DRV_PG_NSEL_MASK                         0x00000060
#define TOP_REG_INTF_BUCK10_CFG9                       0x26b0
#define TOP_REG_INTF_BUCK10_CFG9_SW_INTF_B10DT_P2N_SEL_SHIFT                         0
#define TOP_REG_INTF_BUCK10_CFG9_SW_INTF_B10DT_P2N_SEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK10_CFG9_SW_INTF_B10DT_N2P_SEL_SHIFT                         3
#define TOP_REG_INTF_BUCK10_CFG9_SW_INTF_B10DT_N2P_SEL_MASK                          0x00000038
#define TOP_REG_INTF_BUCK10_CFG9_SW_INTF_B10DRV_LP_SEL_SHIFT                         6
#define TOP_REG_INTF_BUCK10_CFG9_SW_INTF_B10DRV_LP_SEL_MASK                          0x00000040
#define TOP_REG_INTF_BUCK10_CFG10                      0x26b1
#define TOP_REG_INTF_BUCK10_CFG10_SW_INTF_B10POWER_MOS_SEL_SHIFT                     0
#define TOP_REG_INTF_BUCK10_CFG10_SW_INTF_B10POWER_MOS_SEL_MASK                      0x00000007
#define TOP_REG_INTF_BUCK10_CFG10_SW_INTF_B10DRV_RON_TST_SHIFT                       3
#define TOP_REG_INTF_BUCK10_CFG10_SW_INTF_B10DRV_RON_TST_MASK                        0x00000018
#define TOP_REG_INTF_BUCK10_CFG11                      0x26b2
#define TOP_REG_INTF_BUCK10_CFG12                      0x26b3
#define TOP_REG_INTF_BUCK10_CFG13                      0x26b4
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10IBIAS_EA_SEL_SHIFT                      0
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10IBIAS_EA_SEL_MASK                       0x00000001
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10LP_OCP_CONFIG_SHIFT                     1
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10LP_OCP_CONFIG_MASK                      0x00000002
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10RAMP_PULSE_CONFIG_SHIFT                 2
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10RAMP_PULSE_CONFIG_MASK                  0x00000004
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10LP_EN_SYN_SEL_SHIFT                     3
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10LP_EN_SYN_SEL_MASK                      0x00000008
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10DMD_CNT_SEL_SHIFT                       4
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10DMD_CNT_SEL_MASK                        0x00000010
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10OCP_DIS_SHIFT                           5
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10OCP_DIS_MASK                            0x00000020
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10TON_PRE_SHIFT                           6
#define TOP_REG_INTF_BUCK10_CFG13_SW_INTF_B10TON_PRE_MASK                            0x000000c0
#define TOP_REG_INTF_BUCK10_CFG14                      0x26b5
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10SST_SEL_SHIFT                           0
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10SST_SEL_MASK                            0x00000003
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10RAMP_IB_SHIFT                           2
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10RAMP_IB_MASK                            0x00000004
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10RSW_SWITCH_SHIFT                        3
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10RSW_SWITCH_MASK                         0x00000008
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10EA_FF_CAP_SHIFT                         4
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10EA_FF_CAP_MASK                          0x00000010
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10EA_CLAMP_EN_SHIFT                       7
#define TOP_REG_INTF_BUCK10_CFG14_SW_INTF_B10EA_CLAMP_EN_MASK                        0x00000080
#define TOP_REG_INTF_BUCK10_CFG15                      0x26b6
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10PWM_DMD_CURR_SW_SHIFT                   0
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10PWM_DMD_CURR_SW_MASK                    0x00000001
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10PWM_BLK_TIME_SHIFT                      1
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10PWM_BLK_TIME_MASK                       0x00000006
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10RAMPUP_NEGDMD_SHIFT                     3
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10RAMPUP_NEGDMD_MASK                      0x00000008
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10CMP_HP_SHIFT                            4
#define TOP_REG_INTF_BUCK10_CFG15_SW_INTF_B10CMP_HP_MASK                             0x00000070
#define TOP_REG_INTF_BUCK10_CFG16                      0x26b7
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10TEST_EN_SHIFT                           0
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10TEST_EN_MASK                            0x00000001
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10PD_SHIFT                                1
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10PD_MASK                                 0x00000006
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10FCCM_SHIFT                              3
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10FCCM_MASK                               0x00000008
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10PWM_TST_SHIFT                           4
#define TOP_REG_INTF_BUCK10_CFG16_SW_INTF_B10PWM_TST_MASK                            0x000000f0
#define TOP_REG_INTF_BUCK10_CFG17                      0x26b8
#define TOP_REG_INTF_BUCK10_CFG17_SW_INTF_B10OCP_DELAY_SHIFT                         0
#define TOP_REG_INTF_BUCK10_CFG17_SW_INTF_B10OCP_DELAY_MASK                          0x00000003
#define TOP_REG_INTF_BUCK10_CFG17_SW_INTF_B10DIG_TST_SHIFT                           2
#define TOP_REG_INTF_BUCK10_CFG17_SW_INTF_B10DIG_TST_MASK                            0x0000001c
#define TOP_REG_INTF_BUCK10_CFG17_SW_INTF_B10ANA_TST_SHIFT                           5
#define TOP_REG_INTF_BUCK10_CFG17_SW_INTF_B10ANA_TST_MASK                            0x000000e0
#define TOP_REG_INTF_CONFIG16                          0x26b9
#define TOP_REG_INTF_CONFIG16_SW_INTF_LDO_LP_TEST_SHIFT                              0
#define TOP_REG_INTF_CONFIG16_SW_INTF_LDO_LP_TEST_MASK                               0x00000001
#define TOP_REG_INTF_ULDO1_CFG1                        0x26ba
#define TOP_REG_INTF_ULDO1_CFG1_SW_INTF_LDO_UL1_IB_SHIFT                             0
#define TOP_REG_INTF_ULDO1_CFG1_SW_INTF_LDO_UL1_IB_MASK                              0x00000007
#define TOP_REG_INTF_ULDO1_CFG1_SW_INTF_LDO_UL1_OCP_SHIFT                            4
#define TOP_REG_INTF_ULDO1_CFG1_SW_INTF_LDO_UL1_OCP_MASK                             0x00000030
#define TOP_REG_INTF_ULDO1_CFG1_SW_INTF_LDO_UL1_OCP_EN_SHIFT                         6
#define TOP_REG_INTF_ULDO1_CFG1_SW_INTF_LDO_UL1_OCP_EN_MASK                          0x00000040
#define TOP_REG_INTF_ULDO1_CFG2                        0x26bb
#define TOP_REG_INTF_ULDO1_CFG2_SW_INTF_LDO_UL1_CFG_SHIFT                            0
#define TOP_REG_INTF_ULDO1_CFG2_SW_INTF_LDO_UL1_CFG_MASK                             0x00000007
#define TOP_REG_INTF_ULDO1_CFG2_SW_INTF_LDO_UL1_DYN_IB_EN_SHIFT                      4
#define TOP_REG_INTF_ULDO1_CFG2_SW_INTF_LDO_UL1_DYN_IB_EN_MASK                       0x00000010
#define TOP_REG_INTF_ULDO2_CFG1                        0x26bc
#define TOP_REG_INTF_ULDO2_CFG1_SW_INTF_LDO_UL2_IB_SHIFT                             0
#define TOP_REG_INTF_ULDO2_CFG1_SW_INTF_LDO_UL2_IB_MASK                              0x00000007
#define TOP_REG_INTF_ULDO2_CFG1_SW_INTF_LDO_UL2_OCP_SHIFT                            4
#define TOP_REG_INTF_ULDO2_CFG1_SW_INTF_LDO_UL2_OCP_MASK                             0x00000030
#define TOP_REG_INTF_ULDO2_CFG1_SW_INTF_LDO_UL2_OCP_EN_SHIFT                         6
#define TOP_REG_INTF_ULDO2_CFG1_SW_INTF_LDO_UL2_OCP_EN_MASK                          0x00000040
#define TOP_REG_INTF_ULDO2_CFG2                        0x26bd
#define TOP_REG_INTF_ULDO2_CFG2_SW_INTF_LDO_UL2_CFG_SHIFT                            0
#define TOP_REG_INTF_ULDO2_CFG2_SW_INTF_LDO_UL2_CFG_MASK                             0x00000007
#define TOP_REG_INTF_ULDO2_CFG2_SW_INTF_LDO_UL2_DYN_IB_EN_SHIFT                      4
#define TOP_REG_INTF_ULDO2_CFG2_SW_INTF_LDO_UL2_DYN_IB_EN_MASK                       0x00000010
#define TOP_REG_INTF_ULDO3_CFG1                        0x26be
#define TOP_REG_INTF_ULDO3_CFG1_SW_INTF_LDO_UL3_IB_SHIFT                             0
#define TOP_REG_INTF_ULDO3_CFG1_SW_INTF_LDO_UL3_IB_MASK                              0x00000007
#define TOP_REG_INTF_ULDO3_CFG1_SW_INTF_LDO_UL3_OCP_SHIFT                            4
#define TOP_REG_INTF_ULDO3_CFG1_SW_INTF_LDO_UL3_OCP_MASK                             0x00000030
#define TOP_REG_INTF_ULDO3_CFG1_SW_INTF_LDO_UL3_OCP_EN_SHIFT                         6
#define TOP_REG_INTF_ULDO3_CFG1_SW_INTF_LDO_UL3_OCP_EN_MASK                          0x00000040
#define TOP_REG_INTF_ULDO3_CFG2                        0x26bf
#define TOP_REG_INTF_ULDO3_CFG2_SW_INTF_LDO_UL3_CFG_SHIFT                            0
#define TOP_REG_INTF_ULDO3_CFG2_SW_INTF_LDO_UL3_CFG_MASK                             0x00000007
#define TOP_REG_INTF_ULDO3_CFG2_SW_INTF_LDO_UL3_DYN_IB_EN_SHIFT                      4
#define TOP_REG_INTF_ULDO3_CFG2_SW_INTF_LDO_UL3_DYN_IB_EN_MASK                       0x00000010
#define TOP_REG_INTF_ULDO4_CFG1                        0x26c0
#define TOP_REG_INTF_ULDO4_CFG1_SW_INTF_LDO_UL4_IB_SHIFT                             0
#define TOP_REG_INTF_ULDO4_CFG1_SW_INTF_LDO_UL4_IB_MASK                              0x00000007
#define TOP_REG_INTF_ULDO4_CFG1_SW_INTF_LDO_UL4_OCP_SHIFT                            4
#define TOP_REG_INTF_ULDO4_CFG1_SW_INTF_LDO_UL4_OCP_MASK                             0x00000030
#define TOP_REG_INTF_ULDO4_CFG1_SW_INTF_LDO_UL4_OCP_EN_SHIFT                         6
#define TOP_REG_INTF_ULDO4_CFG1_SW_INTF_LDO_UL4_OCP_EN_MASK                          0x00000040
#define TOP_REG_INTF_ULDO4_CFG2                        0x26c1
#define TOP_REG_INTF_ULDO4_CFG2_SW_INTF_LDO_UL4_CFG_SHIFT                            0
#define TOP_REG_INTF_ULDO4_CFG2_SW_INTF_LDO_UL4_CFG_MASK                             0x00000007
#define TOP_REG_INTF_ULDO4_CFG2_SW_INTF_LDO_UL4_DYN_IB_EN_SHIFT                      4
#define TOP_REG_INTF_ULDO4_CFG2_SW_INTF_LDO_UL4_DYN_IB_EN_MASK                       0x00000010
#define TOP_REG_INTF_ULDO5_CFG1                        0x26c2
#define TOP_REG_INTF_ULDO5_CFG1_SW_INTF_LDO_UL5_IB_SHIFT                             0
#define TOP_REG_INTF_ULDO5_CFG1_SW_INTF_LDO_UL5_IB_MASK                              0x00000007
#define TOP_REG_INTF_ULDO5_CFG1_SW_INTF_LDO_UL5_OCP_SHIFT                            4
#define TOP_REG_INTF_ULDO5_CFG1_SW_INTF_LDO_UL5_OCP_MASK                             0x00000030
#define TOP_REG_INTF_ULDO5_CFG1_SW_INTF_LDO_UL5_OCP_EN_SHIFT                         6
#define TOP_REG_INTF_ULDO5_CFG1_SW_INTF_LDO_UL5_OCP_EN_MASK                          0x00000040
#define TOP_REG_INTF_ULDO5_CFG2                        0x26c3
#define TOP_REG_INTF_ULDO5_CFG2_SW_INTF_LDO_UL5_CFG_SHIFT                            0
#define TOP_REG_INTF_ULDO5_CFG2_SW_INTF_LDO_UL5_CFG_MASK                             0x00000007
#define TOP_REG_INTF_ULDO5_CFG2_SW_INTF_LDO_UL5_DYN_IB_EN_SHIFT                      4
#define TOP_REG_INTF_ULDO5_CFG2_SW_INTF_LDO_UL5_DYN_IB_EN_MASK                       0x00000010
#define TOP_REG_INTF_ULDO6_CFG1                        0x26c4
#define TOP_REG_INTF_ULDO6_CFG1_SW_INTF_LDO_UL6_IB_SHIFT                             0
#define TOP_REG_INTF_ULDO6_CFG1_SW_INTF_LDO_UL6_IB_MASK                              0x00000007
#define TOP_REG_INTF_ULDO6_CFG1_SW_INTF_LDO_UL6_OCP_SHIFT                            4
#define TOP_REG_INTF_ULDO6_CFG1_SW_INTF_LDO_UL6_OCP_MASK                             0x00000030
#define TOP_REG_INTF_ULDO6_CFG1_SW_INTF_LDO_UL6_OCP_EN_SHIFT                         6
#define TOP_REG_INTF_ULDO6_CFG1_SW_INTF_LDO_UL6_OCP_EN_MASK                          0x00000040
#define TOP_REG_INTF_ULDO6_CFG2                        0x26c5
#define TOP_REG_INTF_ULDO6_CFG2_SW_INTF_LDO_UL6_CFG_SHIFT                            0
#define TOP_REG_INTF_ULDO6_CFG2_SW_INTF_LDO_UL6_CFG_MASK                             0x00000007
#define TOP_REG_INTF_ULDO6_CFG2_SW_INTF_LDO_UL6_DYN_IB_EN_SHIFT                      4
#define TOP_REG_INTF_ULDO6_CFG2_SW_INTF_LDO_UL6_DYN_IB_EN_MASK                       0x00000010
#define TOP_REG_INTF_PMU_CFG1                          0x26c6
#define TOP_REG_INTF_PMU_CFG1_SW_INTF_LDO_PMU_IB_SHIFT                               0
#define TOP_REG_INTF_PMU_CFG1_SW_INTF_LDO_PMU_IB_MASK                                0x00000007
#define TOP_REG_INTF_PMU_CFG1_SW_INTF_LDO_PMU_OCP_SHIFT                              5
#define TOP_REG_INTF_PMU_CFG1_SW_INTF_LDO_PMU_OCP_MASK                               0x00000020
#define TOP_REG_INTF_PMU_CFG1_SW_INTF_LDO_PMU_OCP_EN_SHIFT                           6
#define TOP_REG_INTF_PMU_CFG1_SW_INTF_LDO_PMU_OCP_EN_MASK                            0x00000040
#define TOP_REG_INTF_PMU_CFG2                          0x26c7
#define TOP_REG_INTF_PMU_CFG2_SW_INTF_LDO_PMU_CFG_SHIFT                              0
#define TOP_REG_INTF_PMU_CFG2_SW_INTF_LDO_PMU_CFG_MASK                               0x0000000f
#define TOP_REG_INTF_PMU_CFG2_SW_INTF_LDO_PMU_DYN_IB_EN_SHIFT                        4
#define TOP_REG_INTF_PMU_CFG2_SW_INTF_LDO_PMU_DYN_IB_EN_MASK                         0x00000010
#define TOP_REG_INTF_PMUH_CFG1                         0x26c8
#define TOP_REG_INTF_PMUH_CFG1_SW_INTF_LDO_PMUH_IB_SHIFT                             0
#define TOP_REG_INTF_PMUH_CFG1_SW_INTF_LDO_PMUH_IB_MASK                              0x00000007
#define TOP_REG_INTF_PMUH_CFG1_SW_INTF_LDO_PMUH_OCP_SHIFT                            5
#define TOP_REG_INTF_PMUH_CFG1_SW_INTF_LDO_PMUH_OCP_MASK                             0x00000020
#define TOP_REG_INTF_PMUH_CFG1_SW_INTF_LDO_PMUH_OCP_EN_SHIFT                         6
#define TOP_REG_INTF_PMUH_CFG1_SW_INTF_LDO_PMUH_OCP_EN_MASK                          0x00000040
#define TOP_REG_INTF_PMUH_CFG2                         0x26c9
#define TOP_REG_INTF_PMUH_CFG2_SW_INTF_LDO_PMUH_CFG_SHIFT                            0
#define TOP_REG_INTF_PMUH_CFG2_SW_INTF_LDO_PMUH_CFG_MASK                             0x00000007
#define TOP_REG_INTF_PMUH_CFG2_SW_INTF_LDO_PMUH_DYN_IB_EN_SHIFT                      4
#define TOP_REG_INTF_PMUH_CFG2_SW_INTF_LDO_PMUH_DYN_IB_EN_MASK                       0x00000010
#define TOP_REG_INTF_COULDO_CFG1                       0x26ca
#define TOP_REG_INTF_COULDO_CFG1_SW_INTF_LDO_COUL_IB_SHIFT                           0
#define TOP_REG_INTF_COULDO_CFG1_SW_INTF_LDO_COUL_IB_MASK                            0x00000007
#define TOP_REG_INTF_COULDO_CFG1_SW_INTF_LDO_COUL_OCP_SHIFT                          5
#define TOP_REG_INTF_COULDO_CFG1_SW_INTF_LDO_COUL_OCP_MASK                           0x00000020
#define TOP_REG_INTF_COULDO_CFG1_SW_INTF_LDO_COUL_OCP_EN_SHIFT                       6
#define TOP_REG_INTF_COULDO_CFG1_SW_INTF_LDO_COUL_OCP_EN_MASK                        0x00000040
#define TOP_REG_INTF_COULDO_CFG2                       0x26cb
#define TOP_REG_INTF_COULDO_CFG2_SW_INTF_LDO_COUL_CFG_SHIFT                          0
#define TOP_REG_INTF_COULDO_CFG2_SW_INTF_LDO_COUL_CFG_MASK                           0x00000007
#define TOP_REG_INTF_COULDO_CFG2_SW_INTF_LDO_COUL_DYN_IB_EN_SHIFT                    4
#define TOP_REG_INTF_COULDO_CFG2_SW_INTF_LDO_COUL_DYN_IB_EN_MASK                     0x00000010
#define TOP_REG_INTF_LLDO1_CFG1                        0x26cc
#define TOP_REG_INTF_LLDO1_CFG1_SW_INTF_LDO_L1_IB_SHIFT                              0
#define TOP_REG_INTF_LLDO1_CFG1_SW_INTF_LDO_L1_IB_MASK                               0x00000007
#define TOP_REG_INTF_LLDO1_CFG1_SW_INTF_LDO_L1_OCP_SHIFT                             4
#define TOP_REG_INTF_LLDO1_CFG1_SW_INTF_LDO_L1_OCP_MASK                              0x00000030
#define TOP_REG_INTF_LLDO1_CFG1_SW_INTF_LDO_L1_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_LLDO1_CFG1_SW_INTF_LDO_L1_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_LLDO1_CFG2                        0x26cd
#define TOP_REG_INTF_LLDO1_CFG2_SW_INTF_LDO_L1_CFG_SHIFT                             0
#define TOP_REG_INTF_LLDO1_CFG2_SW_INTF_LDO_L1_CFG_MASK                              0x00000007
#define TOP_REG_INTF_LLDO1_CFG2_SW_INTF_LDO_L1_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_LLDO1_CFG2_SW_INTF_LDO_L1_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_LLDO2_CFG1                        0x26ce
#define TOP_REG_INTF_LLDO2_CFG1_SW_INTF_LDO_L2_IB_SHIFT                              0
#define TOP_REG_INTF_LLDO2_CFG1_SW_INTF_LDO_L2_IB_MASK                               0x00000007
#define TOP_REG_INTF_LLDO2_CFG1_SW_INTF_LDO_L2_OCP_SHIFT                             4
#define TOP_REG_INTF_LLDO2_CFG1_SW_INTF_LDO_L2_OCP_MASK                              0x00000030
#define TOP_REG_INTF_LLDO2_CFG1_SW_INTF_LDO_L2_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_LLDO2_CFG1_SW_INTF_LDO_L2_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_LLDO2_CFG2                        0x26cf
#define TOP_REG_INTF_LLDO2_CFG2_SW_INTF_LDO_L2_CFG_SHIFT                             0
#define TOP_REG_INTF_LLDO2_CFG2_SW_INTF_LDO_L2_CFG_MASK                              0x00000007
#define TOP_REG_INTF_LLDO2_CFG2_SW_INTF_LDO_L2_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_LLDO2_CFG2_SW_INTF_LDO_L2_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_LLDO3_CFG1                        0x26d0
#define TOP_REG_INTF_LLDO3_CFG1_SW_INTF_LDO_L3_IB_SHIFT                              0
#define TOP_REG_INTF_LLDO3_CFG1_SW_INTF_LDO_L3_IB_MASK                               0x00000007
#define TOP_REG_INTF_LLDO3_CFG1_SW_INTF_LDO_L3_OCP_SHIFT                             4
#define TOP_REG_INTF_LLDO3_CFG1_SW_INTF_LDO_L3_OCP_MASK                              0x00000030
#define TOP_REG_INTF_LLDO3_CFG1_SW_INTF_LDO_L3_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_LLDO3_CFG1_SW_INTF_LDO_L3_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_LLDO3_CFG2                        0x26d1
#define TOP_REG_INTF_LLDO3_CFG2_SW_INTF_LDO_L3_CFG_SHIFT                             0
#define TOP_REG_INTF_LLDO3_CFG2_SW_INTF_LDO_L3_CFG_MASK                              0x00000007
#define TOP_REG_INTF_LLDO3_CFG2_SW_INTF_LDO_L3_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_LLDO3_CFG2_SW_INTF_LDO_L3_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_LLDO4_CFG1                        0x26d2
#define TOP_REG_INTF_LLDO4_CFG1_SW_INTF_LDO_L4_IB_SHIFT                              0
#define TOP_REG_INTF_LLDO4_CFG1_SW_INTF_LDO_L4_IB_MASK                               0x00000007
#define TOP_REG_INTF_LLDO4_CFG1_SW_INTF_LDO_L4_OCP_SHIFT                             4
#define TOP_REG_INTF_LLDO4_CFG1_SW_INTF_LDO_L4_OCP_MASK                              0x00000030
#define TOP_REG_INTF_LLDO4_CFG1_SW_INTF_LDO_L4_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_LLDO4_CFG1_SW_INTF_LDO_L4_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_LLDO4_CFG2                        0x26d3
#define TOP_REG_INTF_LLDO4_CFG2_SW_INTF_LDO_L4_CFG_SHIFT                             0
#define TOP_REG_INTF_LLDO4_CFG2_SW_INTF_LDO_L4_CFG_MASK                              0x00000007
#define TOP_REG_INTF_LLDO4_CFG2_SW_INTF_LDO_L4_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_LLDO4_CFG2_SW_INTF_LDO_L4_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_LLDO5_CFG1                        0x26d4
#define TOP_REG_INTF_LLDO5_CFG1_SW_INTF_LDO_L5_IB_SHIFT                              0
#define TOP_REG_INTF_LLDO5_CFG1_SW_INTF_LDO_L5_IB_MASK                               0x00000007
#define TOP_REG_INTF_LLDO5_CFG1_SW_INTF_LDO_L5_OCP_SHIFT                             4
#define TOP_REG_INTF_LLDO5_CFG1_SW_INTF_LDO_L5_OCP_MASK                              0x00000030
#define TOP_REG_INTF_LLDO5_CFG1_SW_INTF_LDO_L5_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_LLDO5_CFG1_SW_INTF_LDO_L5_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_LLDO5_CFG2                        0x26d5
#define TOP_REG_INTF_LLDO5_CFG2_SW_INTF_LDO_L5_CFG_SHIFT                             0
#define TOP_REG_INTF_LLDO5_CFG2_SW_INTF_LDO_L5_CFG_MASK                              0x00000007
#define TOP_REG_INTF_LLDO5_CFG2_SW_INTF_LDO_L5_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_LLDO5_CFG2_SW_INTF_LDO_L5_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO1_CFG1                        0x26d6
#define TOP_REG_INTF_MLDO1_CFG1_SW_INTF_LDO_M1_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO1_CFG1_SW_INTF_LDO_M1_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO1_CFG1_SW_INTF_LDO_M1_OCP_SHIFT                             5
#define TOP_REG_INTF_MLDO1_CFG1_SW_INTF_LDO_M1_OCP_MASK                              0x00000020
#define TOP_REG_INTF_MLDO1_CFG1_SW_INTF_LDO_M1_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO1_CFG1_SW_INTF_LDO_M1_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO1_CFG2                        0x26d7
#define TOP_REG_INTF_MLDO1_CFG2_SW_INTF_LDO_M1_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO1_CFG2_SW_INTF_LDO_M1_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO1_CFG2_SW_INTF_LDO_M1_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO1_CFG2_SW_INTF_LDO_M1_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO2_CFG1                        0x26d8
#define TOP_REG_INTF_MLDO2_CFG1_SW_INTF_LDO_M2_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO2_CFG1_SW_INTF_LDO_M2_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO2_CFG1_SW_INTF_LDO_M2_OCP_SHIFT                             5
#define TOP_REG_INTF_MLDO2_CFG1_SW_INTF_LDO_M2_OCP_MASK                              0x00000020
#define TOP_REG_INTF_MLDO2_CFG1_SW_INTF_LDO_M2_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO2_CFG1_SW_INTF_LDO_M2_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO2_CFG2                        0x26d9
#define TOP_REG_INTF_MLDO2_CFG2_SW_INTF_LDO_M2_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO2_CFG2_SW_INTF_LDO_M2_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO2_CFG2_SW_INTF_LDO_M2_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO2_CFG2_SW_INTF_LDO_M2_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO3_CFG1                        0x26da
#define TOP_REG_INTF_MLDO3_CFG1_SW_INTF_LDO_M3_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO3_CFG1_SW_INTF_LDO_M3_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO3_CFG1_SW_INTF_LDO_M3_OCP_SHIFT                             4
#define TOP_REG_INTF_MLDO3_CFG1_SW_INTF_LDO_M3_OCP_MASK                              0x00000030
#define TOP_REG_INTF_MLDO3_CFG1_SW_INTF_LDO_M3_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO3_CFG1_SW_INTF_LDO_M3_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO3_CFG2                        0x26db
#define TOP_REG_INTF_MLDO3_CFG2_SW_INTF_LDO_M3_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO3_CFG2_SW_INTF_LDO_M3_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO3_CFG2_SW_INTF_LDO_M3_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO3_CFG2_SW_INTF_LDO_M3_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO4_CFG1                        0x26dc
#define TOP_REG_INTF_MLDO4_CFG1_SW_INTF_LDO_M4_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO4_CFG1_SW_INTF_LDO_M4_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO4_CFG1_SW_INTF_LDO_M4_OCP_SHIFT                             5
#define TOP_REG_INTF_MLDO4_CFG1_SW_INTF_LDO_M4_OCP_MASK                              0x00000020
#define TOP_REG_INTF_MLDO4_CFG1_SW_INTF_LDO_M4_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO4_CFG1_SW_INTF_LDO_M4_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO4_CFG2                        0x26dd
#define TOP_REG_INTF_MLDO4_CFG2_SW_INTF_LDO_M4_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO4_CFG2_SW_INTF_LDO_M4_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO4_CFG2_SW_INTF_LDO_M4_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO4_CFG2_SW_INTF_LDO_M4_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO5_CFG1                        0x26de
#define TOP_REG_INTF_MLDO5_CFG1_SW_INTF_LDO_M5_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO5_CFG1_SW_INTF_LDO_M5_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO5_CFG1_SW_INTF_LDO_M5_OCP_SHIFT                             5
#define TOP_REG_INTF_MLDO5_CFG1_SW_INTF_LDO_M5_OCP_MASK                              0x00000020
#define TOP_REG_INTF_MLDO5_CFG1_SW_INTF_LDO_M5_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO5_CFG1_SW_INTF_LDO_M5_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO5_CFG2                        0x26df
#define TOP_REG_INTF_MLDO5_CFG2_SW_INTF_LDO_M5_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO5_CFG2_SW_INTF_LDO_M5_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO5_CFG2_SW_INTF_LDO_M5_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO5_CFG2_SW_INTF_LDO_M5_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO6_CFG1                        0x26e0
#define TOP_REG_INTF_MLDO6_CFG1_SW_INTF_LDO_M6_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO6_CFG1_SW_INTF_LDO_M6_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO6_CFG1_SW_INTF_LDO_M6_OCP_SHIFT                             5
#define TOP_REG_INTF_MLDO6_CFG1_SW_INTF_LDO_M6_OCP_MASK                              0x00000020
#define TOP_REG_INTF_MLDO6_CFG1_SW_INTF_LDO_M6_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO6_CFG1_SW_INTF_LDO_M6_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO6_CFG2                        0x26e1
#define TOP_REG_INTF_MLDO6_CFG2_SW_INTF_LDO_M6_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO6_CFG2_SW_INTF_LDO_M6_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO6_CFG2_SW_INTF_LDO_M6_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO6_CFG2_SW_INTF_LDO_M6_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO7_CFG1                        0x26e2
#define TOP_REG_INTF_MLDO7_CFG1_SW_INTF_LDO_M7_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO7_CFG1_SW_INTF_LDO_M7_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO7_CFG1_SW_INTF_LDO_M7_OCP_SHIFT                             4
#define TOP_REG_INTF_MLDO7_CFG1_SW_INTF_LDO_M7_OCP_MASK                              0x00000030
#define TOP_REG_INTF_MLDO7_CFG1_SW_INTF_LDO_M7_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO7_CFG1_SW_INTF_LDO_M7_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO7_CFG2                        0x26e3
#define TOP_REG_INTF_MLDO7_CFG2_SW_INTF_LDO_M7_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO7_CFG2_SW_INTF_LDO_M7_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO7_CFG2_SW_INTF_LDO_M7_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO7_CFG2_SW_INTF_LDO_M7_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_MLDO8_CFG1                        0x26e4
#define TOP_REG_INTF_MLDO8_CFG1_SW_INTF_LDO_M8_IB_SHIFT                              0
#define TOP_REG_INTF_MLDO8_CFG1_SW_INTF_LDO_M8_IB_MASK                               0x00000007
#define TOP_REG_INTF_MLDO8_CFG1_SW_INTF_LDO_M8_OCP_SHIFT                             5
#define TOP_REG_INTF_MLDO8_CFG1_SW_INTF_LDO_M8_OCP_MASK                              0x00000020
#define TOP_REG_INTF_MLDO8_CFG1_SW_INTF_LDO_M8_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_MLDO8_CFG1_SW_INTF_LDO_M8_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_MLDO8_CFG2                        0x26e5
#define TOP_REG_INTF_MLDO8_CFG2_SW_INTF_LDO_M8_CFG_SHIFT                             0
#define TOP_REG_INTF_MLDO8_CFG2_SW_INTF_LDO_M8_CFG_MASK                              0x00000007
#define TOP_REG_INTF_MLDO8_CFG2_SW_INTF_LDO_M8_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_MLDO8_CFG2_SW_INTF_LDO_M8_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO1_CFG1                        0x26e6
#define TOP_REG_INTF_HLDO1_CFG1_SW_INTF_LDO_H1_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO1_CFG1_SW_INTF_LDO_H1_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO1_CFG1_SW_INTF_LDO_H1_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO1_CFG1_SW_INTF_LDO_H1_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO1_CFG1_SW_INTF_LDO_H1_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO1_CFG1_SW_INTF_LDO_H1_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO1_CFG2                        0x26e7
#define TOP_REG_INTF_HLDO1_CFG2_SW_INTF_LDO_H1_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO1_CFG2_SW_INTF_LDO_H1_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO1_CFG2_SW_INTF_LDO_H1_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO1_CFG2_SW_INTF_LDO_H1_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO2_CFG1                        0x26e8
#define TOP_REG_INTF_HLDO2_CFG1_SW_INTF_LDO_H2_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO2_CFG1_SW_INTF_LDO_H2_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO2_CFG1_SW_INTF_LDO_H2_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO2_CFG1_SW_INTF_LDO_H2_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO2_CFG1_SW_INTF_LDO_H2_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO2_CFG1_SW_INTF_LDO_H2_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO2_CFG2                        0x26e9
#define TOP_REG_INTF_HLDO2_CFG2_SW_INTF_LDO_H2_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO2_CFG2_SW_INTF_LDO_H2_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO2_CFG2_SW_INTF_LDO_H2_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO2_CFG2_SW_INTF_LDO_H2_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO3_CFG1                        0x26ea
#define TOP_REG_INTF_HLDO3_CFG1_SW_INTF_LDO_H3_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO3_CFG1_SW_INTF_LDO_H3_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO3_CFG1_SW_INTF_LDO_H3_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO3_CFG1_SW_INTF_LDO_H3_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO3_CFG1_SW_INTF_LDO_H3_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO3_CFG1_SW_INTF_LDO_H3_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO3_CFG2                        0x26eb
#define TOP_REG_INTF_HLDO3_CFG2_SW_INTF_LDO_H3_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO3_CFG2_SW_INTF_LDO_H3_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO3_CFG2_SW_INTF_LDO_H3_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO3_CFG2_SW_INTF_LDO_H3_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO4_CFG1                        0x26ec
#define TOP_REG_INTF_HLDO4_CFG1_SW_INTF_LDO_H4_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO4_CFG1_SW_INTF_LDO_H4_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO4_CFG1_SW_INTF_LDO_H4_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO4_CFG1_SW_INTF_LDO_H4_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO4_CFG1_SW_INTF_LDO_H4_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO4_CFG1_SW_INTF_LDO_H4_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO4_CFG2                        0x26ed
#define TOP_REG_INTF_HLDO4_CFG2_SW_INTF_LDO_H4_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO4_CFG2_SW_INTF_LDO_H4_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO4_CFG2_SW_INTF_LDO_H4_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO4_CFG2_SW_INTF_LDO_H4_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO5_CFG1                        0x26ee
#define TOP_REG_INTF_HLDO5_CFG1_SW_INTF_LDO_H5_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO5_CFG1_SW_INTF_LDO_H5_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO5_CFG1_SW_INTF_LDO_H5_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO5_CFG1_SW_INTF_LDO_H5_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO5_CFG1_SW_INTF_LDO_H5_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO5_CFG1_SW_INTF_LDO_H5_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO5_CFG2                        0x26ef
#define TOP_REG_INTF_HLDO5_CFG2_SW_INTF_LDO_H5_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO5_CFG2_SW_INTF_LDO_H5_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO5_CFG2_SW_INTF_LDO_H5_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO5_CFG2_SW_INTF_LDO_H5_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO6_CFG1                        0x26f0
#define TOP_REG_INTF_HLDO6_CFG1_SW_INTF_LDO_H6_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO6_CFG1_SW_INTF_LDO_H6_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO6_CFG1_SW_INTF_LDO_H6_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO6_CFG1_SW_INTF_LDO_H6_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO6_CFG1_SW_INTF_LDO_H6_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO6_CFG1_SW_INTF_LDO_H6_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO6_CFG2                        0x26f1
#define TOP_REG_INTF_HLDO6_CFG2_SW_INTF_LDO_H6_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO6_CFG2_SW_INTF_LDO_H6_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO6_CFG2_SW_INTF_LDO_H6_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO6_CFG2_SW_INTF_LDO_H6_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO7_CFG1                        0x26f2
#define TOP_REG_INTF_HLDO7_CFG1_SW_INTF_LDO_H7_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO7_CFG1_SW_INTF_LDO_H7_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO7_CFG1_SW_INTF_LDO_H7_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO7_CFG1_SW_INTF_LDO_H7_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO7_CFG1_SW_INTF_LDO_H7_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO7_CFG1_SW_INTF_LDO_H7_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO7_CFG2                        0x26f3
#define TOP_REG_INTF_HLDO7_CFG2_SW_INTF_LDO_H7_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO7_CFG2_SW_INTF_LDO_H7_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO7_CFG2_SW_INTF_LDO_H7_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO7_CFG2_SW_INTF_LDO_H7_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO8_CFG1                        0x26f4
#define TOP_REG_INTF_HLDO8_CFG1_SW_INTF_LDO_H8_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO8_CFG1_SW_INTF_LDO_H8_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO8_CFG1_SW_INTF_LDO_H8_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO8_CFG1_SW_INTF_LDO_H8_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO8_CFG1_SW_INTF_LDO_H8_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO8_CFG1_SW_INTF_LDO_H8_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO8_CFG2                        0x26f5
#define TOP_REG_INTF_HLDO8_CFG2_SW_INTF_LDO_H8_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO8_CFG2_SW_INTF_LDO_H8_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO8_CFG2_SW_INTF_LDO_H8_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO8_CFG2_SW_INTF_LDO_H8_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO9_CFG1                        0x26f6
#define TOP_REG_INTF_HLDO9_CFG1_SW_INTF_LDO_H9_IB_SHIFT                              0
#define TOP_REG_INTF_HLDO9_CFG1_SW_INTF_LDO_H9_IB_MASK                               0x00000007
#define TOP_REG_INTF_HLDO9_CFG1_SW_INTF_LDO_H9_OCP_SHIFT                             4
#define TOP_REG_INTF_HLDO9_CFG1_SW_INTF_LDO_H9_OCP_MASK                              0x00000030
#define TOP_REG_INTF_HLDO9_CFG1_SW_INTF_LDO_H9_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_HLDO9_CFG1_SW_INTF_LDO_H9_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_HLDO9_CFG2                        0x26f7
#define TOP_REG_INTF_HLDO9_CFG2_SW_INTF_LDO_H9_CFG_SHIFT                             0
#define TOP_REG_INTF_HLDO9_CFG2_SW_INTF_LDO_H9_CFG_MASK                              0x00000007
#define TOP_REG_INTF_HLDO9_CFG2_SW_INTF_LDO_H9_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_HLDO9_CFG2_SW_INTF_LDO_H9_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_HLDO10_CFG1                       0x26f8
#define TOP_REG_INTF_HLDO10_CFG1_SW_INTF_LDO_H10_IB_SHIFT                            0
#define TOP_REG_INTF_HLDO10_CFG1_SW_INTF_LDO_H10_IB_MASK                             0x00000007
#define TOP_REG_INTF_HLDO10_CFG1_SW_INTF_LDO_H10_OCP_SHIFT                           4
#define TOP_REG_INTF_HLDO10_CFG1_SW_INTF_LDO_H10_OCP_MASK                            0x00000030
#define TOP_REG_INTF_HLDO10_CFG1_SW_INTF_LDO_H10_OCP_EN_SHIFT                        6
#define TOP_REG_INTF_HLDO10_CFG1_SW_INTF_LDO_H10_OCP_EN_MASK                         0x00000040
#define TOP_REG_INTF_HLDO10_CFG2                       0x26f9
#define TOP_REG_INTF_HLDO10_CFG2_SW_INTF_LDO_H10_CFG_SHIFT                           0
#define TOP_REG_INTF_HLDO10_CFG2_SW_INTF_LDO_H10_CFG_MASK                            0x00000007
#define TOP_REG_INTF_HLDO10_CFG2_SW_INTF_LDO_H10_DYN_IB_EN_SHIFT                     4
#define TOP_REG_INTF_HLDO10_CFG2_SW_INTF_LDO_H10_DYN_IB_EN_MASK                      0x00000010
#define TOP_REG_INTF_XOLDO_CFG1                        0x26fa
#define TOP_REG_INTF_XOLDO_CFG1_SW_INTF_LDO_XO_IB_SHIFT                              0
#define TOP_REG_INTF_XOLDO_CFG1_SW_INTF_LDO_XO_IB_MASK                               0x00000007
#define TOP_REG_INTF_XOLDO_CFG1_SW_INTF_LDO_XO_OCP_SHIFT                             4
#define TOP_REG_INTF_XOLDO_CFG1_SW_INTF_LDO_XO_OCP_MASK                              0x00000030
#define TOP_REG_INTF_XOLDO_CFG1_SW_INTF_LDO_XO_OCP_EN_SHIFT                          6
#define TOP_REG_INTF_XOLDO_CFG1_SW_INTF_LDO_XO_OCP_EN_MASK                           0x00000040
#define TOP_REG_INTF_XOLDO_CFG2                        0x26fb
#define TOP_REG_INTF_XOLDO_CFG2_SW_INTF_LDO_XO_CFG_SHIFT                             0
#define TOP_REG_INTF_XOLDO_CFG2_SW_INTF_LDO_XO_CFG_MASK                              0x00000007
#define TOP_REG_INTF_XOLDO_CFG2_SW_INTF_LDO_XO_DYN_IB_EN_SHIFT                       4
#define TOP_REG_INTF_XOLDO_CFG2_SW_INTF_LDO_XO_DYN_IB_EN_MASK                        0x00000010
#define TOP_REG_INTF_BUF_CFG1                          0x26fc
#define TOP_REG_INTF_BUF_CFG1_SW_INTF_LDO_BUF_IB_SHIFT                               0
#define TOP_REG_INTF_BUF_CFG1_SW_INTF_LDO_BUF_IB_MASK                                0x00000007
#define TOP_REG_INTF_BUF_CFG1_SW_INTF_LDO_BUF_OCP_SHIFT                              4
#define TOP_REG_INTF_BUF_CFG1_SW_INTF_LDO_BUF_OCP_MASK                               0x00000030
#define TOP_REG_INTF_BUF_CFG1_SW_INTF_LDO_BUF_OCP_EN_SHIFT                           6
#define TOP_REG_INTF_BUF_CFG1_SW_INTF_LDO_BUF_OCP_EN_MASK                            0x00000040
#define TOP_REG_INTF_BUF_CFG2                          0x26fd
#define TOP_REG_INTF_BUF_CFG2_SW_INTF_LDO_BUF_CFG_SHIFT                              0
#define TOP_REG_INTF_BUF_CFG2_SW_INTF_LDO_BUF_CFG_MASK                               0x00000007
#define TOP_REG_INTF_BUF_CFG2_SW_INTF_LDO_BUF_DYN_IB_EN_SHIFT                        4
#define TOP_REG_INTF_BUF_CFG2_SW_INTF_LDO_BUF_DYN_IB_EN_MASK                         0x00000010
#define TOP_REG_INTF_ADCLDO_CFG1                       0x26fe
#define TOP_REG_INTF_ADCLDO_CFG1_SW_INTF_LDO_ADC_IB_SHIFT                            0
#define TOP_REG_INTF_ADCLDO_CFG1_SW_INTF_LDO_ADC_IB_MASK                             0x00000007
#define TOP_REG_INTF_ADCLDO_CFG1_SW_INTF_LDO_ADC_OCP_SHIFT                           5
#define TOP_REG_INTF_ADCLDO_CFG1_SW_INTF_LDO_ADC_OCP_MASK                            0x00000020
#define TOP_REG_INTF_ADCLDO_CFG1_SW_INTF_LDO_ADC_OCP_EN_SHIFT                        6
#define TOP_REG_INTF_ADCLDO_CFG1_SW_INTF_LDO_ADC_OCP_EN_MASK                         0x00000040
#define TOP_REG_INTF_ADCLDO_CFG2                       0x26ff
#define TOP_REG_INTF_ADCLDO_CFG2_SW_INTF_LDO_ADC_CFG_SHIFT                           0
#define TOP_REG_INTF_ADCLDO_CFG2_SW_INTF_LDO_ADC_CFG_MASK                            0x00000007
#define TOP_REG_INTF_ADCLDO_CFG2_SW_INTF_LDO_ADC_DYN_IB_EN_SHIFT                     4
#define TOP_REG_INTF_ADCLDO_CFG2_SW_INTF_LDO_ADC_DYN_IB_EN_MASK                      0x00000010
#define TOP_REG_INTF_XOCORE_CFG1                       0x2700
#define TOP_REG_INTF_XOCORE_CFG2                       0x2701
#define TOP_REG_INTF_XOCORE_CFG5                       0x2704
#define TOP_REG_INTF_XOCORE_CFG5_SW_INTF_XO_CORE_CFG_SHIFT                           0
#define TOP_REG_INTF_XOCORE_CFG5_SW_INTF_XO_CORE_CFG_MASK                            0x0000000f
#define TOP_REG_INTF_RCCLK_CFG1                        0x2705
#define TOP_REG_INTF_RCCLK_CFG1_SW_INTF_OSC_32K_CFG_SHIFT                            0
#define TOP_REG_INTF_RCCLK_CFG1_SW_INTF_OSC_32K_CFG_MASK                             0x0000000f
#define TOP_REG_INTF_OTP_CFG1                          0x2706
#define TOP_REG_INTF_OTP_CFG1_SW_INTF_OTP2_PPROG_DBG_SHIFT                           0
#define TOP_REG_INTF_OTP_CFG1_SW_INTF_OTP2_PPROG_DBG_MASK                            0x00000001
#define TOP_REG_INTF_OTP_CFG1_SW_INTF_OTP1_PPROG_DBG_SHIFT                           1
#define TOP_REG_INTF_OTP_CFG1_SW_INTF_OTP1_PPROG_DBG_MASK                            0x00000002
#define TOP_REG_INTF_GPIO_CFG1                         0x2707
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO0_DIRECT_SHIFT                            0
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO0_DIRECT_MASK                             0x00000001
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO1_DIRECT_SHIFT                            1
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO1_DIRECT_MASK                             0x00000002
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO2_DIRECT_SHIFT                            2
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO2_DIRECT_MASK                             0x00000004
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO3_DIRECT_SHIFT                            3
#define TOP_REG_INTF_GPIO_CFG1_SW_INTF_GPIO3_DIRECT_MASK                             0x00000008
#define TOP_REG_INTF_GPIO_CFG2                         0x2708
#define TOP_REG_INTF_GPIO_CFG2_SW_INTF_GPIO4_DIRECT_SHIFT                            0
#define TOP_REG_INTF_GPIO_CFG2_SW_INTF_GPIO4_DIRECT_MASK                             0x00000001
#define TOP_REG_INTF_GPIO_CFG3                         0x2709
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO0_VAL_SHIFT                               0
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO0_VAL_MASK                                0x00000001
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO1_VAL_SHIFT                               1
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO1_VAL_MASK                                0x00000002
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO2_VAL_SHIFT                               2
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO2_VAL_MASK                                0x00000004
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO3_VAL_SHIFT                               3
#define TOP_REG_INTF_GPIO_CFG3_SW_INTF_GPIO3_VAL_MASK                                0x00000008
#define TOP_REG_INTF_GPIO_CFG4                         0x270a
#define TOP_REG_INTF_GPIO_CFG4_SW_INTF_GPIO4_VAL_DBG_SHIFT                           0
#define TOP_REG_INTF_GPIO_CFG4_SW_INTF_GPIO4_VAL_DBG_MASK                            0x00000001
#define TOP_REG_INTF_IOSIG_CFG1                        0x270b
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_LPISWK_DIR_DBG_SHIFT                         0
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_LPISWK_DIR_DBG_MASK                          0x00000001
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_NFCEN_DIR_DBG_SHIFT                          1
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_NFCEN_DIR_DBG_MASK                           0x00000002
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_RSTON_DIR_DBG_SHIFT                          2
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_RSTON_DIR_DBG_MASK                           0x00000004
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_RSTIN_DIR_DBG_SHIFT                          3
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_RSTIN_DIR_DBG_MASK                           0x00000008
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_PSHOLD_DIR_DBG_SHIFT                         4
#define TOP_REG_INTF_IOSIG_CFG1_SW_INTF_PSHOLD_DIR_DBG_MASK                          0x00000010
#define TOP_REG_INTF_IOSIG_CFG2                        0x270c
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_LPISWK_VAL_DBG_SHIFT                         0
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_LPISWK_VAL_DBG_MASK                          0x00000001
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_NFCEN_VAL_DBG_SHIFT                          1
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_NFCEN_VAL_DBG_MASK                           0x00000002
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_RSTON_VAL_DBG_SHIFT                          2
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_RSTON_VAL_DBG_MASK                           0x00000004
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_RSTIN_VAL_DBG_SHIFT                          3
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_RSTIN_VAL_DBG_MASK                           0x00000008
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_PSHOLD_VAL_DBG_SHIFT                         4
#define TOP_REG_INTF_IOSIG_CFG2_SW_INTF_PSHOLD_VAL_DBG_MASK                          0x00000010
#define TOP_REG_INTF_IO_CFG0                           0x270e
#define TOP_REG_INTF_IO_CFG0_SW_IO_PSHOLD_CFG_SHIFT                                  0
#define TOP_REG_INTF_IO_CFG0_SW_IO_PSHOLD_CFG_MASK                                   0x00000003
#define TOP_REG_INTF_IO_CFG0_SW_IO_PSHOLD_FSEL_SHIFT                                 2
#define TOP_REG_INTF_IO_CFG0_SW_IO_PSHOLD_FSEL_MASK                                  0x0000001c
#define TOP_REG_INTF_IO_CFG1                           0x270f
#define TOP_REG_INTF_IO_CFG1_SW_IO_INT_N_CFG_SHIFT                                   0
#define TOP_REG_INTF_IO_CFG1_SW_IO_INT_N_CFG_MASK                                    0x00000003
#define TOP_REG_INTF_IO_CFG2                           0x2710
#define TOP_REG_INTF_IO_CFG2_SW_IO_PMU_RST_I_N_CFG_SHIFT                             0
#define TOP_REG_INTF_IO_CFG2_SW_IO_PMU_RST_I_N_CFG_MASK                              0x00000003
#define TOP_REG_INTF_IO_CFG2_SW_IO_PMU_RST_I_N_FSEL_SHIFT                            2
#define TOP_REG_INTF_IO_CFG2_SW_IO_PMU_RST_I_N_FSEL_MASK                             0x0000001c
#define TOP_REG_INTF_IO_CFG3                           0x2711
#define TOP_REG_INTF_IO_CFG3_SW_IO_PMU_RST_O_N_CFG_SHIFT                             0
#define TOP_REG_INTF_IO_CFG3_SW_IO_PMU_RST_O_N_CFG_MASK                              0x00000003
#define TOP_REG_INTF_IO_CFG3_SW_IO_PMU_RST_O_N_FSEL_SHIFT                            2
#define TOP_REG_INTF_IO_CFG3_SW_IO_PMU_RST_O_N_FSEL_MASK                             0x0000001c
#define TOP_REG_INTF_IO_CFG4                           0x2712
#define TOP_REG_INTF_IO_CFG4_SW_IO_DFT_MODE_CFG_SHIFT                                0
#define TOP_REG_INTF_IO_CFG4_SW_IO_DFT_MODE_CFG_MASK                                 0x00000003
#define TOP_REG_INTF_IO_CFG5                           0x2713
#define TOP_REG_INTF_IO_CFG5_SW_IO_GPIO0_CFG_SHIFT                                   0
#define TOP_REG_INTF_IO_CFG5_SW_IO_GPIO0_CFG_MASK                                    0x00000003
#define TOP_REG_INTF_IO_CFG5_SW_IO_GPIO0_FSEL_SHIFT                                  2
#define TOP_REG_INTF_IO_CFG5_SW_IO_GPIO0_FSEL_MASK                                   0x0000001c
#define TOP_REG_INTF_IO_CFG6                           0x2714
#define TOP_REG_INTF_IO_CFG6_SW_IO_GPIO1_CFG_SHIFT                                   0
#define TOP_REG_INTF_IO_CFG6_SW_IO_GPIO1_CFG_MASK                                    0x00000003
#define TOP_REG_INTF_IO_CFG6_SW_IO_GPIO1_FSEL_SHIFT                                  2
#define TOP_REG_INTF_IO_CFG6_SW_IO_GPIO1_FSEL_MASK                                   0x0000001c
#define TOP_REG_INTF_IO_CFG7                           0x2715
#define TOP_REG_INTF_IO_CFG7_SW_IO_GPIO2_CFG_SHIFT                                   0
#define TOP_REG_INTF_IO_CFG7_SW_IO_GPIO2_CFG_MASK                                    0x00000003
#define TOP_REG_INTF_IO_CFG7_SW_IO_GPIO2_FSEL_SHIFT                                  2
#define TOP_REG_INTF_IO_CFG7_SW_IO_GPIO2_FSEL_MASK                                   0x0000001c
#define TOP_REG_INTF_IO_CFG8                           0x2716
#define TOP_REG_INTF_IO_CFG8_SW_IO_GPIO3_CFG_SHIFT                                   0
#define TOP_REG_INTF_IO_CFG8_SW_IO_GPIO3_CFG_MASK                                    0x00000003
#define TOP_REG_INTF_IO_CFG8_SW_IO_GPIO3_FSEL_SHIFT                                  2
#define TOP_REG_INTF_IO_CFG8_SW_IO_GPIO3_FSEL_MASK                                   0x0000001c
#define TOP_REG_INTF_IO_CFG9                           0x2717
#define TOP_REG_INTF_IO_CFG9_SW_IO_GPIO4_CFG_SHIFT                                   0
#define TOP_REG_INTF_IO_CFG9_SW_IO_GPIO4_CFG_MASK                                    0x00000003
#define TOP_REG_INTF_IO_CFG9_SW_IO_GPIO4_FSEL_SHIFT                                  2
#define TOP_REG_INTF_IO_CFG9_SW_IO_GPIO4_FSEL_MASK                                   0x0000001c
#define TOP_REG_INTF_IO_CFG10                          0x2718
#define TOP_REG_INTF_IO_CFG10_SW_IO_NFC_CLK_EN_CFG_SHIFT                             0
#define TOP_REG_INTF_IO_CFG10_SW_IO_NFC_CLK_EN_CFG_MASK                              0x00000003
#define TOP_REG_INTF_IO_CFG10_SW_IO_NFC_CLK_EN_FSEL_SHIFT                            2
#define TOP_REG_INTF_IO_CFG10_SW_IO_NFC_CLK_EN_FSEL_MASK                             0x0000001c
#define TOP_REG_INTF_IO_CFG11                          0x2719
#define TOP_REG_INTF_IO_CFG11_SW_IO_LPIS_WAKEUP_CFG_SHIFT                            0
#define TOP_REG_INTF_IO_CFG11_SW_IO_LPIS_WAKEUP_CFG_MASK                             0x00000003
#define TOP_REG_INTF_IO_CFG11_SW_IO_LPIS_WAKEUP_FSEL_SHIFT                           2
#define TOP_REG_INTF_IO_CFG11_SW_IO_LPIS_WAKEUP_FSEL_MASK                            0x0000001c
#define TOP_REG_INTF_IO_CFG12                          0x271a
#define TOP_REG_INTF_IO_CFG12_SW_IO_CLK_32K_O1_CFG_SHIFT                             0
#define TOP_REG_INTF_IO_CFG12_SW_IO_CLK_32K_O1_CFG_MASK                              0x00000003
#define TOP_REG_INTF_IO_CFG12_SW_IO_CLK_32K_O1_FSEL_SHIFT                            2
#define TOP_REG_INTF_IO_CFG12_SW_IO_CLK_32K_O1_FSEL_MASK                             0x0000001c
#define TOP_REG_INTF_IO_CFG13                          0x271b
#define TOP_REG_INTF_IO_CFG13_SW_IO_CLK_32K_O2_CFG_SHIFT                             0
#define TOP_REG_INTF_IO_CFG13_SW_IO_CLK_32K_O2_CFG_MASK                              0x00000003
#define TOP_REG_INTF_IO_CFG13_SW_IO_CLK_32K_O2_FSEL_SHIFT                            2
#define TOP_REG_INTF_IO_CFG13_SW_IO_CLK_32K_O2_FSEL_MASK                             0x0000001c
#define TOP_REG_INTF_IO_CFG14                          0x271c
#define TOP_REG_INTF_IO_CFG14_SW_IO_CLK_32K_O3_CFG_SHIFT                             0
#define TOP_REG_INTF_IO_CFG14_SW_IO_CLK_32K_O3_CFG_MASK                              0x00000003
#define TOP_REG_INTF_IO_CFG14_SW_IO_CLK_32K_O3_FSEL_SHIFT                            2
#define TOP_REG_INTF_IO_CFG14_SW_IO_CLK_32K_O3_FSEL_MASK                             0x0000001c
#define TOP_REG_INTF_CONFIG17                          0x271e
#define TOP_REG_INTF_CONFIG17_SW_INTF_PRE_REF_TEST_105_SHIFT                         0
#define TOP_REG_INTF_CONFIG17_SW_INTF_PRE_REF_TEST_105_MASK                          0x00000001
#define TOP_REG_INTF_CONFIG17_SW_INTF_PRE_REF_TEST_1P2_SHIFT                         1
#define TOP_REG_INTF_CONFIG17_SW_INTF_PRE_REF_TEST_1P2_MASK                          0x00000002
#define TOP_REG_INTF_BUCK1_CFG18                       0x271f
#define TOP_REG_INTF_BUCK1_CFG18_SW_INTF_B1DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK1_CFG18_SW_INTF_B1DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK1_CFG18_SW_INTF_B1OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK1_CFG18_SW_INTF_B1OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK1_CFG19                       0x2720
#define TOP_REG_INTF_BUCK1_CFG19_SW_INTF_B1DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK1_CFG19_SW_INTF_B1DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK1_CFG19_SW_INTF_B1DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK1_CFG19_SW_INTF_B1DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK1_CFG19_SW_INTF_B1OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK1_CFG19_SW_INTF_B1OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK1_CFG20                       0x2721
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK1_CFG20_SW_INTF_B1DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK1_CFG21                       0x2722
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK1_CFG21_SW_INTF_B1RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK1_CFG22                       0x2723
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK1_CFG22_SW_INTF_B1CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK2_CFG18                       0x2724
#define TOP_REG_INTF_BUCK2_CFG18_SW_INTF_B2DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK2_CFG18_SW_INTF_B2DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK2_CFG18_SW_INTF_B2OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK2_CFG18_SW_INTF_B2OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK2_CFG19                       0x2725
#define TOP_REG_INTF_BUCK2_CFG19_SW_INTF_B2DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK2_CFG19_SW_INTF_B2DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK2_CFG19_SW_INTF_B2DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK2_CFG19_SW_INTF_B2DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK2_CFG19_SW_INTF_B2OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK2_CFG19_SW_INTF_B2OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK2_CFG20                       0x2726
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK2_CFG20_SW_INTF_B2DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK2_CFG21                       0x2727
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK2_CFG21_SW_INTF_B2RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK2_CFG22                       0x2728
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK2_CFG22_SW_INTF_B2CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK3_CFG18                       0x2729
#define TOP_REG_INTF_BUCK3_CFG18_SW_INTF_B3DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK3_CFG18_SW_INTF_B3DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK3_CFG18_SW_INTF_B3OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK3_CFG18_SW_INTF_B3OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK3_CFG19                       0x272a
#define TOP_REG_INTF_BUCK3_CFG19_SW_INTF_B3DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK3_CFG19_SW_INTF_B3DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK3_CFG19_SW_INTF_B3DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK3_CFG19_SW_INTF_B3DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK3_CFG19_SW_INTF_B3OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK3_CFG19_SW_INTF_B3OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK3_CFG20                       0x272b
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK3_CFG20_SW_INTF_B3DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK3_CFG21                       0x272c
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK3_CFG21_SW_INTF_B3RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK3_CFG22                       0x272d
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK3_CFG22_SW_INTF_B3CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK4_CFG18                       0x272e
#define TOP_REG_INTF_BUCK4_CFG18_SW_INTF_B4DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK4_CFG18_SW_INTF_B4DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK4_CFG18_SW_INTF_B4OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK4_CFG18_SW_INTF_B4OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK4_CFG19                       0x272f
#define TOP_REG_INTF_BUCK4_CFG19_SW_INTF_B4DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK4_CFG19_SW_INTF_B4DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK4_CFG19_SW_INTF_B4DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK4_CFG19_SW_INTF_B4DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK4_CFG19_SW_INTF_B4OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK4_CFG19_SW_INTF_B4OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK4_CFG20                       0x2730
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK4_CFG20_SW_INTF_B4DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK4_CFG21                       0x2731
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK4_CFG21_SW_INTF_B4RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK4_CFG22                       0x2732
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK4_CFG22_SW_INTF_B4CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK5_CFG18                       0x2733
#define TOP_REG_INTF_BUCK5_CFG18_SW_INTF_B5DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK5_CFG18_SW_INTF_B5DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK5_CFG18_SW_INTF_B5OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK5_CFG18_SW_INTF_B5OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK5_CFG19                       0x2734
#define TOP_REG_INTF_BUCK5_CFG19_SW_INTF_B5DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK5_CFG19_SW_INTF_B5DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK5_CFG19_SW_INTF_B5DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK5_CFG19_SW_INTF_B5DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK5_CFG19_SW_INTF_B5OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK5_CFG19_SW_INTF_B5OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK5_CFG20                       0x2735
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK5_CFG20_SW_INTF_B5DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK5_CFG21                       0x2736
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK5_CFG21_SW_INTF_B5RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK5_CFG22                       0x2737
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK5_CFG22_SW_INTF_B5CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK6_CFG18                       0x2738
#define TOP_REG_INTF_BUCK6_CFG18_SW_INTF_B6DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK6_CFG18_SW_INTF_B6DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK6_CFG18_SW_INTF_B6OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK6_CFG18_SW_INTF_B6OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK6_CFG19                       0x2739
#define TOP_REG_INTF_BUCK6_CFG19_SW_INTF_B6DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK6_CFG19_SW_INTF_B6DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK6_CFG19_SW_INTF_B6DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK6_CFG19_SW_INTF_B6DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK6_CFG19_SW_INTF_B6OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK6_CFG19_SW_INTF_B6OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK6_CFG20                       0x273a
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK6_CFG20_SW_INTF_B6DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK6_CFG21                       0x273b
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK6_CFG21_SW_INTF_B6RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK6_CFG22                       0x273c
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK6_CFG22_SW_INTF_B6CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK7_CFG18                       0x273d
#define TOP_REG_INTF_BUCK7_CFG18_SW_INTF_B7DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK7_CFG18_SW_INTF_B7DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK7_CFG18_SW_INTF_B7OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK7_CFG18_SW_INTF_B7OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK7_CFG19                       0x273e
#define TOP_REG_INTF_BUCK7_CFG19_SW_INTF_B7DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK7_CFG19_SW_INTF_B7DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK7_CFG19_SW_INTF_B7DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK7_CFG19_SW_INTF_B7DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK7_CFG19_SW_INTF_B7OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK7_CFG19_SW_INTF_B7OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK7_CFG20                       0x273f
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK7_CFG20_SW_INTF_B7DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK7_CFG21                       0x2740
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK7_CFG21_SW_INTF_B7RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK7_CFG22                       0x2741
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK7_CFG22_SW_INTF_B7CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK8_CFG18                       0x2742
#define TOP_REG_INTF_BUCK8_CFG18_SW_INTF_B8DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK8_CFG18_SW_INTF_B8DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK8_CFG18_SW_INTF_B8OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK8_CFG18_SW_INTF_B8OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK8_CFG19                       0x2743
#define TOP_REG_INTF_BUCK8_CFG19_SW_INTF_B8DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK8_CFG19_SW_INTF_B8DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK8_CFG19_SW_INTF_B8DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK8_CFG19_SW_INTF_B8DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK8_CFG19_SW_INTF_B8OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK8_CFG19_SW_INTF_B8OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK8_CFG20                       0x2744
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK8_CFG20_SW_INTF_B8DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK8_CFG21                       0x2745
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK8_CFG21_SW_INTF_B8RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK8_CFG22                       0x2746
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK8_CFG22_SW_INTF_B8CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK9_CFG18                       0x2747
#define TOP_REG_INTF_BUCK9_CFG18_SW_INTF_B9DRV_PG_PSEL_SHIFT                         0
#define TOP_REG_INTF_BUCK9_CFG18_SW_INTF_B9DRV_PG_PSEL_MASK                          0x00000007
#define TOP_REG_INTF_BUCK9_CFG18_SW_INTF_B9OCP_SEL_SHIFT                             3
#define TOP_REG_INTF_BUCK9_CFG18_SW_INTF_B9OCP_SEL_MASK                              0x000000f8
#define TOP_REG_INTF_BUCK9_CFG19                       0x2748
#define TOP_REG_INTF_BUCK9_CFG19_SW_INTF_B9DT_DLY_SHIFT                              0
#define TOP_REG_INTF_BUCK9_CFG19_SW_INTF_B9DT_DLY_MASK                               0x00000001
#define TOP_REG_INTF_BUCK9_CFG19_SW_INTF_B9DRV_LP_MOD_SHIFT                          1
#define TOP_REG_INTF_BUCK9_CFG19_SW_INTF_B9DRV_LP_MOD_MASK                           0x00000002
#define TOP_REG_INTF_BUCK9_CFG19_SW_INTF_B9OCP_OFFTIME_SEL_SHIFT                     2
#define TOP_REG_INTF_BUCK9_CFG19_SW_INTF_B9OCP_OFFTIME_SEL_MASK                      0x0000003c
#define TOP_REG_INTF_BUCK9_CFG20                       0x2749
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9SST_ADJ_SHIFT                             0
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9SST_ADJ_MASK                              0x00000003
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9DMD_NEG_OTP_EN_SHIFT                      2
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9DMD_NEG_OTP_EN_MASK                       0x00000004
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9DMD_OTP_EN_SHIFT                          3
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9DMD_OTP_EN_MASK                           0x00000008
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9DMD_NEG_SEL_SHIFT                         4
#define TOP_REG_INTF_BUCK9_CFG20_SW_INTF_B9DMD_NEG_SEL_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK9_CFG21                       0x274a
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9OCP_TEST_MOD_SHIFT                        0
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9OCP_TEST_MOD_MASK                         0x00000001
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9CMP_HP_SST_SHIFT                          1
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9CMP_HP_SST_MASK                           0x00000002
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9EA_RMT_FB_SHIFT                           2
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9EA_RMT_FB_MASK                            0x0000000c
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9RLX_RAMP_SHIFT                            4
#define TOP_REG_INTF_BUCK9_CFG21_SW_INTF_B9RLX_RAMP_MASK                             0x000000f0
#define TOP_REG_INTF_BUCK9_CFG22                       0x274b
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9OCP_RAMP_PD_SHIFT                         0
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9OCP_RAMP_PD_MASK                          0x00000001
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9TOFF_LATCH_SEL_SHIFT                      1
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9TOFF_LATCH_SEL_MASK                       0x00000006
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9TOFF_LATCH_EN_SHIFT                       3
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9TOFF_LATCH_EN_MASK                        0x00000008
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9CMP_HP_RAMP_SHIFT                         4
#define TOP_REG_INTF_BUCK9_CFG22_SW_INTF_B9CMP_HP_RAMP_MASK                          0x000000f0
#define TOP_REG_INTF_BUCK10_CFG18                      0x274c
#define TOP_REG_INTF_BUCK10_CFG18_SW_INTF_B10DRV_PG_PSEL_SHIFT                       0
#define TOP_REG_INTF_BUCK10_CFG18_SW_INTF_B10DRV_PG_PSEL_MASK                        0x00000007
#define TOP_REG_INTF_BUCK10_CFG18_SW_INTF_B10OCP_SEL_SHIFT                           3
#define TOP_REG_INTF_BUCK10_CFG18_SW_INTF_B10OCP_SEL_MASK                            0x000000f8
#define TOP_REG_INTF_BUCK10_CFG19                      0x274d
#define TOP_REG_INTF_BUCK10_CFG19_SW_INTF_B10DT_DLY_SHIFT                            0
#define TOP_REG_INTF_BUCK10_CFG19_SW_INTF_B10DT_DLY_MASK                             0x00000001
#define TOP_REG_INTF_BUCK10_CFG19_SW_INTF_B10DRV_LP_MOD_SHIFT                        1
#define TOP_REG_INTF_BUCK10_CFG19_SW_INTF_B10DRV_LP_MOD_MASK                         0x00000002
#define TOP_REG_INTF_BUCK10_CFG19_SW_INTF_B10OCP_OFFTIME_SEL_SHIFT                   2
#define TOP_REG_INTF_BUCK10_CFG19_SW_INTF_B10OCP_OFFTIME_SEL_MASK                    0x0000003c
#define TOP_REG_INTF_BUCK10_CFG20                      0x274e
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10SST_ADJ_SHIFT                           0
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10SST_ADJ_MASK                            0x00000003
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10DMD_NEG_OTP_EN_SHIFT                    2
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10DMD_NEG_OTP_EN_MASK                     0x00000004
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10DMD_OTP_EN_SHIFT                        3
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10DMD_OTP_EN_MASK                         0x00000008
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10DMD_NEG_SEL_SHIFT                       4
#define TOP_REG_INTF_BUCK10_CFG20_SW_INTF_B10DMD_NEG_SEL_MASK                        0x000000f0
#define TOP_REG_INTF_BUCK10_CFG21                      0x274f
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10OCP_TEST_MOD_SHIFT                      0
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10OCP_TEST_MOD_MASK                       0x00000001
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10CMP_HP_SST_SHIFT                        1
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10CMP_HP_SST_MASK                         0x00000002
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10EA_RMT_FB_SHIFT                         2
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10EA_RMT_FB_MASK                          0x0000000c
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10RLX_RAMP_SHIFT                          4
#define TOP_REG_INTF_BUCK10_CFG21_SW_INTF_B10RLX_RAMP_MASK                           0x000000f0
#define TOP_REG_INTF_BUCK10_CFG22                      0x2750
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10OCP_RAMP_PD_SHIFT                       0
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10OCP_RAMP_PD_MASK                        0x00000001
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10TOFF_LATCH_SEL_SHIFT                    1
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10TOFF_LATCH_SEL_MASK                     0x00000006
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10TOFF_LATCH_EN_SHIFT                     3
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10TOFF_LATCH_EN_MASK                      0x00000008
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10CMP_HP_RAMP_SHIFT                       4
#define TOP_REG_INTF_BUCK10_CFG22_SW_INTF_B10CMP_HP_RAMP_MASK                        0x000000f0
#define TOP_REG_INTF_XOCORE_CFG3                       0x2751
#define TOP_REG_INTF_XOCORE_CFG3_SW_INTF_CLK_O1_DRV_SHIFT                            0
#define TOP_REG_INTF_XOCORE_CFG3_SW_INTF_CLK_O1_DRV_MASK                             0x0000000f
#define TOP_REG_INTF_XOCORE_CFG3_SW_INTF_CLK_O2_DRV_SHIFT                            4
#define TOP_REG_INTF_XOCORE_CFG3_SW_INTF_CLK_O2_DRV_MASK                             0x000000f0
#define TOP_REG_INTF_XOCORE_CFG4                       0x2752
#define TOP_REG_INTF_XOCORE_CFG4_SW_INTF_CLK_O3_DRV_SHIFT                            0
#define TOP_REG_INTF_XOCORE_CFG4_SW_INTF_CLK_O3_DRV_MASK                             0x0000000f
#define TOP_REG_INTF_XOCORE_CFG4_SW_INTF_CLK_O4_DRV_SHIFT                            4
#define TOP_REG_INTF_XOCORE_CFG4_SW_INTF_CLK_O4_DRV_MASK                             0x000000f0
#define TOP_REG_INTF_XOCORE_CFG6                       0x2753
#define TOP_REG_INTF_XOCORE_CFG6_SW_INTF_CLK_O5_DRV_SHIFT                            0
#define TOP_REG_INTF_XOCORE_CFG6_SW_INTF_CLK_O5_DRV_MASK                             0x0000000f
#define TOP_REG_INTF_XOCORE_CFG7                       0x2754
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O1_DC_SHIFT                             0
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O1_DC_MASK                              0x00000001
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O2_DC_SHIFT                             1
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O2_DC_MASK                              0x00000002
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O3_DC_SHIFT                             2
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O3_DC_MASK                              0x00000004
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O4_DC_SHIFT                             3
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O4_DC_MASK                              0x00000008
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O5_DC_SHIFT                             4
#define TOP_REG_INTF_XOCORE_CFG7_SW_INTF_CLK_O5_DC_MASK                              0x00000010
#define TOP_REG_PCTRL_CONFIG1                          0x2800
#define TOP_REG_PCTRL_CONFIG1_SW_SMPL_PON_EN_SHIFT                                   0
#define TOP_REG_PCTRL_CONFIG1_SW_SMPL_PON_EN_MASK                                    0x00000001
#define TOP_REG_PCTRL_CONFIG1_SW_CHGDET_PON_EN_SHIFT                                 1
#define TOP_REG_PCTRL_CONFIG1_SW_CHGDET_PON_EN_MASK                                  0x00000002
#define TOP_REG_PCTRL_CONFIG1_SW_PSHOLD_PROT_EN_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG1_SW_PSHOLD_PROT_EN_MASK                                 0x00000004
#define TOP_REG_PCTRL_CONFIG1_SW_PMU_RSTIN_EN_SHIFT                                  3
#define TOP_REG_PCTRL_CONFIG1_SW_PMU_RSTIN_EN_MASK                                   0x00000008
#define TOP_REG_PCTRL_CONFIG1_SW_FAST_MODE_EN_SHIFT                                  4
#define TOP_REG_PCTRL_CONFIG1_SW_FAST_MODE_EN_MASK                                   0x00000010
#define TOP_REG_PCTRL_CONFIG1_2                        0x2801
#define TOP_REG_PCTRL_CONFIG2                          0x2802
#define TOP_REG_PCTRL_CONFIG2_SW_PWKEY_LGPRES_MOD_SHIFT                              0
#define TOP_REG_PCTRL_CONFIG2_SW_PWKEY_LGPRES_MOD_MASK                               0x00000003
#define TOP_REG_PCTRL_CONFIG2_SW_PWKEY_POFF_TH_SHIFT                                 2
#define TOP_REG_PCTRL_CONFIG2_SW_PWKEY_POFF_TH_MASK                                  0x0000000c
#define TOP_REG_PCTRL_CONFIG2_SW_PMU_RSTIN_MOD_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG2_SW_PMU_RSTIN_MOD_MASK                                  0x00000010
#define TOP_REG_PCTRL_CONFIG3                          0x2803
#define TOP_REG_PCTRL_CONFIG3_SW_OTP_POFF_STEP_SHIFT                                 0
#define TOP_REG_PCTRL_CONFIG3_SW_OTP_POFF_STEP_MASK                                  0x0000007f
#define TOP_REG_PCTRL_CONFIG4                          0x2804
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK1_SCP_MOD_SHIFT                                 0
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK1_SCP_MOD_MASK                                  0x00000003
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK2_SCP_MOD_SHIFT                                 2
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK2_SCP_MOD_MASK                                  0x0000000c
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK3_SCP_MOD_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK3_SCP_MOD_MASK                                  0x00000030
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK4_SCP_MOD_SHIFT                                 6
#define TOP_REG_PCTRL_CONFIG4_SW_BUCK4_SCP_MOD_MASK                                  0x000000c0
#define TOP_REG_PCTRL_CONFIG5                          0x2805
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK5_SCP_MOD_SHIFT                                 0
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK5_SCP_MOD_MASK                                  0x00000003
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK6_SCP_MOD_SHIFT                                 2
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK6_SCP_MOD_MASK                                  0x0000000c
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK7_SCP_MOD_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK7_SCP_MOD_MASK                                  0x00000030
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK8_SCP_MOD_SHIFT                                 6
#define TOP_REG_PCTRL_CONFIG5_SW_BUCK8_SCP_MOD_MASK                                  0x000000c0
#define TOP_REG_PCTRL_CONFIG6                          0x2806
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK9_SCP_MOD_SHIFT                                 0
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK9_SCP_MOD_MASK                                  0x00000003
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK10_SCP_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK10_SCP_MOD_MASK                                 0x0000000c
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK1_OCP_MOD_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK1_OCP_MOD_MASK                                  0x00000030
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK2_OCP_MOD_SHIFT                                 6
#define TOP_REG_PCTRL_CONFIG6_SW_BUCK2_OCP_MOD_MASK                                  0x000000c0
#define TOP_REG_PCTRL_CONFIG7                          0x2807
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK3_OCP_MOD_SHIFT                                 0
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK3_OCP_MOD_MASK                                  0x00000003
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK4_OCP_MOD_SHIFT                                 2
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK4_OCP_MOD_MASK                                  0x0000000c
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK5_OCP_MOD_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK5_OCP_MOD_MASK                                  0x00000030
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK6_OCP_MOD_SHIFT                                 6
#define TOP_REG_PCTRL_CONFIG7_SW_BUCK6_OCP_MOD_MASK                                  0x000000c0
#define TOP_REG_PCTRL_CONFIG8                          0x2808
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK7_OCP_MOD_SHIFT                                 0
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK7_OCP_MOD_MASK                                  0x00000003
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK8_OCP_MOD_SHIFT                                 2
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK8_OCP_MOD_MASK                                  0x0000000c
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK9_OCP_MOD_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK9_OCP_MOD_MASK                                  0x00000030
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK10_OCP_MOD_SHIFT                                6
#define TOP_REG_PCTRL_CONFIG8_SW_BUCK10_OCP_MOD_MASK                                 0x000000c0
#define TOP_REG_PCTRL_CONFIG9                          0x2809
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO1_OCP_MOD_SHIFT                                 0
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO1_OCP_MOD_MASK                                  0x00000003
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO2_OCP_MOD_SHIFT                                 2
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO2_OCP_MOD_MASK                                  0x0000000c
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO3_OCP_MOD_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO3_OCP_MOD_MASK                                  0x00000030
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO4_OCP_MOD_SHIFT                                 6
#define TOP_REG_PCTRL_CONFIG9_SW_ULDO4_OCP_MOD_MASK                                  0x000000c0
#define TOP_REG_PCTRL_CONFIG10                         0x280a
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO1_OCP_MOD_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO1_OCP_MOD_MASK                                 0x00000003
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO2_OCP_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO2_OCP_MOD_MASK                                 0x0000000c
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO3_OCP_MOD_SHIFT                                4
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO3_OCP_MOD_MASK                                 0x00000030
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO4_OCP_MOD_SHIFT                                6
#define TOP_REG_PCTRL_CONFIG10_SW_LLDO4_OCP_MOD_MASK                                 0x000000c0
#define TOP_REG_PCTRL_CONFIG11                         0x280b
#define TOP_REG_PCTRL_CONFIG11_SW_ULDO5_OCP_MOD_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG11_SW_ULDO5_OCP_MOD_MASK                                 0x00000003
#define TOP_REG_PCTRL_CONFIG11_SW_ULDO6_OCP_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG11_SW_ULDO6_OCP_MOD_MASK                                 0x0000000c
#define TOP_REG_PCTRL_CONFIG11_SW_LLDO5_OCP_MOD_SHIFT                                4
#define TOP_REG_PCTRL_CONFIG11_SW_LLDO5_OCP_MOD_MASK                                 0x00000030
#define TOP_REG_PCTRL_CONFIG12                         0x280c
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO1_OCP_MOD_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO1_OCP_MOD_MASK                                 0x00000003
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO2_OCP_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO2_OCP_MOD_MASK                                 0x0000000c
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO3_OCP_MOD_SHIFT                                4
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO3_OCP_MOD_MASK                                 0x00000030
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO4_OCP_MOD_SHIFT                                6
#define TOP_REG_PCTRL_CONFIG12_SW_MLDO4_OCP_MOD_MASK                                 0x000000c0
#define TOP_REG_PCTRL_CONFIG13                         0x280d
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO5_OCP_MOD_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO5_OCP_MOD_MASK                                 0x00000003
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO6_OCP_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO6_OCP_MOD_MASK                                 0x0000000c
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO7_OCP_MOD_SHIFT                                4
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO7_OCP_MOD_MASK                                 0x00000030
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO8_OCP_MOD_SHIFT                                6
#define TOP_REG_PCTRL_CONFIG13_SW_MLDO8_OCP_MOD_MASK                                 0x000000c0
#define TOP_REG_PCTRL_CONFIG14                         0x280e
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO1_OCP_MOD_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO1_OCP_MOD_MASK                                 0x00000003
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO2_OCP_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO2_OCP_MOD_MASK                                 0x0000000c
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO3_OCP_MOD_SHIFT                                4
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO3_OCP_MOD_MASK                                 0x00000030
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO4_OCP_MOD_SHIFT                                6
#define TOP_REG_PCTRL_CONFIG14_SW_HLDO4_OCP_MOD_MASK                                 0x000000c0
#define TOP_REG_PCTRL_CONFIG15                         0x280f
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO5_OCP_MOD_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO5_OCP_MOD_MASK                                 0x00000003
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO6_OCP_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO6_OCP_MOD_MASK                                 0x0000000c
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO7_OCP_MOD_SHIFT                                4
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO7_OCP_MOD_MASK                                 0x00000030
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO8_OCP_MOD_SHIFT                                6
#define TOP_REG_PCTRL_CONFIG15_SW_HLDO8_OCP_MOD_MASK                                 0x000000c0
#define TOP_REG_PCTRL_CONFIG16                         0x2810
#define TOP_REG_PCTRL_CONFIG16_SW_HLDO9_OCP_MOD_SHIFT                                0
#define TOP_REG_PCTRL_CONFIG16_SW_HLDO9_OCP_MOD_MASK                                 0x00000003
#define TOP_REG_PCTRL_CONFIG16_SW_HLDO10_OCP_MOD_SHIFT                               2
#define TOP_REG_PCTRL_CONFIG16_SW_HLDO10_OCP_MOD_MASK                                0x0000000c
#define TOP_REG_PCTRL_CONFIG17                         0x2811
#define TOP_REG_PCTRL_CONFIG17_SW_LDOPMUH_OCP_MOD_SHIFT                              0
#define TOP_REG_PCTRL_CONFIG17_SW_LDOPMUH_OCP_MOD_MASK                               0x00000003
#define TOP_REG_PCTRL_CONFIG17_SW_LDOCOUL_OCP_MOD_SHIFT                              2
#define TOP_REG_PCTRL_CONFIG17_SW_LDOCOUL_OCP_MOD_MASK                               0x0000000c
#define TOP_REG_PCTRL_CONFIG17_SW_LDOADC_OCP_MOD_SHIFT                               4
#define TOP_REG_PCTRL_CONFIG17_SW_LDOADC_OCP_MOD_MASK                                0x00000030
#define TOP_REG_PCTRL_CONFIG17_SW_LDOBUF_OCP_MOD_SHIFT                               6
#define TOP_REG_PCTRL_CONFIG17_SW_LDOBUF_OCP_MOD_MASK                                0x000000c0
#define TOP_REG_PCTRL_CONFIG17_2                       0x2812
#define TOP_REG_PCTRL_CONFIG17_2_SW_LDOXO_SCP_MOD_SHIFT                              0
#define TOP_REG_PCTRL_CONFIG17_2_SW_LDOXO_SCP_MOD_MASK                               0x00000003
#define TOP_REG_PCTRL_CONFIG17_2_SW_LDOXO_OCP_MOD_SHIFT                              2
#define TOP_REG_PCTRL_CONFIG17_2_SW_LDOXO_OCP_MOD_MASK                               0x0000000c
#define TOP_REG_PCTRL_CONFIG18                         0x2813
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_UVP_ABS_PDMSK_SHIFT                            0
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_UVP_ABS_PDMSK_MASK                             0x00000001
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_UVP_DEB_PDMSK_SHIFT                            1
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_UVP_DEB_PDMSK_MASK                             0x00000002
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_OVP_PDMSK_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_OVP_PDMSK_MASK                                 0x00000004
#define TOP_REG_PCTRL_CONFIG18_SW_REF_OTMP_PDMSK_SHIFT                               3
#define TOP_REG_PCTRL_CONFIG18_SW_REF_OTMP_PDMSK_MASK                                0x00000008
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_VBD_MASK_SHIFT                                 4
#define TOP_REG_PCTRL_CONFIG18_SW_SYS_VBD_MASK_MASK                                  0x00000010
#define TOP_REG_PCTRL_CONFIG18_SW_OSC_CRST_MASK_SHIFT                                5
#define TOP_REG_PCTRL_CONFIG18_SW_OSC_CRST_MASK_MASK                                 0x00000020
#define TOP_REG_PCTRL_CONFIG27                         0x281c
#define TOP_REG_PCTRL_CONFIG27_SW_VDDIO_VLD_PDMSK_SHIFT                              0
#define TOP_REG_PCTRL_CONFIG27_SW_VDDIO_VLD_PDMSK_MASK                               0x00000001
#define TOP_REG_PCTRL_CONFIG27_SW_LDOPMU_SCP_PDMSK_SHIFT                             1
#define TOP_REG_PCTRL_CONFIG27_SW_LDOPMU_SCP_PDMSK_MASK                              0x00000002
#define TOP_REG_PCTRL_CONFIG27_SW_LDOPMUH_SCP_PDMSK_SHIFT                            2
#define TOP_REG_PCTRL_CONFIG27_SW_LDOPMUH_SCP_PDMSK_MASK                             0x00000004
#define TOP_REG_PCTRL_CONFIG28                         0x281d
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_GPIO2_EN_SHIFT                          0
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_GPIO2_EN_MASK                           0x00000001
#define TOP_REG_PCTRL_CONFIG28_SW_HW_CTRL_LDOBUF_EN_SHIFT                            1
#define TOP_REG_PCTRL_CONFIG28_SW_HW_CTRL_LDOBUF_EN_MASK                             0x00000002
#define TOP_REG_PCTRL_CONFIG28_SW_CBUF4_NFC_MOD_SHIFT                                2
#define TOP_REG_PCTRL_CONFIG28_SW_CBUF4_NFC_MOD_MASK                                 0x00000004
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_GPIO0_EN_SHIFT                          3
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_GPIO0_EN_MASK                           0x00000008
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_CLKO1_EN_SHIFT                          4
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_CLKO1_EN_MASK                           0x00000010
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_CLKO2_EN_SHIFT                          5
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_CLKO2_EN_MASK                           0x00000020
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_CLKO3_EN_SHIFT                          6
#define TOP_REG_PCTRL_CONFIG28_SW_SOCLP_CTRL_CLKO3_EN_MASK                           0x00000040
#define TOP_REG_PCTRL_CONFIG29                         0x281e
#define TOP_REG_PCTRL_CONFIG29_SW_CLK_BUF1_EN_SHIFT                                  0
#define TOP_REG_PCTRL_CONFIG29_SW_CLK_BUF1_EN_MASK                                   0x00000001
#define TOP_REG_CRG_SEC_CONFIG1                        0x2a00
#define TOP_REG_CRG_SEC_CONFIG1_SW_CRG_CLK_DIV_SHIFT                                 0
#define TOP_REG_CRG_SEC_CONFIG1_SW_CRG_CLK_DIV_MASK                                  0x00000007
#define TOP_REG_CRG_SEC_CONFIG2                        0x2a01
#define TOP_REG_CRG_SEC_CONFIG2_SW_CRG_32KO1_EN_SHIFT                                0
#define TOP_REG_CRG_SEC_CONFIG2_SW_CRG_32KO1_EN_MASK                                 0x00000001
#define TOP_REG_CRG_SEC_CONFIG3                        0x2a02
#define TOP_REG_CRG_SEC_CONFIG3_SW_CRG_MONT_EN_SHIFT                                 0
#define TOP_REG_CRG_SEC_CONFIG3_SW_CRG_MONT_EN_MASK                                  0x00000001
#define TOP_REG_CRG_SEC_CONFIG4                        0x2a03
#define TOP_REG_CRG_SEC_CONFIG4_SW_CRG_OSC_MONT_PRD_SHIFT                            0
#define TOP_REG_CRG_SEC_CONFIG4_SW_CRG_OSC_MONT_PRD_MASK                             0x0000000f
#define TOP_REG_CRG_SEC_CONFIG4_SW_CRG_OSC_LOS_TH_SHIFT                              4
#define TOP_REG_CRG_SEC_CONFIG4_SW_CRG_OSC_LOS_TH_MASK                               0x000000f0
#define TOP_REG_CRG_SEC_CONFIG5                        0x2a04
#define TOP_REG_CRG_SEC_CONFIG5_SW_CRG_CLK_DIV_LP_SHIFT                              0
#define TOP_REG_CRG_SEC_CONFIG5_SW_CRG_CLK_DIV_LP_MASK                               0x00000007
#define TOP_REG_LPIS_MODE                              0x2af0
#define TOP_REG_LPIS_MODE_SW_LPIS_WAKEUP_MODE_SHIFT                                  0
#define TOP_REG_LPIS_MODE_SW_LPIS_WAKEUP_MODE_MASK                                   0x00000003
#define TOP_REG_SAFE_INT_CFG                           0x2e00
#define TOP_REG_SAFE_INT_CFG_SW_PCTRL_SAFE_INT_EN_SHIFT                              0
#define TOP_REG_SAFE_INT_CFG_SW_PCTRL_SAFE_INT_EN_MASK                               0x00000001
#define TOP_REG_SAFE_INT_CLR                           0x2e01
#define TOP_REG_SAFE_INT_CLR_PCTRL_POWKEY_POS_SF_INT_CLR_SHIFT                       0
#define TOP_REG_SAFE_INT_CLR_PCTRL_VOLPLU_POS_SF_INT_CLR_SHIFT                       1
#define TOP_REG_SAFE_INT_CLR_PCTRL_VOLMIN_POS_SF_INT_CLR_SHIFT                       2
#define TOP_REG_SAFE_INT_CLR_PCTRL_POWKEY_NEG_SF_INT_CLR_SHIFT                       3
#define TOP_REG_SAFE_INT_CLR_PCTRL_VOLPLU_NEG_SF_INT_CLR_SHIFT                       4
#define TOP_REG_SAFE_INT_CLR_PCTRL_VOLMIN_NEG_SF_INT_CLR_SHIFT                       5
#define TOP_REG_SAFE_INT_SET                           0x2e02
#define TOP_REG_SAFE_INT_SET_PCTRL_POWKEY_POS_SF_INT_SET_SHIFT                       0
#define TOP_REG_SAFE_INT_SET_PCTRL_VOLPLU_POS_SF_INT_SET_SHIFT                       1
#define TOP_REG_SAFE_INT_SET_PCTRL_VOLMIN_POS_SF_INT_SET_SHIFT                       2
#define TOP_REG_SAFE_INT_SET_PCTRL_POWKEY_NEG_SF_INT_SET_SHIFT                       3
#define TOP_REG_SAFE_INT_SET_PCTRL_VOLPLU_NEG_SF_INT_SET_SHIFT                       4
#define TOP_REG_SAFE_INT_SET_PCTRL_VOLMIN_NEG_SF_INT_SET_SHIFT                       5
#define TOP_REG_SAFE_INT_MASK                          0x2e03
#define TOP_REG_SAFE_INT_MASK_PCTRL_POWKEY_POS_SF_INT_MASK_SHIFT                     0
#define TOP_REG_SAFE_INT_MASK_PCTRL_POWKEY_POS_SF_INT_MASK_MASK                      0x00000001
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLPLU_POS_SF_INT_MASK_SHIFT                     1
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLPLU_POS_SF_INT_MASK_MASK                      0x00000002
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLMIN_POS_SF_INT_MASK_SHIFT                     2
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLMIN_POS_SF_INT_MASK_MASK                      0x00000004
#define TOP_REG_SAFE_INT_MASK_PCTRL_POWKEY_NEG_SF_INT_MASK_SHIFT                     3
#define TOP_REG_SAFE_INT_MASK_PCTRL_POWKEY_NEG_SF_INT_MASK_MASK                      0x00000008
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLPLU_NEG_SF_INT_MASK_SHIFT                     4
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLPLU_NEG_SF_INT_MASK_MASK                      0x00000010
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLMIN_NEG_SF_INT_MASK_SHIFT                     5
#define TOP_REG_SAFE_INT_MASK_PCTRL_VOLMIN_NEG_SF_INT_MASK_MASK                      0x00000020
#define TOP_REG_SAFE_INT_STATUS                        0x2e04
#define TOP_REG_SAFE_INT_STATUS_PCTRL_POWKEY_POS_SF_INT_STAT_SHIFT                   0
#define TOP_REG_SAFE_INT_STATUS_PCTRL_POWKEY_POS_SF_INT_STAT_MASK                    0x00000001
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLPLU_POS_SF_INT_STAT_SHIFT                   1
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLPLU_POS_SF_INT_STAT_MASK                    0x00000002
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLMIN_POS_SF_INT_STAT_SHIFT                   2
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLMIN_POS_SF_INT_STAT_MASK                    0x00000004
#define TOP_REG_SAFE_INT_STATUS_PCTRL_POWKEY_NEG_SF_INT_STAT_SHIFT                   3
#define TOP_REG_SAFE_INT_STATUS_PCTRL_POWKEY_NEG_SF_INT_STAT_MASK                    0x00000008
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLPLU_NEG_SF_INT_STAT_SHIFT                   4
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLPLU_NEG_SF_INT_STAT_MASK                    0x00000010
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLMIN_NEG_SF_INT_STAT_SHIFT                   5
#define TOP_REG_SAFE_INT_STATUS_PCTRL_VOLMIN_NEG_SF_INT_STAT_MASK                    0x00000020


#endif
