// Seed: 315247478
module module_0;
  id_1 :
  assert property (@(1) id_1) begin : LABEL_0
    id_2 <= #1 id_2;
    id_1 <= id_1;
  end
  assign module_1.type_40 = 0;
  localparam id_3 = 1;
  assign id_1 = id_3;
  wire id_4;
  reg  id_5;
  assign id_3 = id_5;
  assign id_4 = id_4;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    output logic id_3,
    output uwire id_4,
    output tri id_5,
    output tri id_6,
    input tri1 id_7,
    input uwire id_8,
    output wor id_9,
    input logic id_10,
    input supply1 id_11,
    output logic id_12,
    id_27 = $display(-1'd0, -1),
    output tri1 id_13,
    output tri1 id_14,
    inout uwire id_15,
    output wor id_16,
    input tri0 id_17,
    input tri id_18,
    output tri1 id_19,
    input tri1 id_20,
    input wire id_21,
    output wor id_22,
    input wor id_23,
    input supply0 id_24,
    output wand id_25
);
  always id_12 <= -1;
  logic id_28, id_29;
  assign id_12 = id_29;
  module_0 modCall_1 ();
  always_ff
    if ((id_8)) repeat (1) @(negedge 1'h0) @(posedge -1 or posedge 1) id_3 <= id_10;
    else id_5 = -1;
endmodule
