{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627670605878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627670605894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 20:43:25 2021 " "Processing started: Fri Jul 30 20:43:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627670605894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670605894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_my_car_wash_project -c e_my_car_wash_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_car_wash_project -c e_my_car_wash_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670605894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627670606581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_display_and_led_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_display_and_led_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_display_and_LED_handler-a_display_and_LED_handler " "Found design unit 1: e_display_and_LED_handler-a_display_and_LED_handler" {  } { { "e_display_and_LED_handler.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_display_and_LED_handler.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621032 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_display_and_LED_handler " "Found entity 1: e_display_and_LED_handler" {  } { { "e_display_and_LED_handler.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_display_and_LED_handler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_RAM-a_RAM " "Found design unit 1: e_RAM-a_RAM" {  } { { "e_RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_RAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621032 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_RAM " "Found entity 1: e_RAM" {  } { { "e_RAM.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_price_calculation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_price_calculation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_price_calculation-a_price_calculation " "Found design unit 1: e_price_calculation-a_price_calculation" {  } { { "e_price_calculation.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_price_calculation.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621048 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_price_calculation " "Found entity 1: e_price_calculation" {  } { { "e_price_calculation.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_price_calculation.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_option_selection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_option_selection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_option_selection-a_option_selection " "Found design unit 1: e_option_selection-a_option_selection" {  } { { "e_option_selection.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_option_selection.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621048 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_option_selection " "Found entity 1: e_option_selection" {  } { { "e_option_selection.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_option_selection.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_car_wash_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_car_wash_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_car_wash_project-a_my_car_wash_project " "Found design unit 1: e_my_car_wash_project-a_my_car_wash_project" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621048 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_car_wash_project " "Found entity 1: e_my_car_wash_project" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_modulo_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_modulo_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_modulo_counter-a_modulo_counter " "Found design unit 1: e_modulo_counter-a_modulo_counter" {  } { { "e_modulo_counter.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_modulo_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_modulo_counter " "Found entity 1: e_modulo_counter" {  } { { "e_modulo_counter.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_modulo_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_convert_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_convert_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_convert_to_7seg-a_convert_to_7seg " "Found design unit 1: e_convert_to_7seg-a_convert_to_7seg" {  } { { "e_convert_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_convert_to_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_convert_to_7seg " "Found entity 1: e_convert_to_7seg" {  } { { "e_convert_to_7seg.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_convert_to_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_car_wash_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_car_wash_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_car_wash_FSM-a_car_wash_FSM " "Found design unit 1: e_car_wash_FSM-a_car_wash_FSM" {  } { { "e_car_wash_FSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_car_wash_FSM.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_car_wash_FSM " "Found entity 1: e_car_wash_FSM" {  } { { "e_car_wash_FSM.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_car_wash_FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_axis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_axis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_axis-a_axis " "Found design unit 1: e_axis-a_axis" {  } { { "e_axis.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_axis.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_axis " "Found entity 1: e_axis" {  } { { "e_axis.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_axis.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670621064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670621064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e_my_car_wash_project " "Elaborating entity \"e_my_car_wash_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627670621126 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sl_sequence_busy_int e_my_car_wash_project.vhd(145) " "Verilog HDL or VHDL warning at e_my_car_wash_project.vhd(145): object \"sl_sequence_busy_int\" assigned a value but never read" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627670621126 "|e_my_car_wash_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sl_sequence_done_int e_my_car_wash_project.vhd(146) " "Verilog HDL or VHDL warning at e_my_car_wash_project.vhd(146): object \"sl_sequence_done_int\" assigned a value but never read" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627670621126 "|e_my_car_wash_project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i_pos_x_axis_int e_my_car_wash_project.vhd(159) " "Verilog HDL or VHDL warning at e_my_car_wash_project.vhd(159): object \"i_pos_x_axis_int\" assigned a value but never read" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627670621126 "|e_my_car_wash_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_axis e_axis:I_x_axis " "Elaborating entity \"e_axis\" for hierarchy \"e_axis:I_x_axis\"" {  } { { "e_my_car_wash_project.vhd" "I_x_axis" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_modulo_counter e_axis:I_x_axis\|e_modulo_counter:I_my_slow_enable_1ms " "Elaborating entity \"e_modulo_counter\" for hierarchy \"e_axis:I_x_axis\|e_modulo_counter:I_my_slow_enable_1ms\"" {  } { { "e_axis.vhd" "I_my_slow_enable_1ms" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_axis.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_modulo_counter e_axis:I_x_axis\|e_modulo_counter:I_my_slow_enable_1mm " "Elaborating entity \"e_modulo_counter\" for hierarchy \"e_axis:I_x_axis\|e_modulo_counter:I_my_slow_enable_1mm\"" {  } { { "e_axis.vhd" "I_my_slow_enable_1mm" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_axis.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_car_wash_FSM e_car_wash_FSM:I_car_wash_FSM " "Elaborating entity \"e_car_wash_FSM\" for hierarchy \"e_car_wash_FSM:I_car_wash_FSM\"" {  } { { "e_my_car_wash_project.vhd" "I_car_wash_FSM" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_modulo_counter e_car_wash_FSM:I_car_wash_FSM\|e_modulo_counter:I_my_slow_enable " "Elaborating entity \"e_modulo_counter\" for hierarchy \"e_car_wash_FSM:I_car_wash_FSM\|e_modulo_counter:I_my_slow_enable\"" {  } { { "e_car_wash_FSM.vhd" "I_my_slow_enable" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_car_wash_FSM.vhd" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_option_selection e_option_selection:I_selection " "Elaborating entity \"e_option_selection\" for hierarchy \"e_option_selection:I_selection\"" {  } { { "e_my_car_wash_project.vhd" "I_selection" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_price_calculation e_price_calculation:I_price_calc " "Elaborating entity \"e_price_calculation\" for hierarchy \"e_price_calculation:I_price_calc\"" {  } { { "e_my_car_wash_project.vhd" "I_price_calc" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_display_and_LED_handler e_display_and_LED_handler:I_7Seg_LED_handler " "Elaborating entity \"e_display_and_LED_handler\" for hierarchy \"e_display_and_LED_handler:I_7Seg_LED_handler\"" {  } { { "e_my_car_wash_project.vhd" "I_7Seg_LED_handler" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_convert_to_7seg e_display_and_LED_handler:I_7Seg_LED_handler\|e_convert_to_7seg:I_Display_0 " "Elaborating entity \"e_convert_to_7seg\" for hierarchy \"e_display_and_LED_handler:I_7Seg_LED_handler\|e_convert_to_7seg:I_Display_0\"" {  } { { "e_display_and_LED_handler.vhd" "I_Display_0" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_display_and_LED_handler.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_RAM e_RAM:I_RAM " "Elaborating entity \"e_RAM\" for hierarchy \"e_RAM:I_RAM\"" {  } { { "e_my_car_wash_project.vhd" "I_RAM" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621188 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "e_RAM:I_RAM\|a_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"e_RAM:I_RAM\|a_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/e_my_car_wash_project.ram0_e_RAM_89e91499.hdl.mif " "Parameter INIT_FILE set to db/e_my_car_wash_project.ram0_e_RAM_89e91499.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627670621876 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627670621876 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627670621876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_RAM:I_RAM\|altsyncram:a_mem_rtl_0 " "Elaborated megafunction instantiation \"e_RAM:I_RAM\|altsyncram:a_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670621970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_RAM:I_RAM\|altsyncram:a_mem_rtl_0 " "Instantiated megafunction \"e_RAM:I_RAM\|altsyncram:a_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/e_my_car_wash_project.ram0_e_RAM_89e91499.hdl.mif " "Parameter \"INIT_FILE\" = \"db/e_my_car_wash_project.ram0_e_RAM_89e91499.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627670621970 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627670621970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oag1 " "Found entity 1: altsyncram_oag1" {  } { { "db/altsyncram_oag1.tdf" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/db/altsyncram_oag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627670622033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670622033 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627670622720 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "e_RAM:I_RAM\|altsyncram:a_mem_rtl_0\|altsyncram_oag1:auto_generated\|ALTSYNCRAM 3 " "Removed 3 MSB VCC or GND address nodes from RAM block \"e_RAM:I_RAM\|altsyncram:a_mem_rtl_0\|altsyncram_oag1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_oag1.tdf" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/db/altsyncram_oag1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 284 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670623220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627670623423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627670623423 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627670623533 "|e_my_car_wash_project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627670623533 "|e_my_car_wash_project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "e_my_car_wash_project.vhd" "" { Text "C:/intelFPGA_lite/18.1/_PStA_CarWash/e_my_car_wash_project.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1627670623533 "|e_my_car_wash_project|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1627670623533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627670623533 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627670623533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627670623533 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627670623533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627670623533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627670623564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 20:43:43 2021 " "Processing ended: Fri Jul 30 20:43:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627670623564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627670623564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627670623564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627670623564 ""}
