// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_60 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_394_p2;
reg   [0:0] icmp_ln86_reg_1402;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1118_fu_400_p2;
reg   [0:0] icmp_ln86_1118_reg_1408;
reg   [0:0] icmp_ln86_1118_reg_1408_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1119_fu_406_p2;
reg   [0:0] icmp_ln86_1119_reg_1419;
reg   [0:0] icmp_ln86_1119_reg_1419_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1120_fu_412_p2;
reg   [0:0] icmp_ln86_1120_reg_1425;
wire   [0:0] icmp_ln86_1121_fu_418_p2;
reg   [0:0] icmp_ln86_1121_reg_1430;
reg   [0:0] icmp_ln86_1121_reg_1430_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1122_fu_424_p2;
reg   [0:0] icmp_ln86_1122_reg_1436;
reg   [0:0] icmp_ln86_1122_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1122_reg_1436_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1123_fu_430_p2;
reg   [0:0] icmp_ln86_1123_reg_1442;
reg   [0:0] icmp_ln86_1123_reg_1442_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1124_fu_436_p2;
reg   [0:0] icmp_ln86_1124_reg_1448;
wire   [0:0] icmp_ln86_1125_fu_442_p2;
reg   [0:0] icmp_ln86_1125_reg_1454;
reg   [0:0] icmp_ln86_1125_reg_1454_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1126_fu_448_p2;
reg   [0:0] icmp_ln86_1126_reg_1460;
reg   [0:0] icmp_ln86_1126_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1126_reg_1460_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1127_fu_454_p2;
reg   [0:0] icmp_ln86_1127_reg_1466;
reg   [0:0] icmp_ln86_1127_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1127_reg_1466_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1128_fu_460_p2;
reg   [0:0] icmp_ln86_1128_reg_1472;
reg   [0:0] icmp_ln86_1128_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1128_reg_1472_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1128_reg_1472_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1129_fu_466_p2;
reg   [0:0] icmp_ln86_1129_reg_1478;
reg   [0:0] icmp_ln86_1129_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1129_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1129_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1129_reg_1478_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1130_fu_472_p2;
reg   [0:0] icmp_ln86_1130_reg_1484;
reg   [0:0] icmp_ln86_1130_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1130_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1130_reg_1484_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1130_reg_1484_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1131_fu_478_p2;
reg   [0:0] icmp_ln86_1131_reg_1490;
reg   [0:0] icmp_ln86_1131_reg_1490_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1131_reg_1490_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1131_reg_1490_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1131_reg_1490_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1131_reg_1490_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1131_reg_1490_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1132_fu_484_p2;
reg   [0:0] icmp_ln86_1132_reg_1496;
wire   [0:0] icmp_ln86_1133_fu_490_p2;
reg   [0:0] icmp_ln86_1133_reg_1501;
wire   [0:0] icmp_ln86_1134_fu_496_p2;
reg   [0:0] icmp_ln86_1134_reg_1506;
reg   [0:0] icmp_ln86_1134_reg_1506_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1135_fu_502_p2;
reg   [0:0] icmp_ln86_1135_reg_1511;
reg   [0:0] icmp_ln86_1135_reg_1511_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1136_fu_518_p2;
reg   [0:0] icmp_ln86_1136_reg_1516;
reg   [0:0] icmp_ln86_1136_reg_1516_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1137_fu_524_p2;
reg   [0:0] icmp_ln86_1137_reg_1521;
reg   [0:0] icmp_ln86_1137_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1137_reg_1521_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1138_fu_530_p2;
reg   [0:0] icmp_ln86_1138_reg_1526;
reg   [0:0] icmp_ln86_1138_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1138_reg_1526_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1139_fu_536_p2;
reg   [0:0] icmp_ln86_1139_reg_1531;
reg   [0:0] icmp_ln86_1139_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1139_reg_1531_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1140_fu_542_p2;
reg   [0:0] icmp_ln86_1140_reg_1536;
reg   [0:0] icmp_ln86_1140_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1140_reg_1536_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1140_reg_1536_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1141_fu_548_p2;
reg   [0:0] icmp_ln86_1141_reg_1541;
reg   [0:0] icmp_ln86_1141_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1141_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1141_reg_1541_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1142_fu_554_p2;
reg   [0:0] icmp_ln86_1142_reg_1546;
reg   [0:0] icmp_ln86_1142_reg_1546_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1142_reg_1546_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1142_reg_1546_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1143_fu_560_p2;
reg   [0:0] icmp_ln86_1143_reg_1551;
reg   [0:0] icmp_ln86_1143_reg_1551_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1143_reg_1551_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1143_reg_1551_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1143_reg_1551_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1144_fu_566_p2;
reg   [0:0] icmp_ln86_1144_reg_1556;
reg   [0:0] icmp_ln86_1144_reg_1556_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1144_reg_1556_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1144_reg_1556_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1144_reg_1556_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1145_fu_572_p2;
reg   [0:0] icmp_ln86_1145_reg_1561;
reg   [0:0] icmp_ln86_1145_reg_1561_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1145_reg_1561_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1145_reg_1561_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1145_reg_1561_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1146_fu_578_p2;
reg   [0:0] icmp_ln86_1146_reg_1566;
reg   [0:0] icmp_ln86_1146_reg_1566_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1146_reg_1566_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1146_reg_1566_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1146_reg_1566_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1146_reg_1566_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1147_fu_584_p2;
reg   [0:0] icmp_ln86_1147_reg_1571;
reg   [0:0] icmp_ln86_1147_reg_1571_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1147_reg_1571_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1147_reg_1571_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1147_reg_1571_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1147_reg_1571_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1147_reg_1571_pp0_iter6_reg;
wire   [0:0] and_ln102_1369_fu_590_p2;
reg   [0:0] and_ln102_1369_reg_1576;
reg   [0:0] and_ln102_1369_reg_1576_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_601_p2;
reg   [0:0] and_ln104_reg_1585;
wire   [0:0] and_ln104_204_fu_611_p2;
reg   [0:0] and_ln104_204_reg_1591;
wire   [0:0] and_ln102_1370_fu_616_p2;
reg   [0:0] and_ln102_1370_reg_1596;
reg   [0:0] and_ln102_1370_reg_1596_pp0_iter2_reg;
wire   [0:0] and_ln102_1374_fu_630_p2;
reg   [0:0] and_ln102_1374_reg_1603;
wire   [2:0] select_ln117_1084_fu_686_p3;
reg   [2:0] select_ln117_1084_reg_1608;
wire   [0:0] or_ln117_990_fu_693_p2;
reg   [0:0] or_ln117_990_reg_1613;
wire   [0:0] xor_ln104_fu_698_p2;
reg   [0:0] xor_ln104_reg_1619;
reg   [0:0] xor_ln104_reg_1619_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1619_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_703_p2;
reg   [0:0] and_ln102_reg_1624;
reg   [0:0] and_ln102_reg_1624_pp0_iter3_reg;
wire   [0:0] and_ln104_205_fu_724_p2;
reg   [0:0] and_ln104_205_reg_1631;
wire   [0:0] and_ln102_1372_fu_729_p2;
reg   [0:0] and_ln102_1372_reg_1636;
reg   [0:0] and_ln102_1372_reg_1636_pp0_iter3_reg;
reg   [0:0] and_ln102_1372_reg_1636_pp0_iter4_reg;
wire   [0:0] and_ln104_207_fu_739_p2;
reg   [0:0] and_ln104_207_reg_1643;
reg   [0:0] and_ln104_207_reg_1643_pp0_iter3_reg;
reg   [0:0] and_ln104_207_reg_1643_pp0_iter4_reg;
reg   [0:0] and_ln104_207_reg_1643_pp0_iter5_reg;
reg   [0:0] and_ln104_207_reg_1643_pp0_iter6_reg;
wire   [0:0] and_ln102_1376_fu_754_p2;
reg   [0:0] and_ln102_1376_reg_1649;
wire   [0:0] or_ln117_993_fu_826_p2;
reg   [0:0] or_ln117_993_reg_1655;
wire   [3:0] select_ln117_1090_fu_839_p3;
reg   [3:0] select_ln117_1090_reg_1660;
wire   [0:0] or_ln117_995_fu_847_p2;
reg   [0:0] or_ln117_995_reg_1665;
wire   [0:0] or_ln117_999_fu_851_p2;
reg   [0:0] or_ln117_999_reg_1672;
reg   [0:0] or_ln117_999_reg_1672_pp0_iter3_reg;
reg   [0:0] or_ln117_999_reg_1672_pp0_iter4_reg;
reg   [0:0] or_ln117_999_reg_1672_pp0_iter5_reg;
reg   [0:0] or_ln117_999_reg_1672_pp0_iter6_reg;
reg   [0:0] or_ln117_999_reg_1672_pp0_iter7_reg;
wire   [0:0] and_ln102_1371_fu_855_p2;
reg   [0:0] and_ln102_1371_reg_1682;
wire   [0:0] and_ln104_206_fu_864_p2;
reg   [0:0] and_ln104_206_reg_1688;
reg   [0:0] and_ln104_206_reg_1688_pp0_iter4_reg;
wire   [0:0] and_ln102_1377_fu_879_p2;
reg   [0:0] and_ln102_1377_reg_1694;
wire   [4:0] select_ln117_1096_fu_970_p3;
reg   [4:0] select_ln117_1096_reg_1699;
wire   [0:0] or_ln117_1001_fu_977_p2;
reg   [0:0] or_ln117_1001_reg_1704;
wire   [0:0] and_ln102_1379_fu_991_p2;
reg   [0:0] and_ln102_1379_reg_1710;
wire   [0:0] or_ln117_1005_fu_1064_p2;
reg   [0:0] or_ln117_1005_reg_1716;
wire   [4:0] select_ln117_1102_fu_1078_p3;
reg   [4:0] select_ln117_1102_reg_1721;
wire   [0:0] or_ln117_1007_fu_1086_p2;
reg   [0:0] or_ln117_1007_reg_1726;
wire   [0:0] or_ln117_1011_fu_1174_p2;
reg   [0:0] or_ln117_1011_reg_1734;
wire   [4:0] select_ln117_1108_fu_1186_p3;
reg   [4:0] select_ln117_1108_reg_1740;
wire   [0:0] or_ln117_1013_fu_1208_p2;
reg   [0:0] or_ln117_1013_reg_1745;
wire   [4:0] select_ln117_1110_fu_1220_p3;
reg   [4:0] select_ln117_1110_reg_1750;
wire   [11:0] tmp_fu_1255_p67;
reg   [11:0] tmp_reg_1755;
wire    ap_block_pp0_stage0;
wire   [12:0] tmp_15_fu_508_p4;
wire   [0:0] xor_ln104_530_fu_596_p2;
wire   [0:0] xor_ln104_532_fu_606_p2;
wire   [0:0] and_ln102_1373_fu_621_p2;
wire   [0:0] xor_ln104_536_fu_625_p2;
wire   [0:0] and_ln102_1382_fu_640_p2;
wire   [0:0] and_ln102_1381_fu_635_p2;
wire   [0:0] xor_ln117_fu_650_p2;
wire   [0:0] and_ln102_1383_fu_645_p2;
wire   [1:0] zext_ln117_fu_656_p1;
wire   [0:0] or_ln117_fu_660_p2;
wire   [1:0] select_ln117_fu_666_p3;
wire   [1:0] select_ln117_1083_fu_674_p3;
wire   [2:0] zext_ln117_118_fu_682_p1;
wire   [0:0] xor_ln104_531_fu_708_p2;
wire   [0:0] xor_ln104_533_fu_719_p2;
wire   [0:0] and_ln104_203_fu_713_p2;
wire   [0:0] xor_ln104_535_fu_734_p2;
wire   [0:0] xor_ln104_537_fu_745_p2;
wire   [0:0] and_ln102_1385_fu_763_p2;
wire   [0:0] and_ln102_1375_fu_750_p2;
wire   [0:0] and_ln102_1384_fu_759_p2;
wire   [0:0] or_ln117_989_fu_778_p2;
wire   [0:0] and_ln102_1386_fu_768_p2;
wire   [2:0] select_ln117_1085_fu_783_p3;
wire   [0:0] or_ln117_991_fu_790_p2;
wire   [2:0] select_ln117_1086_fu_795_p3;
wire   [2:0] select_ln117_1087_fu_802_p3;
wire   [0:0] and_ln102_1387_fu_773_p2;
wire   [3:0] zext_ln117_119_fu_810_p1;
wire   [0:0] or_ln117_992_fu_814_p2;
wire   [3:0] select_ln117_1088_fu_819_p3;
wire   [3:0] select_ln117_1089_fu_831_p3;
wire   [0:0] xor_ln104_534_fu_859_p2;
wire   [0:0] xor_ln104_538_fu_869_p2;
wire   [0:0] and_ln102_1388_fu_884_p2;
wire   [0:0] xor_ln104_539_fu_874_p2;
wire   [0:0] and_ln102_1391_fu_898_p2;
wire   [0:0] and_ln102_1389_fu_889_p2;
wire   [0:0] or_ln117_994_fu_908_p2;
wire   [0:0] and_ln102_1390_fu_894_p2;
wire   [3:0] select_ln117_1091_fu_913_p3;
wire   [0:0] or_ln117_996_fu_920_p2;
wire   [3:0] select_ln117_1092_fu_925_p3;
wire   [0:0] or_ln117_997_fu_932_p2;
wire   [0:0] and_ln102_1392_fu_903_p2;
wire   [3:0] select_ln117_1093_fu_936_p3;
wire   [0:0] or_ln117_998_fu_944_p2;
wire   [3:0] select_ln117_1094_fu_950_p3;
wire   [3:0] select_ln117_1095_fu_958_p3;
wire   [4:0] zext_ln117_120_fu_966_p1;
wire   [0:0] xor_ln104_540_fu_982_p2;
wire   [0:0] and_ln102_1394_fu_999_p2;
wire   [0:0] and_ln102_1378_fu_987_p2;
wire   [0:0] and_ln102_1393_fu_995_p2;
wire   [0:0] or_ln117_1000_fu_1014_p2;
wire   [0:0] and_ln102_1395_fu_1004_p2;
wire   [4:0] select_ln117_1097_fu_1019_p3;
wire   [0:0] or_ln117_1002_fu_1026_p2;
wire   [4:0] select_ln117_1098_fu_1031_p3;
wire   [0:0] or_ln117_1003_fu_1038_p2;
wire   [0:0] and_ln102_1396_fu_1009_p2;
wire   [4:0] select_ln117_1099_fu_1042_p3;
wire   [0:0] or_ln117_1004_fu_1050_p2;
wire   [4:0] select_ln117_1100_fu_1056_p3;
wire   [4:0] select_ln117_1101_fu_1070_p3;
wire   [0:0] xor_ln104_541_fu_1090_p2;
wire   [0:0] and_ln102_1397_fu_1100_p2;
wire   [0:0] xor_ln104_542_fu_1095_p2;
wire   [0:0] and_ln102_1400_fu_1114_p2;
wire   [0:0] and_ln102_1398_fu_1105_p2;
wire   [0:0] or_ln117_1006_fu_1124_p2;
wire   [0:0] and_ln102_1399_fu_1110_p2;
wire   [4:0] select_ln117_1103_fu_1129_p3;
wire   [0:0] or_ln117_1008_fu_1136_p2;
wire   [4:0] select_ln117_1104_fu_1141_p3;
wire   [0:0] or_ln117_1009_fu_1148_p2;
wire   [0:0] and_ln102_1401_fu_1119_p2;
wire   [4:0] select_ln117_1105_fu_1152_p3;
wire   [0:0] or_ln117_1010_fu_1160_p2;
wire   [4:0] select_ln117_1106_fu_1166_p3;
wire   [4:0] select_ln117_1107_fu_1178_p3;
wire   [0:0] and_ln102_1380_fu_1194_p2;
wire   [0:0] and_ln102_1402_fu_1198_p2;
wire   [0:0] or_ln117_1012_fu_1203_p2;
wire   [4:0] select_ln117_1109_fu_1213_p3;
wire   [0:0] xor_ln104_543_fu_1228_p2;
wire   [0:0] and_ln102_1403_fu_1233_p2;
wire   [0:0] and_ln102_1404_fu_1238_p2;
wire   [0:0] or_ln117_1014_fu_1243_p2;
wire   [11:0] tmp_fu_1255_p65;
wire   [4:0] tmp_fu_1255_p66;
wire   [0:0] or_ln117_1015_fu_1391_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] tmp_fu_1255_p1;
wire   [4:0] tmp_fu_1255_p3;
wire   [4:0] tmp_fu_1255_p5;
wire   [4:0] tmp_fu_1255_p7;
wire   [4:0] tmp_fu_1255_p9;
wire   [4:0] tmp_fu_1255_p11;
wire   [4:0] tmp_fu_1255_p13;
wire   [4:0] tmp_fu_1255_p15;
wire   [4:0] tmp_fu_1255_p17;
wire   [4:0] tmp_fu_1255_p19;
wire   [4:0] tmp_fu_1255_p21;
wire   [4:0] tmp_fu_1255_p23;
wire   [4:0] tmp_fu_1255_p25;
wire   [4:0] tmp_fu_1255_p27;
wire   [4:0] tmp_fu_1255_p29;
wire   [4:0] tmp_fu_1255_p31;
wire  signed [4:0] tmp_fu_1255_p33;
wire  signed [4:0] tmp_fu_1255_p35;
wire  signed [4:0] tmp_fu_1255_p37;
wire  signed [4:0] tmp_fu_1255_p39;
wire  signed [4:0] tmp_fu_1255_p41;
wire  signed [4:0] tmp_fu_1255_p43;
wire  signed [4:0] tmp_fu_1255_p45;
wire  signed [4:0] tmp_fu_1255_p47;
wire  signed [4:0] tmp_fu_1255_p49;
wire  signed [4:0] tmp_fu_1255_p51;
wire  signed [4:0] tmp_fu_1255_p53;
wire  signed [4:0] tmp_fu_1255_p55;
wire  signed [4:0] tmp_fu_1255_p57;
wire  signed [4:0] tmp_fu_1255_p59;
wire  signed [4:0] tmp_fu_1255_p61;
wire  signed [4:0] tmp_fu_1255_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x18 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x18_U1064(
    .din0(12'd4085),
    .din1(12'd3639),
    .din2(12'd4045),
    .din3(12'd119),
    .din4(12'd4000),
    .din5(12'd3611),
    .din6(12'd201),
    .din7(12'd3997),
    .din8(12'd414),
    .din9(12'd4023),
    .din10(12'd3817),
    .din11(12'd4024),
    .din12(12'd46),
    .din13(12'd237),
    .din14(12'd4051),
    .din15(12'd52),
    .din16(12'd3948),
    .din17(12'd238),
    .din18(12'd3842),
    .din19(12'd267),
    .din20(12'd4095),
    .din21(12'd245),
    .din22(12'd2892),
    .din23(12'd3839),
    .din24(12'd4063),
    .din25(12'd3921),
    .din26(12'd187),
    .din27(12'd3762),
    .din28(12'd329),
    .din29(12'd3770),
    .din30(12'd3651),
    .din31(12'd3137),
    .def(tmp_fu_1255_p65),
    .sel(tmp_fu_1255_p66),
    .dout(tmp_fu_1255_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1369_reg_1576 <= and_ln102_1369_fu_590_p2;
        and_ln102_1369_reg_1576_pp0_iter1_reg <= and_ln102_1369_reg_1576;
        and_ln102_1370_reg_1596 <= and_ln102_1370_fu_616_p2;
        and_ln102_1370_reg_1596_pp0_iter2_reg <= and_ln102_1370_reg_1596;
        and_ln102_1371_reg_1682 <= and_ln102_1371_fu_855_p2;
        and_ln102_1372_reg_1636 <= and_ln102_1372_fu_729_p2;
        and_ln102_1372_reg_1636_pp0_iter3_reg <= and_ln102_1372_reg_1636;
        and_ln102_1372_reg_1636_pp0_iter4_reg <= and_ln102_1372_reg_1636_pp0_iter3_reg;
        and_ln102_1374_reg_1603 <= and_ln102_1374_fu_630_p2;
        and_ln102_1376_reg_1649 <= and_ln102_1376_fu_754_p2;
        and_ln102_1377_reg_1694 <= and_ln102_1377_fu_879_p2;
        and_ln102_1379_reg_1710 <= and_ln102_1379_fu_991_p2;
        and_ln102_reg_1624 <= and_ln102_fu_703_p2;
        and_ln102_reg_1624_pp0_iter3_reg <= and_ln102_reg_1624;
        and_ln104_204_reg_1591 <= and_ln104_204_fu_611_p2;
        and_ln104_205_reg_1631 <= and_ln104_205_fu_724_p2;
        and_ln104_206_reg_1688 <= and_ln104_206_fu_864_p2;
        and_ln104_206_reg_1688_pp0_iter4_reg <= and_ln104_206_reg_1688;
        and_ln104_207_reg_1643 <= and_ln104_207_fu_739_p2;
        and_ln104_207_reg_1643_pp0_iter3_reg <= and_ln104_207_reg_1643;
        and_ln104_207_reg_1643_pp0_iter4_reg <= and_ln104_207_reg_1643_pp0_iter3_reg;
        and_ln104_207_reg_1643_pp0_iter5_reg <= and_ln104_207_reg_1643_pp0_iter4_reg;
        and_ln104_207_reg_1643_pp0_iter6_reg <= and_ln104_207_reg_1643_pp0_iter5_reg;
        and_ln104_reg_1585 <= and_ln104_fu_601_p2;
        icmp_ln86_1118_reg_1408 <= icmp_ln86_1118_fu_400_p2;
        icmp_ln86_1118_reg_1408_pp0_iter1_reg <= icmp_ln86_1118_reg_1408;
        icmp_ln86_1119_reg_1419 <= icmp_ln86_1119_fu_406_p2;
        icmp_ln86_1119_reg_1419_pp0_iter1_reg <= icmp_ln86_1119_reg_1419;
        icmp_ln86_1120_reg_1425 <= icmp_ln86_1120_fu_412_p2;
        icmp_ln86_1121_reg_1430 <= icmp_ln86_1121_fu_418_p2;
        icmp_ln86_1121_reg_1430_pp0_iter1_reg <= icmp_ln86_1121_reg_1430;
        icmp_ln86_1122_reg_1436 <= icmp_ln86_1122_fu_424_p2;
        icmp_ln86_1122_reg_1436_pp0_iter1_reg <= icmp_ln86_1122_reg_1436;
        icmp_ln86_1122_reg_1436_pp0_iter2_reg <= icmp_ln86_1122_reg_1436_pp0_iter1_reg;
        icmp_ln86_1123_reg_1442 <= icmp_ln86_1123_fu_430_p2;
        icmp_ln86_1123_reg_1442_pp0_iter1_reg <= icmp_ln86_1123_reg_1442;
        icmp_ln86_1124_reg_1448 <= icmp_ln86_1124_fu_436_p2;
        icmp_ln86_1125_reg_1454 <= icmp_ln86_1125_fu_442_p2;
        icmp_ln86_1125_reg_1454_pp0_iter1_reg <= icmp_ln86_1125_reg_1454;
        icmp_ln86_1126_reg_1460 <= icmp_ln86_1126_fu_448_p2;
        icmp_ln86_1126_reg_1460_pp0_iter1_reg <= icmp_ln86_1126_reg_1460;
        icmp_ln86_1126_reg_1460_pp0_iter2_reg <= icmp_ln86_1126_reg_1460_pp0_iter1_reg;
        icmp_ln86_1127_reg_1466 <= icmp_ln86_1127_fu_454_p2;
        icmp_ln86_1127_reg_1466_pp0_iter1_reg <= icmp_ln86_1127_reg_1466;
        icmp_ln86_1127_reg_1466_pp0_iter2_reg <= icmp_ln86_1127_reg_1466_pp0_iter1_reg;
        icmp_ln86_1128_reg_1472 <= icmp_ln86_1128_fu_460_p2;
        icmp_ln86_1128_reg_1472_pp0_iter1_reg <= icmp_ln86_1128_reg_1472;
        icmp_ln86_1128_reg_1472_pp0_iter2_reg <= icmp_ln86_1128_reg_1472_pp0_iter1_reg;
        icmp_ln86_1128_reg_1472_pp0_iter3_reg <= icmp_ln86_1128_reg_1472_pp0_iter2_reg;
        icmp_ln86_1129_reg_1478 <= icmp_ln86_1129_fu_466_p2;
        icmp_ln86_1129_reg_1478_pp0_iter1_reg <= icmp_ln86_1129_reg_1478;
        icmp_ln86_1129_reg_1478_pp0_iter2_reg <= icmp_ln86_1129_reg_1478_pp0_iter1_reg;
        icmp_ln86_1129_reg_1478_pp0_iter3_reg <= icmp_ln86_1129_reg_1478_pp0_iter2_reg;
        icmp_ln86_1129_reg_1478_pp0_iter4_reg <= icmp_ln86_1129_reg_1478_pp0_iter3_reg;
        icmp_ln86_1130_reg_1484 <= icmp_ln86_1130_fu_472_p2;
        icmp_ln86_1130_reg_1484_pp0_iter1_reg <= icmp_ln86_1130_reg_1484;
        icmp_ln86_1130_reg_1484_pp0_iter2_reg <= icmp_ln86_1130_reg_1484_pp0_iter1_reg;
        icmp_ln86_1130_reg_1484_pp0_iter3_reg <= icmp_ln86_1130_reg_1484_pp0_iter2_reg;
        icmp_ln86_1130_reg_1484_pp0_iter4_reg <= icmp_ln86_1130_reg_1484_pp0_iter3_reg;
        icmp_ln86_1131_reg_1490 <= icmp_ln86_1131_fu_478_p2;
        icmp_ln86_1131_reg_1490_pp0_iter1_reg <= icmp_ln86_1131_reg_1490;
        icmp_ln86_1131_reg_1490_pp0_iter2_reg <= icmp_ln86_1131_reg_1490_pp0_iter1_reg;
        icmp_ln86_1131_reg_1490_pp0_iter3_reg <= icmp_ln86_1131_reg_1490_pp0_iter2_reg;
        icmp_ln86_1131_reg_1490_pp0_iter4_reg <= icmp_ln86_1131_reg_1490_pp0_iter3_reg;
        icmp_ln86_1131_reg_1490_pp0_iter5_reg <= icmp_ln86_1131_reg_1490_pp0_iter4_reg;
        icmp_ln86_1131_reg_1490_pp0_iter6_reg <= icmp_ln86_1131_reg_1490_pp0_iter5_reg;
        icmp_ln86_1132_reg_1496 <= icmp_ln86_1132_fu_484_p2;
        icmp_ln86_1133_reg_1501 <= icmp_ln86_1133_fu_490_p2;
        icmp_ln86_1134_reg_1506 <= icmp_ln86_1134_fu_496_p2;
        icmp_ln86_1134_reg_1506_pp0_iter1_reg <= icmp_ln86_1134_reg_1506;
        icmp_ln86_1135_reg_1511 <= icmp_ln86_1135_fu_502_p2;
        icmp_ln86_1135_reg_1511_pp0_iter1_reg <= icmp_ln86_1135_reg_1511;
        icmp_ln86_1136_reg_1516 <= icmp_ln86_1136_fu_518_p2;
        icmp_ln86_1136_reg_1516_pp0_iter1_reg <= icmp_ln86_1136_reg_1516;
        icmp_ln86_1137_reg_1521 <= icmp_ln86_1137_fu_524_p2;
        icmp_ln86_1137_reg_1521_pp0_iter1_reg <= icmp_ln86_1137_reg_1521;
        icmp_ln86_1137_reg_1521_pp0_iter2_reg <= icmp_ln86_1137_reg_1521_pp0_iter1_reg;
        icmp_ln86_1138_reg_1526 <= icmp_ln86_1138_fu_530_p2;
        icmp_ln86_1138_reg_1526_pp0_iter1_reg <= icmp_ln86_1138_reg_1526;
        icmp_ln86_1138_reg_1526_pp0_iter2_reg <= icmp_ln86_1138_reg_1526_pp0_iter1_reg;
        icmp_ln86_1139_reg_1531 <= icmp_ln86_1139_fu_536_p2;
        icmp_ln86_1139_reg_1531_pp0_iter1_reg <= icmp_ln86_1139_reg_1531;
        icmp_ln86_1139_reg_1531_pp0_iter2_reg <= icmp_ln86_1139_reg_1531_pp0_iter1_reg;
        icmp_ln86_1140_reg_1536 <= icmp_ln86_1140_fu_542_p2;
        icmp_ln86_1140_reg_1536_pp0_iter1_reg <= icmp_ln86_1140_reg_1536;
        icmp_ln86_1140_reg_1536_pp0_iter2_reg <= icmp_ln86_1140_reg_1536_pp0_iter1_reg;
        icmp_ln86_1140_reg_1536_pp0_iter3_reg <= icmp_ln86_1140_reg_1536_pp0_iter2_reg;
        icmp_ln86_1141_reg_1541 <= icmp_ln86_1141_fu_548_p2;
        icmp_ln86_1141_reg_1541_pp0_iter1_reg <= icmp_ln86_1141_reg_1541;
        icmp_ln86_1141_reg_1541_pp0_iter2_reg <= icmp_ln86_1141_reg_1541_pp0_iter1_reg;
        icmp_ln86_1141_reg_1541_pp0_iter3_reg <= icmp_ln86_1141_reg_1541_pp0_iter2_reg;
        icmp_ln86_1142_reg_1546 <= icmp_ln86_1142_fu_554_p2;
        icmp_ln86_1142_reg_1546_pp0_iter1_reg <= icmp_ln86_1142_reg_1546;
        icmp_ln86_1142_reg_1546_pp0_iter2_reg <= icmp_ln86_1142_reg_1546_pp0_iter1_reg;
        icmp_ln86_1142_reg_1546_pp0_iter3_reg <= icmp_ln86_1142_reg_1546_pp0_iter2_reg;
        icmp_ln86_1143_reg_1551 <= icmp_ln86_1143_fu_560_p2;
        icmp_ln86_1143_reg_1551_pp0_iter1_reg <= icmp_ln86_1143_reg_1551;
        icmp_ln86_1143_reg_1551_pp0_iter2_reg <= icmp_ln86_1143_reg_1551_pp0_iter1_reg;
        icmp_ln86_1143_reg_1551_pp0_iter3_reg <= icmp_ln86_1143_reg_1551_pp0_iter2_reg;
        icmp_ln86_1143_reg_1551_pp0_iter4_reg <= icmp_ln86_1143_reg_1551_pp0_iter3_reg;
        icmp_ln86_1144_reg_1556 <= icmp_ln86_1144_fu_566_p2;
        icmp_ln86_1144_reg_1556_pp0_iter1_reg <= icmp_ln86_1144_reg_1556;
        icmp_ln86_1144_reg_1556_pp0_iter2_reg <= icmp_ln86_1144_reg_1556_pp0_iter1_reg;
        icmp_ln86_1144_reg_1556_pp0_iter3_reg <= icmp_ln86_1144_reg_1556_pp0_iter2_reg;
        icmp_ln86_1144_reg_1556_pp0_iter4_reg <= icmp_ln86_1144_reg_1556_pp0_iter3_reg;
        icmp_ln86_1145_reg_1561 <= icmp_ln86_1145_fu_572_p2;
        icmp_ln86_1145_reg_1561_pp0_iter1_reg <= icmp_ln86_1145_reg_1561;
        icmp_ln86_1145_reg_1561_pp0_iter2_reg <= icmp_ln86_1145_reg_1561_pp0_iter1_reg;
        icmp_ln86_1145_reg_1561_pp0_iter3_reg <= icmp_ln86_1145_reg_1561_pp0_iter2_reg;
        icmp_ln86_1145_reg_1561_pp0_iter4_reg <= icmp_ln86_1145_reg_1561_pp0_iter3_reg;
        icmp_ln86_1146_reg_1566 <= icmp_ln86_1146_fu_578_p2;
        icmp_ln86_1146_reg_1566_pp0_iter1_reg <= icmp_ln86_1146_reg_1566;
        icmp_ln86_1146_reg_1566_pp0_iter2_reg <= icmp_ln86_1146_reg_1566_pp0_iter1_reg;
        icmp_ln86_1146_reg_1566_pp0_iter3_reg <= icmp_ln86_1146_reg_1566_pp0_iter2_reg;
        icmp_ln86_1146_reg_1566_pp0_iter4_reg <= icmp_ln86_1146_reg_1566_pp0_iter3_reg;
        icmp_ln86_1146_reg_1566_pp0_iter5_reg <= icmp_ln86_1146_reg_1566_pp0_iter4_reg;
        icmp_ln86_1147_reg_1571 <= icmp_ln86_1147_fu_584_p2;
        icmp_ln86_1147_reg_1571_pp0_iter1_reg <= icmp_ln86_1147_reg_1571;
        icmp_ln86_1147_reg_1571_pp0_iter2_reg <= icmp_ln86_1147_reg_1571_pp0_iter1_reg;
        icmp_ln86_1147_reg_1571_pp0_iter3_reg <= icmp_ln86_1147_reg_1571_pp0_iter2_reg;
        icmp_ln86_1147_reg_1571_pp0_iter4_reg <= icmp_ln86_1147_reg_1571_pp0_iter3_reg;
        icmp_ln86_1147_reg_1571_pp0_iter5_reg <= icmp_ln86_1147_reg_1571_pp0_iter4_reg;
        icmp_ln86_1147_reg_1571_pp0_iter6_reg <= icmp_ln86_1147_reg_1571_pp0_iter5_reg;
        icmp_ln86_reg_1402 <= icmp_ln86_fu_394_p2;
        icmp_ln86_reg_1402_pp0_iter1_reg <= icmp_ln86_reg_1402;
        or_ln117_1001_reg_1704 <= or_ln117_1001_fu_977_p2;
        or_ln117_1005_reg_1716 <= or_ln117_1005_fu_1064_p2;
        or_ln117_1007_reg_1726 <= or_ln117_1007_fu_1086_p2;
        or_ln117_1011_reg_1734 <= or_ln117_1011_fu_1174_p2;
        or_ln117_1013_reg_1745 <= or_ln117_1013_fu_1208_p2;
        or_ln117_990_reg_1613 <= or_ln117_990_fu_693_p2;
        or_ln117_993_reg_1655 <= or_ln117_993_fu_826_p2;
        or_ln117_995_reg_1665 <= or_ln117_995_fu_847_p2;
        or_ln117_999_reg_1672 <= or_ln117_999_fu_851_p2;
        or_ln117_999_reg_1672_pp0_iter3_reg <= or_ln117_999_reg_1672;
        or_ln117_999_reg_1672_pp0_iter4_reg <= or_ln117_999_reg_1672_pp0_iter3_reg;
        or_ln117_999_reg_1672_pp0_iter5_reg <= or_ln117_999_reg_1672_pp0_iter4_reg;
        or_ln117_999_reg_1672_pp0_iter6_reg <= or_ln117_999_reg_1672_pp0_iter5_reg;
        or_ln117_999_reg_1672_pp0_iter7_reg <= or_ln117_999_reg_1672_pp0_iter6_reg;
        select_ln117_1084_reg_1608 <= select_ln117_1084_fu_686_p3;
        select_ln117_1090_reg_1660 <= select_ln117_1090_fu_839_p3;
        select_ln117_1096_reg_1699 <= select_ln117_1096_fu_970_p3;
        select_ln117_1102_reg_1721 <= select_ln117_1102_fu_1078_p3;
        select_ln117_1108_reg_1740 <= select_ln117_1108_fu_1186_p3;
        select_ln117_1110_reg_1750 <= select_ln117_1110_fu_1220_p3;
        tmp_reg_1755 <= tmp_fu_1255_p67;
        xor_ln104_reg_1619 <= xor_ln104_fu_698_p2;
        xor_ln104_reg_1619_pp0_iter3_reg <= xor_ln104_reg_1619;
        xor_ln104_reg_1619_pp0_iter4_reg <= xor_ln104_reg_1619_pp0_iter3_reg;
        xor_ln104_reg_1619_pp0_iter5_reg <= xor_ln104_reg_1619_pp0_iter4_reg;
        xor_ln104_reg_1619_pp0_iter6_reg <= xor_ln104_reg_1619_pp0_iter5_reg;
        xor_ln104_reg_1619_pp0_iter7_reg <= xor_ln104_reg_1619_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1369_fu_590_p2 = (icmp_ln86_1120_fu_412_p2 & icmp_ln86_1118_fu_400_p2);

assign and_ln102_1370_fu_616_p2 = (icmp_ln86_1121_reg_1430 & and_ln104_fu_601_p2);

assign and_ln102_1371_fu_855_p2 = (icmp_ln86_1122_reg_1436_pp0_iter2_reg & and_ln102_reg_1624);

assign and_ln102_1372_fu_729_p2 = (icmp_ln86_1123_reg_1442_pp0_iter1_reg & and_ln104_203_fu_713_p2);

assign and_ln102_1373_fu_621_p2 = (icmp_ln86_1124_reg_1448 & and_ln102_1369_reg_1576);

assign and_ln102_1374_fu_630_p2 = (icmp_ln86_1125_reg_1454 & and_ln104_204_fu_611_p2);

assign and_ln102_1375_fu_750_p2 = (icmp_ln86_1126_reg_1460_pp0_iter1_reg & and_ln102_1370_reg_1596);

assign and_ln102_1376_fu_754_p2 = (icmp_ln86_1127_reg_1466_pp0_iter1_reg & and_ln104_205_fu_724_p2);

assign and_ln102_1377_fu_879_p2 = (icmp_ln86_1128_reg_1472_pp0_iter2_reg & and_ln102_1371_fu_855_p2);

assign and_ln102_1378_fu_987_p2 = (icmp_ln86_1129_reg_1478_pp0_iter3_reg & and_ln104_206_reg_1688);

assign and_ln102_1379_fu_991_p2 = (icmp_ln86_1130_reg_1484_pp0_iter3_reg & and_ln102_1372_reg_1636_pp0_iter3_reg);

assign and_ln102_1380_fu_1194_p2 = (icmp_ln86_1131_reg_1490_pp0_iter5_reg & and_ln104_207_reg_1643_pp0_iter5_reg);

assign and_ln102_1381_fu_635_p2 = (icmp_ln86_1132_reg_1496 & and_ln102_1373_fu_621_p2);

assign and_ln102_1382_fu_640_p2 = (xor_ln104_536_fu_625_p2 & icmp_ln86_1133_reg_1501);

assign and_ln102_1383_fu_645_p2 = (and_ln102_1382_fu_640_p2 & and_ln102_1369_reg_1576);

assign and_ln102_1384_fu_759_p2 = (icmp_ln86_1134_reg_1506_pp0_iter1_reg & and_ln102_1374_reg_1603);

assign and_ln102_1385_fu_763_p2 = (xor_ln104_537_fu_745_p2 & icmp_ln86_1135_reg_1511_pp0_iter1_reg);

assign and_ln102_1386_fu_768_p2 = (and_ln104_204_reg_1591 & and_ln102_1385_fu_763_p2);

assign and_ln102_1387_fu_773_p2 = (icmp_ln86_1136_reg_1516_pp0_iter1_reg & and_ln102_1375_fu_750_p2);

assign and_ln102_1388_fu_884_p2 = (xor_ln104_538_fu_869_p2 & icmp_ln86_1137_reg_1521_pp0_iter2_reg);

assign and_ln102_1389_fu_889_p2 = (and_ln102_1388_fu_884_p2 & and_ln102_1370_reg_1596_pp0_iter2_reg);

assign and_ln102_1390_fu_894_p2 = (icmp_ln86_1138_reg_1526_pp0_iter2_reg & and_ln102_1376_reg_1649);

assign and_ln102_1391_fu_898_p2 = (xor_ln104_539_fu_874_p2 & icmp_ln86_1139_reg_1531_pp0_iter2_reg);

assign and_ln102_1392_fu_903_p2 = (and_ln104_205_reg_1631 & and_ln102_1391_fu_898_p2);

assign and_ln102_1393_fu_995_p2 = (icmp_ln86_1140_reg_1536_pp0_iter3_reg & and_ln102_1377_reg_1694);

assign and_ln102_1394_fu_999_p2 = (xor_ln104_540_fu_982_p2 & icmp_ln86_1141_reg_1541_pp0_iter3_reg);

assign and_ln102_1395_fu_1004_p2 = (and_ln102_1394_fu_999_p2 & and_ln102_1371_reg_1682);

assign and_ln102_1396_fu_1009_p2 = (icmp_ln86_1142_reg_1546_pp0_iter3_reg & and_ln102_1378_fu_987_p2);

assign and_ln102_1397_fu_1100_p2 = (xor_ln104_541_fu_1090_p2 & icmp_ln86_1143_reg_1551_pp0_iter4_reg);

assign and_ln102_1398_fu_1105_p2 = (and_ln104_206_reg_1688_pp0_iter4_reg & and_ln102_1397_fu_1100_p2);

assign and_ln102_1399_fu_1110_p2 = (icmp_ln86_1144_reg_1556_pp0_iter4_reg & and_ln102_1379_reg_1710);

assign and_ln102_1400_fu_1114_p2 = (xor_ln104_542_fu_1095_p2 & icmp_ln86_1145_reg_1561_pp0_iter4_reg);

assign and_ln102_1401_fu_1119_p2 = (and_ln102_1400_fu_1114_p2 & and_ln102_1372_reg_1636_pp0_iter4_reg);

assign and_ln102_1402_fu_1198_p2 = (icmp_ln86_1146_reg_1566_pp0_iter5_reg & and_ln102_1380_fu_1194_p2);

assign and_ln102_1403_fu_1233_p2 = (xor_ln104_543_fu_1228_p2 & icmp_ln86_1147_reg_1571_pp0_iter6_reg);

assign and_ln102_1404_fu_1238_p2 = (and_ln104_207_reg_1643_pp0_iter6_reg & and_ln102_1403_fu_1233_p2);

assign and_ln102_fu_703_p2 = (xor_ln104_fu_698_p2 & icmp_ln86_1119_reg_1419_pp0_iter1_reg);

assign and_ln104_203_fu_713_p2 = (xor_ln104_fu_698_p2 & xor_ln104_531_fu_708_p2);

assign and_ln104_204_fu_611_p2 = (xor_ln104_532_fu_606_p2 & icmp_ln86_1118_reg_1408);

assign and_ln104_205_fu_724_p2 = (xor_ln104_533_fu_719_p2 & and_ln104_reg_1585);

assign and_ln104_206_fu_864_p2 = (xor_ln104_534_fu_859_p2 & and_ln102_reg_1624);

assign and_ln104_207_fu_739_p2 = (xor_ln104_535_fu_734_p2 & and_ln104_203_fu_713_p2);

assign and_ln104_fu_601_p2 = (xor_ln104_530_fu_596_p2 & icmp_ln86_reg_1402);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1015_fu_1391_p2[0:0] == 1'b1) ? tmp_reg_1755 : 12'd0);

assign icmp_ln86_1118_fu_400_p2 = (($signed(p_read2_int_reg) < $signed(18'd261445)) ? 1'b1 : 1'b0);

assign icmp_ln86_1119_fu_406_p2 = (($signed(p_read1_int_reg) < $signed(18'd248934)) ? 1'b1 : 1'b0);

assign icmp_ln86_1120_fu_412_p2 = (($signed(p_read1_int_reg) < $signed(18'd205657)) ? 1'b1 : 1'b0);

assign icmp_ln86_1121_fu_418_p2 = (($signed(p_read7_int_reg) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign icmp_ln86_1122_fu_424_p2 = (($signed(p_read18_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1123_fu_430_p2 = (($signed(p_read2_int_reg) < $signed(18'd1577)) ? 1'b1 : 1'b0);

assign icmp_ln86_1124_fu_436_p2 = (($signed(p_read1_int_reg) < $signed(18'd239192)) ? 1'b1 : 1'b0);

assign icmp_ln86_1125_fu_442_p2 = (($signed(p_read17_int_reg) < $signed(18'd168189)) ? 1'b1 : 1'b0);

assign icmp_ln86_1126_fu_448_p2 = (($signed(p_read1_int_reg) < $signed(18'd213383)) ? 1'b1 : 1'b0);

assign icmp_ln86_1127_fu_454_p2 = (($signed(p_read15_int_reg) < $signed(18'd89413)) ? 1'b1 : 1'b0);

assign icmp_ln86_1128_fu_460_p2 = (($signed(p_read1_int_reg) < $signed(18'd179557)) ? 1'b1 : 1'b0);

assign icmp_ln86_1129_fu_466_p2 = (($signed(p_read11_int_reg) < $signed(18'd34)) ? 1'b1 : 1'b0);

assign icmp_ln86_1130_fu_472_p2 = (($signed(p_read12_int_reg) < $signed(18'd1725)) ? 1'b1 : 1'b0);

assign icmp_ln86_1131_fu_478_p2 = (($signed(p_read4_int_reg) < $signed(18'd701)) ? 1'b1 : 1'b0);

assign icmp_ln86_1132_fu_484_p2 = (($signed(p_read19_int_reg) < $signed(18'd52737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1133_fu_490_p2 = (($signed(p_read9_int_reg) < $signed(18'd468)) ? 1'b1 : 1'b0);

assign icmp_ln86_1134_fu_496_p2 = (($signed(p_read16_int_reg) < $signed(18'd154424)) ? 1'b1 : 1'b0);

assign icmp_ln86_1135_fu_502_p2 = (($signed(p_read3_int_reg) < $signed(18'd182400)) ? 1'b1 : 1'b0);

assign icmp_ln86_1136_fu_518_p2 = (($signed(tmp_15_fu_508_p4) < $signed(13'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1137_fu_524_p2 = (($signed(p_read19_int_reg) < $signed(18'd46593)) ? 1'b1 : 1'b0);

assign icmp_ln86_1138_fu_530_p2 = (($signed(p_read3_int_reg) < $signed(18'd89347)) ? 1'b1 : 1'b0);

assign icmp_ln86_1139_fu_536_p2 = (($signed(p_read6_int_reg) < $signed(18'd63)) ? 1'b1 : 1'b0);

assign icmp_ln86_1140_fu_542_p2 = (($signed(p_read17_int_reg) < $signed(18'd95803)) ? 1'b1 : 1'b0);

assign icmp_ln86_1141_fu_548_p2 = (($signed(p_read8_int_reg) < $signed(18'd52)) ? 1'b1 : 1'b0);

assign icmp_ln86_1142_fu_554_p2 = (($signed(p_read10_int_reg) < $signed(18'd93)) ? 1'b1 : 1'b0);

assign icmp_ln86_1143_fu_560_p2 = (($signed(p_read11_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_1144_fu_566_p2 = (($signed(p_read5_int_reg) < $signed(18'd259093)) ? 1'b1 : 1'b0);

assign icmp_ln86_1145_fu_572_p2 = (($signed(p_read14_int_reg) < $signed(18'd19)) ? 1'b1 : 1'b0);

assign icmp_ln86_1146_fu_578_p2 = (($signed(p_read13_int_reg) < $signed(18'd620)) ? 1'b1 : 1'b0);

assign icmp_ln86_1147_fu_584_p2 = (($signed(p_read19_int_reg) < $signed(18'd88577)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_394_p2 = (($signed(p_read2_int_reg) < $signed(18'd793)) ? 1'b1 : 1'b0);

assign or_ln117_1000_fu_1014_p2 = (or_ln117_999_reg_1672_pp0_iter3_reg | and_ln102_1393_fu_995_p2);

assign or_ln117_1001_fu_977_p2 = (or_ln117_999_reg_1672 | and_ln102_1377_fu_879_p2);

assign or_ln117_1002_fu_1026_p2 = (or_ln117_1001_reg_1704 | and_ln102_1395_fu_1004_p2);

assign or_ln117_1003_fu_1038_p2 = (or_ln117_999_reg_1672_pp0_iter3_reg | and_ln102_1371_reg_1682);

assign or_ln117_1004_fu_1050_p2 = (or_ln117_1003_fu_1038_p2 | and_ln102_1396_fu_1009_p2);

assign or_ln117_1005_fu_1064_p2 = (or_ln117_1003_fu_1038_p2 | and_ln102_1378_fu_987_p2);

assign or_ln117_1006_fu_1124_p2 = (or_ln117_1005_reg_1716 | and_ln102_1398_fu_1105_p2);

assign or_ln117_1007_fu_1086_p2 = (or_ln117_999_reg_1672_pp0_iter3_reg | and_ln102_reg_1624_pp0_iter3_reg);

assign or_ln117_1008_fu_1136_p2 = (or_ln117_1007_reg_1726 | and_ln102_1399_fu_1110_p2);

assign or_ln117_1009_fu_1148_p2 = (or_ln117_1007_reg_1726 | and_ln102_1379_reg_1710);

assign or_ln117_1010_fu_1160_p2 = (or_ln117_1009_fu_1148_p2 | and_ln102_1401_fu_1119_p2);

assign or_ln117_1011_fu_1174_p2 = (or_ln117_1007_reg_1726 | and_ln102_1372_reg_1636_pp0_iter4_reg);

assign or_ln117_1012_fu_1203_p2 = (or_ln117_1011_reg_1734 | and_ln102_1402_fu_1198_p2);

assign or_ln117_1013_fu_1208_p2 = (or_ln117_1011_reg_1734 | and_ln102_1380_fu_1194_p2);

assign or_ln117_1014_fu_1243_p2 = (or_ln117_1013_reg_1745 | and_ln102_1404_fu_1238_p2);

assign or_ln117_1015_fu_1391_p2 = (xor_ln104_reg_1619_pp0_iter7_reg | or_ln117_999_reg_1672_pp0_iter7_reg);

assign or_ln117_989_fu_778_p2 = (and_ln102_1384_fu_759_p2 | and_ln102_1369_reg_1576_pp0_iter1_reg);

assign or_ln117_990_fu_693_p2 = (and_ln102_1374_fu_630_p2 | and_ln102_1369_reg_1576);

assign or_ln117_991_fu_790_p2 = (or_ln117_990_reg_1613 | and_ln102_1386_fu_768_p2);

assign or_ln117_992_fu_814_p2 = (icmp_ln86_1118_reg_1408_pp0_iter1_reg | and_ln102_1387_fu_773_p2);

assign or_ln117_993_fu_826_p2 = (icmp_ln86_1118_reg_1408_pp0_iter1_reg | and_ln102_1375_fu_750_p2);

assign or_ln117_994_fu_908_p2 = (or_ln117_993_reg_1655 | and_ln102_1389_fu_889_p2);

assign or_ln117_995_fu_847_p2 = (icmp_ln86_1118_reg_1408_pp0_iter1_reg | and_ln102_1370_reg_1596);

assign or_ln117_996_fu_920_p2 = (or_ln117_995_reg_1665 | and_ln102_1390_fu_894_p2);

assign or_ln117_997_fu_932_p2 = (or_ln117_995_reg_1665 | and_ln102_1376_reg_1649);

assign or_ln117_998_fu_944_p2 = (or_ln117_997_fu_932_p2 | and_ln102_1392_fu_903_p2);

assign or_ln117_999_fu_851_p2 = (icmp_ln86_1118_reg_1408_pp0_iter1_reg | and_ln104_reg_1585);

assign or_ln117_fu_660_p2 = (and_ln102_1383_fu_645_p2 | and_ln102_1373_fu_621_p2);

assign select_ln117_1083_fu_674_p3 = ((or_ln117_fu_660_p2[0:0] == 1'b1) ? select_ln117_fu_666_p3 : 2'd3);

assign select_ln117_1084_fu_686_p3 = ((and_ln102_1369_reg_1576[0:0] == 1'b1) ? zext_ln117_118_fu_682_p1 : 3'd4);

assign select_ln117_1085_fu_783_p3 = ((or_ln117_989_fu_778_p2[0:0] == 1'b1) ? select_ln117_1084_reg_1608 : 3'd5);

assign select_ln117_1086_fu_795_p3 = ((or_ln117_990_reg_1613[0:0] == 1'b1) ? select_ln117_1085_fu_783_p3 : 3'd6);

assign select_ln117_1087_fu_802_p3 = ((or_ln117_991_fu_790_p2[0:0] == 1'b1) ? select_ln117_1086_fu_795_p3 : 3'd7);

assign select_ln117_1088_fu_819_p3 = ((icmp_ln86_1118_reg_1408_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_119_fu_810_p1 : 4'd8);

assign select_ln117_1089_fu_831_p3 = ((or_ln117_992_fu_814_p2[0:0] == 1'b1) ? select_ln117_1088_fu_819_p3 : 4'd9);

assign select_ln117_1090_fu_839_p3 = ((or_ln117_993_fu_826_p2[0:0] == 1'b1) ? select_ln117_1089_fu_831_p3 : 4'd10);

assign select_ln117_1091_fu_913_p3 = ((or_ln117_994_fu_908_p2[0:0] == 1'b1) ? select_ln117_1090_reg_1660 : 4'd11);

assign select_ln117_1092_fu_925_p3 = ((or_ln117_995_reg_1665[0:0] == 1'b1) ? select_ln117_1091_fu_913_p3 : 4'd12);

assign select_ln117_1093_fu_936_p3 = ((or_ln117_996_fu_920_p2[0:0] == 1'b1) ? select_ln117_1092_fu_925_p3 : 4'd13);

assign select_ln117_1094_fu_950_p3 = ((or_ln117_997_fu_932_p2[0:0] == 1'b1) ? select_ln117_1093_fu_936_p3 : 4'd14);

assign select_ln117_1095_fu_958_p3 = ((or_ln117_998_fu_944_p2[0:0] == 1'b1) ? select_ln117_1094_fu_950_p3 : 4'd15);

assign select_ln117_1096_fu_970_p3 = ((or_ln117_999_reg_1672[0:0] == 1'b1) ? zext_ln117_120_fu_966_p1 : 5'd16);

assign select_ln117_1097_fu_1019_p3 = ((or_ln117_1000_fu_1014_p2[0:0] == 1'b1) ? select_ln117_1096_reg_1699 : 5'd17);

assign select_ln117_1098_fu_1031_p3 = ((or_ln117_1001_reg_1704[0:0] == 1'b1) ? select_ln117_1097_fu_1019_p3 : 5'd18);

assign select_ln117_1099_fu_1042_p3 = ((or_ln117_1002_fu_1026_p2[0:0] == 1'b1) ? select_ln117_1098_fu_1031_p3 : 5'd19);

assign select_ln117_1100_fu_1056_p3 = ((or_ln117_1003_fu_1038_p2[0:0] == 1'b1) ? select_ln117_1099_fu_1042_p3 : 5'd20);

assign select_ln117_1101_fu_1070_p3 = ((or_ln117_1004_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1100_fu_1056_p3 : 5'd21);

assign select_ln117_1102_fu_1078_p3 = ((or_ln117_1005_fu_1064_p2[0:0] == 1'b1) ? select_ln117_1101_fu_1070_p3 : 5'd22);

assign select_ln117_1103_fu_1129_p3 = ((or_ln117_1006_fu_1124_p2[0:0] == 1'b1) ? select_ln117_1102_reg_1721 : 5'd23);

assign select_ln117_1104_fu_1141_p3 = ((or_ln117_1007_reg_1726[0:0] == 1'b1) ? select_ln117_1103_fu_1129_p3 : 5'd24);

assign select_ln117_1105_fu_1152_p3 = ((or_ln117_1008_fu_1136_p2[0:0] == 1'b1) ? select_ln117_1104_fu_1141_p3 : 5'd25);

assign select_ln117_1106_fu_1166_p3 = ((or_ln117_1009_fu_1148_p2[0:0] == 1'b1) ? select_ln117_1105_fu_1152_p3 : 5'd26);

assign select_ln117_1107_fu_1178_p3 = ((or_ln117_1010_fu_1160_p2[0:0] == 1'b1) ? select_ln117_1106_fu_1166_p3 : 5'd27);

assign select_ln117_1108_fu_1186_p3 = ((or_ln117_1011_fu_1174_p2[0:0] == 1'b1) ? select_ln117_1107_fu_1178_p3 : 5'd28);

assign select_ln117_1109_fu_1213_p3 = ((or_ln117_1012_fu_1203_p2[0:0] == 1'b1) ? select_ln117_1108_reg_1740 : 5'd29);

assign select_ln117_1110_fu_1220_p3 = ((or_ln117_1013_fu_1208_p2[0:0] == 1'b1) ? select_ln117_1109_fu_1213_p3 : 5'd30);

assign select_ln117_fu_666_p3 = ((and_ln102_1373_fu_621_p2[0:0] == 1'b1) ? zext_ln117_fu_656_p1 : 2'd2);

assign tmp_15_fu_508_p4 = {{p_read14_int_reg[17:5]}};

assign tmp_fu_1255_p65 = 'bx;

assign tmp_fu_1255_p66 = ((or_ln117_1014_fu_1243_p2[0:0] == 1'b1) ? select_ln117_1110_reg_1750 : 5'd31);

assign xor_ln104_530_fu_596_p2 = (icmp_ln86_1118_reg_1408 ^ 1'd1);

assign xor_ln104_531_fu_708_p2 = (icmp_ln86_1119_reg_1419_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_532_fu_606_p2 = (icmp_ln86_1120_reg_1425 ^ 1'd1);

assign xor_ln104_533_fu_719_p2 = (icmp_ln86_1121_reg_1430_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_534_fu_859_p2 = (icmp_ln86_1122_reg_1436_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_535_fu_734_p2 = (icmp_ln86_1123_reg_1442_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_536_fu_625_p2 = (icmp_ln86_1124_reg_1448 ^ 1'd1);

assign xor_ln104_537_fu_745_p2 = (icmp_ln86_1125_reg_1454_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_538_fu_869_p2 = (icmp_ln86_1126_reg_1460_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_539_fu_874_p2 = (icmp_ln86_1127_reg_1466_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_540_fu_982_p2 = (icmp_ln86_1128_reg_1472_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_541_fu_1090_p2 = (icmp_ln86_1129_reg_1478_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_542_fu_1095_p2 = (icmp_ln86_1130_reg_1484_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_543_fu_1228_p2 = (icmp_ln86_1131_reg_1490_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_698_p2 = (icmp_ln86_reg_1402_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_650_p2 = (1'd1 ^ and_ln102_1381_fu_635_p2);

assign zext_ln117_118_fu_682_p1 = select_ln117_1083_fu_674_p3;

assign zext_ln117_119_fu_810_p1 = select_ln117_1087_fu_802_p3;

assign zext_ln117_120_fu_966_p1 = select_ln117_1095_fu_958_p3;

assign zext_ln117_fu_656_p1 = xor_ln117_fu_650_p2;

endmodule //conifer_jettag_accelerator_decision_function_60
